Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Ignore Synthesis Constraint File   : YES

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 0
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\MEM_DEF_CNT_DIST.vhd" into library work
Parsing entity <MEM_DEF_CNT_DIST>.
Parsing architecture <MEM_DEF_CNT_DIST_a> of entity <mem_def_cnt_dist>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\EJ_SEL_MEM.vhd" into library work
Parsing entity <EJ_SEL_MEM>.
Parsing architecture <EJ_SEL_MEM_a> of entity <ej_sel_mem>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd" into library work
Parsing entity <EJ_CLEAR_COUNT>.
Parsing architecture <Behavioral> of entity <ej_clear_count>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEM_CTRL.vhd" into library work
Parsing entity <MEM_CTRL>.
Parsing architecture <Behavioral> of entity <mem_ctrl>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\IN_BUFF.vhd" into library work
Parsing entity <IN_BUFF>.
Parsing architecture <Behavioral> of entity <in_buff>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" into library work
Parsing entity <CH_X_EJET_TIMER>.
Parsing architecture <Behavioral> of entity <ch_x_ejet_timer>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\WRAPPER_EJET.vhd" into library work
Parsing entity <WRAPPER_EJET>.
Parsing architecture <Behavioral> of entity <wrapper_ejet>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEM_SYNC.vhd" into library work
Parsing entity <MEM_SYNC>.
Parsing architecture <MEM_SYNC_a> of entity <mem_sync>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ALL_IN_BUFF.vhd" into library work
Parsing entity <ALL_IN_BUFF>.
Parsing architecture <Behavioral> of entity <all_in_buff>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\WRAPPER.vhd" into library work
Parsing entity <WRAPPER>.
Parsing architecture <Behavioral> of entity <wrapper>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SERIAL_TX.vhd" into library work
Parsing entity <SERIAL_TX>.
Parsing architecture <Behavioral> of entity <serial_tx>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SEND_SERIAL_DATA.vhd" into library work
Parsing entity <SEND_SERIAL_DATA>.
Parsing architecture <Behavioral> of entity <send_serial_data>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEM_CTRL_DELAY.vhd" into library work
Parsing entity <MEM_CTRL_DELTA>.
Parsing architecture <Behavioral> of entity <mem_ctrl_delta>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\MEM_512x44.vhd" into library work
Parsing entity <MEM_512x44>.
Parsing architecture <MEM_512x44_a> of entity <mem_512x44>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\MEM_256x64.vhd" into library work
Parsing entity <MEM_256x64>.
Parsing architecture <MEM_256x64_a> of entity <mem_256x64>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\mem256x8.vhd" into library work
Parsing entity <mem256x8>.
Parsing architecture <mem256x8_a> of entity <mem256x8>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\WRAPPER_TOP.vhd" into library work
Parsing entity <WRAPPER_TOP>.
Parsing architecture <Behavioral> of entity <wrapper_top>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\TESTEJET.vhd" into library work
Parsing entity <TESTEJET>.
Parsing architecture <Behavioral> of entity <testejet>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\STATUS_SEND_TEST.vhd" into library work
Parsing entity <STATUS_SENDER>.
Parsing architecture <Behavioral> of entity <status_sender>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" into library work
Parsing entity <SORT_CASE>.
Parsing architecture <Behavioral> of entity <sort_case>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\PSEUDO_RANDOM_TEST.vhd" into library work
Parsing entity <PSEUDO_RANDOM_TEST>.
Parsing architecture <Behavioral> of entity <pseudo_random_test>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\memdef.vhd" into library work
Parsing entity <memdef>.
Parsing architecture <Behavioral> of entity <memdef>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEAN_32.vhd" into library work
Parsing entity <MEAN_16K>.
Parsing architecture <Behavioral> of entity <mean_16k>.
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEAN_32.vhd" Line 194: Actual for formal port addrb is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEAN_32.vhd" Line 211: Actual for formal port addrb is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEAN_32.vhd" Line 226: Actual for formal port addrb is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEAN_32.vhd" Line 243: Actual for formal port addrb is neither a static name nor a globally static expression
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN_RESET.vhd" into library work
Parsing entity <MAIN_RESET>.
Parsing architecture <Behavioral> of entity <main_reset>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\mult16.vhd" into library work
Parsing entity <mult16>.
Parsing architecture <mult16_a> of entity <mult16>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\MEM_256x16.vhd" into library work
Parsing entity <MEM_256x16>.
Parsing architecture <MEM_256x16_a> of entity <mem_256x16>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ipcore_dir\M2Kx16.vhd" into library work
Parsing entity <M2Kx16>.
Parsing architecture <M2Kx16_a> of entity <m2kx16>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\FLOOR_GEN.vhd" into library work
Parsing entity <FLOOR_GEN>.
Parsing architecture <Behavioral> of entity <floor_gen>.
Parsing VHDL file "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" into library work
Parsing entity <MAIN>.
Parsing architecture <Behavioral> of entity <main>.
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2347: Actual for formal port reset_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2359: Actual for formal port reset_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 3446: Actual for formal port pack_8bit_6 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4954: Actual for formal port has_grain_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4960: Actual for formal port a_elipse2_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4961: Actual for formal port a_elipse3_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4962: Actual for formal port a_elipse4_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4963: Actual for formal port a_elipse5_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4964: Actual for formal port a_elipse6_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4965: Actual for formal port a_elipse7_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4968: Actual for formal port b_elipse2_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4969: Actual for formal port b_elipse3_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4970: Actual for formal port b_elipse4_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4971: Actual for formal port b_elipse5_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4972: Actual for formal port b_elipse6_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4973: Actual for formal port b_elipse7_i is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MAIN> (architecture <Behavioral>) from library <work>.

Elaborating entity <MAIN_RESET> (architecture <Behavioral>) from library <work>.

Elaborating entity <FLOOR_GEN> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1047: Assignment to s_en_back ignored, since the identifier is never used

Elaborating entity <M2Kx16> (architecture <M2Kx16_a>) from library <work>.
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1269: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1272: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1275: a2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1278: a2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1281: ab should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1284: ab should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1287: a2b should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1290: a2b should be on the sensitivity list of the process

Elaborating entity <MEM_256x16> (architecture <MEM_256x16_a>) from library <work>.

Elaborating entity <mult16> (architecture <mult16_a>) from library <work>.
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1420. Case statement is complete. others clause is never selected

Elaborating entity <MEAN_16K> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEM_256x64> (architecture <MEM_256x64_a>) from library <work>.

Elaborating entity <MEM_512x44> (architecture <MEM_512x44_a>) from library <work>.
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1979. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1989. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1999. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 1468: Assignment to phaseclr ignored, since the identifier is never used

Elaborating entity <memdef> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem256x8> (architecture <mem256x8_a>) from library <work>.
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2277: Assignment to is_there_a_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2278: Assignment to is_there_b_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2283: Assignment to debdeb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2284: Assignment to debdebb ignored, since the identifier is never used

Elaborating entity <SORT_CASE> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 76: sort_case_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 86: sort_case_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 90: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 98: sort_case_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 109: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 114: inx_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 116: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 126: s_sort_case_3_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 137: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 142: inx_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 144: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 155: sort_case_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 158: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 162: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 166: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 174: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 182: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 191: inx_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 196: rcont_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd" Line 202: inx_i should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 3125. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 2412: Assignment to inside_ellip_r_am ignored, since the identifier is never used

Elaborating entity <STATUS_SENDER> (architecture <Behavioral>) from library <work>.

Elaborating entity <SERIAL_TX> (architecture <Behavioral>) from library <work>.

Elaborating entity <SEND_SERIAL_DATA> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SEND_SERIAL_DATA.vhd" Line 302. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4682. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 4725. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" Line 3492: Assignment to s_cmd_others_2 ignored, since the identifier is never used

Elaborating entity <PSEUDO_RANDOM_TEST> (architecture <Behavioral>) from library <work>.

Elaborating entity <WRAPPER_TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <WRAPPER> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALL_IN_BUFF> (architecture <Behavioral>) from library <work>.

Elaborating entity <IN_BUFF> (architecture <Behavioral>) from library <work>.

Elaborating entity <WRAPPER_EJET> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEM_CTRL> (architecture <Behavioral>) from library <work>.

Elaborating entity <EJ_SEL_MEM> (architecture <>) from library <work>.

Elaborating entity <MEM_DEF_CNT_DIST> (architecture <MEM_DEF_CNT_DIST_a>) from library <work>.

Elaborating entity <EJ_CLEAR_COUNT> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd" Line 63. Case statement is complete. others clause is never selected

Elaborating entity <CH_X_EJET_TIMER> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 133. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 137: s_length_is should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 147. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 162. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 166: s_length_is should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 176. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 195: Assignment to s_should_rettrig ignored, since the identifier is never used
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 435. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd" Line 113: Net <s_already_ejected[0]> does not have a driver.

Elaborating entity <MEM_CTRL_DELTA> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEM_SYNC> (architecture <>) from library <work>.

Elaborating entity <MEM_SYNC> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEM_SYNC.vhd" Line 62: Replacing existing netlist MEM_SYNC()

Elaborating entity <TESTEJET> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\TESTEJET.vhd" Line 180. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" line 3438. All outputs of instance <i_STATUS_SENDER> of block <STATUS_SENDER> are unconnected in block <MAIN>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MAIN>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd".
WARNING:Xst:647 - Input <CONF<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONF<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LADDR<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LFRAME> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <L_TX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" line 3438: Output port <SEND_o> of the instance <i_STATUS_SENDER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" line 3438: Output port <TX_o> of the instance <i_STATUS_SENDER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" line 4883: Output port <PROBE_o> of the instance <i_FORMAT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.vhd" line 4883: Output port <MAX_ACTIVE_COUNTER_o> of the instance <i_FORMAT> is unconnected or connected to loadless signal.
Always blocking tristate driving signal <L_IO<1>> is removed.
Always blocking tristate driving signal <L_IO<0>> is removed.
Always blocking tristate driving signal <F_Q> is removed.
Always blocking tristate driving signal <F_C> is removed.
Always blocking tristate driving signal <F_D> is removed.
Always blocking tristate driving signal <F_S> is removed.
    Found 8x32-bit dual-port RAM <Mram_ejdt0> for signal <ejdt0>.
    Found 8x32-bit dual-port RAM <Mram_ejdt1> for signal <ejdt1>.
    Found 1-bit register for signal <s_has_new>.
    Found 1-bit register for signal <sincout>.
    Found 1-bit register for signal <clrsinc>.
    Found 1-bit register for signal <clkb>.
    Found 1-bit register for signal <clkbb>.
    Found 1-bit register for signal <wena>.
    Found 1-bit register for signal <wena2>.
    Found 1-bit register for signal <wenab>.
    Found 1-bit register for signal <wena2b>.
    Found 1-bit register for signal <extclr>.
    Found 1-bit register for signal <extevent_flag>.
    Found 1-bit register for signal <s_bkgnd_mult>.
    Found 1-bit register for signal <s_ma_we>.
    Found 1-bit register for signal <s_ma2_we>.
    Found 1-bit register for signal <s_mab_we>.
    Found 1-bit register for signal <s_ma2b_we>.
    Found 1-bit register for signal <s_extclr_bckgnd_gain>.
    Found 1-bit register for signal <s_extevent_bckgnd_gain_flag>.
    Found 1-bit register for signal <ADC1_CLK2>.
    Found 1-bit register for signal <afeck0>.
    Found 1-bit register for signal <CCD_CLK1>.
    Found 1-bit register for signal <CCD_CLK2>.
    Found 1-bit register for signal <CCD_CLK3>.
    Found 1-bit register for signal <CCD_CLK4>.
    Found 1-bit register for signal <CCD_SI1>.
    Found 1-bit register for signal <CCD_SI2>.
    Found 1-bit register for signal <CCD_SI3>.
    Found 1-bit register for signal <CCD_SI4>.
    Found 1-bit register for signal <flag_si>.
    Found 1-bit register for signal <multipmux>.
    Found 1-bit register for signal <canincfifoline>.
    Found 1-bit register for signal <s_bgnd_floor>.
    Found 1-bit register for signal <s_illum_floor>.
    Found 1-bit register for signal <lckk>.
    Found 1-bit register for signal <datasel[1]_CLKA_DFF_470>.
    Found 1-bit register for signal <FPGA_BUSYCOM>.
    Found 1-bit register for signal <halfclr>.
    Found 1-bit register for signal <s_already_conf_flag<11>>.
    Found 1-bit register for signal <s_already_conf_flag<9>>.
    Found 1-bit register for signal <s_already_conf_flag<2>>.
    Found 1-bit register for signal <s_already_conf_flag<1>>.
    Found 1-bit register for signal <s_sinc_confirm_A>.
    Found 1-bit register for signal <s_sinc_confirm_B>.
    Found 1-bit register for signal <s_trip_confirm_A>.
    Found 1-bit register for signal <s_trip_confirm_B>.
    Found 1-bit register for signal <s_boundaries_start_confirmation_A>.
    Found 1-bit register for signal <s_boundaries_start_confirmation_B>.
    Found 1-bit register for signal <s_boundaries_end_confirmation_A>.
    Found 1-bit register for signal <s_boundaries_end_confirmation_B>.
    Found 1-bit register for signal <s_tab_confirm_A>.
    Found 1-bit register for signal <s_tab_confirm_B>.
    Found 1-bit register for signal <s_image_gain_confirmation_A>.
    Found 1-bit register for signal <s_image_gain_confirmation_B>.
    Found 1-bit register for signal <s_static_bgnd_confirmation_A>.
    Found 1-bit register for signal <s_static_bgnd_confirmation_B>.
    Found 1-bit register for signal <sendafe>.
    Found 1-bit register for signal <floorx>.
    Found 1-bit register for signal <rqpaca>.
    Found 1-bit register for signal <rqpacb>.
    Found 1-bit register for signal <exteventd>.
    Found 1-bit register for signal <exteventf>.
    Found 1-bit register for signal <extevent>.
    Found 1-bit register for signal <exteventag>.
    Found 1-bit register for signal <s_extevent_bckgnd_gain>.
    Found 1-bit register for signal <extra<7>>.
    Found 1-bit register for signal <extra<6>>.
    Found 1-bit register for signal <extra<1>>.
    Found 1-bit register for signal <extra<0>>.
    Found 1-bit register for signal <extellipeva>.
    Found 1-bit register for signal <extellipevb>.
    Found 1-bit register for signal <clr_cmd>.
    Found 1-bit register for signal <busy_clr>.
    Found 1-bit register for signal <ggain_bckA<8>>.
    Found 1-bit register for signal <ggain_bckA<7>>.
    Found 1-bit register for signal <ggain_bckA<5>>.
    Found 1-bit register for signal <ggain_bckA<4>>.
    Found 1-bit register for signal <ggain_bckA<3>>.
    Found 1-bit register for signal <ggain_bckA<2>>.
    Found 1-bit register for signal <ggain_bckA<1>>.
    Found 1-bit register for signal <ggain_bckA<0>>.
    Found 1-bit register for signal <ggain_imageA<8>>.
    Found 1-bit register for signal <ggain_imageA<7>>.
    Found 1-bit register for signal <ggain_imageA<5>>.
    Found 1-bit register for signal <ggain_imageA<4>>.
    Found 1-bit register for signal <ggain_imageA<3>>.
    Found 1-bit register for signal <ggain_imageA<2>>.
    Found 1-bit register for signal <ggain_imageA<1>>.
    Found 1-bit register for signal <ggain_imageA<0>>.
    Found 1-bit register for signal <ggain_bckB<8>>.
    Found 1-bit register for signal <ggain_bckB<7>>.
    Found 1-bit register for signal <ggain_bckB<5>>.
    Found 1-bit register for signal <ggain_bckB<4>>.
    Found 1-bit register for signal <ggain_bckB<3>>.
    Found 1-bit register for signal <ggain_bckB<2>>.
    Found 1-bit register for signal <ggain_bckB<1>>.
    Found 1-bit register for signal <ggain_bckB<0>>.
    Found 1-bit register for signal <ggain_imageB<8>>.
    Found 1-bit register for signal <ggain_imageB<7>>.
    Found 1-bit register for signal <ggain_imageB<5>>.
    Found 1-bit register for signal <ggain_imageB<4>>.
    Found 1-bit register for signal <ggain_imageB<3>>.
    Found 1-bit register for signal <ggain_imageB<2>>.
    Found 1-bit register for signal <ggain_imageB<1>>.
    Found 1-bit register for signal <ggain_imageB<0>>.
    Found 1-bit register for signal <exttype>.
    Found 1-bit register for signal <s_has_overusage_clr>.
    Found 1-bit register for signal <clrpaca>.
    Found 1-bit register for signal <clrpacb>.
    Found 8-bit register for signal <dottrigga>.
    Found 8-bit register for signal <dottriggb>.
    Found 8-bit register for signal <seteja<7>>.
    Found 8-bit register for signal <seteja<6>>.
    Found 8-bit register for signal <seteja<5>>.
    Found 8-bit register for signal <seteja<4>>.
    Found 8-bit register for signal <seteja<3>>.
    Found 8-bit register for signal <seteja<2>>.
    Found 8-bit register for signal <seteja<1>>.
    Found 8-bit register for signal <seteja<0>>.
    Found 8-bit register for signal <setejb<7>>.
    Found 8-bit register for signal <setejb<6>>.
    Found 8-bit register for signal <setejb<5>>.
    Found 8-bit register for signal <setejb<4>>.
    Found 8-bit register for signal <setejb<3>>.
    Found 8-bit register for signal <setejb<2>>.
    Found 8-bit register for signal <setejb<1>>.
    Found 8-bit register for signal <setejb<0>>.
    Found 8-bit register for signal <pixenda>.
    Found 8-bit register for signal <pixendb>.
    Found 3-bit register for signal <proc>.
    Found 1-bit register for signal <extellia>.
    Found 1-bit register for signal <extellib>.
    Found 1-bit register for signal <sincin>.
    Found 1-bit register for signal <clkxx>.
    Found 1-bit register for signal <clkxxx>.
    Found 1-bit register for signal <ck1us>.
    Found 1-bit register for signal <extevent_req>.
    Found 1-bit register for signal <exteventag_req>.
    Found 1-bit register for signal <extevent_reqd>.
    Found 1-bit register for signal <extevent_reqf>.
    Found 1-bit register for signal <ggain_bckA<6>>.
    Found 1-bit register for signal <ggain_imageA<6>>.
    Found 1-bit register for signal <ggain_bckB<6>>.
    Found 1-bit register for signal <ggain_imageB<6>>.
    Found 1-bit register for signal <ADC1_SLOAD>.
    Found 1-bit register for signal <ADC2_SLOAD>.
    Found 6-bit register for signal <dv1>.
    Found 4-bit register for signal <dv1a>.
    Found 4-bit register for signal <dv3>.
    Found 5-bit register for signal <afes>.
    Found 16-bit register for signal <afec>.
    Found 3-bit register for signal <fifoline>.
    Found 3-bit register for signal <wcom>.
    Found 3-bit register for signal <ext3bf>.
    Found 3-bit register for signal <ledseq>.
    Found 2-bit register for signal <led_counter>.
    Found 2-bit register for signal <s_AFE_confirm_A>.
    Found 2-bit register for signal <s_AFE_confirm_B>.
    Found 2-bit register for signal <s_bgnd_confirm_A>.
    Found 2-bit register for signal <s_bgnd_confirm_B>.
    Found 2-bit register for signal <s_bckgnd_mem_Sel>.
    Found 2-bit register for signal <extpart>.
    Found 8-bit register for signal <LED_duration>.
    Found 3-bit register for signal <ledout>.
    Found 8-bit register for signal <pix>.
    Found 8-bit register for signal <s_bckgnd_gain_wr_addr>.
    Found 8-bit register for signal <pixstarta>.
    Found 8-bit register for signal <pixstartb>.
    Found 4-bit register for signal <s_FE_confirm_A>.
    Found 4-bit register for signal <s_FE_confirm_B>.
    Found 4-bit register for signal <ejs>.
    Found 7-bit register for signal <s_def_confirm_A>.
    Found 7-bit register for signal <s_def_confirm_B>.
    Found 7-bit register for signal <s_ellip_confirm_A>.
    Found 7-bit register for signal <s_ellip_confirm_B>.
    Found 7-bit register for signal <ltc>.
    Found 7-bit register for signal <lct>.
    Found 12-bit register for signal <ilum>.
    Found 8-bit register for signal <LED_duration_bckgnd>.
    Found 8-bit register for signal <led_duration_a>.
    Found 8-bit register for signal <led_duration_b>.
    Found 8-bit register for signal <led_duration_C>.
    Found 8-bit register for signal <led_duration_D>.
    Found 24-bit register for signal <lts>.
    Found 32-bit register for signal <wejt>.
    Found 32-bit register for signal <s_tejetbuff>.
    Found 12-bit register for signal <lumstp>.
    Found 8-bit register for signal <adwell1>.
    Found 8-bit register for signal <adwell2>.
    Found 8-bit register for signal <adwell3>.
    Found 8-bit register for signal <adwell4>.
    Found 8-bit register for signal <adwell5>.
    Found 8-bit register for signal <adwell6>.
    Found 8-bit register for signal <adwell7>.
    Found 8-bit register for signal <bdwell1>.
    Found 8-bit register for signal <bdwell2>.
    Found 8-bit register for signal <bdwell3>.
    Found 8-bit register for signal <bdwell4>.
    Found 8-bit register for signal <bdwell5>.
    Found 8-bit register for signal <bdwell6>.
    Found 8-bit register for signal <bdwell7>.
    Found 11-bit register for signal <extaddr>.
    Found 11-bit register for signal <extaddre>.
    Found 16-bit register for signal <data_rd>.
    Found 9-bit register for signal <sincperiod>.
    Found 9-bit register for signal <sincperiodb>.
    Found 1-bit register for signal <s_extevent_bckgnd_gain_req>.
    Found 1-bit register for signal <afesent>.
    Found 1-bit register for signal <ADC2_SDATA_c1us_DFF_62_q>.
    Found 1-bit register for signal <afes[4]_c1us_DFF_65>.
    Found 1-bit register for signal <afes[4]_c1us_DFF_66>.
    Found 1-bit register for signal <ADC1_SDATA_c1us_DFF_61_q>.
    Found 1-bit register for signal <clkaq>.
    Found 5-bit register for signal <ddv20>.
    Found 1-bit register for signal <c20us>.
    Found 7-bit register for signal <ddv2>.
    Found 1-bit register for signal <chopvalve>.
    Found 1-bit register for signal <EN_BACK>.
    Found 1-bit register for signal <FLEDA>.
    Found 1-bit register for signal <FLEDB>.
    Found 1-bit register for signal <FLEDc>.
    Found 1-bit register for signal <FLEDD>.
    Found 1-bit register for signal <RLEDA>.
    Found 1-bit register for signal <RLEDB>.
    Found 1-bit register for signal <RLEDC>.
    Found 1-bit register for signal <RLEDD>.
    Found 8-bit register for signal <LED_duration_front>.
    Found 8-bit register for signal <LED_duration_rear>.
    Found 1-bit register for signal <ADC1_CLK>.
    Found 16-bit register for signal <racc>.
    Found 16-bit register for signal <racc2>.
    Found 16-bit register for signal <raccb>.
    Found 16-bit register for signal <racc2b>.
    Found 1-bit register for signal <s_CLR_MEAN_A>.
    Found 1-bit register for signal <s_CLR_MEAN_B>.
    Found 1-bit register for signal <wenaf_b>.
    Found 1-bit register for signal <wenaf_r>.
    Found 1-bit register for signal <wenaf_f>.
    Found 3-bit register for signal <s_fifoline_last>.
    Found 3-bit register for signal <fifolinew>.
    Found 3-bit register for signal <s_fifolinew_new>.
    Found 16-bit register for signal <acc>.
    Found 16-bit register for signal <acc2>.
    Found 16-bit register for signal <accb>.
    Found 16-bit register for signal <acc2b>.
    Found 16-bit register for signal <ccd1>.
    Found 16-bit register for signal <ccd3>.
    Found 16-bit register for signal <s_bkgnd_ma_gain>.
    Found 16-bit register for signal <s_bkgnd_ma2_gain>.
    Found 16-bit register for signal <s_bkgnd_mab_gain>.
    Found 16-bit register for signal <s_bkgnd_ma2b_gain>.
    Found 64-bit register for signal <s_acc_in>.
    Found 1-bit register for signal <s_is_transluc>.
    Found 1-bit register for signal <s_is_reflect>.
    Found 16-bit register for signal <ccd2>.
    Found 16-bit register for signal <ccd4>.
    Found 16-bit register for signal <a>.
    Found 16-bit register for signal <a2>.
    Found 16-bit register for signal <ab>.
    Found 16-bit register for signal <a2b>.
    Found 16-bit register for signal <extdataread>.
    Found 1-bit register for signal <s_reading_sram>.
    Found 1-bit register for signal <s_writing_sram>.
    Found 1-bit register for signal <s_has_overusage_a>.
    Found 1-bit register for signal <s_has_overusage_b>.
    Found 32-bit register for signal <flagea>.
    Found 32-bit register for signal <flageb>.
    Found 32-bit register for signal <flagxa>.
    Found 32-bit register for signal <flagxb>.
    Found 8-bit register for signal <pox>.
    Found 1-bit register for signal <clkbd>.
    Found 1-bit register for signal <extclrd>.
    Found 1-bit register for signal <clrellia>.
    Found 1-bit register for signal <clrellib>.
    Found 1-bit register for signal <ellclka>.
    Found 1-bit register for signal <ellclkb>.
    Found 1-bit register for signal <clkbellip>.
    Found 3-bit register for signal <inx>.
    Found 1-bit register for signal <extclrf>.
    Found 1-bit register for signal <extclrag>.
    Found 1-bit register for signal <extevent_flagf>.
    Found 1-bit register for signal <wdefena>.
    Found 1-bit register for signal <wdefenb>.
    Found 5-bit register for signal <ejeta>.
    Found 5-bit register for signal <nejeta>.
    Found 5-bit register for signal <ejetb>.
    Found 5-bit register for signal <nejetb>.
    Found 1-bit register for signal <clkbf>.
    Found 32-bit register for signal <trigmema>.
    Found 32-bit register for signal <trigmemb>.
    Found 3-bit register for signal <shot_1a>.
    Found 3-bit register for signal <shot_2a>.
    Found 3-bit register for signal <shot_3a>.
    Found 3-bit register for signal <shot_4a>.
    Found 3-bit register for signal <shot_5a>.
    Found 3-bit register for signal <shot_6a>.
    Found 3-bit register for signal <shot_7a>.
    Found 3-bit register for signal <shot_1b>.
    Found 3-bit register for signal <shot_2b>.
    Found 3-bit register for signal <shot_3b>.
    Found 3-bit register for signal <shot_4b>.
    Found 3-bit register for signal <shot_5b>.
    Found 3-bit register for signal <shot_6b>.
    Found 3-bit register for signal <shot_7b>.
    Found 1-bit register for signal <s_cansum>.
    Found 1-bit register for signal <wendota>.
    Found 1-bit register for signal <wendotb>.
    Found 1-bit register for signal <LED2>.
    Found 1-bit register for signal <oldflagxa>.
    Found 1-bit register for signal <oldflagxb>.
    Found 1-bit register for signal <exteventag_flag>.
    Found 1-bit register for signal <MWR>.
    Found 1-bit register for signal <MCS>.
    Found 1-bit register for signal <MOE>.
    Found 3-bit register for signal <s_sram_sector>.
    Found 16-bit register for signal <s_sram_input_data>.
    Found 18-bit register for signal <s_sram_rd_addr>.
    Found 8-bit register for signal <reflecta>.
    Found 8-bit register for signal <transluca>.
    Found 8-bit register for signal <reflectb>.
    Found 8-bit register for signal <translucb>.
    Found 8-bit register for signal <reflectar>.
    Found 8-bit register for signal <translucar>.
    Found 8-bit register for signal <reflectbr>.
    Found 8-bit register for signal <translucbr>.
    Found 8-bit register for signal <bkgndfa>.
    Found 8-bit register for signal <bkgndfar>.
    Found 8-bit register for signal <bkgndfb>.
    Found 8-bit register for signal <bkgndfbr>.
    Found 16-bit register for signal <extdatareadag>.
    Found 1-bit register for signal <entriga>.
    Found 1-bit register for signal <entrigb>.
    Found 1-bit register for signal <entrigar>.
    Found 1-bit register for signal <entrigbr>.
    Found 16-bit register for signal <s_sram_output_data>.
    Found 8-bit register for signal <wconta>.
    Found 8-bit register for signal <wcontb>.
    Found 8-bit register for signal <deb_trans>.
    Found 8-bit register for signal <deb_refle>.
    Found 8-bit register for signal <deb_reflec>.
    Found 8-bit register for signal <deb_y1>.
    Found 8-bit register for signal <deb_y2>.
    Found 8-bit register for signal <deb_transb>.
    Found 8-bit register for signal <deb_refleb>.
    Found 8-bit register for signal <deb_reflecb>.
    Found 8-bit register for signal <deb_y1b>.
    Found 8-bit register for signal <deb_y2b>.
    Found 1-bit register for signal <dotfla>.
    Found 8-bit register for signal <dotconta>.
    Found 1-bit register for signal <dotflb>.
    Found 8-bit register for signal <dotcontb>.
    Found 1-bit register for signal <dotflra>.
    Found 8-bit register for signal <dotcontra>.
    Found 1-bit register for signal <dotflrb>.
    Found 8-bit register for signal <dotcontrb>.
    Found 11-bit register for signal <addrdotwa>.
    Found 11-bit register for signal <addrdotwb>.
    Found 16-bit register for signal <data_dwa>.
    Found 16-bit register for signal <data_dwb>.
    Found 1-bit register for signal <extevent_flagd>.
    Found 3-bit register for signal <sorta<31>>.
    Found 3-bit register for signal <sorta<30>>.
    Found 3-bit register for signal <sorta<29>>.
    Found 3-bit register for signal <sorta<28>>.
    Found 3-bit register for signal <sorta<27>>.
    Found 3-bit register for signal <sorta<26>>.
    Found 3-bit register for signal <sorta<25>>.
    Found 3-bit register for signal <sorta<24>>.
    Found 3-bit register for signal <sorta<23>>.
    Found 3-bit register for signal <sorta<22>>.
    Found 3-bit register for signal <sorta<21>>.
    Found 3-bit register for signal <sorta<20>>.
    Found 3-bit register for signal <sorta<19>>.
    Found 3-bit register for signal <sorta<18>>.
    Found 3-bit register for signal <sorta<17>>.
    Found 3-bit register for signal <sorta<16>>.
    Found 3-bit register for signal <sorta<15>>.
    Found 3-bit register for signal <sorta<14>>.
    Found 3-bit register for signal <sorta<13>>.
    Found 3-bit register for signal <sorta<12>>.
    Found 3-bit register for signal <sorta<11>>.
    Found 3-bit register for signal <sorta<10>>.
    Found 3-bit register for signal <sorta<9>>.
    Found 3-bit register for signal <sorta<8>>.
    Found 3-bit register for signal <sorta<7>>.
    Found 3-bit register for signal <sorta<6>>.
    Found 3-bit register for signal <sorta<5>>.
    Found 3-bit register for signal <sorta<4>>.
    Found 3-bit register for signal <sorta<3>>.
    Found 3-bit register for signal <sorta<2>>.
    Found 3-bit register for signal <sorta<1>>.
    Found 3-bit register for signal <sorta<0>>.
    Found 3-bit register for signal <sortb<31>>.
    Found 3-bit register for signal <sortb<30>>.
    Found 3-bit register for signal <sortb<29>>.
    Found 3-bit register for signal <sortb<28>>.
    Found 3-bit register for signal <sortb<27>>.
    Found 3-bit register for signal <sortb<26>>.
    Found 3-bit register for signal <sortb<25>>.
    Found 3-bit register for signal <sortb<24>>.
    Found 3-bit register for signal <sortb<23>>.
    Found 3-bit register for signal <sortb<22>>.
    Found 3-bit register for signal <sortb<21>>.
    Found 3-bit register for signal <sortb<20>>.
    Found 3-bit register for signal <sortb<19>>.
    Found 3-bit register for signal <sortb<18>>.
    Found 3-bit register for signal <sortb<17>>.
    Found 3-bit register for signal <sortb<16>>.
    Found 3-bit register for signal <sortb<15>>.
    Found 3-bit register for signal <sortb<14>>.
    Found 3-bit register for signal <sortb<13>>.
    Found 3-bit register for signal <sortb<12>>.
    Found 3-bit register for signal <sortb<11>>.
    Found 3-bit register for signal <sortb<10>>.
    Found 3-bit register for signal <sortb<9>>.
    Found 3-bit register for signal <sortb<8>>.
    Found 3-bit register for signal <sortb<7>>.
    Found 3-bit register for signal <sortb<6>>.
    Found 3-bit register for signal <sortb<5>>.
    Found 3-bit register for signal <sortb<4>>.
    Found 3-bit register for signal <sortb<3>>.
    Found 3-bit register for signal <sortb<2>>.
    Found 3-bit register for signal <sortb<1>>.
    Found 3-bit register for signal <sortb<0>>.
    Found 16-bit register for signal <extdatareadf>.
    Found 16-bit register for signal <extdatareadot>.
    Found 16-bit register for signal <s_ramdata_0>.
    Found 16-bit register for signal <s_ramdata_1>.
    Found 16-bit register for signal <s_ramdata_2>.
    Found 16-bit register for signal <s_ramdata_3>.
    Found 16-bit register for signal <s_ramdata_4>.
    Found 16-bit register for signal <s_ramdata_5>.
    Found 16-bit register for signal <s_ramdata_6>.
    Found 16-bit register for signal <s_ramdata_7>.
    Found 16-bit register for signal <datasel[1]_dff_1429_OUT>.
    Found 16-bit register for signal <cmd_reg>.
    Found 16-bit register for signal <data_wr>.
    Found 1-bit register for signal <busy_flag_pre>.
    Found 1-bit register for signal <halfrd>.
    Found 1-bit register for signal <microden>.
    Found 1-bit register for signal <read_clr>.
    Found 1-bit register for signal <s_BAUD_CLK_BUF>.
    Found 8-bit register for signal <s_baud_clk_counter>.
    Found 1-bit register for signal <s_writing_sram_int>.
    Found 1-bit register for signal <s_reading_sram_int>.
    Found 1-bit register for signal <comrst>.
    Found 1-bit register for signal <LED1>.
    Found 3-bit register for signal <afeaddr>.
    Found 1-bit register for signal <afen>.
    Found 9-bit register for signal <afedata>.
    Found 1-bit register for signal <s_CLR_MEAN_COMMAND_A>.
    Found 1-bit register for signal <s_CLR_MEAN_COMMAND_B>.
    Found 8-bit register for signal <ndumpf>.
    Found 10-bit register for signal <s_tejet_dwell>.
    Found 1-bit register for signal <s_tejet_chute>.
    Found 3-bit register for signal <rasc1com>.
    Found 1-bit register for signal <rsc1chute>.
    Found 3-bit register for signal <extpartf>.
    Found 6-bit register for signal <ndumpdsm>.
    Found 1-bit register for signal <s_ref_or_trans>.
    Found 1-bit register for signal <extpartag>.
    Found 1-bit register for signal <s_extcam>.
    Found 1-bit register for signal <s_grab_a_or_b>.
    Found 8-bit register for signal <s_grabpix>.
    Found 7-bit register for signal <s_grabline>.
    Found 3-bit register for signal <s_grab_sector>.
    Found 11-bit register for signal <extaddrw>.
    Found 11-bit register for signal <extaddrd>.
    Found 11-bit register for signal <extaddrf>.
    Found 18-bit register for signal <s_sram_int_rd_addr>.
    Found 16-bit register for signal <rascl>.
    Found 16-bit register for signal <extdata>.
    Found 16-bit register for signal <s_bckgnd_gain_data_in>.
    Found 16-bit register for signal <rasch>.
    Found 1-bit register for signal <ispaca>.
    Found 1-bit register for signal <ispacb>.
    Found 1-bit register for signal <EJA_CK>.
    Found 1-bit register for signal <EJB_CK>.
    Found 1-bit register for signal <EJA_TX>.
    Found 1-bit register for signal <EJB_TX>.
    Found 6-bit register for signal <bc>.
    Found 35-bit register for signal <ejapkt>.
    Found 35-bit register for signal <ejbpkt>.
    Found 36-bit register for signal <txsa>.
    Found 36-bit register for signal <txsb>.
    Found 36-bit register for signal <rxsa>.
    Found 36-bit register for signal <rxsb>.
    Found 1-bit register for signal <rxpara>.
    Found 1-bit register for signal <rxparb>.
    Found 1-bit register for signal <s_reading_sram_active>.
    Found 1-bit register for signal <s_sram_read>.
    Found 1-bit register for signal <s_sram_written>.
    Found 1-bit register for signal <s_writing_sram_active>.
    Found 1-bit register for signal <s_release_line_inc_counter>.
    Found 1-bit register for signal <s_was_trigmema>.
    Found 1-bit register for signal <s_was_trigmemb>.
    Found 1-bit register for signal <sortst<27>>.
    Found 1-bit register for signal <sortst<26>>.
    Found 1-bit register for signal <sortst<25>>.
    Found 1-bit register for signal <sortst<24>>.
    Found 1-bit register for signal <sortst<23>>.
    Found 1-bit register for signal <sortst<22>>.
    Found 1-bit register for signal <sortst<21>>.
    Found 1-bit register for signal <sortst<20>>.
    Found 1-bit register for signal <sortst<19>>.
    Found 1-bit register for signal <sortst<18>>.
    Found 1-bit register for signal <sortst<17>>.
    Found 1-bit register for signal <sortst<16>>.
    Found 1-bit register for signal <sortst<15>>.
    Found 1-bit register for signal <sortst<14>>.
    Found 1-bit register for signal <sortst<13>>.
    Found 1-bit register for signal <sortst<12>>.
    Found 1-bit register for signal <sortst<11>>.
    Found 1-bit register for signal <sortst<10>>.
    Found 1-bit register for signal <sortst<9>>.
    Found 1-bit register for signal <sortst<8>>.
    Found 1-bit register for signal <sortst<7>>.
    Found 1-bit register for signal <sortst<6>>.
    Found 1-bit register for signal <sortst<5>>.
    Found 1-bit register for signal <sortst<4>>.
    Found 1-bit register for signal <sortst<3>>.
    Found 1-bit register for signal <sortst<2>>.
    Found 1-bit register for signal <sortst<1>>.
    Found 1-bit register for signal <sortst<0>>.
    Found 1-bit register for signal <s_sram_line<6>>.
    Found 1-bit register for signal <s_sram_line<5>>.
    Found 1-bit register for signal <s_sram_line<4>>.
    Found 1-bit register for signal <s_sram_line<3>>.
    Found 1-bit register for signal <s_sram_line<2>>.
    Found 1-bit register for signal <s_sram_line<1>>.
    Found 1-bit register for signal <s_sram_line<0>>.
    Found 1-bit register for signal <s_has_grain_A<31>>.
    Found 1-bit register for signal <s_has_grain_A<30>>.
    Found 1-bit register for signal <s_has_grain_A<29>>.
    Found 1-bit register for signal <s_has_grain_A<28>>.
    Found 1-bit register for signal <s_has_grain_A<27>>.
    Found 1-bit register for signal <s_has_grain_A<26>>.
    Found 1-bit register for signal <s_has_grain_A<25>>.
    Found 1-bit register for signal <s_has_grain_A<24>>.
    Found 1-bit register for signal <s_has_grain_A<23>>.
    Found 1-bit register for signal <s_has_grain_A<22>>.
    Found 1-bit register for signal <s_has_grain_A<21>>.
    Found 1-bit register for signal <s_has_grain_A<20>>.
    Found 1-bit register for signal <s_has_grain_A<19>>.
    Found 1-bit register for signal <s_has_grain_A<18>>.
    Found 1-bit register for signal <s_has_grain_A<17>>.
    Found 1-bit register for signal <s_has_grain_A<16>>.
    Found 1-bit register for signal <s_has_grain_A<15>>.
    Found 1-bit register for signal <s_has_grain_A<14>>.
    Found 1-bit register for signal <s_has_grain_A<13>>.
    Found 1-bit register for signal <s_has_grain_A<12>>.
    Found 1-bit register for signal <s_has_grain_A<11>>.
    Found 1-bit register for signal <s_has_grain_A<10>>.
    Found 1-bit register for signal <s_has_grain_A<9>>.
    Found 1-bit register for signal <s_has_grain_A<8>>.
    Found 1-bit register for signal <s_has_grain_A<7>>.
    Found 1-bit register for signal <s_has_grain_A<6>>.
    Found 1-bit register for signal <s_has_grain_A<5>>.
    Found 1-bit register for signal <s_has_grain_A<4>>.
    Found 1-bit register for signal <s_has_grain_A<3>>.
    Found 1-bit register for signal <s_has_grain_A<2>>.
    Found 1-bit register for signal <s_has_grain_A<1>>.
    Found 1-bit register for signal <s_has_grain_A<0>>.
    Found 1-bit register for signal <s_has_grain_B<31>>.
    Found 1-bit register for signal <s_has_grain_B<30>>.
    Found 1-bit register for signal <s_has_grain_B<29>>.
    Found 1-bit register for signal <s_has_grain_B<28>>.
    Found 1-bit register for signal <s_has_grain_B<27>>.
    Found 1-bit register for signal <s_has_grain_B<26>>.
    Found 1-bit register for signal <s_has_grain_B<25>>.
    Found 1-bit register for signal <s_has_grain_B<24>>.
    Found 1-bit register for signal <s_has_grain_B<23>>.
    Found 1-bit register for signal <s_has_grain_B<22>>.
    Found 1-bit register for signal <s_has_grain_B<21>>.
    Found 1-bit register for signal <s_has_grain_B<20>>.
    Found 1-bit register for signal <s_has_grain_B<19>>.
    Found 1-bit register for signal <s_has_grain_B<18>>.
    Found 1-bit register for signal <s_has_grain_B<17>>.
    Found 1-bit register for signal <s_has_grain_B<16>>.
    Found 1-bit register for signal <s_has_grain_B<15>>.
    Found 1-bit register for signal <s_has_grain_B<14>>.
    Found 1-bit register for signal <s_has_grain_B<13>>.
    Found 1-bit register for signal <s_has_grain_B<12>>.
    Found 1-bit register for signal <s_has_grain_B<11>>.
    Found 1-bit register for signal <s_has_grain_B<10>>.
    Found 1-bit register for signal <s_has_grain_B<9>>.
    Found 1-bit register for signal <s_has_grain_B<8>>.
    Found 1-bit register for signal <s_has_grain_B<7>>.
    Found 1-bit register for signal <s_has_grain_B<6>>.
    Found 1-bit register for signal <s_has_grain_B<5>>.
    Found 1-bit register for signal <s_has_grain_B<4>>.
    Found 1-bit register for signal <s_has_grain_B<3>>.
    Found 1-bit register for signal <s_has_grain_B<2>>.
    Found 1-bit register for signal <s_has_grain_B<1>>.
    Found 1-bit register for signal <s_has_grain_B<0>>.
    Found finite state machine <FSM_0> for signal <afec>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 2                                              |
    | Outputs            | 13                                             |
    | Clock              | clkaq (rising_edge)                            |
    | Reset              | CCD_DIS1 (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000000001                               |
    | Recovery State     | 0000000000000001                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <s_bgnd_confirm_A>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 66                                             |
    | Inputs             | 18                                             |
    | Outputs            | 2                                              |
    | Clock              | clkx (rising_edge)                             |
    | Reset              | CCD_DIS1 (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <s_bgnd_confirm_B>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 66                                             |
    | Inputs             | 18                                             |
    | Outputs            | 2                                              |
    | Clock              | clkx (rising_edge)                             |
    | Reset              | CCD_DIS1 (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ejs>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 13                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clkz (falling_edge)                            |
    | Reset              | CCD_DIS1 (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Recovery State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <lumstp>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 200                                            |
    | Inputs             | 55                                             |
    | Outputs            | 11                                             |
    | Clock              | clkx (rising_edge)                             |
    | Reset              | CCD_DIS1 (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000000                                   |
    | Recovery State     | 000000000000                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <ledseq>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 15                                             |
    | Outputs            | 8                                              |
    | Clock              | clkaq (rising_edge)                            |
    | Reset              | CCD_DIS1 (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Recovery State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <dv1a[3]_GND_6_o_add_0_OUT> created at line 908.
    Found 4-bit adder for signal <dv3[3]_GND_6_o_add_5_OUT> created at line 912.
    Found 6-bit adder for signal <dv1[5]_GND_6_o_add_10_OUT> created at line 916.
    Found 5-bit adder for signal <ddv20[4]_GND_6_o_add_18_OUT> created at line 942.
    Found 7-bit adder for signal <ddv2[6]_GND_6_o_add_22_OUT> created at line 956.
    Found 5-bit adder for signal <afes[4]_GND_6_o_add_28_OUT> created at line 976.
    Found 3-bit adder for signal <fifoline[2]_GND_6_o_add_141_OUT> created at line 1613.
    Found 3-bit adder for signal <fifoline[2]_GND_6_o_add_142_OUT> created at line 1614.
    Found 3-bit adder for signal <fifoline[2]_GND_6_o_add_143_OUT> created at line 1615.
    Found 8-bit adder for signal <pix[7]_GND_6_o_add_193_OUT> created at line 2049.
    Found 8-bit adder for signal <dotconta[7]_GND_6_o_add_489_OUT> created at line 2801.
    Found 8-bit adder for signal <dotcontb[7]_GND_6_o_add_491_OUT> created at line 2802.
    Found 8-bit adder for signal <dotcontra[7]_GND_6_o_add_493_OUT> created at line 2803.
    Found 8-bit adder for signal <dotcontrb[7]_GND_6_o_add_495_OUT> created at line 2804.
    Found 7-bit adder for signal <s_sram_line[6]_GND_6_o_add_661_OUT> created at line 3205.
    Found 8-bit adder for signal <npox> created at line 3218.
    Found 8-bit adder for signal <s_baud_clk_counter[7]_GND_6_o_add_1471_OUT> created at line 3424.
    Found 7-bit adder for signal <lct[6]_GND_6_o_add_1702_OUT> created at line 4168.
    Found 8-bit adder for signal <ndumpf[7]_GND_6_o_add_2120_OUT> created at line 4540.
    Found 6-bit adder for signal <ndumpdsm[5]_GND_6_o_add_2126_OUT> created at line 4545.
    Found 8-bit adder for signal <s_grabpix[7]_GND_6_o_add_2189_OUT> created at line 4635.
    Found 24-bit adder for signal <lts[23]_GND_6_o_add_2464_OUT> created at line 4754.
    Found 7-bit adder for signal <ltc[6]_GND_6_o_add_2496_OUT> created at line 4791.
    Found 6-bit adder for signal <bc[5]_GND_6_o_add_2721_OUT> created at line 5112.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_151_OUT<7:0>> created at line 1645.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_158_OUT<15:0>> created at line 1711.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_161_OUT<15:0>> created at line 1717.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_164_OUT<15:0>> created at line 1723.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_167_OUT<15:0>> created at line 1729.
    Found 8-bit subtractor for signal <s_last_pox> created at line 328.
    Found 8x1-bit Read Only RAM for signal <ledout[2]_GND_6_o_Mux_85_o>
    Found 256x5-bit dual-port RAM <Mram_tabejeta> for signal <tabejeta>.
    Found 256x5-bit dual-port RAM <Mram_tabejetb> for signal <tabejetb>.
    Found 4x1-bit Read Only RAM for signal <datasel[1]_PWR_31_o_Mux_1431_o>
    Found 8x3-bit Read Only RAM for signal <rasc1com[2]_GND_6_o_wide_mux_2227_OUT>
    Found 32x2-bit Read Only RAM for signal <_n8671>
    Found 4x12-bit Read Only RAM for signal <_n8677>
    Found 4x4-bit Read Only RAM for signal <_n8682>
    Found 8x4-bit Read Only RAM for signal <_n8697>
    Found 8x4-bit Read Only RAM for signal <_n8706>
    Found 8x4-bit Read Only RAM for signal <_n8741>
    Found 8x4-bit Read Only RAM for signal <_n8750>
    Found 4x4-bit Read Only RAM for signal <_n8885>
    Found 8-bit 5-to-1 multiplexer for signal <tfledf[2]_LED_duration_front[7]_wide_mux_54_OUT> created at line 1059.
    Found 8-bit 5-to-1 multiplexer for signal <tfledr[2]_tfledf[2]_wide_mux_60_OUT> created at line 1067.
    Found 8-bit 5-to-1 multiplexer for signal <trledf[2]_LED_duration_rear[7]_wide_mux_66_OUT> created at line 1077.
    Found 8-bit 5-to-1 multiplexer for signal <trledr[2]_trledf[2]_wide_mux_72_OUT> created at line 1085.
    Found 11-bit 4-to-1 multiplexer for signal <ADDRA> created at line 1160.
    Found 11-bit 4-to-1 multiplexer for signal <rADDRA> created at line 1166.
    Found 11-bit 4-to-1 multiplexer for signal <ADDRAb> created at line 1172.
    Found 11-bit 4-to-1 multiplexer for signal <raddrab> created at line 1178.
    Found 16-bit 4-to-1 multiplexer for signal <extpart[1]_datab2b[15]_wide_mux_184_OUT> created at line 1984.
    Found 8-bit 8-to-1 multiplexer for signal <setejav> created at line 2231.
    Found 8-bit 8-to-1 multiplexer for signal <setejbv> created at line 2238.
    Found 1-bit 32-to-1 multiplexer for signal <sort_case_a<0>> created at line 2297.
    Found 1-bit 32-to-1 multiplexer for signal <sort_case_b<0>> created at line 2303.
    Found 1-bit 32-to-1 multiplexer for signal <ejeta[4]_flagxa[31]_Mux_428_o> created at line 2532.
    Found 1-bit 32-to-1 multiplexer for signal <ejetb[4]_flagxb[31]_Mux_429_o> created at line 2533.
    Found 16-bit 8-to-1 multiplexer for signal <s_ext_mux[2]_s_illum_b[15]_wide_mux_446_OUT> created at line 2623.
    Found 1-bit 32-to-1 multiplexer for signal <ejeta[4]_trigmema[31]_Mux_461_o> created at line 2697.
    Found 1-bit 32-to-1 multiplexer for signal <ejetb[4]_trigmemb[31]_Mux_470_o> created at line 2707.
    Found 16-bit 8-to-1 multiplexer for signal <extpartf[2]_GND_6_o_wide_mux_652_OUT> created at line 3116.
    Found 7-bit 8-to-1 multiplexer for signal <ext3bf[2]_PWR_6_o_wide_mux_1965_OUT> created at line 4426.
    Found 7-bit 8-to-1 multiplexer for signal <ext3bf[2]_PWR_6_o_wide_mux_1975_OUT> created at line 4446.
    Found 7-bit 8-to-1 multiplexer for signal <ext3bf[2]_PWR_6_o_wide_mux_2170_OUT> created at line 4580.
    Found 7-bit 8-to-1 multiplexer for signal <ext3bf[2]_PWR_6_o_wide_mux_2171_OUT> created at line 4600.
    Found 4-bit 3-to-1 multiplexer for signal <extpart[1]_s_FE_confirm_A[3]_wide_mux_2219_OUT> created at line 4645.
    Found 4-bit 3-to-1 multiplexer for signal <extpart[1]_s_FE_confirm_B[3]_wide_mux_2220_OUT> created at line 4645.
    Found 1-bit tristate buffer for signal <ADC1_SDATA> created at line 967
    Found 1-bit tristate buffer for signal <ADC2_SDATA> created at line 967
    Found 1-bit tristate buffer for signal <MDATA<15>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<14>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<13>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<12>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<11>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<10>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<9>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<8>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<7>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<6>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<5>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<4>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<3>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<2>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<1>> created at line 2310
    Found 1-bit tristate buffer for signal <MDATA<0>> created at line 2310
    Found 1-bit tristate buffer for signal <LDATA<15>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<14>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<13>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<12>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<11>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<10>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<9>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<8>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<7>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<6>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<5>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<4>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<3>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<2>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<1>> created at line 3313
    Found 1-bit tristate buffer for signal <LDATA<0>> created at line 3313
    Found 8-bit comparator greater for signal <pix[7]_PWR_6_o_LessThan_113_o> created at line 1256
    Found 16-bit comparator lessequal for signal <n0306> created at line 1708
    Found 16-bit comparator lessequal for signal <n0310> created at line 1714
    Found 16-bit comparator lessequal for signal <n0314> created at line 1720
    Found 16-bit comparator lessequal for signal <n0318> created at line 1726
    Found 8-bit comparator lessequal for signal <n0605> created at line 2250
    Found 8-bit comparator lessequal for signal <n0607> created at line 2250
    Found 8-bit comparator lessequal for signal <n0610> created at line 2251
    Found 8-bit comparator lessequal for signal <n0612> created at line 2251
    Found 8-bit comparator greater for signal <bkgndfa[7]_dottrigga[7]_LessThan_392_o> created at line 2256
    Found 8-bit comparator greater for signal <bkgndfb[7]_dottriggb[7]_LessThan_393_o> created at line 2257
    Found 8-bit comparator greater for signal <bkgndfar[7]_dottrigga[7]_LessThan_394_o> created at line 2258
    Found 8-bit comparator greater for signal <bkgndfbr[7]_dottriggb[7]_LessThan_395_o> created at line 2259
    Found 8-bit comparator greater for signal <rcont_bg_set_A> created at line 2293
    Found 8-bit comparator greater for signal <ellipay1[7]_transluca[7]_LessThan_405_o> created at line 2294
    Found 8-bit comparator greater for signal <transluca[7]_ellipay2[7]_LessThan_406_o> created at line 2294
    Found 8-bit comparator greater for signal <ellipay1r[7]_translucar[7]_LessThan_408_o> created at line 2296
    Found 8-bit comparator greater for signal <translucar[7]_ellipay2r[7]_LessThan_409_o> created at line 2296
    Found 8-bit comparator greater for signal <rcont_bg_set_B> created at line 2299
    Found 8-bit comparator greater for signal <ellipby1[7]_translucb[7]_LessThan_412_o> created at line 2300
    Found 8-bit comparator greater for signal <translucb[7]_ellipby2[7]_LessThan_413_o> created at line 2300
    Found 8-bit comparator greater for signal <ellipby1r[7]_translucbr[7]_LessThan_415_o> created at line 2302
    Found 8-bit comparator greater for signal <translucbr[7]_ellipby2r[7]_LessThan_416_o> created at line 2302
    Found 5-bit comparator not equal for signal <n0945> created at line 2694
    Found 8-bit comparator equal for signal <pox[7]_pixenda[7]_equal_460_o> created at line 2694
    Found 5-bit comparator not equal for signal <n1061> created at line 2704
    Found 8-bit comparator equal for signal <pox[7]_pixendb[7]_equal_469_o> created at line 2704
    Found 24-bit comparator greater for signal <lts[23]_PWR_6_o_LessThan_2464_o> created at line 4753
    Found 24-bit comparator greater for signal <PWR_6_o_lts[23]_LessThan_2466_o> created at line 4755
    Found 6-bit comparator greater for signal <n3705> created at line 5113
    Summary:
	inferred  17 RAM(s).
	inferred  30 Adder/Subtractor(s).
	inferred 2772 D-type flip-flop(s).
	inferred  30 Comparator(s).
	inferred 1536 Multiplexer(s).
	inferred  34 Tristate(s).
	inferred   6 Finite State Machine(s).
Unit <MAIN> synthesized.

Synthesizing Unit <MAIN_RESET>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN_RESET.vhd".
WARNING:Xst:647 - Input <CH1_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKSEL_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <v_debounce_sync_cnt>.
    Found 1-bit register for signal <s_external_reset>.
    Found 15-bit adder for signal <v_debounce_sync_cnt[14]_GND_7_o_add_1_OUT> created at line 91.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <MAIN_RESET> synthesized.

Synthesizing Unit <FLOOR_GEN>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\FLOOR_GEN.vhd".
    Found 2-bit register for signal <s_clean_xf2_count>.
    Found 3-bit register for signal <flc1>.
    Found 1-bit register for signal <xf2>.
    Found 1-bit register for signal <s_extfloor>.
    Found 1-bit register for signal <s_floor>.
    Found 1-bit register for signal <s_end_floor>.
    Found 1-bit register for signal <FLOOR_o>.
    Found 5-bit register for signal <s_floor_state>.
    Found 1-bit register for signal <BGND_OFF_o>.
    Found 1-bit register for signal <BGND_FLOOR_o>.
    Found 1-bit register for signal <ILLUM_FLOOR_o>.
    Found 1-bit register for signal <s_clean_xf2>.
    Found 2-bit adder for signal <s_clean_xf2_count[1]_GND_9_o_add_2_OUT> created at line 84.
    Found 3-bit adder for signal <flc1[2]_GND_9_o_add_6_OUT> created at line 105.
    Found 5-bit adder for signal <s_floor_state[4]_GND_9_o_add_9_OUT> created at line 162.
    Found 32x1-bit Read Only RAM for signal <s_floor_state[4]_PWR_8_o_Mux_15_o>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <FLOOR_GEN> synthesized.

Synthesizing Unit <MEAN_16K>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEAN_32.vhd".
    Found 1-bit register for signal <s_mean_mux>.
    Found 1-bit register for signal <s_we_final_side_a_int>.
    Found 1-bit register for signal <s_we_final_side_b_int>.
    Found 1-bit register for signal <s_we_acc_mean_int>.
    Found 1-bit register for signal <s_we_acc2_mean_int>.
    Found 1-bit register for signal <s_we_accb_mean_int>.
    Found 1-bit register for signal <s_we_acc2b_mean_int>.
    Found 1-bit register for signal <s_acc_reflect_max>.
    Found 1-bit register for signal <s_acc_transluc_max>.
    Found 1-bit register for signal <s_acc2_reflect_max>.
    Found 1-bit register for signal <s_acc2_transluc_max>.
    Found 1-bit register for signal <s_accb_reflect_max>.
    Found 1-bit register for signal <s_accb_transluc_max>.
    Found 1-bit register for signal <s_acc2b_reflect_max>.
    Found 1-bit register for signal <s_acc2b_transluc_max>.
    Found 9-bit register for signal <s_floor_addr>.
    Found 5-bit register for signal <st_mem16k>.
    Found 1-bit register for signal <CLR_MEAN_OFF_o>.
    Found 30-bit register for signal <s_acc_reflect_rmean>.
    Found 14-bit register for signal <s_acc_reflect_rsum>.
    Found 16-bit register for signal <s_acc_current_reflect>.
    Found 16-bit register for signal <s_acc_current_transluc>.
    Found 16-bit register for signal <s_acc_reflect_final_int>.
    Found 16-bit register for signal <s_acc_transluc_final_int>.
    Found 30-bit register for signal <s_acc2_reflect_rmean>.
    Found 14-bit register for signal <s_acc2_reflect_rsum>.
    Found 16-bit register for signal <s_acc2_current_reflect>.
    Found 16-bit register for signal <s_acc2_current_transluc>.
    Found 16-bit register for signal <s_acc2_reflect_final_int>.
    Found 16-bit register for signal <s_acc2_transluc_final_int>.
    Found 30-bit register for signal <s_accb_reflect_rmean>.
    Found 14-bit register for signal <s_accb_reflect_rsum>.
    Found 16-bit register for signal <s_accb_current_reflect>.
    Found 16-bit register for signal <s_accb_current_transluc>.
    Found 16-bit register for signal <s_accb_reflect_final_int>.
    Found 16-bit register for signal <s_accb_transluc_final_int>.
    Found 30-bit register for signal <s_acc2b_reflect_rmean>.
    Found 14-bit register for signal <s_acc2b_reflect_rsum>.
    Found 16-bit register for signal <s_acc2b_current_reflect>.
    Found 16-bit register for signal <s_acc2b_current_transluc>.
    Found 16-bit register for signal <s_acc2b_reflect_final_int>.
    Found 16-bit register for signal <s_acc2b_transluc_final_int>.
    Found 30-bit register for signal <s_acc_transluc_rmean>.
    Found 14-bit register for signal <s_acc_transluc_rsum>.
    Found 30-bit register for signal <s_acc2_transluc_rmean>.
    Found 14-bit register for signal <s_acc2_transluc_rsum>.
    Found 30-bit register for signal <s_accb_transluc_rmean>.
    Found 14-bit register for signal <s_accb_transluc_rsum>.
    Found 30-bit register for signal <s_acc2b_transluc_rmean>.
    Found 14-bit register for signal <s_acc2b_transluc_rsum>.
    Found 14-bit register for signal <s_acc_reflect_wsum>.
    Found 30-bit register for signal <s_acc_reflect_wmean>.
    Found 16-bit register for signal <s_acc_reflect_final>.
    Found 14-bit register for signal <s_acc2_reflect_wsum>.
    Found 30-bit register for signal <s_acc2_reflect_wmean>.
    Found 16-bit register for signal <s_acc2_reflect_final>.
    Found 14-bit register for signal <s_accb_reflect_wsum>.
    Found 30-bit register for signal <s_accb_reflect_wmean>.
    Found 16-bit register for signal <s_accb_reflect_final>.
    Found 14-bit register for signal <s_acc2b_reflect_wsum>.
    Found 30-bit register for signal <s_acc2b_reflect_wmean>.
    Found 16-bit register for signal <s_acc2b_reflect_final>.
    Found 14-bit register for signal <s_acc_transluc_wsum>.
    Found 30-bit register for signal <s_acc_transluc_wmean>.
    Found 16-bit register for signal <s_acc_transluc_final>.
    Found 14-bit register for signal <s_acc2_transluc_wsum>.
    Found 30-bit register for signal <s_acc2_transluc_wmean>.
    Found 16-bit register for signal <s_acc2_transluc_final>.
    Found 14-bit register for signal <s_accb_transluc_wsum>.
    Found 30-bit register for signal <s_accb_transluc_wmean>.
    Found 16-bit register for signal <s_accb_transluc_final>.
    Found 14-bit register for signal <s_acc2b_transluc_wsum>.
    Found 30-bit register for signal <s_acc2b_transluc_wmean>.
    Found 16-bit register for signal <s_acc2b_transluc_final>.
    Found 44-bit register for signal <s_acc_reflect>.
    Found 44-bit register for signal <s_acc_transluc>.
    Found 44-bit register for signal <s_acc2_reflect>.
    Found 44-bit register for signal <s_acc2_transluc>.
    Found 44-bit register for signal <s_accb_reflect>.
    Found 44-bit register for signal <s_accb_transluc>.
    Found 44-bit register for signal <s_acc2b_reflect>.
    Found 44-bit register for signal <s_acc2b_transluc>.
    Found 64-bit register for signal <s_final_side_a>.
    Found 64-bit register for signal <s_final_side_b>.
    Found 44-bit register for signal <s_acc_meanin>.
    Found 44-bit register for signal <s_acc2_meanin>.
    Found 44-bit register for signal <s_accb_meanin>.
    Found 44-bit register for signal <s_acc2b_meanin>.
    Found finite state machine <FSM_6> for signal <st_mem16k>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 24                                             |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_i (rising_edge)                            |
    | Reset              | RST_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Recovery State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <s_floor_addr[8]_GND_23_o_add_22_OUT> created at line 353.
    Found 14-bit adder for signal <s_acc_reflect_rsum[13]_GND_23_o_add_27_OUT> created at line 459.
    Found 30-bit adder for signal <s_acc_reflect_rmean[29]_GND_23_o_add_28_OUT> created at line 460.
    Found 14-bit adder for signal <s_acc2_reflect_rsum[13]_GND_23_o_add_36_OUT> created at line 485.
    Found 30-bit adder for signal <s_acc2_reflect_rmean[29]_GND_23_o_add_37_OUT> created at line 486.
    Found 14-bit adder for signal <s_accb_reflect_rsum[13]_GND_23_o_add_45_OUT> created at line 511.
    Found 30-bit adder for signal <s_accb_reflect_rmean[29]_GND_23_o_add_46_OUT> created at line 512.
    Found 14-bit adder for signal <s_acc2b_reflect_rsum[13]_GND_23_o_add_54_OUT> created at line 537.
    Found 30-bit adder for signal <s_acc2b_reflect_rmean[29]_GND_23_o_add_55_OUT> created at line 538.
    Found 14-bit adder for signal <s_acc_transluc_rsum[13]_GND_23_o_add_63_OUT> created at line 566.
    Found 30-bit adder for signal <s_acc_transluc_rmean[29]_GND_23_o_add_64_OUT> created at line 567.
    Found 14-bit adder for signal <s_acc2_transluc_rsum[13]_GND_23_o_add_72_OUT> created at line 592.
    Found 30-bit adder for signal <s_acc2_transluc_rmean[29]_GND_23_o_add_73_OUT> created at line 593.
    Found 14-bit adder for signal <s_accb_transluc_rsum[13]_GND_23_o_add_81_OUT> created at line 618.
    Found 30-bit adder for signal <s_accb_transluc_rmean[29]_GND_23_o_add_82_OUT> created at line 619.
    Found 14-bit adder for signal <s_acc2b_transluc_rsum[13]_GND_23_o_add_90_OUT> created at line 644.
    Found 30-bit adder for signal <s_acc2b_transluc_rmean[29]_GND_23_o_add_91_OUT> created at line 645.
    Found 16-bit comparator greater for signal <s_do_acc_reflect> created at line 290
    Found 16-bit comparator greater for signal <s_do_acc_transluc> created at line 291
    Found 16-bit comparator greater for signal <s_do_acc2_reflect> created at line 294
    Found 16-bit comparator greater for signal <s_do_acc2_transluc> created at line 295
    Found 16-bit comparator greater for signal <s_do_accb_reflect> created at line 298
    Found 16-bit comparator greater for signal <s_do_accb_transluc> created at line 299
    Found 16-bit comparator greater for signal <s_do_acc2b_reflect> created at line 302
    Found 16-bit comparator greater for signal <s_do_acc2b_transluc> created at line 303
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 1769 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  62 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MEAN_16K> synthesized.

Synthesizing Unit <memdef>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\memdef.vhd".
    Summary:
	no macro.
Unit <memdef> synthesized.

Synthesizing Unit <SORT_CASE>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SORT_CASE.vhd".
WARNING:Xst:647 - Input <CLK_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit adder for signal <RCONT_i[7]_GND_45_o_add_8_OUT> created at line 174.
    Found 8-bit adder for signal <RCONT_i[7]_GND_45_o_add_9_OUT> created at line 182.
    Found 8-bit 3-to-1 multiplexer for signal <SORT_CASE_i[2]_GND_45_o_wide_mux_2_OUT> created at line 98.
    Found 8-bit 3-to-1 multiplexer for signal <s_SORT_CASE_3_1[1]_GND_45_o_wide_mux_5_OUT> created at line 126.
    Found 8-bit 7-to-1 multiplexer for signal <SORT_CASE_i[4]_GND_45_o_wide_mux_12_OUT> created at line 86.
    Found 3-bit 7-to-1 multiplexer for signal <SORT_CASE_i[4]_INX_i[2]_wide_mux_13_OUT> created at line 86.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 Multiplexer(s).
Unit <SORT_CASE> synthesized.

Synthesizing Unit <SERIAL_TX>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SERIAL_TX.vhd".
    Found 1-bit register for signal <TX_o>.
    Found 1-bit register for signal <s_send_state_machine<3>>.
    Found 1-bit register for signal <s_send_state_machine<2>>.
    Found 1-bit register for signal <s_send_state_machine<1>>.
    Found 1-bit register for signal <s_send_state_machine<0>>.
    Found 1-bit register for signal <s_finish_packet>.
    Found 1-bit register for signal <s_send_packet>.
    Found 1-bit register for signal <PACKET_SENT_o>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SERIAL_TX> synthesized.

Synthesizing Unit <SEND_SERIAL_DATA>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\SEND_SERIAL_DATA.vhd".
WARNING:Xst:647 - Input <PACK_8BIT_14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SEND_o>.
    Found 1-bit register for signal <s_send_state_machine<4>>.
    Found 1-bit register for signal <s_send_state_machine<3>>.
    Found 1-bit register for signal <s_send_state_machine<2>>.
    Found 1-bit register for signal <s_send_state_machine<1>>.
    Found 1-bit register for signal <s_send_state_machine<0>>.
    Found 1-bit register for signal <s_send_interval_counter<16>>.
    Found 1-bit register for signal <s_send_interval_counter<15>>.
    Found 1-bit register for signal <s_send_interval_counter<14>>.
    Found 1-bit register for signal <s_send_interval_counter<13>>.
    Found 1-bit register for signal <s_send_interval_counter<12>>.
    Found 1-bit register for signal <s_send_interval_counter<11>>.
    Found 1-bit register for signal <s_send_interval_counter<10>>.
    Found 1-bit register for signal <s_send_interval_counter<9>>.
    Found 1-bit register for signal <s_send_interval_counter<8>>.
    Found 1-bit register for signal <s_send_interval_counter<7>>.
    Found 1-bit register for signal <s_send_interval_counter<6>>.
    Found 1-bit register for signal <s_send_interval_counter<5>>.
    Found 1-bit register for signal <s_send_interval_counter<4>>.
    Found 1-bit register for signal <s_send_interval_counter<3>>.
    Found 1-bit register for signal <s_send_interval_counter<2>>.
    Found 1-bit register for signal <s_send_interval_counter<1>>.
    Found 1-bit register for signal <s_send_interval_counter<0>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<7>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<6>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<5>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<4>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<3>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<2>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<1>>.
    Found 1-bit register for signal <SEND_8BIT_DATA_o<0>>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <SEND_SERIAL_DATA> synthesized.

Synthesizing Unit <PSEUDO_RANDOM_TEST>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\PSEUDO_RANDOM_TEST.vhd".
    Found 16-bit register for signal <s_pseudo_gen_b>.
    Found 16-bit register for signal <s_pseudo_gen_c>.
    Found 16-bit register for signal <s_pseudo_gen_d>.
    Found 16-bit register for signal <s_pseudo_gen_e>.
    Found 32-bit register for signal <s_ejet>.
    Found 21-bit register for signal <s_pst>.
    Found 16-bit register for signal <s_pseudo_gen_a>.
    Found 21-bit adder for signal <s_pst[20]_GND_118_o_add_16_OUT> created at line 97.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred 420 Multiplexer(s).
Unit <PSEUDO_RANDOM_TEST> synthesized.

Synthesizing Unit <WRAPPER_TOP>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\WRAPPER_TOP.vhd".
    Summary:
	no macro.
Unit <WRAPPER_TOP> synthesized.

Synthesizing Unit <WRAPPER>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\WRAPPER.vhd".
    Summary:
	no macro.
Unit <WRAPPER> synthesized.

Synthesizing Unit <ALL_IN_BUFF>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\ALL_IN_BUFF.vhd".
    Found 64-bit register for signal <s_EN_CHX>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <ALL_IN_BUFF> synthesized.

Synthesizing Unit <IN_BUFF>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\IN_BUFF.vhd".
    Found 3-bit register for signal <s_LENGTH>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <IN_BUFF> synthesized.

Synthesizing Unit <WRAPPER_EJET>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\WRAPPER_EJET.vhd".
    Summary:
	no macro.
Unit <WRAPPER_EJET> synthesized.

Synthesizing Unit <MEM_CTRL>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEM_CTRL.vhd".
    Set property "syn_black_box = true" for instance <i_MEM1>.
    Found 6-bit register for signal <s_rd_ptr>.
    Found 6-bit register for signal <s_cnt_ptr>.
    Found 1-bit register for signal <s_INT>.
    Found 7-bit register for signal <s_CNTHERE>.
    Found 64-bit register for signal <s_overusage>.
    Found 1-bit register for signal <s_overusage_a_0>.
    Found 1-bit register for signal <s_overusage_b_0>.
    Found 1-bit register for signal <s_overusage_a_1>.
    Found 1-bit register for signal <s_overusage_b_1>.
    Found 1-bit register for signal <s_overusage_a_2>.
    Found 1-bit register for signal <s_overusage_b_2>.
    Found 1-bit register for signal <s_overusage_a_3>.
    Found 1-bit register for signal <s_overusage_b_3>.
    Found 1-bit register for signal <s_overusage_a_4>.
    Found 1-bit register for signal <s_overusage_b_4>.
    Found 1-bit register for signal <s_overusage_a_5>.
    Found 1-bit register for signal <s_overusage_b_5>.
    Found 1-bit register for signal <s_overusage_a_6>.
    Found 1-bit register for signal <s_overusage_b_6>.
    Found 1-bit register for signal <s_overusage_a_7>.
    Found 1-bit register for signal <s_overusage_b_7>.
    Found 1-bit register for signal <s_overusage_a_8>.
    Found 1-bit register for signal <s_overusage_b_8>.
    Found 1-bit register for signal <s_overusage_a_9>.
    Found 1-bit register for signal <s_overusage_b_9>.
    Found 1-bit register for signal <s_overusage_a_10>.
    Found 1-bit register for signal <s_overusage_b_10>.
    Found 1-bit register for signal <s_overusage_a_11>.
    Found 1-bit register for signal <s_overusage_b_11>.
    Found 1-bit register for signal <s_overusage_a_12>.
    Found 1-bit register for signal <s_overusage_b_12>.
    Found 1-bit register for signal <s_overusage_a_13>.
    Found 1-bit register for signal <s_overusage_b_13>.
    Found 1-bit register for signal <s_overusage_a_14>.
    Found 1-bit register for signal <s_overusage_b_14>.
    Found 1-bit register for signal <s_overusage_a_15>.
    Found 1-bit register for signal <s_overusage_b_15>.
    Found 1-bit register for signal <s_overusage_a_16>.
    Found 1-bit register for signal <s_overusage_b_16>.
    Found 1-bit register for signal <s_overusage_a_17>.
    Found 1-bit register for signal <s_overusage_b_17>.
    Found 1-bit register for signal <s_overusage_a_18>.
    Found 1-bit register for signal <s_overusage_b_18>.
    Found 1-bit register for signal <s_overusage_a_19>.
    Found 1-bit register for signal <s_overusage_b_19>.
    Found 1-bit register for signal <s_overusage_a_20>.
    Found 1-bit register for signal <s_overusage_b_20>.
    Found 1-bit register for signal <s_overusage_a_21>.
    Found 1-bit register for signal <s_overusage_b_21>.
    Found 1-bit register for signal <s_overusage_a_22>.
    Found 1-bit register for signal <s_overusage_b_22>.
    Found 1-bit register for signal <s_overusage_a_23>.
    Found 1-bit register for signal <s_overusage_b_23>.
    Found 1-bit register for signal <s_overusage_a_24>.
    Found 1-bit register for signal <s_overusage_b_24>.
    Found 1-bit register for signal <s_overusage_a_25>.
    Found 1-bit register for signal <s_overusage_b_25>.
    Found 1-bit register for signal <s_overusage_a_26>.
    Found 1-bit register for signal <s_overusage_b_26>.
    Found 1-bit register for signal <s_overusage_a_27>.
    Found 1-bit register for signal <s_overusage_b_27>.
    Found 1-bit register for signal <s_overusage_a_28>.
    Found 1-bit register for signal <s_overusage_b_28>.
    Found 1-bit register for signal <s_overusage_a_29>.
    Found 1-bit register for signal <s_overusage_b_29>.
    Found 1-bit register for signal <s_overusage_a_30>.
    Found 1-bit register for signal <s_overusage_b_30>.
    Found 1-bit register for signal <s_overusage_a_31>.
    Found 1-bit register for signal <s_overusage_b_31>.
    Found 6-bit adder for signal <s_rd_ptr[5]_GND_125_o_add_19_OUT> created at line 261.
    Found 7-bit subtractor for signal <GND_125_o_GND_125_o_sub_26_OUT<6:0>> created at line 283.
    Found 16-bit comparator greater for signal <s_overusage_max> created at line 203
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 130 Multiplexer(s).
Unit <MEM_CTRL> synthesized.

Synthesizing Unit <EJ_CLEAR_COUNT>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd".
    Found 17-bit register for signal <s_CNT>.
    Found 17-bit subtractor for signal <GND_128_o_GND_128_o_sub_4_OUT<16:0>> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <EJ_CLEAR_COUNT> synthesized.

Synthesizing Unit <CH_X_EJET_TIMER>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\CH_X_EJET_TIMER.vhd".
WARNING:Xst:647 - Input <RETRIGGER_ON_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s_already_ejected<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <s_PROTEC_VALVE_o>.
    Found 1-bit register for signal <s_inc_max_active_counter>.
    Found 2-bit register for signal <s_valve_state_o>.
    Found 6-bit register for signal <s_active_valves>.
    Found 10-bit register for signal <COUNT_o>.
    Found 16-bit register for signal <DEF_CNT_o>.
    Found 16-bit register for signal <s_max_active_counter>.
    Found 64-bit register for signal <s_has_already_ejected>.
    Found 64-bit register for signal <CH_OUT_o>.
    Found 3-bit register for signal <LENGTH_MEM_o>.
    Found 8-bit adder for signal <s_CH_IS1> created at line 187.
    Found 8-bit adder for signal <s_CH_IS2> created at line 188.
    Found 16-bit adder for signal <s_max_active_counter[15]_GND_129_o_add_22_OUT> created at line 234.
    Found 16-bit adder for signal <DEF_CNT_i[15]_GND_129_o_add_73_OUT> created at line 390.
    Found 6-bit adder for signal <s_active_valves[5]_GND_129_o_add_83_OUT> created at line 414.
    Found 6-bit subtractor for signal <GND_129_o_GND_129_o_sub_77_OUT<5:0>> created at line 399.
    Found 10-bit subtractor for signal <GND_129_o_GND_129_o_sub_82_OUT<9:0>> created at line 406.
    Found 6x2-bit multiplier for signal <s_CH_IS0> created at line 186.
    Found 10-bit 8-to-1 multiplexer for signal <LENGTH_MEM_i[2]_A_ELIPSE7_i[9]_wide_mux_0_OUT> created at line 123.
    Found 10-bit 8-to-1 multiplexer for signal <LENGTH_MEM_i[2]_B_ELIPSE7_i[9]_wide_mux_2_OUT> created at line 152.
    Found 1-bit 192-to-1 multiplexer for signal <s_LENGTH_IS<0>> created at line 190.
    Found 1-bit 192-to-1 multiplexer for signal <s_LENGTH_IS<1>> created at line 190.
    Found 1-bit 192-to-1 multiplexer for signal <s_LENGTH_IS<2>> created at line 191.
    Found 1-bit 64-to-1 multiplexer for signal <CH_NUM_i[5]_s_has_already_ejected[63]_Mux_19_o> created at line 207.
    Found 1-bit 64-to-1 multiplexer for signal <CH_NUM_i[5]_HAS_GRAIN_i[63]_Mux_20_o> created at line 207.
    Found 2-bit 4-to-1 multiplexer for signal <s_valve_state_i[1]_GND_129_o_wide_mux_104_OUT> created at line 244.
    Found 6-bit comparator greater for signal <GND_129_o_s_active_valves[5]_LessThan_83_o> created at line 410
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 183 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 426 Multiplexer(s).
Unit <CH_X_EJET_TIMER> synthesized.

Synthesizing Unit <MEM_CTRL_DELTA>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MEM_CTRL_DELAY.vhd".
    Set property "syn_black_box = true" for instance <i_MEM_SYNC1>.
    Set property "syn_black_box = true" for instance <i_MEM_SYNC2>.
    Found 9-bit register for signal <s_rd_ptr>.
    Found 9-bit adder for signal <s_wr_ptr_31_0> created at line 90.
    Found 9-bit adder for signal <s_wr_ptr_63_32> created at line 91.
    Found 9-bit adder for signal <s_rd_ptr[8]_GND_131_o_add_2_OUT> created at line 99.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <MEM_CTRL_DELTA> synthesized.

Synthesizing Unit <TESTEJET>.
    Related source file is "\\smkn33\s10067\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\TESTEJET.vhd".
    Found 4-bit register for signal <s_tjet_before_pwm>.
    Found 7-bit register for signal <s_tjet_pwm_counter>.
    Found 16-bit register for signal <s_tjet_inactive>.
    Found 10-bit register for signal <s_tjet_active>.
    Found 32-bit register for signal <s_tjet>.
    Found 16-bit register for signal <s_other_counter>.
    Found 1-bit register for signal <s_pwm_counter_end>.
    Found 1-bit register for signal <s_pwm_state>.
    Found 1-bit register for signal <s_pwm_release>.
    Found 2-bit register for signal <s_tjet_state>.
    Found finite state machine <FSM_7> for signal <s_tjet_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK_1_i (rising_edge)                          |
    | Reset              | RESET_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <s_tjet_inactive[15]_GND_160_o_add_3_OUT> created at line 107.
    Found 10-bit adder for signal <s_tjet_active[9]_GND_160_o_add_6_OUT> created at line 118.
    Found 4-bit adder for signal <s_tjet_before_pwm[3]_GND_160_o_add_10_OUT> created at line 130.
    Found 7-bit adder for signal <s_tjet_pwm_counter[6]_GND_160_o_add_15_OUT> created at line 144.
    Found 16-bit adder for signal <s_other_counter[15]_GND_160_o_add_41_OUT> created at line 178.
    Found 16-bit comparator equal for signal <s_other_counter[15]_s_pwm_counter_max[15]_equal_41_o> created at line 173
    WARNING:Xst:2404 -  FFs/Latches <s_tjet_state<2:2>> (without init value) have a constant value of 0 in block <TESTEJET>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TESTEJET> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 256x5-bit dual-port RAM                               : 4
 32x1-bit single-port Read Only RAM                    : 1
 32x2-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 4x12-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 2
 8x1-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
 8x32-bit dual-port RAM                                : 2
 8x4-bit single-port Read Only RAM                     : 4
# Multipliers                                          : 1
 6x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 74
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 14-bit adder                                          : 8
 15-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 4
 30-bit adder                                          : 8
 4-bit adder                                           : 3
 5-bit adder                                           : 3
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 7-bit subtractor                                      : 1
 8-bit adder                                           : 15
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
# Registers                                            : 838
 1-bit register                                        : 414
 10-bit register                                       : 3
 11-bit register                                       : 7
 12-bit register                                       : 1
 14-bit register                                       : 16
 15-bit register                                       : 1
 16-bit register                                       : 83
 17-bit register                                       : 1
 18-bit register                                       : 2
 2-bit register                                        : 7
 21-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 158
 30-bit register                                       : 16
 32-bit register                                       : 10
 35-bit register                                       : 2
 36-bit register                                       : 4
 4-bit register                                        : 5
 44-bit register                                       : 12
 5-bit register                                        : 7
 6-bit register                                        : 6
 64-bit register                                       : 8
 7-bit register                                        : 10
 8-bit register                                        : 58
 9-bit register                                        : 5
# Comparators                                          : 41
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 4
 24-bit comparator greater                             : 2
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 15
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 2630
 1-bit 192-to-1 multiplexer                            : 3
 1-bit 2-to-1 multiplexer                              : 1871
 1-bit 32-to-1 multiplexer                             : 6
 1-bit 64-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 8-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 8
 11-bit 4-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 86
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 419
 3-bit 7-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 30
 35-bit 2-to-1 multiplexer                             : 4
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 4-bit 3-to-1 multiplexer                              : 2
 44-bit 2-to-1 multiplexer                             : 8
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 12
 64-bit 2-to-1 multiplexer                             : 13
 7-bit 2-to-1 multiplexer                              : 36
 7-bit 8-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 40
 8-bit 3-to-1 multiplexer                              : 4
 8-bit 5-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 34
 1-bit tristate buffer                                 : 34
# FSMs                                                 : 8
# Xors                                                 : 11
 1-bit xor35                                           : 2
 1-bit xor36                                           : 2
 1-bit xor4                                            : 5
 32-bit xor2                                           : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/M2Kx16.ngc>.
Reading core <ipcore_dir/MEM_256x16.ngc>.
Reading core <ipcore_dir/mult16.ngc>.
Reading core <ipcore_dir/MEM_SYNC.ngc>.
Reading core <ipcore_dir/MEM_DEF_CNT_DIST.ngc>.
Reading core <ipcore_dir/EJ_SEL_MEM.ngc>.
Reading core <ipcore_dir/MEM_256x64.ngc>.
Reading core <ipcore_dir/MEM_512x44.ngc>.
Reading core <ipcore_dir/mem256x8.ngc>.
Loading core <M2Kx16> for timing and area information for instance <CAM_A_front>.
Loading core <M2Kx16> for timing and area information for instance <CAM_A_rear>.
Loading core <M2Kx16> for timing and area information for instance <CAM_B_front>.
Loading core <M2Kx16> for timing and area information for instance <CAM_B_rear>.
Loading core <MEM_256x16> for timing and area information for instance <i_MA_BKGND_GAIN>.
Loading core <MEM_256x16> for timing and area information for instance <i_MA2_BKGND_GAIN>.
Loading core <MEM_256x16> for timing and area information for instance <i_MAB_BKGND_GAIN>.
Loading core <MEM_256x16> for timing and area information for instance <i_MA2B_BKGND_GAIN>.
Loading core <M2Kx16> for timing and area information for instance <ellipmemA>.
Loading core <M2Kx16> for timing and area information for instance <ellipmemB>.
Loading core <M2Kx16> for timing and area information for instance <ellipmemAr>.
Loading core <M2Kx16> for timing and area information for instance <ellipmemBr>.
Loading core <M2Kx16> for timing and area information for instance <A_bckgnd_camfront>.
Loading core <M2Kx16> for timing and area information for instance <A_bckgnd_camrear>.
Loading core <M2Kx16> for timing and area information for instance <B_bckgnd_camfront>.
Loading core <M2Kx16> for timing and area information for instance <B_bckgnd_camrear>.
Loading core <M2Kx16> for timing and area information for instance <A_rear>.
Loading core <M2Kx16> for timing and area information for instance <B_rear>.
Loading core <M2Kx16> for timing and area information for instance <A_front_camfront>.
Loading core <M2Kx16> for timing and area information for instance <A_front_camrear>.
Loading core <M2Kx16> for timing and area information for instance <B_front_camfront>.
Loading core <M2Kx16> for timing and area information for instance <B_front_camrear>.
Loading core <mult16> for timing and area information for instance <multidata>.
Loading core <mult16> for timing and area information for instance <multidata2>.
Loading core <mult16> for timing and area information for instance <multidatab>.
Loading core <mult16> for timing and area information for instance <multidata2b>.
Loading core <M2Kx16> for timing and area information for instance <dotmemA>.
Loading core <M2Kx16> for timing and area information for instance <dotmemB>.
Loading core <MEM_SYNC> for timing and area information for instance <i_MEM_SYNC1>.
Loading core <MEM_SYNC> for timing and area information for instance <i_MEM_SYNC2>.
Loading core <MEM_DEF_CNT_DIST> for timing and area information for instance <i_MEM_DEF_CNT>.
Loading core <MEM_DEF_CNT_DIST> for timing and area information for instance <i_MEM_DEF_OUT>.
Loading core <EJ_SEL_MEM> for timing and area information for instance <i_MEM1>.
Loading core <MEM_256x64> for timing and area information for instance <i_ACC_TRANSLUC>.
Loading core <MEM_256x64> for timing and area information for instance <i_ACC_REFLECT>.
Loading core <MEM_512x44> for timing and area information for instance <i_ACC_MEAN>.
Loading core <MEM_512x44> for timing and area information for instance <i_ACC2_MEAN>.
Loading core <MEM_512x44> for timing and area information for instance <i_ACCB_MEAN>.
Loading core <MEM_512x44> for timing and area information for instance <i_ACC2B_MEAN>.
Loading core <MEM_256x64> for timing and area information for instance <i_FINAL_SIDE_A>.
Loading core <MEM_256x64> for timing and area information for instance <i_FINAL_SIDE_B>.
Loading core <mem256x8> for timing and area information for instance <defect>.
WARNING:Xst:2404 -  FFs/Latches <s_grabline<6:6>> (without init value) have a constant value of 0 in block <MAIN>.
WARNING:Xst:2404 -  FFs/Latches <s_grab_sector<2:2>> (without init value) have a constant value of 0 in block <MAIN>.
WARNING:Xst:2404 -  FFs/Latches <s_sram_int_rd_addr<17:17>> (without init value) have a constant value of 0 in block <MAIN>.
WARNING:Xst:2404 -  FFs/Latches <s_sram_rd_addr<17:17>> (without init value) have a constant value of 0 in block <MAIN>.

Synthesizing (advanced) Unit <CH_X_EJET_TIMER>.
The following registers are absorbed into counter <s_max_active_counter>: 1 register on signal <s_max_active_counter>.
Unit <CH_X_EJET_TIMER> synthesized (advanced).

Synthesizing (advanced) Unit <EJ_CLEAR_COUNT>.
The following registers are absorbed into counter <s_CNT>: 1 register on signal <s_CNT>.
Unit <EJ_CLEAR_COUNT> synthesized (advanced).

Synthesizing (advanced) Unit <FLOOR_GEN>.
The following registers are absorbed into counter <s_floor_state>: 1 register on signal <s_floor_state>.
The following registers are absorbed into counter <flc1>: 1 register on signal <flc1>.
The following registers are absorbed into counter <s_clean_xf2_count>: 1 register on signal <s_clean_xf2_count>.
INFO:Xst:3217 - HDL ADVISOR - Register <s_end_floor> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_s_floor_state[4]_PWR_8_o_Mux_15_o> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <s_floor_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FLOOR_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <MAIN>.
The following registers are absorbed into counter <fifoline>: 1 register on signal <fifoline>.
The following registers are absorbed into counter <dotconta>: 1 register on signal <dotconta>.
The following registers are absorbed into counter <dotcontb>: 1 register on signal <dotcontb>.
The following registers are absorbed into counter <dotcontra>: 1 register on signal <dotcontra>.
The following registers are absorbed into counter <dotcontrb>: 1 register on signal <dotcontrb>.
The following registers are absorbed into counter <s_baud_clk_counter>: 1 register on signal <s_baud_clk_counter>.
The following registers are absorbed into counter <ddv20>: 1 register on signal <ddv20>.
INFO:Xst:3230 - The RAM description <Mram_rasc1com[2]_GND_6_o_wide_mux_2227_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rasc1com>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <ejeta> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_tabejeta> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     clkA           | connected to signal <clkx>          | rise     |
    |     weA            | connected to signal <GND_6_o_extpart[0]_MUX_1820_o_0_0> | high     |
    |     addrA          | connected to signal <ndumpf>        |          |
    |     diA            | connected to signal <data_wr<4:0>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     addrB          | connected to signal <pox>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <nejeta> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_tabejeta1> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     clkA           | connected to signal <clkx>          | rise     |
    |     weA            | connected to signal <GND_6_o_extpart[0]_MUX_1820_o_0_1> | high     |
    |     addrA          | connected to signal <ndumpf>        |          |
    |     diA            | connected to signal <data_wr<4:0>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     addrB          | connected to signal <npox>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <ejetb> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_tabejetb> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     clkA           | connected to signal <clkx>          | rise     |
    |     weA            | connected to signal <GND_6_o_extpart[0]_MUX_1821_o_0_0> | high     |
    |     addrA          | connected to signal <ndumpf>        |          |
    |     diA            | connected to signal <data_wr<4:0>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     addrB          | connected to signal <pox>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <nejetb> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_tabejetb1> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     clkA           | connected to signal <clkx>          | rise     |
    |     weA            | connected to signal <GND_6_o_extpart[0]_MUX_1821_o_0_1> | high     |
    |     addrA          | connected to signal <ndumpf>        |          |
    |     diA            | connected to signal <data_wr<4:0>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     addrB          | connected to signal <npox>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <datasel[1]_CLKA_DFF_470> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_datasel[1]_PWR_31_o_Mux_1431_o> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(microden,LADDR)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_ledout[2]_GND_6_o_Mux_85_o> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ledout>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tabejeta> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tabejeta1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tabejetb> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tabejetb1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ejdt0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clkz>          | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rxsa<34:32>>   |          |
    |     diA            | connected to signal <rxsa<31:0>>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <data_wr<14:12>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ejdt1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clkz>          | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rxsb<34:32>>   |          |
    |     diA            | connected to signal <rxsb<31:0>>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <data_wr<14:12>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8677> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 12-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <led_counter>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8885> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <s_bckgnd_mem_Sel> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8682> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <extpart>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8697> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ilum<5:3>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8706> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ilum<2:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8741> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ilum<11:9>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8750> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ilum<8:6>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8671> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <afes[4]_GND_6_o_add_28_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MAIN> synthesized (advanced).

Synthesizing (advanced) Unit <MAIN_RESET>.
The following registers are absorbed into counter <v_debounce_sync_cnt>: 1 register on signal <v_debounce_sync_cnt>.
Unit <MAIN_RESET> synthesized (advanced).

Synthesizing (advanced) Unit <MEAN_16K>.
The following registers are absorbed into counter <s_floor_addr>: 1 register on signal <s_floor_addr>.
Unit <MEAN_16K> synthesized (advanced).

Synthesizing (advanced) Unit <MEM_CTRL>.
The following registers are absorbed into counter <s_rd_ptr>: 1 register on signal <s_rd_ptr>.
The following registers are absorbed into counter <s_CNTHERE>: 1 register on signal <s_CNTHERE>.
Unit <MEM_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <MEM_CTRL_DELTA>.
The following registers are absorbed into counter <s_rd_ptr>: 1 register on signal <s_rd_ptr>.
Unit <MEM_CTRL_DELTA> synthesized (advanced).

Synthesizing (advanced) Unit <TESTEJET>.
The following registers are absorbed into counter <s_other_counter>: 1 register on signal <s_other_counter>.
The following registers are absorbed into counter <s_tjet_before_pwm>: 1 register on signal <s_tjet_before_pwm>.
The following registers are absorbed into counter <s_tjet_inactive>: 1 register on signal <s_tjet_inactive>.
The following registers are absorbed into counter <s_tjet_active>: 1 register on signal <s_tjet_active>.
Unit <TESTEJET> synthesized (advanced).
WARNING:Xst:2677 - Node <a_0> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a_1> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a_2> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a_3> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2_0> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2_1> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2_2> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2_3> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <ab_0> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <ab_1> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <ab_2> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <ab_3> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2b_0> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2b_1> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2b_2> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <a2b_3> of sequential type is unconnected in block <MAIN>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 256x5-bit dual-port distributed RAM                   : 4
 32x1-bit single-port distributed Read Only RAM        : 1
 32x2-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 4x12-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 2
 8x1-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
 8x32-bit dual-port distributed RAM                    : 2
 8x4-bit single-port distributed Read Only RAM         : 4
# Multipliers                                          : 1
 6x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 54
 10-bit subtractor                                     : 1
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 16-bit subtractor                                     : 4
 21-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 30-bit adder                                          : 8
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 10
 8-bit subtractor                                      : 2
 9-bit adder                                           : 2
# Counters                                             : 21
 10-bit up counter                                     : 1
 15-bit up counter                                     : 1
 16-bit up counter                                     : 3
 17-bit down counter                                   : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit down counter                                    : 1
 8-bit up counter                                      : 5
 9-bit up counter                                      : 2
# Registers                                            : 5207
 Flip-Flops                                            : 5207
# Comparators                                          : 41
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 4
 24-bit comparator greater                             : 2
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 15
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 2972
 1-bit 192-to-1 multiplexer                            : 3
 1-bit 2-to-1 multiplexer                              : 2239
 1-bit 32-to-1 multiplexer                             : 6
 1-bit 5-to-1 multiplexer                              : 8
 1-bit 64-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 6
 10-bit 8-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 4
 11-bit 4-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 67
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 419
 3-bit 7-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 30
 35-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 3-to-1 multiplexer                              : 2
 44-bit 2-to-1 multiplexer                             : 8
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 12
 64-bit 2-to-1 multiplexer                             : 13
 7-bit 2-to-1 multiplexer                              : 35
 7-bit 8-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 38
 8-bit 3-to-1 multiplexer                              : 4
 8-bit 5-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 8
# Xors                                                 : 11
 1-bit xor35                                           : 2
 1-bit xor36                                           : 2
 1-bit xor4                                            : 5
 32-bit xor2                                           : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <addrdotwb_9> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addrdotwb_10> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_ramdata_4_7> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_ramdata_3_7> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_ramdata_5_7> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_ramdata_6_7> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_ramdata_7_7> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_tejet_dwell_0> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_tejet_dwell_1> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_sram_int_rd_addr_14> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <deb_refle_5> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <deb_refle_6> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <deb_refleb_5> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <deb_refleb_6> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_sram_rd_addr_14> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd1_14> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd1_15> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd3_14> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd3_15> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd2_14> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd2_15> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd4_14> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ccd4_15> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <afec[1:4]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000001 | 0000
 0000000000000010 | 0001
 0000000000000100 | 0010
 0000000000001000 | 0011
 0000000000010000 | 0100
 0000000000100000 | 0101
 0000000001000000 | 0110
 0000000010000000 | 0111
 0000000100000000 | 1000
 0000001000000000 | 1001
 0000010000000000 | 1010
 0000100000000000 | 1011
 0001000000000000 | 1100
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <lumstp[1:4]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 000000000000 | 0000
 000000000001 | 0001
 000000000010 | 0010
 000000000100 | 0011
 000000001000 | 0100
 000000010000 | 0101
 000000100000 | 0110
 000001000000 | 0111
 000010000000 | 1000
 000100000000 | 1001
 100000000000 | 1010
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <ledseq[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <s_bgnd_confirm_A[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <s_bgnd_confirm_B[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <ejs[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_MEAN_16K/FSM_6> on signal <st_mem16k[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 10100 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 10011 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10110 | 10010
 10101 | 10011
 01001 | 10100
 01110 | 10101
 10010 | 10110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TESTEJET_GEN/FSM_7> on signal <s_tjet_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    s_sram_line_0 in unit <MAIN>
    s_sram_written in unit <MAIN>
    s_sram_read in unit <MAIN>
    s_was_trigmemb in unit <MAIN>
    s_was_trigmema in unit <MAIN>
    s_has_grain_B_0 in unit <MAIN>
    s_has_grain_B_2 in unit <MAIN>
    s_has_grain_B_3 in unit <MAIN>
    s_has_grain_B_1 in unit <MAIN>
    s_has_grain_B_4 in unit <MAIN>
    s_has_grain_B_5 in unit <MAIN>
    s_has_grain_B_6 in unit <MAIN>
    s_has_grain_B_7 in unit <MAIN>
    s_has_grain_B_8 in unit <MAIN>
    s_has_grain_B_9 in unit <MAIN>
    s_has_grain_B_11 in unit <MAIN>
    s_has_grain_B_12 in unit <MAIN>
    s_has_grain_B_10 in unit <MAIN>
    s_has_grain_B_13 in unit <MAIN>
    s_has_grain_B_14 in unit <MAIN>
    s_has_grain_B_15 in unit <MAIN>
    s_has_grain_B_16 in unit <MAIN>
    s_has_grain_B_17 in unit <MAIN>
    s_has_grain_B_18 in unit <MAIN>
    s_has_grain_B_19 in unit <MAIN>
    s_has_grain_B_20 in unit <MAIN>
    s_has_grain_B_21 in unit <MAIN>
    s_has_grain_B_22 in unit <MAIN>
    s_has_grain_B_23 in unit <MAIN>
    s_has_grain_B_24 in unit <MAIN>
    s_has_grain_B_25 in unit <MAIN>
    s_has_grain_B_26 in unit <MAIN>
    s_has_grain_B_28 in unit <MAIN>
    s_has_grain_B_29 in unit <MAIN>
    s_has_grain_B_27 in unit <MAIN>
    s_has_grain_B_30 in unit <MAIN>
    s_has_grain_B_31 in unit <MAIN>
    s_has_grain_A_0 in unit <MAIN>
    s_has_grain_A_1 in unit <MAIN>
    s_has_grain_A_2 in unit <MAIN>
    s_has_grain_A_3 in unit <MAIN>
    s_has_grain_A_5 in unit <MAIN>
    s_has_grain_A_6 in unit <MAIN>
    s_has_grain_A_4 in unit <MAIN>
    s_has_grain_A_7 in unit <MAIN>
    s_has_grain_A_8 in unit <MAIN>
    s_has_grain_A_9 in unit <MAIN>
    s_has_grain_A_10 in unit <MAIN>
    s_has_grain_A_11 in unit <MAIN>
    s_has_grain_A_12 in unit <MAIN>
    s_has_grain_A_14 in unit <MAIN>
    s_has_grain_A_15 in unit <MAIN>
    s_has_grain_A_13 in unit <MAIN>
    s_has_grain_A_16 in unit <MAIN>
    s_has_grain_A_17 in unit <MAIN>
    s_has_grain_A_18 in unit <MAIN>
    s_has_grain_A_19 in unit <MAIN>
    s_has_grain_A_20 in unit <MAIN>
    s_has_grain_A_21 in unit <MAIN>
    s_has_grain_A_22 in unit <MAIN>
    s_has_grain_A_23 in unit <MAIN>
    s_has_grain_A_24 in unit <MAIN>
    s_has_grain_A_25 in unit <MAIN>
    s_has_grain_A_26 in unit <MAIN>
    s_has_grain_A_27 in unit <MAIN>
    s_has_grain_A_28 in unit <MAIN>
    s_has_grain_A_29 in unit <MAIN>
    s_has_grain_A_31 in unit <MAIN>
    s_has_grain_A_30 in unit <MAIN>
    s_sram_line_1 in unit <MAIN>
    s_sram_line_2 in unit <MAIN>
    s_sram_line_3 in unit <MAIN>
    s_sram_line_4 in unit <MAIN>
    s_sram_line_5 in unit <MAIN>
    s_sram_line_6 in unit <MAIN>
    s_release_line_inc_counter in unit <MAIN>
    s_writing_sram_active in unit <MAIN>
    s_reading_sram_active in unit <MAIN>


Optimizing unit <MAIN> ...
WARNING:Xst:1293 - FF/Latch <ltc_5> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ltc_6> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FLOOR_GEN> ...

Optimizing unit <PSEUDO_RANDOM_TEST> ...

Optimizing unit <ALL_IN_BUFF> ...

Optimizing unit <CH_X_EJET_TIMER> ...

Optimizing unit <MEM_CTRL> ...

Optimizing unit <MEAN_16K> ...

Optimizing unit <TESTEJET> ...

Optimizing unit <SORT_CASE> ...
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_15> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_14> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_13> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_12> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_11> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_10> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_9> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_8> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_7> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_6> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_5> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_4> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_3> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_2> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_1> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_max_active_counter_0> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_inc_max_active_counter> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:1710 - FF/Latch <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_active_valves_5> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_active_valves_4> (without init value) has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Changing polarity of register datasel[1]_CLKA_DFF_470 to handle IOB=TRUE attribute
Replicating register s_writing_sram to handle IOB=TRUE attribute
Changing polarity of register s_writing_sram to handle IOB=TRUE attribute
Changing polarity of register afes[4]_c1us_DFF_65 to handle IOB=TRUE attribute
Changing polarity of register afes[4]_c1us_DFF_66 to handle IOB=TRUE attribute
Found area constraint ratio of 100 (+ 5) on block MAIN, actual ratio is 63.
WARNING:Xst:2677 - Node <s_baud_clk_counter_0> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_1> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_2> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_3> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_4> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_5> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_6> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <s_baud_clk_counter_7> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <s_BAUD_CLK_BUF> of sequential type is unconnected in block <MAIN>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.

Pipelining and Register Balancing Report ...

Processing Unit <MAIN> :
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS2_xor<2>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<2>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS2_xor<3>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<4>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<3>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS2_xor<4>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<5>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<4>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS2_xor<5>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS2_xor<1>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<1>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<2>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1 has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<2>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<3>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<2>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_2 has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<3>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<4>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_cy<3>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<4>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<5>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<4>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_4 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_cy<3>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<5>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<5>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_5 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<4>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_4 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_cy<3>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<6>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<2>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<2>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<3>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<4>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<3>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<4>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<5>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<4>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_cy<5>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<5>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<4>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<5>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_xor<6>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_cy<5>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<6>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<0>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<4>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<2>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS1_xor<5>11_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Madd_s_CH_IS2_cy<5>11_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_0 has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<1>1_FRB.
	Register(s) i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_5 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_4 i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<4>1_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_cy<3>11_FRB i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_lut<5>1_FRB has(ve) been forward balanced into : i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmult_s_CH_IS0_Madd_cy<6>11_FRB.
	Register(s) extclr has(ve) been backward balanced into : extclr_BRB0 extclr_BRB1 extclr_BRB2 extclr_BRB3 extclr_BRB4.
	Register(s) extclrag has(ve) been backward balanced into : extclrag_BRB0 extclrag_BRB1.
	Register(s) extclrd has(ve) been backward balanced into : extclrd_BRB0 extclrd_BRB1.
	Register(s) extclrf has(ve) been backward balanced into : extclrf_BRB0 extclrf_BRB1.
	Register(s) extellipeva has(ve) been backward balanced into : extellipeva_BRB0 extellipeva_BRB1 extellipeva_BRB2.
	Register(s) extellipevb has(ve) been backward balanced into : extellipevb_BRB0 extellipevb_BRB1 extellipevb_BRB2.
	Register(s) extevent has(ve) been backward balanced into : extevent_BRB0 extevent_BRB1 extevent_BRB2 extevent_BRB3.
	Register(s) exteventag has(ve) been backward balanced into : exteventag_BRB0 exteventag_BRB1.
	Register(s) exteventd has(ve) been backward balanced into : exteventd_BRB0 exteventd_BRB1.
	Register(s) exteventf has(ve) been backward balanced into : exteventf_BRB0 exteventf_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_0_BRB0 i_MEAN_16K/s_acc2_reflect_final_0_BRB1 i_MEAN_16K/s_acc2_reflect_final_0_BRB2 i_MEAN_16K/s_acc2_reflect_final_0_BRB3 i_MEAN_16K/s_acc2_reflect_final_0_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_1_BRB0 i_MEAN_16K/s_acc2_reflect_final_1_BRB1 i_MEAN_16K/s_acc2_reflect_final_1_BRB2 i_MEAN_16K/s_acc2_reflect_final_1_BRB3 i_MEAN_16K/s_acc2_reflect_final_1_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_10_BRB0 i_MEAN_16K/s_acc2_reflect_final_10_BRB1 i_MEAN_16K/s_acc2_reflect_final_10_BRB2 i_MEAN_16K/s_acc2_reflect_final_10_BRB3 i_MEAN_16K/s_acc2_reflect_final_10_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_11_BRB0 i_MEAN_16K/s_acc2_reflect_final_11_BRB1 i_MEAN_16K/s_acc2_reflect_final_11_BRB2 i_MEAN_16K/s_acc2_reflect_final_11_BRB3 i_MEAN_16K/s_acc2_reflect_final_11_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_12_BRB0 i_MEAN_16K/s_acc2_reflect_final_12_BRB1 i_MEAN_16K/s_acc2_reflect_final_12_BRB2 i_MEAN_16K/s_acc2_reflect_final_12_BRB3 i_MEAN_16K/s_acc2_reflect_final_12_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_13_BRB0 i_MEAN_16K/s_acc2_reflect_final_13_BRB1 i_MEAN_16K/s_acc2_reflect_final_13_BRB2 i_MEAN_16K/s_acc2_reflect_final_13_BRB3 i_MEAN_16K/s_acc2_reflect_final_13_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_14_BRB0 i_MEAN_16K/s_acc2_reflect_final_14_BRB1 i_MEAN_16K/s_acc2_reflect_final_14_BRB2 i_MEAN_16K/s_acc2_reflect_final_14_BRB3 i_MEAN_16K/s_acc2_reflect_final_14_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_15_BRB0 i_MEAN_16K/s_acc2_reflect_final_15_BRB1 i_MEAN_16K/s_acc2_reflect_final_15_BRB2 i_MEAN_16K/s_acc2_reflect_final_15_BRB3 i_MEAN_16K/s_acc2_reflect_final_15_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_2_BRB0 i_MEAN_16K/s_acc2_reflect_final_2_BRB1 i_MEAN_16K/s_acc2_reflect_final_2_BRB2 i_MEAN_16K/s_acc2_reflect_final_2_BRB3 i_MEAN_16K/s_acc2_reflect_final_2_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_3_BRB0 i_MEAN_16K/s_acc2_reflect_final_3_BRB1 i_MEAN_16K/s_acc2_reflect_final_3_BRB2 i_MEAN_16K/s_acc2_reflect_final_3_BRB3 i_MEAN_16K/s_acc2_reflect_final_3_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_4_BRB0 i_MEAN_16K/s_acc2_reflect_final_4_BRB1 i_MEAN_16K/s_acc2_reflect_final_4_BRB2 i_MEAN_16K/s_acc2_reflect_final_4_BRB3 i_MEAN_16K/s_acc2_reflect_final_4_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_5_BRB0 i_MEAN_16K/s_acc2_reflect_final_5_BRB1 i_MEAN_16K/s_acc2_reflect_final_5_BRB2 i_MEAN_16K/s_acc2_reflect_final_5_BRB3 i_MEAN_16K/s_acc2_reflect_final_5_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_6_BRB0 i_MEAN_16K/s_acc2_reflect_final_6_BRB1 i_MEAN_16K/s_acc2_reflect_final_6_BRB2 i_MEAN_16K/s_acc2_reflect_final_6_BRB3 i_MEAN_16K/s_acc2_reflect_final_6_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_7_BRB0 i_MEAN_16K/s_acc2_reflect_final_7_BRB1 i_MEAN_16K/s_acc2_reflect_final_7_BRB2 i_MEAN_16K/s_acc2_reflect_final_7_BRB3 i_MEAN_16K/s_acc2_reflect_final_7_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_8_BRB0 i_MEAN_16K/s_acc2_reflect_final_8_BRB1 i_MEAN_16K/s_acc2_reflect_final_8_BRB2 i_MEAN_16K/s_acc2_reflect_final_8_BRB3 i_MEAN_16K/s_acc2_reflect_final_8_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_final_9_BRB0 i_MEAN_16K/s_acc2_reflect_final_9_BRB1 i_MEAN_16K/s_acc2_reflect_final_9_BRB2 i_MEAN_16K/s_acc2_reflect_final_9_BRB3 i_MEAN_16K/s_acc2_reflect_final_9_BRB4.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_0_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_0_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_1_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_1_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_10_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_10_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_11_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_11_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_12_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_12_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_13_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_13_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_14_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_14_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_15_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_15_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_16_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_17_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_18_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_19_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_2_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_2_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_20_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_21_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_22_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_23_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_24_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_25_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_26_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_27_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_28_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_29_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_3_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_3_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_4_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_4_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_5_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_5_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_6_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_6_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_7_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_7_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_8_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_8_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_acc2_reflect_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_reflect_wmean_9_BRB0 i_MEAN_16K/s_acc2_reflect_wmean_9_BRB1 i_MEAN_16K/s_acc2_reflect_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_0_BRB0 i_MEAN_16K/s_acc2_transluc_final_0_BRB1 i_MEAN_16K/s_acc2_transluc_final_0_BRB2 i_MEAN_16K/s_acc2_transluc_final_0_BRB3 i_MEAN_16K/s_acc2_transluc_final_0_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_1_BRB0 i_MEAN_16K/s_acc2_transluc_final_1_BRB1 i_MEAN_16K/s_acc2_transluc_final_1_BRB2 i_MEAN_16K/s_acc2_transluc_final_1_BRB3 i_MEAN_16K/s_acc2_transluc_final_1_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_10_BRB0 i_MEAN_16K/s_acc2_transluc_final_10_BRB1 i_MEAN_16K/s_acc2_transluc_final_10_BRB2 i_MEAN_16K/s_acc2_transluc_final_10_BRB3 i_MEAN_16K/s_acc2_transluc_final_10_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_11_BRB0 i_MEAN_16K/s_acc2_transluc_final_11_BRB1 i_MEAN_16K/s_acc2_transluc_final_11_BRB2 i_MEAN_16K/s_acc2_transluc_final_11_BRB3 i_MEAN_16K/s_acc2_transluc_final_11_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_12_BRB0 i_MEAN_16K/s_acc2_transluc_final_12_BRB1 i_MEAN_16K/s_acc2_transluc_final_12_BRB2 i_MEAN_16K/s_acc2_transluc_final_12_BRB3 i_MEAN_16K/s_acc2_transluc_final_12_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_13_BRB0 i_MEAN_16K/s_acc2_transluc_final_13_BRB1 i_MEAN_16K/s_acc2_transluc_final_13_BRB2 i_MEAN_16K/s_acc2_transluc_final_13_BRB3 i_MEAN_16K/s_acc2_transluc_final_13_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_14_BRB0 i_MEAN_16K/s_acc2_transluc_final_14_BRB1 i_MEAN_16K/s_acc2_transluc_final_14_BRB2 i_MEAN_16K/s_acc2_transluc_final_14_BRB3 i_MEAN_16K/s_acc2_transluc_final_14_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_15_BRB0 i_MEAN_16K/s_acc2_transluc_final_15_BRB1 i_MEAN_16K/s_acc2_transluc_final_15_BRB2 i_MEAN_16K/s_acc2_transluc_final_15_BRB3 i_MEAN_16K/s_acc2_transluc_final_15_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_2_BRB0 i_MEAN_16K/s_acc2_transluc_final_2_BRB1 i_MEAN_16K/s_acc2_transluc_final_2_BRB2 i_MEAN_16K/s_acc2_transluc_final_2_BRB3 i_MEAN_16K/s_acc2_transluc_final_2_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_3_BRB0 i_MEAN_16K/s_acc2_transluc_final_3_BRB1 i_MEAN_16K/s_acc2_transluc_final_3_BRB2 i_MEAN_16K/s_acc2_transluc_final_3_BRB3 i_MEAN_16K/s_acc2_transluc_final_3_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_4_BRB0 i_MEAN_16K/s_acc2_transluc_final_4_BRB1 i_MEAN_16K/s_acc2_transluc_final_4_BRB2 i_MEAN_16K/s_acc2_transluc_final_4_BRB3 i_MEAN_16K/s_acc2_transluc_final_4_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_5_BRB0 i_MEAN_16K/s_acc2_transluc_final_5_BRB1 i_MEAN_16K/s_acc2_transluc_final_5_BRB2 i_MEAN_16K/s_acc2_transluc_final_5_BRB3 i_MEAN_16K/s_acc2_transluc_final_5_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_6_BRB0 i_MEAN_16K/s_acc2_transluc_final_6_BRB1 i_MEAN_16K/s_acc2_transluc_final_6_BRB2 i_MEAN_16K/s_acc2_transluc_final_6_BRB3 i_MEAN_16K/s_acc2_transluc_final_6_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_7_BRB0 i_MEAN_16K/s_acc2_transluc_final_7_BRB1 i_MEAN_16K/s_acc2_transluc_final_7_BRB2 i_MEAN_16K/s_acc2_transluc_final_7_BRB3 i_MEAN_16K/s_acc2_transluc_final_7_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_8_BRB0 i_MEAN_16K/s_acc2_transluc_final_8_BRB1 i_MEAN_16K/s_acc2_transluc_final_8_BRB2 i_MEAN_16K/s_acc2_transluc_final_8_BRB3 i_MEAN_16K/s_acc2_transluc_final_8_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_final_9_BRB0 i_MEAN_16K/s_acc2_transluc_final_9_BRB1 i_MEAN_16K/s_acc2_transluc_final_9_BRB2 i_MEAN_16K/s_acc2_transluc_final_9_BRB3 i_MEAN_16K/s_acc2_transluc_final_9_BRB4.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_0_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_0_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_1_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_1_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_10_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_10_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_11_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_11_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_12_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_12_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_13_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_13_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_14_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_14_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_15_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_15_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_16_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_17_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_18_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_19_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_2_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_2_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_20_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_21_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_22_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_23_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_24_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_25_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_26_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_27_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_28_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_29_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_3_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_3_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_4_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_4_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_5_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_5_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_6_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_6_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_7_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_7_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_8_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_8_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_acc2_transluc_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2_transluc_wmean_9_BRB0 i_MEAN_16K/s_acc2_transluc_wmean_9_BRB1 i_MEAN_16K/s_acc2_transluc_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_0_BRB0 i_MEAN_16K/s_acc2b_reflect_final_0_BRB1 i_MEAN_16K/s_acc2b_reflect_final_0_BRB2 i_MEAN_16K/s_acc2b_reflect_final_0_BRB3 i_MEAN_16K/s_acc2b_reflect_final_0_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_1_BRB0 i_MEAN_16K/s_acc2b_reflect_final_1_BRB1 i_MEAN_16K/s_acc2b_reflect_final_1_BRB2 i_MEAN_16K/s_acc2b_reflect_final_1_BRB3 i_MEAN_16K/s_acc2b_reflect_final_1_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_10_BRB0 i_MEAN_16K/s_acc2b_reflect_final_10_BRB1 i_MEAN_16K/s_acc2b_reflect_final_10_BRB2 i_MEAN_16K/s_acc2b_reflect_final_10_BRB3 i_MEAN_16K/s_acc2b_reflect_final_10_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_11_BRB0 i_MEAN_16K/s_acc2b_reflect_final_11_BRB1 i_MEAN_16K/s_acc2b_reflect_final_11_BRB2 i_MEAN_16K/s_acc2b_reflect_final_11_BRB3 i_MEAN_16K/s_acc2b_reflect_final_11_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_12_BRB0 i_MEAN_16K/s_acc2b_reflect_final_12_BRB1 i_MEAN_16K/s_acc2b_reflect_final_12_BRB2 i_MEAN_16K/s_acc2b_reflect_final_12_BRB3 i_MEAN_16K/s_acc2b_reflect_final_12_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_13_BRB0 i_MEAN_16K/s_acc2b_reflect_final_13_BRB1 i_MEAN_16K/s_acc2b_reflect_final_13_BRB2 i_MEAN_16K/s_acc2b_reflect_final_13_BRB3 i_MEAN_16K/s_acc2b_reflect_final_13_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_14_BRB0 i_MEAN_16K/s_acc2b_reflect_final_14_BRB1 i_MEAN_16K/s_acc2b_reflect_final_14_BRB2 i_MEAN_16K/s_acc2b_reflect_final_14_BRB3 i_MEAN_16K/s_acc2b_reflect_final_14_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_15_BRB0 i_MEAN_16K/s_acc2b_reflect_final_15_BRB1 i_MEAN_16K/s_acc2b_reflect_final_15_BRB2 i_MEAN_16K/s_acc2b_reflect_final_15_BRB3 i_MEAN_16K/s_acc2b_reflect_final_15_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_2_BRB0 i_MEAN_16K/s_acc2b_reflect_final_2_BRB1 i_MEAN_16K/s_acc2b_reflect_final_2_BRB2 i_MEAN_16K/s_acc2b_reflect_final_2_BRB3 i_MEAN_16K/s_acc2b_reflect_final_2_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_3_BRB0 i_MEAN_16K/s_acc2b_reflect_final_3_BRB1 i_MEAN_16K/s_acc2b_reflect_final_3_BRB2 i_MEAN_16K/s_acc2b_reflect_final_3_BRB3 i_MEAN_16K/s_acc2b_reflect_final_3_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_4_BRB0 i_MEAN_16K/s_acc2b_reflect_final_4_BRB1 i_MEAN_16K/s_acc2b_reflect_final_4_BRB2 i_MEAN_16K/s_acc2b_reflect_final_4_BRB3 i_MEAN_16K/s_acc2b_reflect_final_4_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_5_BRB0 i_MEAN_16K/s_acc2b_reflect_final_5_BRB1 i_MEAN_16K/s_acc2b_reflect_final_5_BRB2 i_MEAN_16K/s_acc2b_reflect_final_5_BRB3 i_MEAN_16K/s_acc2b_reflect_final_5_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_6_BRB0 i_MEAN_16K/s_acc2b_reflect_final_6_BRB1 i_MEAN_16K/s_acc2b_reflect_final_6_BRB2 i_MEAN_16K/s_acc2b_reflect_final_6_BRB3 i_MEAN_16K/s_acc2b_reflect_final_6_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_7_BRB0 i_MEAN_16K/s_acc2b_reflect_final_7_BRB1 i_MEAN_16K/s_acc2b_reflect_final_7_BRB2 i_MEAN_16K/s_acc2b_reflect_final_7_BRB3 i_MEAN_16K/s_acc2b_reflect_final_7_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_8_BRB0 i_MEAN_16K/s_acc2b_reflect_final_8_BRB1 i_MEAN_16K/s_acc2b_reflect_final_8_BRB2 i_MEAN_16K/s_acc2b_reflect_final_8_BRB3 i_MEAN_16K/s_acc2b_reflect_final_8_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_final_9_BRB0 i_MEAN_16K/s_acc2b_reflect_final_9_BRB1 i_MEAN_16K/s_acc2b_reflect_final_9_BRB2 i_MEAN_16K/s_acc2b_reflect_final_9_BRB3 i_MEAN_16K/s_acc2b_reflect_final_9_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_0_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_0_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_1_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_1_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_10_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_10_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_11_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_11_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_12_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_12_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_13_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_13_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_14_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_14_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_15_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_15_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_16_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_17_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_18_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_19_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_2_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_2_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_20_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_21_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_22_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_23_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_24_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_25_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_26_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_27_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_28_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_29_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_3_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_3_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_4_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_4_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_5_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_5_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_6_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_6_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_7_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_7_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_8_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_8_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_reflect_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_reflect_wmean_9_BRB0 i_MEAN_16K/s_acc2b_reflect_wmean_9_BRB1 i_MEAN_16K/s_acc2b_reflect_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_0_BRB0 i_MEAN_16K/s_acc2b_transluc_final_0_BRB1 i_MEAN_16K/s_acc2b_transluc_final_0_BRB2 i_MEAN_16K/s_acc2b_transluc_final_0_BRB3 i_MEAN_16K/s_acc2b_transluc_final_0_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_1_BRB0 i_MEAN_16K/s_acc2b_transluc_final_1_BRB1 i_MEAN_16K/s_acc2b_transluc_final_1_BRB2 i_MEAN_16K/s_acc2b_transluc_final_1_BRB3 i_MEAN_16K/s_acc2b_transluc_final_1_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_10_BRB0 i_MEAN_16K/s_acc2b_transluc_final_10_BRB1 i_MEAN_16K/s_acc2b_transluc_final_10_BRB2 i_MEAN_16K/s_acc2b_transluc_final_10_BRB3 i_MEAN_16K/s_acc2b_transluc_final_10_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_11_BRB0 i_MEAN_16K/s_acc2b_transluc_final_11_BRB1 i_MEAN_16K/s_acc2b_transluc_final_11_BRB2 i_MEAN_16K/s_acc2b_transluc_final_11_BRB3 i_MEAN_16K/s_acc2b_transluc_final_11_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_12_BRB0 i_MEAN_16K/s_acc2b_transluc_final_12_BRB1 i_MEAN_16K/s_acc2b_transluc_final_12_BRB2 i_MEAN_16K/s_acc2b_transluc_final_12_BRB3 i_MEAN_16K/s_acc2b_transluc_final_12_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_13_BRB0 i_MEAN_16K/s_acc2b_transluc_final_13_BRB1 i_MEAN_16K/s_acc2b_transluc_final_13_BRB2 i_MEAN_16K/s_acc2b_transluc_final_13_BRB3 i_MEAN_16K/s_acc2b_transluc_final_13_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_14_BRB0 i_MEAN_16K/s_acc2b_transluc_final_14_BRB1 i_MEAN_16K/s_acc2b_transluc_final_14_BRB2 i_MEAN_16K/s_acc2b_transluc_final_14_BRB3 i_MEAN_16K/s_acc2b_transluc_final_14_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_15_BRB0 i_MEAN_16K/s_acc2b_transluc_final_15_BRB1 i_MEAN_16K/s_acc2b_transluc_final_15_BRB2 i_MEAN_16K/s_acc2b_transluc_final_15_BRB3 i_MEAN_16K/s_acc2b_transluc_final_15_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_2_BRB0 i_MEAN_16K/s_acc2b_transluc_final_2_BRB1 i_MEAN_16K/s_acc2b_transluc_final_2_BRB2 i_MEAN_16K/s_acc2b_transluc_final_2_BRB3 i_MEAN_16K/s_acc2b_transluc_final_2_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_3_BRB0 i_MEAN_16K/s_acc2b_transluc_final_3_BRB1 i_MEAN_16K/s_acc2b_transluc_final_3_BRB2 i_MEAN_16K/s_acc2b_transluc_final_3_BRB3 i_MEAN_16K/s_acc2b_transluc_final_3_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_4_BRB0 i_MEAN_16K/s_acc2b_transluc_final_4_BRB1 i_MEAN_16K/s_acc2b_transluc_final_4_BRB2 i_MEAN_16K/s_acc2b_transluc_final_4_BRB3 i_MEAN_16K/s_acc2b_transluc_final_4_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_5_BRB0 i_MEAN_16K/s_acc2b_transluc_final_5_BRB1 i_MEAN_16K/s_acc2b_transluc_final_5_BRB2 i_MEAN_16K/s_acc2b_transluc_final_5_BRB3 i_MEAN_16K/s_acc2b_transluc_final_5_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_6_BRB0 i_MEAN_16K/s_acc2b_transluc_final_6_BRB1 i_MEAN_16K/s_acc2b_transluc_final_6_BRB2 i_MEAN_16K/s_acc2b_transluc_final_6_BRB3 i_MEAN_16K/s_acc2b_transluc_final_6_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_7_BRB0 i_MEAN_16K/s_acc2b_transluc_final_7_BRB1 i_MEAN_16K/s_acc2b_transluc_final_7_BRB2 i_MEAN_16K/s_acc2b_transluc_final_7_BRB3 i_MEAN_16K/s_acc2b_transluc_final_7_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_8_BRB0 i_MEAN_16K/s_acc2b_transluc_final_8_BRB1 i_MEAN_16K/s_acc2b_transluc_final_8_BRB2 i_MEAN_16K/s_acc2b_transluc_final_8_BRB3 i_MEAN_16K/s_acc2b_transluc_final_8_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_final_9_BRB0 i_MEAN_16K/s_acc2b_transluc_final_9_BRB1 i_MEAN_16K/s_acc2b_transluc_final_9_BRB2 i_MEAN_16K/s_acc2b_transluc_final_9_BRB3 i_MEAN_16K/s_acc2b_transluc_final_9_BRB4.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_0_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_0_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_1_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_1_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_10_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_10_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_11_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_11_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_12_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_12_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_13_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_13_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_14_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_14_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_15_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_15_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_16_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_17_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_18_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_19_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_2_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_2_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_20_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_21_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_22_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_23_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_24_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_25_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_26_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_27_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_28_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_29_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_3_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_3_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_4_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_4_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_5_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_5_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_6_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_6_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_7_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_7_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_8_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_8_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_acc2b_transluc_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc2b_transluc_wmean_9_BRB0 i_MEAN_16K/s_acc2b_transluc_wmean_9_BRB1 i_MEAN_16K/s_acc2b_transluc_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_0_BRB0 i_MEAN_16K/s_acc_reflect_final_0_BRB1 i_MEAN_16K/s_acc_reflect_final_0_BRB2 i_MEAN_16K/s_acc_reflect_final_0_BRB3 i_MEAN_16K/s_acc_reflect_final_0_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_1_BRB0 i_MEAN_16K/s_acc_reflect_final_1_BRB1 i_MEAN_16K/s_acc_reflect_final_1_BRB2 i_MEAN_16K/s_acc_reflect_final_1_BRB3 i_MEAN_16K/s_acc_reflect_final_1_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_10_BRB0 i_MEAN_16K/s_acc_reflect_final_10_BRB1 i_MEAN_16K/s_acc_reflect_final_10_BRB2 i_MEAN_16K/s_acc_reflect_final_10_BRB3 i_MEAN_16K/s_acc_reflect_final_10_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_11_BRB0 i_MEAN_16K/s_acc_reflect_final_11_BRB1 i_MEAN_16K/s_acc_reflect_final_11_BRB2 i_MEAN_16K/s_acc_reflect_final_11_BRB3 i_MEAN_16K/s_acc_reflect_final_11_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_12_BRB0 i_MEAN_16K/s_acc_reflect_final_12_BRB1 i_MEAN_16K/s_acc_reflect_final_12_BRB2 i_MEAN_16K/s_acc_reflect_final_12_BRB3 i_MEAN_16K/s_acc_reflect_final_12_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_13_BRB0 i_MEAN_16K/s_acc_reflect_final_13_BRB1 i_MEAN_16K/s_acc_reflect_final_13_BRB2 i_MEAN_16K/s_acc_reflect_final_13_BRB3 i_MEAN_16K/s_acc_reflect_final_13_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_14_BRB0 i_MEAN_16K/s_acc_reflect_final_14_BRB1 i_MEAN_16K/s_acc_reflect_final_14_BRB2 i_MEAN_16K/s_acc_reflect_final_14_BRB3 i_MEAN_16K/s_acc_reflect_final_14_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_15_BRB0 i_MEAN_16K/s_acc_reflect_final_15_BRB1 i_MEAN_16K/s_acc_reflect_final_15_BRB2 i_MEAN_16K/s_acc_reflect_final_15_BRB3 i_MEAN_16K/s_acc_reflect_final_15_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_2_BRB0 i_MEAN_16K/s_acc_reflect_final_2_BRB1 i_MEAN_16K/s_acc_reflect_final_2_BRB2 i_MEAN_16K/s_acc_reflect_final_2_BRB3 i_MEAN_16K/s_acc_reflect_final_2_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_3_BRB0 i_MEAN_16K/s_acc_reflect_final_3_BRB1 i_MEAN_16K/s_acc_reflect_final_3_BRB2 i_MEAN_16K/s_acc_reflect_final_3_BRB3 i_MEAN_16K/s_acc_reflect_final_3_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_4_BRB0 i_MEAN_16K/s_acc_reflect_final_4_BRB1 i_MEAN_16K/s_acc_reflect_final_4_BRB2 i_MEAN_16K/s_acc_reflect_final_4_BRB3 i_MEAN_16K/s_acc_reflect_final_4_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_5_BRB0 i_MEAN_16K/s_acc_reflect_final_5_BRB1 i_MEAN_16K/s_acc_reflect_final_5_BRB2 i_MEAN_16K/s_acc_reflect_final_5_BRB3 i_MEAN_16K/s_acc_reflect_final_5_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_6_BRB0 i_MEAN_16K/s_acc_reflect_final_6_BRB1 i_MEAN_16K/s_acc_reflect_final_6_BRB2 i_MEAN_16K/s_acc_reflect_final_6_BRB3 i_MEAN_16K/s_acc_reflect_final_6_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_7_BRB0 i_MEAN_16K/s_acc_reflect_final_7_BRB1 i_MEAN_16K/s_acc_reflect_final_7_BRB2 i_MEAN_16K/s_acc_reflect_final_7_BRB3 i_MEAN_16K/s_acc_reflect_final_7_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_8_BRB0 i_MEAN_16K/s_acc_reflect_final_8_BRB1 i_MEAN_16K/s_acc_reflect_final_8_BRB2 i_MEAN_16K/s_acc_reflect_final_8_BRB3 i_MEAN_16K/s_acc_reflect_final_8_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_final_9_BRB0 i_MEAN_16K/s_acc_reflect_final_9_BRB1 i_MEAN_16K/s_acc_reflect_final_9_BRB2 i_MEAN_16K/s_acc_reflect_final_9_BRB3 i_MEAN_16K/s_acc_reflect_final_9_BRB4.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_0_BRB0 i_MEAN_16K/s_acc_reflect_wmean_0_BRB1 i_MEAN_16K/s_acc_reflect_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_1_BRB0 i_MEAN_16K/s_acc_reflect_wmean_1_BRB1 i_MEAN_16K/s_acc_reflect_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_10_BRB0 i_MEAN_16K/s_acc_reflect_wmean_10_BRB1 i_MEAN_16K/s_acc_reflect_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_11_BRB0 i_MEAN_16K/s_acc_reflect_wmean_11_BRB1 i_MEAN_16K/s_acc_reflect_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_12_BRB0 i_MEAN_16K/s_acc_reflect_wmean_12_BRB1 i_MEAN_16K/s_acc_reflect_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_13_BRB0 i_MEAN_16K/s_acc_reflect_wmean_13_BRB1 i_MEAN_16K/s_acc_reflect_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_14_BRB0 i_MEAN_16K/s_acc_reflect_wmean_14_BRB1 i_MEAN_16K/s_acc_reflect_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_15_BRB0 i_MEAN_16K/s_acc_reflect_wmean_15_BRB1 i_MEAN_16K/s_acc_reflect_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_16_BRB0 i_MEAN_16K/s_acc_reflect_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_17_BRB0 i_MEAN_16K/s_acc_reflect_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_18_BRB0 i_MEAN_16K/s_acc_reflect_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_19_BRB0 i_MEAN_16K/s_acc_reflect_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_2_BRB0 i_MEAN_16K/s_acc_reflect_wmean_2_BRB1 i_MEAN_16K/s_acc_reflect_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_20_BRB0 i_MEAN_16K/s_acc_reflect_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_21_BRB0 i_MEAN_16K/s_acc_reflect_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_22_BRB0 i_MEAN_16K/s_acc_reflect_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_23_BRB0 i_MEAN_16K/s_acc_reflect_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_24_BRB0 i_MEAN_16K/s_acc_reflect_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_25_BRB0 i_MEAN_16K/s_acc_reflect_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_26_BRB0 i_MEAN_16K/s_acc_reflect_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_27_BRB0 i_MEAN_16K/s_acc_reflect_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_28_BRB0 i_MEAN_16K/s_acc_reflect_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_29_BRB0 i_MEAN_16K/s_acc_reflect_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_3_BRB0 i_MEAN_16K/s_acc_reflect_wmean_3_BRB1 i_MEAN_16K/s_acc_reflect_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_4_BRB0 i_MEAN_16K/s_acc_reflect_wmean_4_BRB1 i_MEAN_16K/s_acc_reflect_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_5_BRB0 i_MEAN_16K/s_acc_reflect_wmean_5_BRB1 i_MEAN_16K/s_acc_reflect_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_6_BRB0 i_MEAN_16K/s_acc_reflect_wmean_6_BRB1 i_MEAN_16K/s_acc_reflect_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_7_BRB0 i_MEAN_16K/s_acc_reflect_wmean_7_BRB1 i_MEAN_16K/s_acc_reflect_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_8_BRB0 i_MEAN_16K/s_acc_reflect_wmean_8_BRB1 i_MEAN_16K/s_acc_reflect_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_acc_reflect_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc_reflect_wmean_9_BRB0 i_MEAN_16K/s_acc_reflect_wmean_9_BRB1 i_MEAN_16K/s_acc_reflect_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_0_BRB0 i_MEAN_16K/s_acc_transluc_final_0_BRB1 i_MEAN_16K/s_acc_transluc_final_0_BRB2 i_MEAN_16K/s_acc_transluc_final_0_BRB3 i_MEAN_16K/s_acc_transluc_final_0_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_1_BRB0 i_MEAN_16K/s_acc_transluc_final_1_BRB1 i_MEAN_16K/s_acc_transluc_final_1_BRB2 i_MEAN_16K/s_acc_transluc_final_1_BRB3 i_MEAN_16K/s_acc_transluc_final_1_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_10_BRB0 i_MEAN_16K/s_acc_transluc_final_10_BRB1 i_MEAN_16K/s_acc_transluc_final_10_BRB2 i_MEAN_16K/s_acc_transluc_final_10_BRB3 i_MEAN_16K/s_acc_transluc_final_10_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_11_BRB0 i_MEAN_16K/s_acc_transluc_final_11_BRB1 i_MEAN_16K/s_acc_transluc_final_11_BRB2 i_MEAN_16K/s_acc_transluc_final_11_BRB3 i_MEAN_16K/s_acc_transluc_final_11_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_12_BRB0 i_MEAN_16K/s_acc_transluc_final_12_BRB1 i_MEAN_16K/s_acc_transluc_final_12_BRB2 i_MEAN_16K/s_acc_transluc_final_12_BRB3 i_MEAN_16K/s_acc_transluc_final_12_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_13_BRB0 i_MEAN_16K/s_acc_transluc_final_13_BRB1 i_MEAN_16K/s_acc_transluc_final_13_BRB2 i_MEAN_16K/s_acc_transluc_final_13_BRB3 i_MEAN_16K/s_acc_transluc_final_13_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_14_BRB0 i_MEAN_16K/s_acc_transluc_final_14_BRB1 i_MEAN_16K/s_acc_transluc_final_14_BRB2 i_MEAN_16K/s_acc_transluc_final_14_BRB3 i_MEAN_16K/s_acc_transluc_final_14_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_15_BRB0 i_MEAN_16K/s_acc_transluc_final_15_BRB1 i_MEAN_16K/s_acc_transluc_final_15_BRB2 i_MEAN_16K/s_acc_transluc_final_15_BRB3 i_MEAN_16K/s_acc_transluc_final_15_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_2_BRB0 i_MEAN_16K/s_acc_transluc_final_2_BRB1 i_MEAN_16K/s_acc_transluc_final_2_BRB2 i_MEAN_16K/s_acc_transluc_final_2_BRB3 i_MEAN_16K/s_acc_transluc_final_2_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_3_BRB0 i_MEAN_16K/s_acc_transluc_final_3_BRB1 i_MEAN_16K/s_acc_transluc_final_3_BRB2 i_MEAN_16K/s_acc_transluc_final_3_BRB3 i_MEAN_16K/s_acc_transluc_final_3_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_4_BRB0 i_MEAN_16K/s_acc_transluc_final_4_BRB1 i_MEAN_16K/s_acc_transluc_final_4_BRB2 i_MEAN_16K/s_acc_transluc_final_4_BRB3 i_MEAN_16K/s_acc_transluc_final_4_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_5_BRB0 i_MEAN_16K/s_acc_transluc_final_5_BRB1 i_MEAN_16K/s_acc_transluc_final_5_BRB2 i_MEAN_16K/s_acc_transluc_final_5_BRB3 i_MEAN_16K/s_acc_transluc_final_5_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_6_BRB0 i_MEAN_16K/s_acc_transluc_final_6_BRB1 i_MEAN_16K/s_acc_transluc_final_6_BRB2 i_MEAN_16K/s_acc_transluc_final_6_BRB3 i_MEAN_16K/s_acc_transluc_final_6_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_7_BRB0 i_MEAN_16K/s_acc_transluc_final_7_BRB1 i_MEAN_16K/s_acc_transluc_final_7_BRB2 i_MEAN_16K/s_acc_transluc_final_7_BRB3 i_MEAN_16K/s_acc_transluc_final_7_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_8_BRB0 i_MEAN_16K/s_acc_transluc_final_8_BRB1 i_MEAN_16K/s_acc_transluc_final_8_BRB2 i_MEAN_16K/s_acc_transluc_final_8_BRB3 i_MEAN_16K/s_acc_transluc_final_8_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_final_9_BRB0 i_MEAN_16K/s_acc_transluc_final_9_BRB1 i_MEAN_16K/s_acc_transluc_final_9_BRB2 i_MEAN_16K/s_acc_transluc_final_9_BRB3 i_MEAN_16K/s_acc_transluc_final_9_BRB4.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_0_BRB0 i_MEAN_16K/s_acc_transluc_wmean_0_BRB1 i_MEAN_16K/s_acc_transluc_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_1_BRB0 i_MEAN_16K/s_acc_transluc_wmean_1_BRB1 i_MEAN_16K/s_acc_transluc_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_10_BRB0 i_MEAN_16K/s_acc_transluc_wmean_10_BRB1 i_MEAN_16K/s_acc_transluc_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_11_BRB0 i_MEAN_16K/s_acc_transluc_wmean_11_BRB1 i_MEAN_16K/s_acc_transluc_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_12_BRB0 i_MEAN_16K/s_acc_transluc_wmean_12_BRB1 i_MEAN_16K/s_acc_transluc_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_13_BRB0 i_MEAN_16K/s_acc_transluc_wmean_13_BRB1 i_MEAN_16K/s_acc_transluc_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_14_BRB0 i_MEAN_16K/s_acc_transluc_wmean_14_BRB1 i_MEAN_16K/s_acc_transluc_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_15_BRB0 i_MEAN_16K/s_acc_transluc_wmean_15_BRB1 i_MEAN_16K/s_acc_transluc_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_16_BRB0 i_MEAN_16K/s_acc_transluc_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_17_BRB0 i_MEAN_16K/s_acc_transluc_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_18_BRB0 i_MEAN_16K/s_acc_transluc_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_19_BRB0 i_MEAN_16K/s_acc_transluc_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_2_BRB0 i_MEAN_16K/s_acc_transluc_wmean_2_BRB1 i_MEAN_16K/s_acc_transluc_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_20_BRB0 i_MEAN_16K/s_acc_transluc_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_21_BRB0 i_MEAN_16K/s_acc_transluc_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_22_BRB0 i_MEAN_16K/s_acc_transluc_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_23_BRB0 i_MEAN_16K/s_acc_transluc_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_24_BRB0 i_MEAN_16K/s_acc_transluc_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_25_BRB0 i_MEAN_16K/s_acc_transluc_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_26_BRB0 i_MEAN_16K/s_acc_transluc_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_27_BRB0 i_MEAN_16K/s_acc_transluc_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_28_BRB0 i_MEAN_16K/s_acc_transluc_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_29_BRB0 i_MEAN_16K/s_acc_transluc_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_3_BRB0 i_MEAN_16K/s_acc_transluc_wmean_3_BRB1 i_MEAN_16K/s_acc_transluc_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_4_BRB0 i_MEAN_16K/s_acc_transluc_wmean_4_BRB1 i_MEAN_16K/s_acc_transluc_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_5_BRB0 i_MEAN_16K/s_acc_transluc_wmean_5_BRB1 i_MEAN_16K/s_acc_transluc_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_6_BRB0 i_MEAN_16K/s_acc_transluc_wmean_6_BRB1 i_MEAN_16K/s_acc_transluc_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_7_BRB0 i_MEAN_16K/s_acc_transluc_wmean_7_BRB1 i_MEAN_16K/s_acc_transluc_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_8_BRB0 i_MEAN_16K/s_acc_transluc_wmean_8_BRB1 i_MEAN_16K/s_acc_transluc_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_acc_transluc_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_acc_transluc_wmean_9_BRB0 i_MEAN_16K/s_acc_transluc_wmean_9_BRB1 i_MEAN_16K/s_acc_transluc_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_0_BRB0 i_MEAN_16K/s_accb_reflect_final_0_BRB1 i_MEAN_16K/s_accb_reflect_final_0_BRB2 i_MEAN_16K/s_accb_reflect_final_0_BRB3 i_MEAN_16K/s_accb_reflect_final_0_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_1_BRB0 i_MEAN_16K/s_accb_reflect_final_1_BRB1 i_MEAN_16K/s_accb_reflect_final_1_BRB2 i_MEAN_16K/s_accb_reflect_final_1_BRB3 i_MEAN_16K/s_accb_reflect_final_1_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_10_BRB0 i_MEAN_16K/s_accb_reflect_final_10_BRB1 i_MEAN_16K/s_accb_reflect_final_10_BRB2 i_MEAN_16K/s_accb_reflect_final_10_BRB3 i_MEAN_16K/s_accb_reflect_final_10_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_11_BRB0 i_MEAN_16K/s_accb_reflect_final_11_BRB1 i_MEAN_16K/s_accb_reflect_final_11_BRB2 i_MEAN_16K/s_accb_reflect_final_11_BRB3 i_MEAN_16K/s_accb_reflect_final_11_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_12_BRB0 i_MEAN_16K/s_accb_reflect_final_12_BRB1 i_MEAN_16K/s_accb_reflect_final_12_BRB2 i_MEAN_16K/s_accb_reflect_final_12_BRB3 i_MEAN_16K/s_accb_reflect_final_12_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_13_BRB0 i_MEAN_16K/s_accb_reflect_final_13_BRB1 i_MEAN_16K/s_accb_reflect_final_13_BRB2 i_MEAN_16K/s_accb_reflect_final_13_BRB3 i_MEAN_16K/s_accb_reflect_final_13_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_14_BRB0 i_MEAN_16K/s_accb_reflect_final_14_BRB1 i_MEAN_16K/s_accb_reflect_final_14_BRB2 i_MEAN_16K/s_accb_reflect_final_14_BRB3 i_MEAN_16K/s_accb_reflect_final_14_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_15_BRB0 i_MEAN_16K/s_accb_reflect_final_15_BRB1 i_MEAN_16K/s_accb_reflect_final_15_BRB2 i_MEAN_16K/s_accb_reflect_final_15_BRB3 i_MEAN_16K/s_accb_reflect_final_15_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_2_BRB0 i_MEAN_16K/s_accb_reflect_final_2_BRB1 i_MEAN_16K/s_accb_reflect_final_2_BRB2 i_MEAN_16K/s_accb_reflect_final_2_BRB3 i_MEAN_16K/s_accb_reflect_final_2_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_3_BRB0 i_MEAN_16K/s_accb_reflect_final_3_BRB1 i_MEAN_16K/s_accb_reflect_final_3_BRB2 i_MEAN_16K/s_accb_reflect_final_3_BRB3 i_MEAN_16K/s_accb_reflect_final_3_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_4_BRB0 i_MEAN_16K/s_accb_reflect_final_4_BRB1 i_MEAN_16K/s_accb_reflect_final_4_BRB2 i_MEAN_16K/s_accb_reflect_final_4_BRB3 i_MEAN_16K/s_accb_reflect_final_4_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_5_BRB0 i_MEAN_16K/s_accb_reflect_final_5_BRB1 i_MEAN_16K/s_accb_reflect_final_5_BRB2 i_MEAN_16K/s_accb_reflect_final_5_BRB3 i_MEAN_16K/s_accb_reflect_final_5_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_6_BRB0 i_MEAN_16K/s_accb_reflect_final_6_BRB1 i_MEAN_16K/s_accb_reflect_final_6_BRB2 i_MEAN_16K/s_accb_reflect_final_6_BRB3 i_MEAN_16K/s_accb_reflect_final_6_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_7_BRB0 i_MEAN_16K/s_accb_reflect_final_7_BRB1 i_MEAN_16K/s_accb_reflect_final_7_BRB2 i_MEAN_16K/s_accb_reflect_final_7_BRB3 i_MEAN_16K/s_accb_reflect_final_7_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_8_BRB0 i_MEAN_16K/s_accb_reflect_final_8_BRB1 i_MEAN_16K/s_accb_reflect_final_8_BRB2 i_MEAN_16K/s_accb_reflect_final_8_BRB3 i_MEAN_16K/s_accb_reflect_final_8_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_final_9_BRB0 i_MEAN_16K/s_accb_reflect_final_9_BRB1 i_MEAN_16K/s_accb_reflect_final_9_BRB2 i_MEAN_16K/s_accb_reflect_final_9_BRB3 i_MEAN_16K/s_accb_reflect_final_9_BRB4.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_0_BRB0 i_MEAN_16K/s_accb_reflect_wmean_0_BRB1 i_MEAN_16K/s_accb_reflect_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_1_BRB0 i_MEAN_16K/s_accb_reflect_wmean_1_BRB1 i_MEAN_16K/s_accb_reflect_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_10_BRB0 i_MEAN_16K/s_accb_reflect_wmean_10_BRB1 i_MEAN_16K/s_accb_reflect_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_11_BRB0 i_MEAN_16K/s_accb_reflect_wmean_11_BRB1 i_MEAN_16K/s_accb_reflect_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_12_BRB0 i_MEAN_16K/s_accb_reflect_wmean_12_BRB1 i_MEAN_16K/s_accb_reflect_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_13_BRB0 i_MEAN_16K/s_accb_reflect_wmean_13_BRB1 i_MEAN_16K/s_accb_reflect_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_14_BRB0 i_MEAN_16K/s_accb_reflect_wmean_14_BRB1 i_MEAN_16K/s_accb_reflect_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_15_BRB0 i_MEAN_16K/s_accb_reflect_wmean_15_BRB1 i_MEAN_16K/s_accb_reflect_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_16_BRB0 i_MEAN_16K/s_accb_reflect_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_17_BRB0 i_MEAN_16K/s_accb_reflect_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_18_BRB0 i_MEAN_16K/s_accb_reflect_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_19_BRB0 i_MEAN_16K/s_accb_reflect_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_2_BRB0 i_MEAN_16K/s_accb_reflect_wmean_2_BRB1 i_MEAN_16K/s_accb_reflect_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_20_BRB0 i_MEAN_16K/s_accb_reflect_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_21_BRB0 i_MEAN_16K/s_accb_reflect_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_22_BRB0 i_MEAN_16K/s_accb_reflect_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_23_BRB0 i_MEAN_16K/s_accb_reflect_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_24_BRB0 i_MEAN_16K/s_accb_reflect_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_25_BRB0 i_MEAN_16K/s_accb_reflect_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_26_BRB0 i_MEAN_16K/s_accb_reflect_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_27_BRB0 i_MEAN_16K/s_accb_reflect_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_28_BRB0 i_MEAN_16K/s_accb_reflect_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_29_BRB0 i_MEAN_16K/s_accb_reflect_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_3_BRB0 i_MEAN_16K/s_accb_reflect_wmean_3_BRB1 i_MEAN_16K/s_accb_reflect_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_4_BRB0 i_MEAN_16K/s_accb_reflect_wmean_4_BRB1 i_MEAN_16K/s_accb_reflect_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_5_BRB0 i_MEAN_16K/s_accb_reflect_wmean_5_BRB1 i_MEAN_16K/s_accb_reflect_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_6_BRB0 i_MEAN_16K/s_accb_reflect_wmean_6_BRB1 i_MEAN_16K/s_accb_reflect_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_7_BRB0 i_MEAN_16K/s_accb_reflect_wmean_7_BRB1 i_MEAN_16K/s_accb_reflect_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_8_BRB0 i_MEAN_16K/s_accb_reflect_wmean_8_BRB1 i_MEAN_16K/s_accb_reflect_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_accb_reflect_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_accb_reflect_wmean_9_BRB0 i_MEAN_16K/s_accb_reflect_wmean_9_BRB1 i_MEAN_16K/s_accb_reflect_wmean_9_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_final_0 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_0_BRB0 i_MEAN_16K/s_accb_transluc_final_0_BRB1 i_MEAN_16K/s_accb_transluc_final_0_BRB2 i_MEAN_16K/s_accb_transluc_final_0_BRB3 i_MEAN_16K/s_accb_transluc_final_0_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_1 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_1_BRB0 i_MEAN_16K/s_accb_transluc_final_1_BRB1 i_MEAN_16K/s_accb_transluc_final_1_BRB2 i_MEAN_16K/s_accb_transluc_final_1_BRB3 i_MEAN_16K/s_accb_transluc_final_1_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_10 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_10_BRB0 i_MEAN_16K/s_accb_transluc_final_10_BRB1 i_MEAN_16K/s_accb_transluc_final_10_BRB2 i_MEAN_16K/s_accb_transluc_final_10_BRB3 i_MEAN_16K/s_accb_transluc_final_10_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_11 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_11_BRB0 i_MEAN_16K/s_accb_transluc_final_11_BRB1 i_MEAN_16K/s_accb_transluc_final_11_BRB2 i_MEAN_16K/s_accb_transluc_final_11_BRB3 i_MEAN_16K/s_accb_transluc_final_11_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_12 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_12_BRB0 i_MEAN_16K/s_accb_transluc_final_12_BRB1 i_MEAN_16K/s_accb_transluc_final_12_BRB2 i_MEAN_16K/s_accb_transluc_final_12_BRB3 i_MEAN_16K/s_accb_transluc_final_12_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_13 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_13_BRB0 i_MEAN_16K/s_accb_transluc_final_13_BRB1 i_MEAN_16K/s_accb_transluc_final_13_BRB2 i_MEAN_16K/s_accb_transluc_final_13_BRB3 i_MEAN_16K/s_accb_transluc_final_13_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_14 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_14_BRB0 i_MEAN_16K/s_accb_transluc_final_14_BRB1 i_MEAN_16K/s_accb_transluc_final_14_BRB2 i_MEAN_16K/s_accb_transluc_final_14_BRB3 i_MEAN_16K/s_accb_transluc_final_14_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_15 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_15_BRB0 i_MEAN_16K/s_accb_transluc_final_15_BRB1 i_MEAN_16K/s_accb_transluc_final_15_BRB2 i_MEAN_16K/s_accb_transluc_final_15_BRB3 i_MEAN_16K/s_accb_transluc_final_15_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_2 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_2_BRB0 i_MEAN_16K/s_accb_transluc_final_2_BRB1 i_MEAN_16K/s_accb_transluc_final_2_BRB2 i_MEAN_16K/s_accb_transluc_final_2_BRB3 i_MEAN_16K/s_accb_transluc_final_2_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_3 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_3_BRB0 i_MEAN_16K/s_accb_transluc_final_3_BRB1 i_MEAN_16K/s_accb_transluc_final_3_BRB2 i_MEAN_16K/s_accb_transluc_final_3_BRB3 i_MEAN_16K/s_accb_transluc_final_3_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_4 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_4_BRB0 i_MEAN_16K/s_accb_transluc_final_4_BRB1 i_MEAN_16K/s_accb_transluc_final_4_BRB2 i_MEAN_16K/s_accb_transluc_final_4_BRB3 i_MEAN_16K/s_accb_transluc_final_4_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_5 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_5_BRB0 i_MEAN_16K/s_accb_transluc_final_5_BRB1 i_MEAN_16K/s_accb_transluc_final_5_BRB2 i_MEAN_16K/s_accb_transluc_final_5_BRB3 i_MEAN_16K/s_accb_transluc_final_5_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_6 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_6_BRB0 i_MEAN_16K/s_accb_transluc_final_6_BRB1 i_MEAN_16K/s_accb_transluc_final_6_BRB2 i_MEAN_16K/s_accb_transluc_final_6_BRB3 i_MEAN_16K/s_accb_transluc_final_6_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_7 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_7_BRB0 i_MEAN_16K/s_accb_transluc_final_7_BRB1 i_MEAN_16K/s_accb_transluc_final_7_BRB2 i_MEAN_16K/s_accb_transluc_final_7_BRB3 i_MEAN_16K/s_accb_transluc_final_7_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_8 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_8_BRB0 i_MEAN_16K/s_accb_transluc_final_8_BRB1 i_MEAN_16K/s_accb_transluc_final_8_BRB2 i_MEAN_16K/s_accb_transluc_final_8_BRB3 i_MEAN_16K/s_accb_transluc_final_8_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_final_9 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_final_9_BRB0 i_MEAN_16K/s_accb_transluc_final_9_BRB1 i_MEAN_16K/s_accb_transluc_final_9_BRB2 i_MEAN_16K/s_accb_transluc_final_9_BRB3 i_MEAN_16K/s_accb_transluc_final_9_BRB4.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_0 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_0_BRB0 i_MEAN_16K/s_accb_transluc_wmean_0_BRB1 i_MEAN_16K/s_accb_transluc_wmean_0_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_1 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_1_BRB0 i_MEAN_16K/s_accb_transluc_wmean_1_BRB1 i_MEAN_16K/s_accb_transluc_wmean_1_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_10 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_10_BRB0 i_MEAN_16K/s_accb_transluc_wmean_10_BRB1 i_MEAN_16K/s_accb_transluc_wmean_10_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_11 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_11_BRB0 i_MEAN_16K/s_accb_transluc_wmean_11_BRB1 i_MEAN_16K/s_accb_transluc_wmean_11_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_12 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_12_BRB0 i_MEAN_16K/s_accb_transluc_wmean_12_BRB1 i_MEAN_16K/s_accb_transluc_wmean_12_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_13 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_13_BRB0 i_MEAN_16K/s_accb_transluc_wmean_13_BRB1 i_MEAN_16K/s_accb_transluc_wmean_13_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_14 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_14_BRB0 i_MEAN_16K/s_accb_transluc_wmean_14_BRB1 i_MEAN_16K/s_accb_transluc_wmean_14_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_15 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_15_BRB0 i_MEAN_16K/s_accb_transluc_wmean_15_BRB1 i_MEAN_16K/s_accb_transluc_wmean_15_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_16 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_16_BRB0 i_MEAN_16K/s_accb_transluc_wmean_16_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_17 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_17_BRB0 i_MEAN_16K/s_accb_transluc_wmean_17_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_18 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_18_BRB0 i_MEAN_16K/s_accb_transluc_wmean_18_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_19 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_19_BRB0 i_MEAN_16K/s_accb_transluc_wmean_19_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_2 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_2_BRB0 i_MEAN_16K/s_accb_transluc_wmean_2_BRB1 i_MEAN_16K/s_accb_transluc_wmean_2_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_20 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_20_BRB0 i_MEAN_16K/s_accb_transluc_wmean_20_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_21 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_21_BRB0 i_MEAN_16K/s_accb_transluc_wmean_21_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_22 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_22_BRB0 i_MEAN_16K/s_accb_transluc_wmean_22_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_23 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_23_BRB0 i_MEAN_16K/s_accb_transluc_wmean_23_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_24 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_24_BRB0 i_MEAN_16K/s_accb_transluc_wmean_24_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_25 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_25_BRB0 i_MEAN_16K/s_accb_transluc_wmean_25_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_26 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_26_BRB0 i_MEAN_16K/s_accb_transluc_wmean_26_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_27 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_27_BRB0 i_MEAN_16K/s_accb_transluc_wmean_27_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_28 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_28_BRB0 i_MEAN_16K/s_accb_transluc_wmean_28_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_29 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_29_BRB0 i_MEAN_16K/s_accb_transluc_wmean_29_BRB1.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_3 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_3_BRB0 i_MEAN_16K/s_accb_transluc_wmean_3_BRB1 i_MEAN_16K/s_accb_transluc_wmean_3_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_4 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_4_BRB0 i_MEAN_16K/s_accb_transluc_wmean_4_BRB1 i_MEAN_16K/s_accb_transluc_wmean_4_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_5 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_5_BRB0 i_MEAN_16K/s_accb_transluc_wmean_5_BRB1 i_MEAN_16K/s_accb_transluc_wmean_5_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_6 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_6_BRB0 i_MEAN_16K/s_accb_transluc_wmean_6_BRB1 i_MEAN_16K/s_accb_transluc_wmean_6_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_7 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_7_BRB0 i_MEAN_16K/s_accb_transluc_wmean_7_BRB1 i_MEAN_16K/s_accb_transluc_wmean_7_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_8 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_8_BRB0 i_MEAN_16K/s_accb_transluc_wmean_8_BRB1 i_MEAN_16K/s_accb_transluc_wmean_8_BRB2.
	Register(s) i_MEAN_16K/s_accb_transluc_wmean_9 has(ve) been backward balanced into : i_MEAN_16K/s_accb_transluc_wmean_9_BRB0 i_MEAN_16K/s_accb_transluc_wmean_9_BRB1 i_MEAN_16K/s_accb_transluc_wmean_9_BRB2.
	Register(s) rqpaca has(ve) been backward balanced into : rqpaca_BRB0 rqpaca_BRB1 rqpaca_BRB2 rqpaca_BRB3 rqpaca_BRB4 rqpaca_BRB5.
	Register(s) rqpacb has(ve) been backward balanced into : rqpacb_BRB0 rqpacb_BRB1 rqpacb_BRB2 rqpacb_BRB3 rqpacb_BRB4 rqpacb_BRB5.
	Register(s) s_extclr_bckgnd_gain has(ve) been backward balanced into : s_extclr_bckgnd_gain_BRB0 s_extclr_bckgnd_gain_BRB1 s_extclr_bckgnd_gain_BRB2 s_extclr_bckgnd_gain_BRB3 s_extclr_bckgnd_gain_BRB4.
	Register(s) s_extevent_bckgnd_gain has(ve) been backward balanced into : s_extevent_bckgnd_gain_BRB0 s_extevent_bckgnd_gain_BRB1.
	Register(s) wconta_4 has(ve) been backward balanced into : wconta_4_BRB0 wconta_4_BRB1 wconta_4_BRB2 wconta_4_BRB3 wconta_4_BRB4 wconta_4_BRB5.
	Register(s) wcontb_4 has(ve) been backward balanced into : wcontb_4_BRB0 wcontb_4_BRB1 wcontb_4_BRB2 wcontb_4_BRB3 wcontb_4_BRB4 wcontb_4_BRB5.
Unit <MAIN> processed.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
Replicating register i_FLOOR_GEN/s_floor_state_4 to handle IOB=TRUE attribute
Replicating register i_FLOOR_GEN/s_floor_state_0 to handle IOB=TRUE attribute
Replicating register i_FLOOR_GEN/s_end_floor to handle IOB=TRUE attribute
Replicating register i_FLOOR_GEN/s_extfloor to handle IOB=TRUE attribute
Replicating register i_FLOOR_GEN/xf2 to handle IOB=TRUE attribute
Replicating register i_FLOOR_GEN/s_clean_xf2 to handle IOB=TRUE attribute
Replicating register i_FLOOR_GEN/BGND_OFF_o to handle IOB=TRUE attribute
Replicating register i_MAIN_RESET/s_external_reset to handle IOB=TRUE attribute
Replicating register datasel[1]_CLKA_DFF_470 to handle IOB=TRUE attribute
Replicating register s_writing_sram to handle IOB=TRUE attribute
Replicating register s_sram_input_data_15 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_14 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_13 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_12 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_11 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_10 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_9 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_8 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_7 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_6 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_5 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_4 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_3 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_2 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_1 to handle IOB=TRUE attribute
Replicating register s_sram_input_data_0 to handle IOB=TRUE attribute
Replicating register afeck2 to handle IOB=TRUE attribute
Replicating register afeck to handle IOB=TRUE attribute
Replicating register afes[4]_c1us_DFF_65 to handle IOB=TRUE attribute
Replicating register afes[4]_c1us_DFF_66 to handle IOB=TRUE attribute
Replicating register CCD_CLK1 to handle IOB=TRUE attribute
Replicating register CCD_CLK2 to handle IOB=TRUE attribute
Replicating register CCD_CLK3 to handle IOB=TRUE attribute
Replicating register CCD_CLK4 to handle IOB=TRUE attribute
Replicating register LED1 to handle IOB=TRUE attribute
Replicating register busy_flag to handle IOB=TRUE attribute
Replicating register MOE to handle IOB=TRUE attribute
Replicating register MCS to handle IOB=TRUE attribute
Replicating register MWR to handle IOB=TRUE attribute

FlipFlop s_writing_sram has been replicated 1 time(s)
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
FlipFlop clkaq has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop afeck2_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop i_MAIN_RESET/s_external_reset_1 has been replicated 4 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <MAIN> :
	Found 9-bit shift register for signal <i_PSEUDO_RANDOM_TEST/s_pseudo_gen_e_13>.
	Found 9-bit shift register for signal <i_PSEUDO_RANDOM_TEST/s_pseudo_gen_d_13>.
	Found 9-bit shift register for signal <i_PSEUDO_RANDOM_TEST/s_pseudo_gen_a_13>.
	Found 9-bit shift register for signal <i_PSEUDO_RANDOM_TEST/s_pseudo_gen_c_13>.
	Found 9-bit shift register for signal <i_PSEUDO_RANDOM_TEST/s_pseudo_gen_b_13>.
Unit <MAIN> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6413
 Flip-Flops                                            : 6413
# Shift Registers                                      : 5
 9-bit shift register                                  : 5

=========================================================================
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <BU2>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MAIN.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8263
#      GND                         : 47
#      INV                         : 62
#      LUT1                        : 342
#      LUT2                        : 1071
#      LUT3                        : 1034
#      LUT4                        : 657
#      LUT5                        : 1189
#      LUT6                        : 2359
#      MUXCY                       : 624
#      MUXF7                       : 153
#      MUXF8                       : 52
#      VCC                         : 44
#      XORCY                       : 629
# FlipFlops/Latches                : 6573
#      FD                          : 92
#      FD_1                        : 139
#      FDC                         : 691
#      FDC_1                       : 31
#      FDCE                        : 663
#      FDCE_1                      : 149
#      FDE                         : 3755
#      FDE_1                       : 245
#      FDP                         : 127
#      FDP_1                       : 4
#      FDPE                        : 261
#      FDPE_1                      : 2
#      FDR                         : 108
#      FDRE                        : 215
#      FDS                         : 2
#      FDSE                        : 11
#      LDC                         : 78
# RAMS                             : 200
#      RAM128X1D                   : 40
#      RAM16X1D                    : 64
#      RAM256X1S                   : 16
#      RAM64M                      : 15
#      RAM64X1D                    : 3
#      RAMB16BWER                  : 46
#      RAMB8BWER                   : 16
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 146
#      IBUF                        : 31
#      IBUFG                       : 1
#      IOBUF                       : 34
#      OBUF                        : 80
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            6438  out of  30064    21%  
 Number of Slice LUTs:                 7137  out of  15032    47%  
    Number used as Logic:              6714  out of  15032    44%  
    Number used as Memory:              423  out of   3664    11%  
       Number used as RAM:              418
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8894
   Number with an unused Flip Flop:    2456  out of   8894    27%  
   Number with an unused LUT:          1757  out of   8894    19%  
   Number of fully used LUT-FF pairs:  4681  out of   8894    52%  
   Number of unique control sets:       572

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 146  out of    186    78%  
    IOB Flip Flops/Latches:             135

Specific Feature Utilization:
 Number of Block RAM/FIFO:               54  out of     52   103% (*) 
    Number using Block RAM only:         54
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      4  out of     38    10%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                                                                                       | Load  |
-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
s_overusage_int_b(s_overusage_int_b<0>7:O)                                               | NONE(*)(s_has_overusage_b)                                                                                  | 1     |
s_overusage_int_a(s_overusage_int_a<0>7:O)                                               | NONE(*)(s_has_overusage_a)                                                                                  | 1     |
clkfx                                                                                    | BUFG                                                                                                        | 23    |
clkaq                                                                                    | BUFG                                                                                                        | 4730  |
clkxxx                                                                                   | BUFG                                                                                                        | 760   |
ck1us                                                                                    | BUFG                                                                                                        | 121   |
clkxx                                                                                    | BUFG                                                                                                        | 879   |
s_reading_sram_int                                                                       | NONE(s_reading_sram)                                                                                        | 1     |
rqpaca(Mmux_GND_6_o_GND_6_o_MUX_1940_o11:O)                                              | NONE(*)(ispaca)                                                                                             | 1     |
exteventd(Mmux_GND_6_o_GND_6_o_MUX_1931_o11:O)                                           | NONE(*)(extevent_reqd)                                                                                      | 1     |
exteventf(Mmux_GND_6_o_GND_6_o_MUX_1932_o11:O)                                           | NONE(*)(extevent_reqf)                                                                                      | 1     |
exteventag(Mmux_GND_6_o_GND_6_o_MUX_1933_o11:O)                                          | NONE(*)(exteventag_req)                                                                                     | 1     |
extellipeva(Mmux_GND_6_o_GND_6_o_MUX_1937_o11:O)                                         | NONE(*)(extellia)                                                                                           | 1     |
lckk                                                                                     | BUFG                                                                                                        | 37    |
extevent(GND_6_o_GND_6_o_Select_2408_o<9>1:O)                                            | NONE(*)(extevent_req)                                                                                       | 1     |
s_extevent_bckgnd_gain(Mmux_GND_6_o_GND_6_o_MUX_1939_o11:O)                              | NONE(*)(s_extevent_bckgnd_gain_req)                                                                         | 1     |
extellipevb(Mmux_GND_6_o_GND_6_o_MUX_1938_o11:O)                                         | NONE(*)(extellib)                                                                                           | 1     |
s_CLR_MEAN_COMMAND_A                                                                     | NONE(s_CLR_MEAN_A)                                                                                          | 1     |
s_CLR_MEAN_COMMAND_B                                                                     | NONE(s_CLR_MEAN_B)                                                                                          | 1     |
rqpacb(Mmux_GND_6_o_GND_6_o_MUX_1941_o11:O)                                              | NONE(*)(ispacb)                                                                                             | 1     |
c20us                                                                                    | NONE(i_FORMAT/i_MEM_DELTA/s_rd_ptr_0)                                                                       | 11    |
_n8634<1>(_n8634<1>1:O)                                                                  | NONE(*)(i_FLOOR_GEN/s_floor_state_4)                                                                        | 18    |
RSINC2                                                                                   | IBUF+BUFG                                                                                                   | 5     |
i_FLOOR_GEN/xf2_1                                                                        | NONE(i_FLOOR_GEN/s_extfloor)                                                                                | 2     |
floorx                                                                                   | NONE(i_FLOOR_GEN/s_floor)                                                                                   | 1     |
chopvalve                                                                                | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16)                                     | 17    |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_63                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_31)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_61                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_29)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_60                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_28)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_62                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_30)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_59                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_27)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_58                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_26)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_57                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_25)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_56                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_24)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_54                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_22)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_53                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_21)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_55                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_23)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_51                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_19)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_50                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_18)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_52                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_20)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_48                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_16)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_47                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_15)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_49                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_17)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_46                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_14)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_45                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_13)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_44                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_12)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_43                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_11)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_41                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_9)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_40                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_8)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_42                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_10)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_38                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_6)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_37                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_5)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_39                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_7)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_35                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_3)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_34                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_2)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_36                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_4)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_32                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_0)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_31                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_31)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_33                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_1)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_29                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_29)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_28                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_28)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_30                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_30)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_26                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_26)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_25                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_25)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_27                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_27)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_23                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_23)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_22                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_22)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_24                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_24)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_21                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_21)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_20                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_20)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_19                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_19)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_18                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_18)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_16                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_16)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_15                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_15)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_17                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_17)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_13                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_13)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_12                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_12)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_14                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_14)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_10                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_10)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_9                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_9)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_11                             | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_11)                                        | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_8                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_8)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_7                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_7)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_6                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_6)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_5                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_5)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_3                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_3)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_2                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_2)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_4                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_4)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_0                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_0)                                         | 1     |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_1                              | NONE(i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_a_1)                                         | 1     |
clkbd                                                                                    | NONE(dotmemB/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)        | 4     |
clkbf                                                                                    | NONE(B_front_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)| 20    |
ellclkb                                                                                  | NONE(ellipmemBr/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)     | 4     |
clkbellip                                                                                | NONE(ellipmemBr/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)     | 8     |
ellclka                                                                                  | NONE(ellipmemAr/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)     | 4     |
clkbb                                                                                    | NONE(CAM_B_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)     | 4     |
clkb                                                                                     | NONE(CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram)     | 4     |
s_writing_sram_int                                                                       | NONE(s_writing_sram_1)                                                                                      | 18    |
reset_s_reading_sram_active_AND_700_o(reset_s_reading_sram_active_AND_700_o1:O)          | NONE(*)(s_reading_sram_active_LDC)                                                                          | 1     |
reset_s_writing_sram_active_AND_706_o(reset_s_writing_sram_active_AND_706_o1:O)          | NONE(*)(s_writing_sram_active_LDC)                                                                          | 1     |
reset_s_release_line_inc_counter_AND_722_o(reset_s_release_line_inc_counter_AND_722_o1:O)| NONE(*)(s_release_line_inc_counter_LDC)                                                                     | 1     |
reset_s_sram_line[6]_AND_708_o(reset_s_sram_line[6]_AND_708_o1:O)                        | NONE(*)(s_sram_line_6_LDC)                                                                                  | 1     |
reset_s_sram_line[6]_AND_710_o(reset_s_sram_line[6]_AND_710_o1:O)                        | NONE(*)(s_sram_line_5_LDC)                                                                                  | 1     |
reset_s_sram_line[6]_AND_712_o(reset_s_sram_line[6]_AND_712_o1:O)                        | NONE(*)(s_sram_line_4_LDC)                                                                                  | 1     |
reset_s_sram_line[6]_AND_714_o(reset_s_sram_line[6]_AND_714_o1:O)                        | NONE(*)(s_sram_line_3_LDC)                                                                                  | 1     |
reset_s_sram_line[6]_AND_716_o(reset_s_sram_line[6]_AND_716_o1:O)                        | NONE(*)(s_sram_line_2_LDC)                                                                                  | 1     |
reset_s_sram_line[6]_AND_718_o(reset_s_sram_line[6]_AND_718_o1:O)                        | NONE(*)(s_sram_line_1_LDC)                                                                                  | 1     |
reset_s_has_grain_A[31]_AND_726_o(reset_s_has_grain_A[31]_AND_726_o1:O)                  | NONE(*)(s_has_grain_A_30_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_724_o(reset_s_has_grain_A[31]_AND_724_o1:O)                  | NONE(*)(s_has_grain_A_31_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_728_o(reset_s_has_grain_A[31]_AND_728_o1:O)                  | NONE(*)(s_has_grain_A_29_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_730_o(reset_s_has_grain_A[31]_AND_730_o1:O)                  | NONE(*)(s_has_grain_A_28_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_732_o(reset_s_has_grain_A[31]_AND_732_o1:O)                  | NONE(*)(s_has_grain_A_27_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_734_o(reset_s_has_grain_A[31]_AND_734_o1:O)                  | NONE(*)(s_has_grain_A_26_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_736_o(reset_s_has_grain_A[31]_AND_736_o1:O)                  | NONE(*)(s_has_grain_A_25_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_738_o(reset_s_has_grain_A[31]_AND_738_o1:O)                  | NONE(*)(s_has_grain_A_24_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_740_o(reset_s_has_grain_A[31]_AND_740_o1:O)                  | NONE(*)(s_has_grain_A_23_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_742_o(reset_s_has_grain_A[31]_AND_742_o1:O)                  | NONE(*)(s_has_grain_A_22_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_744_o(reset_s_has_grain_A[31]_AND_744_o1:O)                  | NONE(*)(s_has_grain_A_21_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_746_o(reset_s_has_grain_A[31]_AND_746_o1:O)                  | NONE(*)(s_has_grain_A_20_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_748_o(reset_s_has_grain_A[31]_AND_748_o1:O)                  | NONE(*)(s_has_grain_A_19_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_750_o(reset_s_has_grain_A[31]_AND_750_o1:O)                  | NONE(*)(s_has_grain_A_18_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_752_o(reset_s_has_grain_A[31]_AND_752_o1:O)                  | NONE(*)(s_has_grain_A_17_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_754_o(reset_s_has_grain_A[31]_AND_754_o1:O)                  | NONE(*)(s_has_grain_A_16_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_760_o(reset_s_has_grain_A[31]_AND_760_o1:O)                  | NONE(*)(s_has_grain_A_13_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_756_o(reset_s_has_grain_A[31]_AND_756_o1:O)                  | NONE(*)(s_has_grain_A_15_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_758_o(reset_s_has_grain_A[31]_AND_758_o1:O)                  | NONE(*)(s_has_grain_A_14_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_762_o(reset_s_has_grain_A[31]_AND_762_o1:O)                  | NONE(*)(s_has_grain_A_12_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_764_o(reset_s_has_grain_A[31]_AND_764_o1:O)                  | NONE(*)(s_has_grain_A_11_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_766_o(reset_s_has_grain_A[31]_AND_766_o1:O)                  | NONE(*)(s_has_grain_A_10_LDC)                                                                               | 1     |
reset_s_has_grain_A[31]_AND_768_o(reset_s_has_grain_A[31]_AND_768_o1:O)                  | NONE(*)(s_has_grain_A_9_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_770_o(reset_s_has_grain_A[31]_AND_770_o1:O)                  | NONE(*)(s_has_grain_A_8_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_772_o(reset_s_has_grain_A[31]_AND_772_o1:O)                  | NONE(*)(s_has_grain_A_7_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_778_o(reset_s_has_grain_A[31]_AND_778_o1:O)                  | NONE(*)(s_has_grain_A_4_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_774_o(reset_s_has_grain_A[31]_AND_774_o1:O)                  | NONE(*)(s_has_grain_A_6_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_776_o(reset_s_has_grain_A[31]_AND_776_o1:O)                  | NONE(*)(s_has_grain_A_5_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_780_o(reset_s_has_grain_A[31]_AND_780_o1:O)                  | NONE(*)(s_has_grain_A_3_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_782_o(reset_s_has_grain_A[31]_AND_782_o1:O)                  | NONE(*)(s_has_grain_A_2_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_784_o(reset_s_has_grain_A[31]_AND_784_o1:O)                  | NONE(*)(s_has_grain_A_1_LDC)                                                                                | 1     |
reset_s_has_grain_A[31]_AND_786_o(reset_s_has_grain_A[31]_AND_786_o1:O)                  | NONE(*)(s_has_grain_A_0_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_788_o(reset_s_has_grain_B[31]_AND_788_o1:O)                  | NONE(*)(s_has_grain_B_31_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_790_o(reset_s_has_grain_B[31]_AND_790_o1:O)                  | NONE(*)(s_has_grain_B_30_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_796_o(reset_s_has_grain_B[31]_AND_796_o1:O)                  | NONE(*)(s_has_grain_B_27_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_792_o(reset_s_has_grain_B[31]_AND_792_o1:O)                  | NONE(*)(s_has_grain_B_29_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_794_o(reset_s_has_grain_B[31]_AND_794_o1:O)                  | NONE(*)(s_has_grain_B_28_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_798_o(reset_s_has_grain_B[31]_AND_798_o1:O)                  | NONE(*)(s_has_grain_B_26_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_800_o(reset_s_has_grain_B[31]_AND_800_o1:O)                  | NONE(*)(s_has_grain_B_25_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_802_o(reset_s_has_grain_B[31]_AND_802_o1:O)                  | NONE(*)(s_has_grain_B_24_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_804_o(reset_s_has_grain_B[31]_AND_804_o1:O)                  | NONE(*)(s_has_grain_B_23_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_806_o(reset_s_has_grain_B[31]_AND_806_o1:O)                  | NONE(*)(s_has_grain_B_22_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_808_o(reset_s_has_grain_B[31]_AND_808_o1:O)                  | NONE(*)(s_has_grain_B_21_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_810_o(reset_s_has_grain_B[31]_AND_810_o1:O)                  | NONE(*)(s_has_grain_B_20_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_812_o(reset_s_has_grain_B[31]_AND_812_o1:O)                  | NONE(*)(s_has_grain_B_19_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_814_o(reset_s_has_grain_B[31]_AND_814_o1:O)                  | NONE(*)(s_has_grain_B_18_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_816_o(reset_s_has_grain_B[31]_AND_816_o1:O)                  | NONE(*)(s_has_grain_B_17_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_818_o(reset_s_has_grain_B[31]_AND_818_o1:O)                  | NONE(*)(s_has_grain_B_16_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_820_o(reset_s_has_grain_B[31]_AND_820_o1:O)                  | NONE(*)(s_has_grain_B_15_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_822_o(reset_s_has_grain_B[31]_AND_822_o1:O)                  | NONE(*)(s_has_grain_B_14_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_824_o(reset_s_has_grain_B[31]_AND_824_o1:O)                  | NONE(*)(s_has_grain_B_13_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_830_o(reset_s_has_grain_B[31]_AND_830_o1:O)                  | NONE(*)(s_has_grain_B_10_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_826_o(reset_s_has_grain_B[31]_AND_826_o1:O)                  | NONE(*)(s_has_grain_B_12_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_828_o(reset_s_has_grain_B[31]_AND_828_o1:O)                  | NONE(*)(s_has_grain_B_11_LDC)                                                                               | 1     |
reset_s_has_grain_B[31]_AND_832_o(reset_s_has_grain_B[31]_AND_832_o1:O)                  | NONE(*)(s_has_grain_B_9_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_834_o(reset_s_has_grain_B[31]_AND_834_o1:O)                  | NONE(*)(s_has_grain_B_8_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_836_o(reset_s_has_grain_B[31]_AND_836_o1:O)                  | NONE(*)(s_has_grain_B_7_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_838_o(reset_s_has_grain_B[31]_AND_838_o1:O)                  | NONE(*)(s_has_grain_B_6_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_840_o(reset_s_has_grain_B[31]_AND_840_o1:O)                  | NONE(*)(s_has_grain_B_5_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_842_o(reset_s_has_grain_B[31]_AND_842_o1:O)                  | NONE(*)(s_has_grain_B_4_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_848_o(reset_s_has_grain_B[31]_AND_848_o1:O)                  | NONE(*)(s_has_grain_B_1_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_844_o(reset_s_has_grain_B[31]_AND_844_o1:O)                  | NONE(*)(s_has_grain_B_3_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_846_o(reset_s_has_grain_B[31]_AND_846_o1:O)                  | NONE(*)(s_has_grain_B_2_LDC)                                                                                | 1     |
reset_s_has_grain_B[31]_AND_850_o(reset_s_has_grain_B[31]_AND_850_o1:O)                  | NONE(*)(s_has_grain_B_0_LDC)                                                                                | 1     |
reset_s_was_trigmema_AND_852_o(reset_s_was_trigmema_AND_852_o1:O)                        | NONE(*)(s_was_trigmema_LDC)                                                                                 | 1     |
reset_s_was_trigmemb_AND_854_o(reset_s_was_trigmemb_AND_854_o1:O)                        | NONE(*)(s_was_trigmemb_LDC)                                                                                 | 1     |
reset_s_sram_read_AND_702_o(reset_s_sram_read_AND_702_o1:O)                              | NONE(*)(s_sram_read_LDC)                                                                                    | 1     |
reset_s_sram_written_AND_704_o(reset_s_sram_written_AND_704_o1:O)                        | NONE(*)(s_sram_written_LDC)                                                                                 | 1     |
reset_s_sram_line[6]_AND_720_o(reset_s_sram_line[6]_AND_720_o1:O)                        | NONE(*)(s_sram_line_0_LDC)                                                                                  | 1     |
-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
(*) These 90 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 20.516ns (Maximum Frequency: 48.741MHz)
   Minimum input arrival time before clock: 9.199ns
   Maximum output required time after clock: 6.713ns
   Maximum combinational path delay: 5.872ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkfx'
  Clock period: 5.265ns (frequency: 189.937MHz)
  Total number of paths / destination ports: 339 / 19
-------------------------------------------------------------------------
Delay:               5.265ns (Levels of Logic = 5)
  Source:            dv1_4 (FF)
  Destination:       dv1_0 (FF)
  Source Clock:      clkfx rising
  Destination Clock: clkfx rising

  Data Path: dv1_4 to dv1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.028  dv1_4 (dv1_4)
     LUT6:I1->O            3   0.203   0.651  PWR_6_o_ck1us_AND_15_o_SW0 (N314)
     LUT6:I5->O            2   0.205   0.721  Mmux_dv1[5]_GND_6_o_mux_12_OUT21 (dv1[5]_GND_6_o_mux_12_OUT<1>)
     LUT4:I2->O            1   0.203   0.580  PWR_6_o_ck1us_AND_16_o_SW0 (N312)
     LUT5:I4->O            5   0.205   0.715  PWR_6_o_ck1us_AND_16_o (PWR_6_o_ck1us_AND_16_o)
     LUT3:I2->O            1   0.205   0.000  Mmux_dv1[5]_GND_6_o_mux_14_OUT11 (dv1[5]_GND_6_o_mux_14_OUT<0>)
     FDC:D                     0.102          dv1_0
    ----------------------------------------
    Total                      5.265ns (1.570ns logic, 3.695ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkaq'
  Clock period: 15.474ns (frequency: 64.625MHz)
  Total number of paths / destination ports: 1190846 / 10638
-------------------------------------------------------------------------
Delay:               15.474ns (Levels of Logic = 13)
  Source:            sortst_21 (FF)
  Destination:       flagea_0 (FF)
  Source Clock:      clkaq rising
  Destination Clock: clkaq rising

  Data Path: sortst_21 to flagea_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  sortst_21 (sortst_21)
     LUT2:I0->O            1   0.203   0.580  GND_6_o_sortst[27]_equal_945_o<27>12_SW0 (N268)
     LUT6:I5->O            3   0.205   0.651  GND_6_o_sortst[27]_equal_945_o<27>12 (GND_6_o_sortst[27]_equal_945_o<27>12)
     LUT4:I3->O           26   0.205   1.207  GND_6_o_sortst[27]_equal_945_o<27>11 (GND_6_o_sortst[27]_equal_945_o<27>1)
     LUT4:I3->O           22   0.205   1.134  GND_6_o_sortst[27]_equal_952_o<27>11 (GND_6_o_sortst[27]_equal_952_o<27>1)
     LUT4:I3->O           66   0.205   1.654  GND_6_o_sortst[27]_equal_953_o<27>1 (GND_6_o_sortst[27]_equal_953_o)
     LUT5:I4->O            1   0.205   0.580  GND_6_o_s_cansum_Select_1024_o1111 (GND_6_o_s_cansum_Select_1024_o1112)
     LUT6:I5->O            1   0.205   0.580  GND_6_o_s_cansum_Select_1024_o1112 (GND_6_o_s_cansum_Select_1024_o1113)
     LUT4:I3->O            5   0.205   0.715  GND_6_o_s_cansum_Select_1024_o1114 (GND_6_o_s_cansum_Select_1024_o111)
     LUT6:I5->O            6   0.205   0.745  GND_6_o_exteventag_flag_Select_985_o111 (GND_6_o_exteventag_flag_Select_985_o11)
     LUT3:I2->O           58   0.205   1.601  out371 (n1832)
     LUT5:I4->O            2   0.205   0.617  _n94156 (_n9415)
     LUT6:I5->O           32   0.205   1.292  GND_6_o_trigmema[31]_select_974_OUT<0>111 (GND_6_o_trigmema[31]_select_974_OUT<0>11)
     LUT6:I5->O            1   0.205   0.000  GND_6_o_trigmema[31]_select_974_OUT<0>1 (GND_6_o_trigmema[31]_select_974_OUT<0>)
     FDC:D                     0.102          trigmema_0
    ----------------------------------------
    Total                     15.474ns (3.212ns logic, 12.262ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkxxx'
  Clock period: 20.516ns (frequency: 48.741MHz)
  Total number of paths / destination ports: 64895 / 1561
-------------------------------------------------------------------------
Delay:               10.258ns (Levels of Logic = 7)
  Source:            i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1 (FF)
  Destination:       i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_active_valves_3 (FF)
  Source Clock:      clkxxx rising
  Destination Clock: clkxxx falling

  Data Path: i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1 to i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_active_valves_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            153   0.447   2.115  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_rd_ptr_1)
     LUT6:I4->O            1   0.203   0.827  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_CH_NUM_i[5]_s_has_already_ejected[63]_Mux_19_o_10 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_CH_NUM_i[5]_s_has_already_ejected[63]_Mux_19_o_10)
     LUT6:I2->O            1   0.203   0.827  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_CH_NUM_i[5]_s_has_already_ejected[63]_Mux_19_o_6 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_CH_NUM_i[5]_s_has_already_ejected[63]_Mux_19_o_6)
     LUT6:I2->O            2   0.203   0.617  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/CH_NUM_i<5>11 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/CH_NUM_i[5]_s_has_already_ejected[63]_Mux_19_o)
     LUT6:I5->O           93   0.205   1.832  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_stop_ejection (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_stop_ejection)
     LUT5:I4->O            1   0.205   0.580  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/_n0693_inv1 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/_n0693_inv1)
     LUT6:I5->O            1   0.205   0.580  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/_n0693_inv2 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/_n0693_inv2)
     LUT6:I5->O            4   0.205   0.683  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/_n0693_inv3 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/_n0693_inv)
     FDCE_1:CE                 0.322          i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_active_valves_0
    ----------------------------------------
    Total                     10.258ns (2.198ns logic, 8.060ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck1us'
  Clock period: 6.356ns (frequency: 157.337MHz)
  Total number of paths / destination ports: 3464 / 297
-------------------------------------------------------------------------
Delay:               6.356ns (Levels of Logic = 5)
  Source:            ddv2_4 (FF)
  Destination:       ddv2_0 (FF)
  Source Clock:      ck1us rising
  Destination Clock: ck1us rising

  Data Path: ddv2_4 to ddv2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   1.015  ddv2_4 (ddv2_4)
     LUT6:I0->O            3   0.203   0.651  Madd_ddv2[6]_GND_6_o_add_22_OUT_xor<5>11 (ddv2[6]_GND_6_o_add_22_OUT<5>)
     LUT5:I4->O            2   0.205   0.617  PWR_6_o_chopvalve_AND_19_o_SW0 (N298)
     LUT6:I5->O            3   0.205   0.651  PWR_6_o_chopvalve_AND_19_o (PWR_6_o_chopvalve_AND_19_o)
     LUT3:I2->O            2   0.205   0.721  Mmux_ddv2[6]_GND_6_o_mux_24_OUT21 (ddv2[6]_GND_6_o_mux_24_OUT<1>)
     LUT6:I4->O            8   0.203   0.802  PWR_6_o_chopvalve_AND_20_o (PWR_6_o_chopvalve_AND_20_o)
     FDR:R                     0.430          ddv2_0
    ----------------------------------------
    Total                      6.356ns (1.898ns logic, 4.458ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkxx'
  Clock period: 8.739ns (frequency: 114.432MHz)
  Total number of paths / destination ports: 41624 / 1357
-------------------------------------------------------------------------
Delay:               8.739ns (Levels of Logic = 8)
  Source:            ndumpf_3 (FF)
  Destination:       lumstp_FSM_FFd2 (FF)
  Source Clock:      clkxx rising
  Destination Clock: clkxx rising

  Data Path: ndumpf_3 to lumstp_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             50   0.447   1.795  ndumpf_3 (ndumpf_3)
     LUT4:I0->O            4   0.203   0.684  ndumpf[7]_PWR_6_o_equal_2211_o221 (ndumpf[7]_PWR_6_o_equal_2211_o22)
     LUT5:I4->O           19   0.205   1.072  ndumpf[7]_PWR_6_o_equal_2211_o<7>1 (ndumpf[7]_PWR_6_o_equal_2211_o)
     LUT6:I5->O            1   0.205   0.580  lumstp_FSM_FFd2-In2 (lumstp_FSM_FFd2-In2)
     LUT6:I5->O            1   0.205   0.684  lumstp_FSM_FFd2-In3 (lumstp_FSM_FFd2-In3)
     LUT5:I3->O            1   0.203   0.580  lumstp_FSM_FFd2-In10 (lumstp_FSM_FFd2-In10)
     LUT6:I5->O            1   0.205   0.580  lumstp_FSM_FFd2-In11 (lumstp_FSM_FFd2-In11)
     LUT6:I5->O            1   0.205   0.580  lumstp_FSM_FFd2-In13 (lumstp_FSM_FFd2-In13)
     LUT6:I5->O            1   0.205   0.000  lumstp_FSM_FFd2-In15 (lumstp_FSM_FFd2-In)
     FDC:D                     0.102          lumstp_FSM_FFd2
    ----------------------------------------
    Total                      8.739ns (2.185ns logic, 6.554ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lckk'
  Clock period: 4.864ns (frequency: 205.584MHz)
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Delay:               2.432ns (Levels of Logic = 1)
  Source:            microden (FF)
  Destination:       busy_flag_pre (FF)
  Source Clock:      lckk falling
  Destination Clock: lckk rising

  Data Path: microden to busy_flag_pre
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            3   0.447   0.879  microden (microden)
     LUT6:I3->O            1   0.205   0.579  LWR_microden_OR_482_o4 (LWR_microden_OR_482_o)
     FDCE:CE                   0.322          busy_flag_pre
    ----------------------------------------
    Total                      2.432ns (0.974ns logic, 1.458ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c20us'
  Clock period: 2.781ns (frequency: 359.602MHz)
  Total number of paths / destination ports: 225 / 45
-------------------------------------------------------------------------
Delay:               2.781ns (Levels of Logic = 11)
  Source:            i_FORMAT/i_MEM_DELTA/s_rd_ptr_0 (FF)
  Destination:       i_FORMAT/i_MEM_DELTA/i_MEM_SYNC2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      c20us rising
  Destination Clock: c20us rising

  Data Path: i_FORMAT/i_MEM_DELTA/s_rd_ptr_0 to i_FORMAT/i_MEM_DELTA/i_MEM_SYNC2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.715  i_FORMAT/i_MEM_DELTA/s_rd_ptr_0 (i_FORMAT/i_MEM_DELTA/s_rd_ptr_0)
     LUT2:I1->O            1   0.205   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_lut<0> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_lut<0>)
     MUXCY:S->O            1   0.172   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<0> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<1> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<2> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<3> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<4> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<5> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<6> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<7> (i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_cy<7>)
     XORCY:CI->O           1   0.180   0.579  i_FORMAT/i_MEM_DELTA/Madd_s_wr_ptr_63_32_xor<8> (i_FORMAT/i_MEM_DELTA/s_wr_ptr_63_32<8>)
     begin scope: 'i_FORMAT/i_MEM_DELTA/i_MEM_SYNC2:addra<8>'
     begin scope: 'i_FORMAT/i_MEM_DELTA/i_MEM_SYNC2/BU2:addra(8)'
     RAMB16BWER:ADDRA13        0.350          U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      2.781ns (1.487ns logic, 1.294ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_n8634<1>'
  Clock period: 2.344ns (frequency: 426.712MHz)
  Total number of paths / destination ports: 86 / 20
-------------------------------------------------------------------------
Delay:               2.344ns (Levels of Logic = 1)
  Source:            i_FLOOR_GEN/s_clean_xf2_count_1 (FF)
  Destination:       i_FLOOR_GEN/s_clean_xf2_count_1 (FF)
  Source Clock:      _n8634<1> rising
  Destination Clock: _n8634<1> rising

  Data Path: i_FLOOR_GEN/s_clean_xf2_count_1 to i_FLOOR_GEN/s_clean_xf2_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.755  i_FLOOR_GEN/s_clean_xf2_count_1 (i_FLOOR_GEN/s_clean_xf2_count_1)
     LUT2:I0->O            2   0.203   0.616  i_FLOOR_GEN/PWR_8_o_s_clean_xf2_count[1]_equal_2_o<1>1 (i_FLOOR_GEN/PWR_8_o_s_clean_xf2_count[1]_equal_2_o)
     FDCE:CE                   0.322          i_FLOOR_GEN/s_clean_xf2
    ----------------------------------------
    Total                      2.344ns (0.972ns logic, 1.372ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RSINC2'
  Clock period: 2.503ns (frequency: 399.441MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               2.503ns (Levels of Logic = 1)
  Source:            i_FLOOR_GEN/flc1_2 (FF)
  Destination:       i_FLOOR_GEN/flc1_2 (FF)
  Source Clock:      RSINC2 rising
  Destination Clock: RSINC2 rising

  Data Path: i_FLOOR_GEN/flc1_2 to i_FLOOR_GEN/flc1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.879  i_FLOOR_GEN/flc1_2 (i_FLOOR_GEN/flc1_2)
     LUT3:I0->O            3   0.205   0.650  i_FLOOR_GEN/PWR_8_o_flc1[2]_equal_6_o_inv1 (i_FLOOR_GEN/PWR_8_o_flc1[2]_equal_6_o_inv)
     FDCE:CE                   0.322          i_FLOOR_GEN/flc1_0
    ----------------------------------------
    Total                      2.503ns (0.974ns logic, 1.530ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chopvalve'
  Clock period: 3.353ns (frequency: 298.226MHz)
  Total number of paths / destination ports: 442 / 17
-------------------------------------------------------------------------
Delay:               3.353ns (Levels of Logic = 2)
  Source:            i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16 (FF)
  Destination:       i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16 (FF)
  Source Clock:      chopvalve rising
  Destination Clock: chopvalve rising

  Data Path: i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16 to i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16)
     LUT5:I0->O           26   0.203   1.435  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I1->O            1   0.205   0.000  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/Mcount_s_CNT_eqn_161 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/Mcount_s_CNT_eqn_16)
     FDC:D                     0.102          i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/i_EJ_CLEAR/s_CNT_16
    ----------------------------------------
    Total                      3.353ns (0.957ns logic, 2.396ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_reading_sram_active_AND_700_o'
  Clock period: 3.579ns (frequency: 279.400MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.579ns (Levels of Logic = 2)
  Source:            s_reading_sram_active_LDC (LATCH)
  Destination:       s_reading_sram_active_LDC (LATCH)
  Source Clock:      reset_s_reading_sram_active_AND_700_o falling
  Destination Clock: reset_s_reading_sram_active_AND_700_o falling

  Data Path: s_reading_sram_active_LDC to s_reading_sram_active_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_reading_sram_active_LDC (s_reading_sram_active_LDC)
     LUT3:I0->O            5   0.205   0.819  s_reading_sram_active1 (s_reading_sram_active)
     LUT3:I1->O            2   0.203   0.616  reset_s_reading_sram_active_AND_701_o1 (reset_s_reading_sram_active_AND_701_o)
     LDC:CLR                   0.430          s_reading_sram_active_LDC
    ----------------------------------------
    Total                      3.579ns (1.336ns logic, 2.243ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_writing_sram_active_AND_706_o'
  Clock period: 4.213ns (frequency: 237.353MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.213ns (Levels of Logic = 2)
  Source:            s_writing_sram_active_LDC (LATCH)
  Destination:       s_writing_sram_active_LDC (LATCH)
  Source Clock:      reset_s_writing_sram_active_AND_706_o falling
  Destination Clock: reset_s_writing_sram_active_AND_706_o falling

  Data Path: s_writing_sram_active_LDC to s_writing_sram_active_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_writing_sram_active_LDC (s_writing_sram_active_LDC)
     LUT3:I0->O           36   0.205   1.453  s_writing_sram_active1 (s_writing_sram_active)
     LUT3:I1->O            2   0.203   0.616  reset_s_writing_sram_active_AND_707_o1 (reset_s_writing_sram_active_AND_707_o)
     LDC:CLR                   0.430          s_writing_sram_active_LDC
    ----------------------------------------
    Total                      4.213ns (1.336ns logic, 2.877ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_release_line_inc_counter_AND_722_o'
  Clock period: 3.579ns (frequency: 279.400MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.579ns (Levels of Logic = 2)
  Source:            s_release_line_inc_counter_LDC (LATCH)
  Destination:       s_release_line_inc_counter_LDC (LATCH)
  Source Clock:      reset_s_release_line_inc_counter_AND_722_o falling
  Destination Clock: reset_s_release_line_inc_counter_AND_722_o falling

  Data Path: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_release_line_inc_counter_LDC (s_release_line_inc_counter_LDC)
     LUT3:I0->O            5   0.205   0.819  s_release_line_inc_counter1 (s_release_line_inc_counter)
     LUT3:I1->O            2   0.203   0.616  reset_s_release_line_inc_counter_AND_723_o1 (reset_s_release_line_inc_counter_AND_723_o)
     LDC:CLR                   0.430          s_release_line_inc_counter_LDC
    ----------------------------------------
    Total                      3.579ns (1.336ns logic, 2.243ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_708_o'
  Clock period: 3.721ns (frequency: 268.741MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.721ns (Levels of Logic = 2)
  Source:            s_sram_line_6_LDC (LATCH)
  Destination:       s_sram_line_6_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_708_o falling
  Destination Clock: reset_s_sram_line[6]_AND_708_o falling

  Data Path: s_sram_line_6_LDC to s_sram_line_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_6_LDC (s_sram_line_6_LDC)
     LUT3:I0->O           10   0.205   0.961  s_sram_line_61 (s_sram_line_6)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_709_o1 (reset_s_sram_line[6]_AND_709_o)
     LDC:CLR                   0.430          s_sram_line_6_LDC
    ----------------------------------------
    Total                      3.721ns (1.336ns logic, 2.385ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_710_o'
  Clock period: 3.747ns (frequency: 266.852MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.747ns (Levels of Logic = 2)
  Source:            s_sram_line_5_LDC (LATCH)
  Destination:       s_sram_line_5_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_710_o falling
  Destination Clock: reset_s_sram_line[6]_AND_710_o falling

  Data Path: s_sram_line_5_LDC to s_sram_line_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_5_LDC (s_sram_line_5_LDC)
     LUT3:I0->O           11   0.205   0.987  s_sram_line_51 (s_sram_line_5)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_711_o1 (reset_s_sram_line[6]_AND_711_o)
     LDC:CLR                   0.430          s_sram_line_5_LDC
    ----------------------------------------
    Total                      3.747ns (1.336ns logic, 2.411ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_712_o'
  Clock period: 3.747ns (frequency: 266.852MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.747ns (Levels of Logic = 2)
  Source:            s_sram_line_4_LDC (LATCH)
  Destination:       s_sram_line_4_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_712_o falling
  Destination Clock: reset_s_sram_line[6]_AND_712_o falling

  Data Path: s_sram_line_4_LDC to s_sram_line_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_4_LDC (s_sram_line_4_LDC)
     LUT3:I0->O           11   0.205   0.987  s_sram_line_41 (s_sram_line_4)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_713_o1 (reset_s_sram_line[6]_AND_713_o)
     LDC:CLR                   0.430          s_sram_line_4_LDC
    ----------------------------------------
    Total                      3.747ns (1.336ns logic, 2.411ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_714_o'
  Clock period: 3.773ns (frequency: 265.048MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.773ns (Levels of Logic = 2)
  Source:            s_sram_line_3_LDC (LATCH)
  Destination:       s_sram_line_3_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_714_o falling
  Destination Clock: reset_s_sram_line[6]_AND_714_o falling

  Data Path: s_sram_line_3_LDC to s_sram_line_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_3_LDC (s_sram_line_3_LDC)
     LUT3:I0->O           12   0.205   1.013  s_sram_line_31 (s_sram_line_3)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_715_o1 (reset_s_sram_line[6]_AND_715_o)
     LDC:CLR                   0.430          s_sram_line_3_LDC
    ----------------------------------------
    Total                      3.773ns (1.336ns logic, 2.437ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_716_o'
  Clock period: 3.798ns (frequency: 263.328MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.798ns (Levels of Logic = 2)
  Source:            s_sram_line_2_LDC (LATCH)
  Destination:       s_sram_line_2_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_716_o falling
  Destination Clock: reset_s_sram_line[6]_AND_716_o falling

  Data Path: s_sram_line_2_LDC to s_sram_line_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_2_LDC (s_sram_line_2_LDC)
     LUT3:I0->O           13   0.205   1.037  s_sram_line_21 (s_sram_line_2)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_717_o1 (reset_s_sram_line[6]_AND_717_o)
     LDC:CLR                   0.430          s_sram_line_2_LDC
    ----------------------------------------
    Total                      3.798ns (1.336ns logic, 2.462ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_718_o'
  Clock period: 3.822ns (frequency: 261.629MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.822ns (Levels of Logic = 2)
  Source:            s_sram_line_1_LDC (LATCH)
  Destination:       s_sram_line_1_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_718_o falling
  Destination Clock: reset_s_sram_line[6]_AND_718_o falling

  Data Path: s_sram_line_1_LDC to s_sram_line_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_1_LDC (s_sram_line_1_LDC)
     LUT3:I0->O           14   0.205   1.062  s_sram_line_11 (s_sram_line_1)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_719_o1 (reset_s_sram_line[6]_AND_719_o)
     LDC:CLR                   0.430          s_sram_line_1_LDC
    ----------------------------------------
    Total                      3.822ns (1.336ns logic, 2.486ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_726_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_30_LDC (LATCH)
  Destination:       s_has_grain_A_30_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_726_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_726_o falling

  Data Path: s_has_grain_A_30_LDC to s_has_grain_A_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_30_LDC (s_has_grain_A_30_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_301 (s_has_grain_A_30)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_727_o1 (reset_s_has_grain_A[31]_AND_727_o)
     LDC:CLR                   0.430          s_has_grain_A_30_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_724_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_31_LDC (LATCH)
  Destination:       s_has_grain_A_31_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_724_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_724_o falling

  Data Path: s_has_grain_A_31_LDC to s_has_grain_A_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_31_LDC (s_has_grain_A_31_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_311 (s_has_grain_A_31)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_725_o1 (reset_s_has_grain_A[31]_AND_725_o)
     LDC:CLR                   0.430          s_has_grain_A_31_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_728_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_29_LDC (LATCH)
  Destination:       s_has_grain_A_29_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_728_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_728_o falling

  Data Path: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_29_LDC (s_has_grain_A_29_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_291 (s_has_grain_A_29)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_729_o1 (reset_s_has_grain_A[31]_AND_729_o)
     LDC:CLR                   0.430          s_has_grain_A_29_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_730_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_28_LDC (LATCH)
  Destination:       s_has_grain_A_28_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_730_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_730_o falling

  Data Path: s_has_grain_A_28_LDC to s_has_grain_A_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_28_LDC (s_has_grain_A_28_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_281 (s_has_grain_A_28)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_731_o1 (reset_s_has_grain_A[31]_AND_731_o)
     LDC:CLR                   0.430          s_has_grain_A_28_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_732_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_27_LDC (LATCH)
  Destination:       s_has_grain_A_27_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_732_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_732_o falling

  Data Path: s_has_grain_A_27_LDC to s_has_grain_A_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_27_LDC (s_has_grain_A_27_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_271 (s_has_grain_A_27)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_733_o1 (reset_s_has_grain_A[31]_AND_733_o)
     LDC:CLR                   0.430          s_has_grain_A_27_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_734_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_26_LDC (LATCH)
  Destination:       s_has_grain_A_26_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_734_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_734_o falling

  Data Path: s_has_grain_A_26_LDC to s_has_grain_A_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_26_LDC (s_has_grain_A_26_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_261 (s_has_grain_A_26)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_735_o1 (reset_s_has_grain_A[31]_AND_735_o)
     LDC:CLR                   0.430          s_has_grain_A_26_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_736_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_25_LDC (LATCH)
  Destination:       s_has_grain_A_25_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_736_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_736_o falling

  Data Path: s_has_grain_A_25_LDC to s_has_grain_A_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_25_LDC (s_has_grain_A_25_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_251 (s_has_grain_A_25)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_737_o1 (reset_s_has_grain_A[31]_AND_737_o)
     LDC:CLR                   0.430          s_has_grain_A_25_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_738_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_24_LDC (LATCH)
  Destination:       s_has_grain_A_24_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_738_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_738_o falling

  Data Path: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_24_LDC (s_has_grain_A_24_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_241 (s_has_grain_A_24)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_739_o1 (reset_s_has_grain_A[31]_AND_739_o)
     LDC:CLR                   0.430          s_has_grain_A_24_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_740_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_23_LDC (LATCH)
  Destination:       s_has_grain_A_23_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_740_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_740_o falling

  Data Path: s_has_grain_A_23_LDC to s_has_grain_A_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_23_LDC (s_has_grain_A_23_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_231 (s_has_grain_A_23)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_741_o1 (reset_s_has_grain_A[31]_AND_741_o)
     LDC:CLR                   0.430          s_has_grain_A_23_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_742_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_22_LDC (LATCH)
  Destination:       s_has_grain_A_22_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_742_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_742_o falling

  Data Path: s_has_grain_A_22_LDC to s_has_grain_A_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_22_LDC (s_has_grain_A_22_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_221 (s_has_grain_A_22)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_743_o1 (reset_s_has_grain_A[31]_AND_743_o)
     LDC:CLR                   0.430          s_has_grain_A_22_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_744_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_21_LDC (LATCH)
  Destination:       s_has_grain_A_21_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_744_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_744_o falling

  Data Path: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_21_LDC (s_has_grain_A_21_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_211 (s_has_grain_A_21)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_745_o1 (reset_s_has_grain_A[31]_AND_745_o)
     LDC:CLR                   0.430          s_has_grain_A_21_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_746_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_20_LDC (LATCH)
  Destination:       s_has_grain_A_20_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_746_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_746_o falling

  Data Path: s_has_grain_A_20_LDC to s_has_grain_A_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_20_LDC (s_has_grain_A_20_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_201 (s_has_grain_A_20)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_747_o1 (reset_s_has_grain_A[31]_AND_747_o)
     LDC:CLR                   0.430          s_has_grain_A_20_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_748_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_19_LDC (LATCH)
  Destination:       s_has_grain_A_19_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_748_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_748_o falling

  Data Path: s_has_grain_A_19_LDC to s_has_grain_A_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_19_LDC (s_has_grain_A_19_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_191 (s_has_grain_A_19)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_749_o1 (reset_s_has_grain_A[31]_AND_749_o)
     LDC:CLR                   0.430          s_has_grain_A_19_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_750_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_18_LDC (LATCH)
  Destination:       s_has_grain_A_18_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_750_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_750_o falling

  Data Path: s_has_grain_A_18_LDC to s_has_grain_A_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_18_LDC (s_has_grain_A_18_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_181 (s_has_grain_A_18)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_751_o1 (reset_s_has_grain_A[31]_AND_751_o)
     LDC:CLR                   0.430          s_has_grain_A_18_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_752_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_17_LDC (LATCH)
  Destination:       s_has_grain_A_17_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_752_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_752_o falling

  Data Path: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_17_LDC (s_has_grain_A_17_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_171 (s_has_grain_A_17)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_753_o1 (reset_s_has_grain_A[31]_AND_753_o)
     LDC:CLR                   0.430          s_has_grain_A_17_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_754_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_16_LDC (LATCH)
  Destination:       s_has_grain_A_16_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_754_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_754_o falling

  Data Path: s_has_grain_A_16_LDC to s_has_grain_A_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_16_LDC (s_has_grain_A_16_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_161 (s_has_grain_A_16)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_755_o1 (reset_s_has_grain_A[31]_AND_755_o)
     LDC:CLR                   0.430          s_has_grain_A_16_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_760_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_13_LDC (LATCH)
  Destination:       s_has_grain_A_13_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_760_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_760_o falling

  Data Path: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_13_LDC (s_has_grain_A_13_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_131 (s_has_grain_A_13)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_761_o1 (reset_s_has_grain_A[31]_AND_761_o)
     LDC:CLR                   0.430          s_has_grain_A_13_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_756_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_15_LDC (LATCH)
  Destination:       s_has_grain_A_15_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_756_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_756_o falling

  Data Path: s_has_grain_A_15_LDC to s_has_grain_A_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_15_LDC (s_has_grain_A_15_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_151 (s_has_grain_A_15)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_757_o1 (reset_s_has_grain_A[31]_AND_757_o)
     LDC:CLR                   0.430          s_has_grain_A_15_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_758_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_14_LDC (LATCH)
  Destination:       s_has_grain_A_14_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_758_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_758_o falling

  Data Path: s_has_grain_A_14_LDC to s_has_grain_A_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_14_LDC (s_has_grain_A_14_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_141 (s_has_grain_A_14)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_759_o1 (reset_s_has_grain_A[31]_AND_759_o)
     LDC:CLR                   0.430          s_has_grain_A_14_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_762_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_12_LDC (LATCH)
  Destination:       s_has_grain_A_12_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_762_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_762_o falling

  Data Path: s_has_grain_A_12_LDC to s_has_grain_A_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_12_LDC (s_has_grain_A_12_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_121 (s_has_grain_A_12)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_763_o1 (reset_s_has_grain_A[31]_AND_763_o)
     LDC:CLR                   0.430          s_has_grain_A_12_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_764_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_11_LDC (LATCH)
  Destination:       s_has_grain_A_11_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_764_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_764_o falling

  Data Path: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_11_LDC (s_has_grain_A_11_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_111 (s_has_grain_A_11)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_765_o1 (reset_s_has_grain_A[31]_AND_765_o)
     LDC:CLR                   0.430          s_has_grain_A_11_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_766_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_10_LDC (LATCH)
  Destination:       s_has_grain_A_10_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_766_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_766_o falling

  Data Path: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_10_LDC (s_has_grain_A_10_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_101 (s_has_grain_A_10)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_767_o1 (reset_s_has_grain_A[31]_AND_767_o)
     LDC:CLR                   0.430          s_has_grain_A_10_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_768_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_9_LDC (LATCH)
  Destination:       s_has_grain_A_9_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_768_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_768_o falling

  Data Path: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_9_LDC (s_has_grain_A_9_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_91 (s_has_grain_A_9)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_769_o1 (reset_s_has_grain_A[31]_AND_769_o)
     LDC:CLR                   0.430          s_has_grain_A_9_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_770_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_8_LDC (LATCH)
  Destination:       s_has_grain_A_8_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_770_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_770_o falling

  Data Path: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_8_LDC (s_has_grain_A_8_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_81 (s_has_grain_A_8)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_771_o1 (reset_s_has_grain_A[31]_AND_771_o)
     LDC:CLR                   0.430          s_has_grain_A_8_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_772_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_7_LDC (LATCH)
  Destination:       s_has_grain_A_7_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_772_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_772_o falling

  Data Path: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_7_LDC (s_has_grain_A_7_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_71 (s_has_grain_A_7)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_773_o1 (reset_s_has_grain_A[31]_AND_773_o)
     LDC:CLR                   0.430          s_has_grain_A_7_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_778_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_4_LDC (LATCH)
  Destination:       s_has_grain_A_4_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_778_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_778_o falling

  Data Path: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_4_LDC (s_has_grain_A_4_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_41 (s_has_grain_A_4)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_779_o1 (reset_s_has_grain_A[31]_AND_779_o)
     LDC:CLR                   0.430          s_has_grain_A_4_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_774_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_6_LDC (LATCH)
  Destination:       s_has_grain_A_6_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_774_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_774_o falling

  Data Path: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_6_LDC (s_has_grain_A_6_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_61 (s_has_grain_A_6)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_775_o1 (reset_s_has_grain_A[31]_AND_775_o)
     LDC:CLR                   0.430          s_has_grain_A_6_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_776_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_5_LDC (LATCH)
  Destination:       s_has_grain_A_5_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_776_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_776_o falling

  Data Path: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_5_LDC (s_has_grain_A_5_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_51 (s_has_grain_A_5)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_777_o1 (reset_s_has_grain_A[31]_AND_777_o)
     LDC:CLR                   0.430          s_has_grain_A_5_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_780_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_3_LDC (LATCH)
  Destination:       s_has_grain_A_3_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_780_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_780_o falling

  Data Path: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_3_LDC (s_has_grain_A_3_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_31 (s_has_grain_A_3)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_781_o1 (reset_s_has_grain_A[31]_AND_781_o)
     LDC:CLR                   0.430          s_has_grain_A_3_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_782_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_2_LDC (LATCH)
  Destination:       s_has_grain_A_2_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_782_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_782_o falling

  Data Path: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_2_LDC (s_has_grain_A_2_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_21 (s_has_grain_A_2)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_783_o1 (reset_s_has_grain_A[31]_AND_783_o)
     LDC:CLR                   0.430          s_has_grain_A_2_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_784_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_1_LDC (LATCH)
  Destination:       s_has_grain_A_1_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_784_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_784_o falling

  Data Path: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_1_LDC (s_has_grain_A_1_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_11 (s_has_grain_A_1)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_785_o1 (reset_s_has_grain_A[31]_AND_785_o)
     LDC:CLR                   0.430          s_has_grain_A_1_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_A[31]_AND_786_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_A_0_LDC (LATCH)
  Destination:       s_has_grain_A_0_LDC (LATCH)
  Source Clock:      reset_s_has_grain_A[31]_AND_786_o falling
  Destination Clock: reset_s_has_grain_A[31]_AND_786_o falling

  Data Path: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_A_0_LDC (s_has_grain_A_0_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_A_01 (s_has_grain_A_0)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_A[31]_AND_787_o1 (reset_s_has_grain_A[31]_AND_787_o)
     LDC:CLR                   0.430          s_has_grain_A_0_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_788_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_31_LDC (LATCH)
  Destination:       s_has_grain_B_31_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_788_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_788_o falling

  Data Path: s_has_grain_B_31_LDC to s_has_grain_B_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_31_LDC (s_has_grain_B_31_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_311 (s_has_grain_B_31)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_789_o1 (reset_s_has_grain_B[31]_AND_789_o)
     LDC:CLR                   0.430          s_has_grain_B_31_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_790_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_30_LDC (LATCH)
  Destination:       s_has_grain_B_30_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_790_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_790_o falling

  Data Path: s_has_grain_B_30_LDC to s_has_grain_B_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_30_LDC (s_has_grain_B_30_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_301 (s_has_grain_B_30)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_791_o1 (reset_s_has_grain_B[31]_AND_791_o)
     LDC:CLR                   0.430          s_has_grain_B_30_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_796_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_27_LDC (LATCH)
  Destination:       s_has_grain_B_27_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_796_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_796_o falling

  Data Path: s_has_grain_B_27_LDC to s_has_grain_B_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_27_LDC (s_has_grain_B_27_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_271 (s_has_grain_B_27)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_797_o1 (reset_s_has_grain_B[31]_AND_797_o)
     LDC:CLR                   0.430          s_has_grain_B_27_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_792_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_29_LDC (LATCH)
  Destination:       s_has_grain_B_29_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_792_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_792_o falling

  Data Path: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_29_LDC (s_has_grain_B_29_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_291 (s_has_grain_B_29)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_793_o1 (reset_s_has_grain_B[31]_AND_793_o)
     LDC:CLR                   0.430          s_has_grain_B_29_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_794_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_28_LDC (LATCH)
  Destination:       s_has_grain_B_28_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_794_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_794_o falling

  Data Path: s_has_grain_B_28_LDC to s_has_grain_B_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_28_LDC (s_has_grain_B_28_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_281 (s_has_grain_B_28)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_795_o1 (reset_s_has_grain_B[31]_AND_795_o)
     LDC:CLR                   0.430          s_has_grain_B_28_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_798_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_26_LDC (LATCH)
  Destination:       s_has_grain_B_26_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_798_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_798_o falling

  Data Path: s_has_grain_B_26_LDC to s_has_grain_B_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_26_LDC (s_has_grain_B_26_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_261 (s_has_grain_B_26)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_799_o1 (reset_s_has_grain_B[31]_AND_799_o)
     LDC:CLR                   0.430          s_has_grain_B_26_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_800_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_25_LDC (LATCH)
  Destination:       s_has_grain_B_25_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_800_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_800_o falling

  Data Path: s_has_grain_B_25_LDC to s_has_grain_B_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_25_LDC (s_has_grain_B_25_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_251 (s_has_grain_B_25)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_801_o1 (reset_s_has_grain_B[31]_AND_801_o)
     LDC:CLR                   0.430          s_has_grain_B_25_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_802_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_24_LDC (LATCH)
  Destination:       s_has_grain_B_24_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_802_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_802_o falling

  Data Path: s_has_grain_B_24_LDC to s_has_grain_B_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_24_LDC (s_has_grain_B_24_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_241 (s_has_grain_B_24)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_803_o1 (reset_s_has_grain_B[31]_AND_803_o)
     LDC:CLR                   0.430          s_has_grain_B_24_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_804_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_23_LDC (LATCH)
  Destination:       s_has_grain_B_23_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_804_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_804_o falling

  Data Path: s_has_grain_B_23_LDC to s_has_grain_B_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_23_LDC (s_has_grain_B_23_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_231 (s_has_grain_B_23)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_805_o1 (reset_s_has_grain_B[31]_AND_805_o)
     LDC:CLR                   0.430          s_has_grain_B_23_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_806_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_22_LDC (LATCH)
  Destination:       s_has_grain_B_22_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_806_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_806_o falling

  Data Path: s_has_grain_B_22_LDC to s_has_grain_B_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_22_LDC (s_has_grain_B_22_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_221 (s_has_grain_B_22)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_807_o1 (reset_s_has_grain_B[31]_AND_807_o)
     LDC:CLR                   0.430          s_has_grain_B_22_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_808_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_21_LDC (LATCH)
  Destination:       s_has_grain_B_21_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_808_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_808_o falling

  Data Path: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_21_LDC (s_has_grain_B_21_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_211 (s_has_grain_B_21)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_809_o1 (reset_s_has_grain_B[31]_AND_809_o)
     LDC:CLR                   0.430          s_has_grain_B_21_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_810_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_20_LDC (LATCH)
  Destination:       s_has_grain_B_20_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_810_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_810_o falling

  Data Path: s_has_grain_B_20_LDC to s_has_grain_B_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_20_LDC (s_has_grain_B_20_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_201 (s_has_grain_B_20)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_811_o1 (reset_s_has_grain_B[31]_AND_811_o)
     LDC:CLR                   0.430          s_has_grain_B_20_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_812_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_19_LDC (LATCH)
  Destination:       s_has_grain_B_19_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_812_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_812_o falling

  Data Path: s_has_grain_B_19_LDC to s_has_grain_B_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_19_LDC (s_has_grain_B_19_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_191 (s_has_grain_B_19)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_813_o1 (reset_s_has_grain_B[31]_AND_813_o)
     LDC:CLR                   0.430          s_has_grain_B_19_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_814_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_18_LDC (LATCH)
  Destination:       s_has_grain_B_18_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_814_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_814_o falling

  Data Path: s_has_grain_B_18_LDC to s_has_grain_B_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_18_LDC (s_has_grain_B_18_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_181 (s_has_grain_B_18)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_815_o1 (reset_s_has_grain_B[31]_AND_815_o)
     LDC:CLR                   0.430          s_has_grain_B_18_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_816_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_17_LDC (LATCH)
  Destination:       s_has_grain_B_17_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_816_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_816_o falling

  Data Path: s_has_grain_B_17_LDC to s_has_grain_B_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_17_LDC (s_has_grain_B_17_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_171 (s_has_grain_B_17)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_817_o1 (reset_s_has_grain_B[31]_AND_817_o)
     LDC:CLR                   0.430          s_has_grain_B_17_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_818_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_16_LDC (LATCH)
  Destination:       s_has_grain_B_16_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_818_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_818_o falling

  Data Path: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_16_LDC (s_has_grain_B_16_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_161 (s_has_grain_B_16)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_819_o1 (reset_s_has_grain_B[31]_AND_819_o)
     LDC:CLR                   0.430          s_has_grain_B_16_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_820_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_15_LDC (LATCH)
  Destination:       s_has_grain_B_15_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_820_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_820_o falling

  Data Path: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_15_LDC (s_has_grain_B_15_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_151 (s_has_grain_B_15)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_821_o1 (reset_s_has_grain_B[31]_AND_821_o)
     LDC:CLR                   0.430          s_has_grain_B_15_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_822_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_14_LDC (LATCH)
  Destination:       s_has_grain_B_14_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_822_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_822_o falling

  Data Path: s_has_grain_B_14_LDC to s_has_grain_B_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_14_LDC (s_has_grain_B_14_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_141 (s_has_grain_B_14)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_823_o1 (reset_s_has_grain_B[31]_AND_823_o)
     LDC:CLR                   0.430          s_has_grain_B_14_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_824_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_13_LDC (LATCH)
  Destination:       s_has_grain_B_13_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_824_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_824_o falling

  Data Path: s_has_grain_B_13_LDC to s_has_grain_B_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_13_LDC (s_has_grain_B_13_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_131 (s_has_grain_B_13)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_825_o1 (reset_s_has_grain_B[31]_AND_825_o)
     LDC:CLR                   0.430          s_has_grain_B_13_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_830_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_10_LDC (LATCH)
  Destination:       s_has_grain_B_10_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_830_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_830_o falling

  Data Path: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_10_LDC (s_has_grain_B_10_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_101 (s_has_grain_B_10)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_831_o1 (reset_s_has_grain_B[31]_AND_831_o)
     LDC:CLR                   0.430          s_has_grain_B_10_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_826_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_12_LDC (LATCH)
  Destination:       s_has_grain_B_12_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_826_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_826_o falling

  Data Path: s_has_grain_B_12_LDC to s_has_grain_B_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_12_LDC (s_has_grain_B_12_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_121 (s_has_grain_B_12)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_827_o1 (reset_s_has_grain_B[31]_AND_827_o)
     LDC:CLR                   0.430          s_has_grain_B_12_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_828_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_11_LDC (LATCH)
  Destination:       s_has_grain_B_11_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_828_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_828_o falling

  Data Path: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_11_LDC (s_has_grain_B_11_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_111 (s_has_grain_B_11)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_829_o1 (reset_s_has_grain_B[31]_AND_829_o)
     LDC:CLR                   0.430          s_has_grain_B_11_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_832_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_9_LDC (LATCH)
  Destination:       s_has_grain_B_9_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_832_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_832_o falling

  Data Path: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_9_LDC (s_has_grain_B_9_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_91 (s_has_grain_B_9)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_833_o1 (reset_s_has_grain_B[31]_AND_833_o)
     LDC:CLR                   0.430          s_has_grain_B_9_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_834_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_8_LDC (LATCH)
  Destination:       s_has_grain_B_8_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_834_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_834_o falling

  Data Path: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_8_LDC (s_has_grain_B_8_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_81 (s_has_grain_B_8)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_835_o1 (reset_s_has_grain_B[31]_AND_835_o)
     LDC:CLR                   0.430          s_has_grain_B_8_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_836_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_7_LDC (LATCH)
  Destination:       s_has_grain_B_7_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_836_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_836_o falling

  Data Path: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_7_LDC (s_has_grain_B_7_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_71 (s_has_grain_B_7)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_837_o1 (reset_s_has_grain_B[31]_AND_837_o)
     LDC:CLR                   0.430          s_has_grain_B_7_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_838_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_6_LDC (LATCH)
  Destination:       s_has_grain_B_6_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_838_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_838_o falling

  Data Path: s_has_grain_B_6_LDC to s_has_grain_B_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_6_LDC (s_has_grain_B_6_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_61 (s_has_grain_B_6)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_839_o1 (reset_s_has_grain_B[31]_AND_839_o)
     LDC:CLR                   0.430          s_has_grain_B_6_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_840_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_5_LDC (LATCH)
  Destination:       s_has_grain_B_5_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_840_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_840_o falling

  Data Path: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_5_LDC (s_has_grain_B_5_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_51 (s_has_grain_B_5)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_841_o1 (reset_s_has_grain_B[31]_AND_841_o)
     LDC:CLR                   0.430          s_has_grain_B_5_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_842_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_4_LDC (LATCH)
  Destination:       s_has_grain_B_4_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_842_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_842_o falling

  Data Path: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_4_LDC (s_has_grain_B_4_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_41 (s_has_grain_B_4)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_843_o1 (reset_s_has_grain_B[31]_AND_843_o)
     LDC:CLR                   0.430          s_has_grain_B_4_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_848_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_1_LDC (LATCH)
  Destination:       s_has_grain_B_1_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_848_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_848_o falling

  Data Path: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_1_LDC (s_has_grain_B_1_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_11 (s_has_grain_B_1)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_849_o1 (reset_s_has_grain_B[31]_AND_849_o)
     LDC:CLR                   0.430          s_has_grain_B_1_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_844_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_3_LDC (LATCH)
  Destination:       s_has_grain_B_3_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_844_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_844_o falling

  Data Path: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_3_LDC (s_has_grain_B_3_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_31 (s_has_grain_B_3)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_845_o1 (reset_s_has_grain_B[31]_AND_845_o)
     LDC:CLR                   0.430          s_has_grain_B_3_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_846_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_2_LDC (LATCH)
  Destination:       s_has_grain_B_2_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_846_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_846_o falling

  Data Path: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_2_LDC (s_has_grain_B_2_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_21 (s_has_grain_B_2)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_847_o1 (reset_s_has_grain_B[31]_AND_847_o)
     LDC:CLR                   0.430          s_has_grain_B_2_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_has_grain_B[31]_AND_850_o'
  Clock period: 3.548ns (frequency: 281.877MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 2)
  Source:            s_has_grain_B_0_LDC (LATCH)
  Destination:       s_has_grain_B_0_LDC (LATCH)
  Source Clock:      reset_s_has_grain_B[31]_AND_850_o falling
  Destination Clock: reset_s_has_grain_B[31]_AND_850_o falling

  Data Path: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_has_grain_B_0_LDC (s_has_grain_B_0_LDC)
     LUT3:I0->O            4   0.205   0.788  s_has_grain_B_01 (s_has_grain_B_0)
     LUT3:I1->O            2   0.203   0.616  reset_s_has_grain_B[31]_AND_851_o1 (reset_s_has_grain_B[31]_AND_851_o)
     LDC:CLR                   0.430          s_has_grain_B_0_LDC
    ----------------------------------------
    Total                      3.548ns (1.336ns logic, 2.212ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_was_trigmema_AND_852_o'
  Clock period: 3.515ns (frequency: 284.467MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.515ns (Levels of Logic = 2)
  Source:            s_was_trigmema_LDC (LATCH)
  Destination:       s_was_trigmema_LDC (LATCH)
  Source Clock:      reset_s_was_trigmema_AND_852_o falling
  Destination Clock: reset_s_was_trigmema_AND_852_o falling

  Data Path: s_was_trigmema_LDC to s_was_trigmema_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_was_trigmema_LDC (s_was_trigmema_LDC)
     LUT3:I0->O            3   0.205   0.755  s_was_trigmema1 (s_was_trigmema)
     LUT3:I1->O            2   0.203   0.616  reset_s_was_trigmema_AND_853_o1 (reset_s_was_trigmema_AND_853_o)
     LDC:CLR                   0.430          s_was_trigmema_LDC
    ----------------------------------------
    Total                      3.515ns (1.336ns logic, 2.179ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_was_trigmemb_AND_854_o'
  Clock period: 3.515ns (frequency: 284.467MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.515ns (Levels of Logic = 2)
  Source:            s_was_trigmemb_LDC (LATCH)
  Destination:       s_was_trigmemb_LDC (LATCH)
  Source Clock:      reset_s_was_trigmemb_AND_854_o falling
  Destination Clock: reset_s_was_trigmemb_AND_854_o falling

  Data Path: s_was_trigmemb_LDC to s_was_trigmemb_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_was_trigmemb_LDC (s_was_trigmemb_LDC)
     LUT3:I0->O            3   0.205   0.755  s_was_trigmemb1 (s_was_trigmemb)
     LUT3:I1->O            2   0.203   0.616  reset_s_was_trigmemb_AND_855_o1 (reset_s_was_trigmemb_AND_855_o)
     LDC:CLR                   0.430          s_was_trigmemb_LDC
    ----------------------------------------
    Total                      3.515ns (1.336ns logic, 2.179ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_read_AND_702_o'
  Clock period: 3.515ns (frequency: 284.467MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.515ns (Levels of Logic = 2)
  Source:            s_sram_read_LDC (LATCH)
  Destination:       s_sram_read_LDC (LATCH)
  Source Clock:      reset_s_sram_read_AND_702_o falling
  Destination Clock: reset_s_sram_read_AND_702_o falling

  Data Path: s_sram_read_LDC to s_sram_read_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_read_LDC (s_sram_read_LDC)
     LUT3:I0->O            3   0.205   0.755  s_sram_read1 (s_sram_read)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_read_AND_703_o1 (reset_s_sram_read_AND_703_o)
     LDC:CLR                   0.430          s_sram_read_LDC
    ----------------------------------------
    Total                      3.515ns (1.336ns logic, 2.179ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_written_AND_704_o'
  Clock period: 3.515ns (frequency: 284.467MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.515ns (Levels of Logic = 2)
  Source:            s_sram_written_LDC (LATCH)
  Destination:       s_sram_written_LDC (LATCH)
  Source Clock:      reset_s_sram_written_AND_704_o falling
  Destination Clock: reset_s_sram_written_AND_704_o falling

  Data Path: s_sram_written_LDC to s_sram_written_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_written_LDC (s_sram_written_LDC)
     LUT3:I0->O            3   0.205   0.755  s_sram_written1 (s_sram_written)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_written_AND_705_o1 (reset_s_sram_written_AND_705_o)
     LDC:CLR                   0.430          s_sram_written_LDC
    ----------------------------------------
    Total                      3.515ns (1.336ns logic, 2.179ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_s_sram_line[6]_AND_720_o'
  Clock period: 3.846ns (frequency: 260.010MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.846ns (Levels of Logic = 2)
  Source:            s_sram_line_0_LDC (LATCH)
  Destination:       s_sram_line_0_LDC (LATCH)
  Source Clock:      reset_s_sram_line[6]_AND_720_o falling
  Destination Clock: reset_s_sram_line[6]_AND_720_o falling

  Data Path: s_sram_line_0_LDC to s_sram_line_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_0_LDC (s_sram_line_0_LDC)
     LUT3:I0->O           15   0.205   1.086  s_sram_line_01 (s_sram_line_0)
     LUT3:I1->O            2   0.203   0.616  reset_s_sram_line[6]_AND_721_o1 (reset_s_sram_line[6]_AND_721_o)
     LDC:CLR                   0.430          s_sram_line_0_LDC
    ----------------------------------------
    Total                      3.846ns (1.336ns logic, 2.510ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkfx'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              3.535ns (Levels of Logic = 2)
  Source:            LED_RESET (PAD)
  Destination:       dv1_0 (FF)
  Destination Clock: clkfx rising

  Data Path: LED_RESET to dv1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  LED_RESET_IBUF (LED_RESET_IBUF)
     INV:I->O             17   0.206   1.027  LED_RESET_inv1_INV_0 (LED_RESET_inv)
     FDC:CLR                   0.430          dv3_0
    ----------------------------------------
    Total                      3.535ns (1.858ns logic, 1.677ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkxxx'
  Total number of paths / destination ports: 123 / 123
-------------------------------------------------------------------------
Offset:              6.389ns (Levels of Logic = 5)
  Source:            CONF<4> (PAD)
  Destination:       i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9 (FF)
  Destination Clock: clkxxx falling

  Data Path: CONF<4> to i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           319   1.222   2.177  CONF_4_IBUF (CONF_4_IBUF)
     LUT4:I2->O            1   0.203   0.684  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT82 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT81)
     LUT5:I3->O            1   0.203   0.808  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT83 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT82)
     LUT6:I3->O            1   0.205   0.580  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT86 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT85)
     LUT5:I4->O            1   0.205   0.000  i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/Mmux_s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT87 (i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_valve_state_i[1]_COUNT_o[9]_wide_mux_107_OUT<7>)
     FDCE_1:D                  0.102          i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_7
    ----------------------------------------
    Total                      6.389ns (2.140ns logic, 4.249ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkaq'
  Total number of paths / destination ports: 890 / 506
-------------------------------------------------------------------------
Offset:              5.499ns (Levels of Logic = 3)
  Source:            CONF<4> (PAD)
  Destination:       i_FORMAT/i_EJ_TIMER/i_ALL_BUFF/i_BUFF_CH_1/s_LENGTH_0 (FF)
  Destination Clock: clkaq rising

  Data Path: CONF<4> to i_FORMAT/i_EJ_TIMER/i_ALL_BUFF/i_BUFF_CH_1/s_LENGTH_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           319   1.222   2.177  CONF_4_IBUF (CONF_4_IBUF)
     LUT2:I0->O            2   0.203   0.721  Mmux_s_ch_in00_i21 (s_ch_in00_i<1>)
     LUT4:I2->O            3   0.203   0.650  i_FORMAT/i_EJ_TIMER/i_ALL_BUFF/i_BUFF_CH_1/s_TST2<0>1 (i_FORMAT/i_EJ_TIMER/i_ALL_BUFF/i_BUFF_CH_1/s_TST2)
     FDCE:CE                   0.322          i_FORMAT/i_EJ_TIMER/i_ALL_BUFF/i_BUFF_CH_1/s_LENGTH_0
    ----------------------------------------
    Total                      5.499ns (1.950ns logic, 3.549ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkxx'
  Total number of paths / destination ports: 1107 / 167
-------------------------------------------------------------------------
Offset:              9.199ns (Levels of Logic = 9)
  Source:            FPGA_RSTCOM (PAD)
  Destination:       lumstp_FSM_FFd2 (FF)
  Destination Clock: clkxx rising

  Data Path: FPGA_RSTCOM to lumstp_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.258  FPGA_RSTCOM_IBUF (FPGA_RSTCOM_IBUF)
     LUT2:I0->O           13   0.203   1.297  Mmux_n634841 (Madd_lct[6]_GND_6_o_add_1702_OUT_lut<3>)
     LUT6:I0->O            1   0.203   0.684  lumstp_FSM_FFd2-In5 (lumstp_FSM_FFd2-In5)
     LUT6:I4->O            1   0.203   0.684  lumstp_FSM_FFd2-In6 (lumstp_FSM_FFd2-In6)
     LUT6:I4->O            1   0.203   0.580  lumstp_FSM_FFd2-In9 (lumstp_FSM_FFd2-In9)
     LUT5:I4->O            1   0.205   0.580  lumstp_FSM_FFd2-In10 (lumstp_FSM_FFd2-In10)
     LUT6:I5->O            1   0.205   0.580  lumstp_FSM_FFd2-In11 (lumstp_FSM_FFd2-In11)
     LUT6:I5->O            1   0.205   0.580  lumstp_FSM_FFd2-In13 (lumstp_FSM_FFd2-In13)
     LUT6:I5->O            1   0.205   0.000  lumstp_FSM_FFd2-In15 (lumstp_FSM_FFd2-In)
     FDC:D                     0.102          lumstp_FSM_FFd2
    ----------------------------------------
    Total                      9.199ns (2.956ns logic, 6.243ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lckk'
  Total number of paths / destination ports: 99 / 66
-------------------------------------------------------------------------
Offset:              3.927ns (Levels of Logic = 2)
  Source:            LADDR<0> (PAD)
  Destination:       data_wr_0 (FF)
  Destination Clock: lckk rising

  Data Path: LADDR<0> to data_wr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.176  LADDR_0_IBUF (LADDR_0_IBUF)
     LUT2:I0->O           16   0.203   1.004  _n8208_inv1 (_n8208_inv)
     FDCE:CE                   0.322          data_wr_0
    ----------------------------------------
    Total                      3.927ns (1.747ns logic, 2.180ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck1us'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              2.701ns (Levels of Logic = 1)
  Source:            RSINC2 (PAD)
  Destination:       i_MAIN_RESET/v_debounce_sync_cnt_0 (FF)
  Destination Clock: ck1us rising

  Data Path: RSINC2 to i_MAIN_RESET/v_debounce_sync_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.049  RSINC2_IBUF (RSINC2_IBUF)
     FDRE:R                    0.430          i_MAIN_RESET/v_debounce_sync_cnt_0
    ----------------------------------------
    Total                      2.701ns (1.652ns logic, 1.049ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n8634<1>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.589ns (Levels of Logic = 2)
  Source:            RSINC2 (PAD)
  Destination:       i_FLOOR_GEN/s_clean_xf2_count_1 (FF)
  Destination Clock: _n8634<1> rising

  Data Path: RSINC2 to i_FLOOR_GEN/s_clean_xf2_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.050  RSINC2_IBUF (RSINC2_IBUF)
     LUT2:I1->O            4   0.205   0.683  i_FLOOR_GEN/RST_i_RSYNC_i_OR_15_o1 (i_FLOOR_GEN/RST_i_RSYNC_i_OR_15_o)
     FDCE:CLR                  0.430          i_FLOOR_GEN/s_clean_xf2
    ----------------------------------------
    Total                      3.589ns (1.857ns logic, 1.732ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n8634<1>'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.775ns (Levels of Logic = 2)
  Source:            i_FLOOR_GEN/FLOOR_o (FF)
  Destination:       TSINC2 (PAD)
  Source Clock:      _n8634<1> rising

  Data Path: i_FLOOR_GEN/FLOOR_o to TSINC2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.973  i_FLOOR_GEN/FLOOR_o (i_FLOOR_GEN/FLOOR_o)
     LUT4:I1->O            1   0.205   0.579  Mmux_TSINC211 (TSINC2_OBUF)
     OBUF:I->O                 2.571          TSINC2_OBUF (TSINC2)
    ----------------------------------------
    Total                      4.775ns (3.223ns logic, 1.552ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_FLOOR_GEN/xf2_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            i_FLOOR_GEN/s_extfloor_1 (FF)
  Destination:       TEST<13> (PAD)
  Source Clock:      i_FLOOR_GEN/xf2_1 rising

  Data Path: i_FLOOR_GEN/s_extfloor_1 to TEST<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  i_FLOOR_GEN/s_extfloor_1 (i_FLOOR_GEN/s_extfloor_1)
     LUT2:I0->O            1   0.203   0.579  i_FLOOR_GEN/s_reset_floor_state_machine1 (TEST_13_OBUF)
     OBUF:I->O                 2.571          TEST_13_OBUF (TEST<13>)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'floorx'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            i_FLOOR_GEN/s_floor (FF)
  Destination:       TEST<13> (PAD)
  Source Clock:      floorx rising

  Data Path: i_FLOOR_GEN/s_floor to TEST<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.617  i_FLOOR_GEN/s_floor (i_FLOOR_GEN/s_floor)
     LUT2:I1->O            1   0.205   0.579  i_FLOOR_GEN/s_reset_floor_state_machine1 (TEST_13_OBUF)
     OBUF:I->O                 2.571          TEST_13_OBUF (TEST<13>)
    ----------------------------------------
    Total                      4.419ns (3.223ns logic, 1.196ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RSINC2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            i_FLOOR_GEN/xf2 (FF)
  Destination:       TEST<10> (PAD)
  Source Clock:      RSINC2 rising

  Data Path: i_FLOOR_GEN/xf2 to TEST<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  i_FLOOR_GEN/xf2 (i_FLOOR_GEN/xf2)
     OBUF:I->O                 2.571          TEST_10_OBUF (TEST<10>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck1us'
  Total number of paths / destination ports: 11 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            i_MAIN_RESET/s_external_reset (FF)
  Destination:       TEST<4> (PAD)
  Source Clock:      ck1us rising

  Data Path: i_MAIN_RESET/s_external_reset to TEST<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  i_MAIN_RESET/s_external_reset (i_MAIN_RESET/s_external_reset)
     OBUF:I->O                 2.571          TEST_4_OBUF (TEST<4>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkfx'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            clkaq_1 (FF)
  Destination:       TEST<0> (PAD)
  Source Clock:      clkfx rising

  Data Path: clkaq_1 to TEST<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  clkaq_1 (clkaq_1)
     OBUF:I->O                 2.571          TEST_0_OBUF (TEST<0>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkaq'
  Total number of paths / destination ports: 144 / 77
-------------------------------------------------------------------------
Offset:              6.713ns (Levels of Logic = 3)
  Source:            pox_4 (FF)
  Destination:       MADDR<5> (PAD)
  Source Clock:      clkaq rising

  Data Path: pox_4 to MADDR<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             39   0.447   1.736  pox_4 (pox_4)
     LUT5:I0->O            6   0.203   0.973  Msub_s_last_pox_xor<4>11 (s_last_pox<4>)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR131 (MADDR_4_OBUF)
     OBUF:I->O                 2.571          MADDR_4_OBUF (MADDR<4>)
    ----------------------------------------
    Total                      6.713ns (3.426ns logic, 3.287ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_writing_sram_int'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              5.208ns (Levels of Logic = 2)
  Source:            s_writing_sram_1 (FF)
  Destination:       MADDR<17> (PAD)
  Source Clock:      s_writing_sram_int rising

  Data Path: s_writing_sram_1 to MADDR<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             40   0.447   1.406  s_writing_sram_1 (s_writing_sram_1)
     LUT3:I2->O            1   0.205   0.579  Mmux_MADDR181 (MADDR_9_OBUF)
     OBUF:I->O                 2.571          MADDR_9_OBUF (MADDR<9>)
    ----------------------------------------
    Total                      5.208ns (3.223ns logic, 1.985ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_708_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.825ns (Levels of Logic = 3)
  Source:            s_sram_line_6_LDC (LATCH)
  Destination:       MADDR<14> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_708_o falling

  Data Path: s_sram_line_6_LDC to MADDR<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_6_LDC (s_sram_line_6_LDC)
     LUT3:I0->O           10   0.205   0.961  s_sram_line_61 (s_sram_line_6)
     LUT2:I0->O            1   0.203   0.579  Mmux_MADDR61 (MADDR_14_OBUF)
     OBUF:I->O                 2.571          MADDR_14_OBUF (MADDR<14>)
    ----------------------------------------
    Total                      5.825ns (3.477ns logic, 2.348ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_710_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.977ns (Levels of Logic = 3)
  Source:            s_sram_line_5_LDC (LATCH)
  Destination:       MADDR<13> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_710_o falling

  Data Path: s_sram_line_5_LDC to MADDR<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_5_LDC (s_sram_line_5_LDC)
     LUT3:I0->O           11   0.205   1.111  s_sram_line_51 (s_sram_line_5)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR51 (MADDR_13_OBUF)
     OBUF:I->O                 2.571          MADDR_13_OBUF (MADDR<13>)
    ----------------------------------------
    Total                      5.977ns (3.479ns logic, 2.498ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_712_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.977ns (Levels of Logic = 3)
  Source:            s_sram_line_4_LDC (LATCH)
  Destination:       MADDR<12> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_712_o falling

  Data Path: s_sram_line_4_LDC to MADDR<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_4_LDC (s_sram_line_4_LDC)
     LUT3:I0->O           11   0.205   1.111  s_sram_line_41 (s_sram_line_4)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR41 (MADDR_12_OBUF)
     OBUF:I->O                 2.571          MADDR_12_OBUF (MADDR<12>)
    ----------------------------------------
    Total                      5.977ns (3.479ns logic, 2.498ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_714_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.003ns (Levels of Logic = 3)
  Source:            s_sram_line_3_LDC (LATCH)
  Destination:       MADDR<11> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_714_o falling

  Data Path: s_sram_line_3_LDC to MADDR<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_3_LDC (s_sram_line_3_LDC)
     LUT3:I0->O           12   0.205   1.137  s_sram_line_31 (s_sram_line_3)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR31 (MADDR_11_OBUF)
     OBUF:I->O                 2.571          MADDR_11_OBUF (MADDR<11>)
    ----------------------------------------
    Total                      6.003ns (3.479ns logic, 2.523ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_716_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.027ns (Levels of Logic = 3)
  Source:            s_sram_line_2_LDC (LATCH)
  Destination:       MADDR<10> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_716_o falling

  Data Path: s_sram_line_2_LDC to MADDR<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_2_LDC (s_sram_line_2_LDC)
     LUT3:I0->O           13   0.205   1.161  s_sram_line_21 (s_sram_line_2)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR21 (MADDR_10_OBUF)
     OBUF:I->O                 2.571          MADDR_10_OBUF (MADDR<10>)
    ----------------------------------------
    Total                      6.027ns (3.479ns logic, 2.548ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_718_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.052ns (Levels of Logic = 3)
  Source:            s_sram_line_1_LDC (LATCH)
  Destination:       MADDR<9> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_718_o falling

  Data Path: s_sram_line_1_LDC to MADDR<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_1_LDC (s_sram_line_1_LDC)
     LUT3:I0->O           14   0.205   1.186  s_sram_line_11 (s_sram_line_1)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR181 (MADDR_9_OBUF)
     OBUF:I->O                 2.571          MADDR_9_OBUF (MADDR<9>)
    ----------------------------------------
    Total                      6.052ns (3.479ns logic, 2.573ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_s_sram_line[6]_AND_720_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.076ns (Levels of Logic = 3)
  Source:            s_sram_line_0_LDC (LATCH)
  Destination:       MADDR<8> (PAD)
  Source Clock:      reset_s_sram_line[6]_AND_720_o falling

  Data Path: s_sram_line_0_LDC to MADDR<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_sram_line_0_LDC (s_sram_line_0_LDC)
     LUT3:I0->O           15   0.205   1.210  s_sram_line_01 (s_sram_line_0)
     LUT3:I0->O            1   0.205   0.579  Mmux_MADDR171 (MADDR_8_OBUF)
     OBUF:I->O                 2.571          MADDR_8_OBUF (MADDR<8>)
    ----------------------------------------
    Total                      6.076ns (3.479ns logic, 2.597ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkxxx'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            EJA_CK (FF)
  Destination:       EJA_CK (PAD)
  Source Clock:      clkxxx falling

  Data Path: EJA_CK to EJA_CK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  EJA_CK (EJA_CK_OBUF)
     OBUF:I->O                 2.571          EJA_CK_OBUF (EJA_CK)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkxx'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            LED1 (FF)
  Destination:       LED1 (PAD)
  Source Clock:      clkxx rising

  Data Path: LED1 to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  LED1 (LED1_OBUF)
     OBUF:I->O                 2.571          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               5.872ns (Levels of Logic = 3)
  Source:            RSINC2 (PAD)
  Destination:       TSINC2 (PAD)

  Data Path: RSINC2 to TSINC2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.297  RSINC2_IBUF (RSINC2_IBUF)
     LUT4:I0->O            1   0.203   0.579  Mmux_TSINC211 (TSINC2_OBUF)
     OBUF:I->O                 2.571          TSINC2_OBUF (TSINC2)
    ----------------------------------------
    Total                      5.872ns (3.996ns logic, 1.876ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RSINC2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RSINC2         |    2.503|         |         |         |
_n8634<1>      |    2.478|         |         |         |
ck1us          |    4.136|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n8634<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_n8634<1>        |    2.344|         |         |         |
ck1us            |    4.379|         |         |         |
floorx           |    2.758|         |         |         |
i_FLOOR_GEN/xf2_1|    2.884|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock c20us
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c20us          |    2.781|         |         |         |
ck1us          |    3.216|         |         |         |
clkxx          |    2.748|         |         |         |
clkxxx         |         |    1.363|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock chopvalve
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
chopvalve      |    3.353|         |         |         |
ck1us          |    3.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ck1us
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    6.356|         |    4.640|         |
clkxx          |    1.650|         |    4.533|         |
clkxxx         |    3.944|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkaq
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
_n8634<1>                                 |    2.726|         |         |         |
ck1us                                     |    7.733|         |    3.216|         |
clkaq                                     |   15.474|    6.701|    4.960|         |
clkb                                      |    5.849|         |         |         |
clkbb                                     |    5.849|         |         |         |
clkbd                                     |    2.965|         |         |         |
clkbellip                                 |   10.418|         |         |         |
clkbf                                     |    4.283|         |         |         |
clkfx                                     |    6.977|         |         |         |
clkxx                                     |   10.690|         |    4.042|         |
clkxxx                                    |    3.292|         |    3.182|         |
extellipeva                               |    1.507|         |         |         |
extellipevb                               |    1.507|         |         |         |
extevent                                  |    2.192|         |         |         |
exteventag                                |    2.188|         |         |         |
exteventd                                 |    2.189|         |         |         |
exteventf                                 |    2.189|         |         |         |
lckk                                      |         |    2.409|    1.165|         |
reset_s_has_grain_A[31]_AND_724_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_726_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_728_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_730_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_732_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_734_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_736_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_738_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_740_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_742_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_744_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_746_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_748_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_750_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_752_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_754_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_756_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_758_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_760_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_762_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_764_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_766_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_768_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_770_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_772_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_774_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_776_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_778_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_780_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_782_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_784_o         |         |    3.548|         |         |
reset_s_has_grain_A[31]_AND_786_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_788_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_790_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_792_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_794_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_796_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_798_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_800_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_802_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_804_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_806_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_808_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_810_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_812_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_814_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_816_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_818_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_820_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_822_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_824_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_826_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_828_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_830_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_832_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_834_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_836_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_838_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_840_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_842_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_844_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_846_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_848_o         |         |    3.548|         |         |
reset_s_has_grain_B[31]_AND_850_o         |         |    3.548|         |         |
reset_s_reading_sram_active_AND_700_o     |         |    4.002|         |         |
reset_s_release_line_inc_counter_AND_722_o|         |    3.956|         |         |
reset_s_sram_line[6]_AND_708_o            |         |    6.168|         |         |
reset_s_sram_line[6]_AND_710_o            |         |    6.077|         |         |
reset_s_sram_line[6]_AND_712_o            |         |    6.174|         |         |
reset_s_sram_line[6]_AND_714_o            |         |    6.086|         |         |
reset_s_sram_line[6]_AND_716_o            |         |    5.984|         |         |
reset_s_sram_line[6]_AND_718_o            |         |    6.794|         |         |
reset_s_sram_line[6]_AND_720_o            |         |    6.716|         |         |
reset_s_sram_read_AND_702_o               |         |    3.515|         |         |
reset_s_sram_written_AND_704_o            |         |    3.515|         |         |
reset_s_was_trigmema_AND_852_o            |         |    4.430|         |         |
reset_s_was_trigmemb_AND_854_o            |         |    4.430|         |         |
reset_s_writing_sram_active_AND_706_o     |         |    5.307|         |         |
s_CLR_MEAN_COMMAND_A                      |    4.460|         |    3.979|         |
s_CLR_MEAN_COMMAND_B                      |    4.562|         |    3.979|         |
s_extevent_bckgnd_gain                    |    1.744|         |         |         |
s_overusage_int_a                         |    1.713|         |         |         |
s_overusage_int_b                         |    1.713|         |         |         |
s_reading_sram_int                        |    3.223|         |         |         |
s_writing_sram_int                        |    4.981|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    3.899|         |         |         |
clkxx          |    3.879|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    3.899|         |         |         |
clkxx          |    3.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkxx          |    1.480|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbellip
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    2.403|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    3.413|         |         |         |
clkxx          |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkfx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    8.247|    4.980|         |         |
clkb           |    7.680|         |         |         |
clkbb          |    6.660|         |         |         |
clkfx          |    5.265|         |         |         |
clkxx          |    6.176|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkxx
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
ck1us                                                       |    5.563|    6.853|         |         |
clkaq                                                       |    5.731|    5.969|         |         |
clkxx                                                       |    8.739|         |         |         |
clkxxx                                                      |    3.759|    6.196|         |         |
extellipeva                                                 |    4.102|         |         |         |
extellipevb                                                 |    4.122|         |         |         |
extevent                                                    |    6.213|         |         |         |
exteventag                                                  |    7.038|         |         |         |
exteventd                                                   |    6.021|         |         |         |
exteventf                                                   |    6.227|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_0 |    4.415|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_1 |    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_10|    3.630|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_11|    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_12|    4.626|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_13|    4.626|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_14|    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_15|    3.873|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_16|    4.886|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_17|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_18|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_19|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_2 |    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_20|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_21|    4.886|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_22|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_23|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_24|    4.874|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_25|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_26|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_27|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_28|    4.886|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_29|    4.886|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_3 |    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_30|    5.000|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_31|    5.671|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_32|    4.318|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_33|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_34|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_35|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_36|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_37|    4.318|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_38|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_39|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_4 |    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_40|    4.672|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_41|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_42|    3.533|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_43|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_44|    4.529|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_45|    4.529|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_46|    3.650|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_47|    3.776|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_48|    4.789|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_49|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_5 |    4.415|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_50|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_51|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_52|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_53|    4.789|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_54|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_55|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_56|    4.777|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_57|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_58|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_59|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_6 |    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_60|    4.789|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_61|    4.789|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_62|    4.903|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_63|    5.574|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_7 |    3.747|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_8 |    4.769|         |         |         |
i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_9 |    3.747|         |         |         |
lckk                                                        |    9.837|         |         |         |
rqpaca                                                      |    4.847|         |         |         |
rqpacb                                                      |    4.944|         |         |         |
s_extevent_bckgnd_gain                                      |    6.013|         |         |         |
s_reading_sram_int                                          |    5.679|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkxxx
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
c20us                            |         |         |    2.965|         |
chopvalve                        |    4.557|         |         |         |
ck1us                            |    5.349|         |    5.349|         |
clkaq                            |         |         |    9.255|         |
clkxx                            |    4.004|         |   11.515|         |
clkxxx                           |    7.447|    1.366|   10.258|         |
lckk                             |         |         |    2.152|         |
reset_s_has_grain_A[31]_AND_724_o|         |         |    9.295|         |
reset_s_has_grain_A[31]_AND_726_o|         |         |    9.278|         |
reset_s_has_grain_A[31]_AND_728_o|         |         |    9.392|         |
reset_s_has_grain_A[31]_AND_730_o|         |         |    9.412|         |
reset_s_has_grain_A[31]_AND_732_o|         |         |    9.169|         |
reset_s_has_grain_A[31]_AND_734_o|         |         |    9.152|         |
reset_s_has_grain_A[31]_AND_736_o|         |         |    9.266|         |
reset_s_has_grain_A[31]_AND_738_o|         |         |    9.286|         |
reset_s_has_grain_A[31]_AND_740_o|         |         |    9.286|         |
reset_s_has_grain_A[31]_AND_742_o|         |         |    9.269|         |
reset_s_has_grain_A[31]_AND_744_o|         |         |    9.383|         |
reset_s_has_grain_A[31]_AND_746_o|         |         |    9.403|         |
reset_s_has_grain_A[31]_AND_748_o|         |         |    9.160|         |
reset_s_has_grain_A[31]_AND_750_o|         |         |    9.143|         |
reset_s_has_grain_A[31]_AND_752_o|         |         |    9.257|         |
reset_s_has_grain_A[31]_AND_754_o|         |         |    9.277|         |
reset_s_has_grain_A[31]_AND_756_o|         |         |    9.312|         |
reset_s_has_grain_A[31]_AND_758_o|         |         |    9.295|         |
reset_s_has_grain_A[31]_AND_760_o|         |         |    9.409|         |
reset_s_has_grain_A[31]_AND_762_o|         |         |    9.429|         |
reset_s_has_grain_A[31]_AND_764_o|         |         |    9.067|         |
reset_s_has_grain_A[31]_AND_766_o|         |         |    9.050|         |
reset_s_has_grain_A[31]_AND_768_o|         |         |    9.164|         |
reset_s_has_grain_A[31]_AND_770_o|         |         |    9.184|         |
reset_s_has_grain_A[31]_AND_772_o|         |         |    9.303|         |
reset_s_has_grain_A[31]_AND_774_o|         |         |    9.286|         |
reset_s_has_grain_A[31]_AND_776_o|         |         |    9.400|         |
reset_s_has_grain_A[31]_AND_778_o|         |         |    9.420|         |
reset_s_has_grain_A[31]_AND_780_o|         |         |    9.058|         |
reset_s_has_grain_A[31]_AND_782_o|         |         |    9.041|         |
reset_s_has_grain_A[31]_AND_784_o|         |         |    9.155|         |
reset_s_has_grain_A[31]_AND_786_o|         |         |    9.175|         |
reset_s_has_grain_B[31]_AND_788_o|         |         |    9.155|         |
reset_s_has_grain_B[31]_AND_790_o|         |         |    9.138|         |
reset_s_has_grain_B[31]_AND_792_o|         |         |    9.252|         |
reset_s_has_grain_B[31]_AND_794_o|         |         |    9.272|         |
reset_s_has_grain_B[31]_AND_796_o|         |         |    9.053|         |
reset_s_has_grain_B[31]_AND_798_o|         |         |    9.036|         |
reset_s_has_grain_B[31]_AND_800_o|         |         |    9.150|         |
reset_s_has_grain_B[31]_AND_802_o|         |         |    9.170|         |
reset_s_has_grain_B[31]_AND_804_o|         |         |    9.281|         |
reset_s_has_grain_B[31]_AND_806_o|         |         |    9.264|         |
reset_s_has_grain_B[31]_AND_808_o|         |         |    9.378|         |
reset_s_has_grain_B[31]_AND_810_o|         |         |    9.398|         |
reset_s_has_grain_B[31]_AND_812_o|         |         |    9.298|         |
reset_s_has_grain_B[31]_AND_814_o|         |         |    9.281|         |
reset_s_has_grain_B[31]_AND_816_o|         |         |    9.395|         |
reset_s_has_grain_B[31]_AND_818_o|         |         |    9.415|         |
reset_s_has_grain_B[31]_AND_820_o|         |         |    9.172|         |
reset_s_has_grain_B[31]_AND_822_o|         |         |    9.155|         |
reset_s_has_grain_B[31]_AND_824_o|         |         |    9.269|         |
reset_s_has_grain_B[31]_AND_826_o|         |         |    9.289|         |
reset_s_has_grain_B[31]_AND_828_o|         |         |    9.070|         |
reset_s_has_grain_B[31]_AND_830_o|         |         |    9.053|         |
reset_s_has_grain_B[31]_AND_832_o|         |         |    9.167|         |
reset_s_has_grain_B[31]_AND_834_o|         |         |    9.187|         |
reset_s_has_grain_B[31]_AND_836_o|         |         |    9.298|         |
reset_s_has_grain_B[31]_AND_838_o|         |         |    9.281|         |
reset_s_has_grain_B[31]_AND_840_o|         |         |    9.395|         |
reset_s_has_grain_B[31]_AND_842_o|         |         |    9.415|         |
reset_s_has_grain_B[31]_AND_844_o|         |         |    9.315|         |
reset_s_has_grain_B[31]_AND_846_o|         |         |    9.298|         |
reset_s_has_grain_B[31]_AND_848_o|         |         |    9.412|         |
reset_s_has_grain_B[31]_AND_850_o|         |         |    9.432|         |
rqpaca                           |         |         |    2.508|         |
rqpacb                           |         |         |    2.508|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ellclka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkxx          |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ellclkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkxx          |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock extellipeva
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    1.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock extellipevb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    1.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock extevent
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    2.583|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock exteventag
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    2.343|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock exteventd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    2.343|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock exteventf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    2.343|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock floorx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_n8634<1>      |    2.312|         |         |         |
ck1us          |    4.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FLOOR_GEN/xf2_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_n8634<1>      |    2.312|         |         |         |
ck1us          |    4.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_13
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_14
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_20
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_22
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_26
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_27
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_29
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_30
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_31
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_33
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_34
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_35
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_36
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_37
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_38
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_39
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_41
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_42
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_43
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_44
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_46
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_47
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_48
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_49
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_51
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_52
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_53
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_54
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_55
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_56
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_57
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_58
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_59
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_60
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_61
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_62
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_63
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lckk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    4.713|         |    4.174|         |
clkxx          |    3.218|         |         |         |
lckk           |    4.446|    2.432|    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_724_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_724_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_726_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_726_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_728_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_728_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_730_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_730_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_732_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_732_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_734_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_734_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_736_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_736_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_738_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_738_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_740_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_740_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_742_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_742_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_744_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_744_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_746_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_746_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_748_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_748_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_750_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_750_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_752_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_752_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_754_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_754_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_756_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_756_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_758_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_758_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_760_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_760_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_762_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_762_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_764_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_764_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_766_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_766_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_768_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_768_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_770_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_770_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_772_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_772_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_774_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_774_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_776_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_776_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_778_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_778_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_780_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_780_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_782_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_782_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_784_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_784_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_A[31]_AND_786_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_A[31]_AND_786_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_788_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_788_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_790_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_790_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_792_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_792_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_794_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_794_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_796_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_796_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_798_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_798_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_800_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_800_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_802_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_802_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_804_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_804_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_806_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_806_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_808_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_808_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_810_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_810_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_812_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_812_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_814_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_814_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_816_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_816_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_818_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_818_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_820_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_820_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_822_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_822_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_824_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_824_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_826_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_826_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_828_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_828_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_830_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_830_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_832_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_832_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_834_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_834_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_836_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_836_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_838_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_838_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_840_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_840_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_842_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_842_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_844_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_844_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_846_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_846_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_848_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_848_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_has_grain_B[31]_AND_850_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ck1us                            |         |         |    4.266|         |
clkaq                            |         |         |    3.738|         |
reset_s_has_grain_B[31]_AND_850_o|         |         |    3.548|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_reading_sram_active_AND_700_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
ck1us                                |         |         |    4.266|         |
clkaq                                |         |         |    3.738|         |
reset_s_reading_sram_active_AND_700_o|         |         |    3.579|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_release_line_inc_counter_AND_722_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
ck1us                                     |         |         |    4.266|         |
clkaq                                     |         |         |    3.738|         |
reset_s_release_line_inc_counter_AND_722_o|         |         |    3.579|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_708_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_708_o|         |         |    3.721|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_710_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_710_o|         |         |    3.747|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_712_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_712_o|         |         |    3.747|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_714_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_714_o|         |         |    3.773|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_716_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_716_o|         |         |    3.798|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_718_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_718_o|         |         |    3.822|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_line[6]_AND_720_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_line[6]_AND_720_o|         |         |    3.846|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_read_AND_702_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
ck1us                      |         |         |    4.266|         |
clkaq                      |         |         |    3.738|         |
reset_s_sram_read_AND_702_o|         |         |    3.515|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_sram_written_AND_704_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_sram_written_AND_704_o|         |         |    3.515|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_was_trigmema_AND_852_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_was_trigmema_AND_852_o|         |         |    3.515|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_was_trigmemb_AND_854_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |         |         |    4.266|         |
clkaq                         |         |         |    3.738|         |
reset_s_was_trigmemb_AND_854_o|         |         |    3.515|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_s_writing_sram_active_AND_706_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
ck1us                                |         |         |    4.266|         |
clkaq                                |         |         |    4.036|         |
reset_s_writing_sram_active_AND_706_o|         |         |    4.213|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rqpaca
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    4.001|         |         |         |
clkxxx         |         |    2.343|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rqpacb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    4.001|         |         |         |
clkxxx         |         |    2.343|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_CLR_MEAN_COMMAND_A
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    4.038|         |         |         |
clkaq          |    2.418|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_CLR_MEAN_COMMAND_B
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    4.038|         |         |         |
clkaq          |    2.418|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_extevent_bckgnd_gain
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkaq          |    2.583|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_overusage_int_a
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_overusage_int_b
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck1us          |    5.074|         |         |         |
clkxx          |    3.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_reading_sram_int
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
ck1us                      |    4.001|         |         |         |
clkaq                      |    3.301|         |         |         |
reset_s_sram_read_AND_702_o|         |    3.478|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_writing_sram_int
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ck1us                         |    4.471|         |         |         |
clkaq                         |    3.771|         |         |         |
reset_s_sram_written_AND_704_o|         |    3.948|         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================
WARNING:Xst:615 - Flip flop associated with net clkaq_BUFG not found, property IOB not attached.


Total REAL time to Xst completion: 100.00 secs
Total CPU time to Xst completion: 99.58 secs
 
--> 

Total memory usage is 387612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  175 (   0 filtered)
Number of infos    :   27 (   0 filtered)

