--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Hardware\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s4000,fg676,-5 (PRODUCTION 1.39 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ADV7180_LLC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AD1<0>      |    1.927(R)|   -0.411(R)|clk27M_DCMed      |   0.000|
AD1<1>      |    2.162(R)|   -0.600(R)|clk27M_DCMed      |   0.000|
AD1<2>      |    2.217(R)|   -0.659(R)|clk27M_DCMed      |   0.000|
AD1<3>      |    1.901(R)|   -0.406(R)|clk27M_DCMed      |   0.000|
AD1<4>      |    3.179(R)|   -1.434(R)|clk27M_DCMed      |   0.000|
AD1<5>      |    2.982(R)|   -1.230(R)|clk27M_DCMed      |   0.000|
AD1<6>      |    3.833(R)|   -1.950(R)|clk27M_DCMed      |   0.000|
AD1<7>      |    2.917(R)|   -1.216(R)|clk27M_DCMed      |   0.000|
rst         |    9.298(R)|   -2.704(R)|clk27M_DCMed      |   0.000|
sram1_Db<0> |   11.460(R)|   -5.067(R)|clk27M_DCMed      |   0.000|
sram1_Db<1> |    9.898(R)|   -4.583(R)|clk27M_DCMed      |   0.000|
sram1_Db<2> |    8.241(R)|   -4.378(R)|clk27M_DCMed      |   0.000|
sram1_Db<3> |   11.527(R)|   -5.133(R)|clk27M_DCMed      |   0.000|
sram1_Db<4> |   11.744(R)|   -4.953(R)|clk27M_DCMed      |   0.000|
sram1_Db<5> |   12.195(R)|   -5.458(R)|clk27M_DCMed      |   0.000|
sram1_Db<6> |   11.567(R)|   -5.060(R)|clk27M_DCMed      |   0.000|
sram1_Db<7> |    9.591(R)|   -5.422(R)|clk27M_DCMed      |   0.000|
sram1_Db<8> |    7.114(R)|   -4.540(R)|clk27M_DCMed      |   0.000|
sram1_Db<9> |    6.473(R)|   -4.028(R)|clk27M_DCMed      |   0.000|
sram1_Db<10>|    5.850(R)|   -3.515(R)|clk27M_DCMed      |   0.000|
sram1_Db<11>|    5.372(R)|   -3.164(R)|clk27M_DCMed      |   0.000|
sram1_Db<12>|    8.209(R)|   -5.401(R)|clk27M_DCMed      |   0.000|
sram1_Db<13>|    7.087(R)|   -4.507(R)|clk27M_DCMed      |   0.000|
sram1_Db<14>|    7.069(R)|   -4.492(R)|clk27M_DCMed      |   0.000|
sram1_Db<15>|    7.001(R)|   -4.438(R)|clk27M_DCMed      |   0.000|
sram2_Db<0> |   10.072(R)|   -3.977(R)|clk27M_DCMed      |   0.000|
sram2_Db<1> |    9.626(R)|   -4.335(R)|clk27M_DCMed      |   0.000|
sram2_Db<2> |    8.054(R)|   -4.126(R)|clk27M_DCMed      |   0.000|
sram2_Db<3> |   10.624(R)|   -4.411(R)|clk27M_DCMed      |   0.000|
sram2_Db<4> |    8.157(R)|   -2.084(R)|clk27M_DCMed      |   0.000|
sram2_Db<5> |    8.391(R)|   -2.415(R)|clk27M_DCMed      |   0.000|
sram2_Db<6> |    8.782(R)|   -2.832(R)|clk27M_DCMed      |   0.000|
sram2_Db<7> |    6.954(R)|   -3.588(R)|clk27M_DCMed      |   0.000|
sram2_Db<8> |    7.481(R)|   -4.834(R)|clk27M_DCMed      |   0.000|
sram2_Db<9> |   10.538(R)|   -7.280(R)|clk27M_DCMed      |   0.000|
sram2_Db<10>|    7.785(R)|   -5.063(R)|clk27M_DCMed      |   0.000|
sram2_Db<11>|    6.844(R)|   -4.342(R)|clk27M_DCMed      |   0.000|
sram2_Db<12>|    6.111(R)|   -3.723(R)|clk27M_DCMed      |   0.000|
sram2_Db<13>|    6.409(R)|   -3.964(R)|clk27M_DCMed      |   0.000|
sram2_Db<14>|    6.100(R)|   -3.717(R)|clk27M_DCMed      |   0.000|
sram2_Db<15>|    6.016(R)|   -3.650(R)|clk27M_DCMed      |   0.000|
------------+------------+------------+------------------+--------+

Clock ADV7180_LLC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DA<0>       |   12.785(R)|clk27M_DCMed      |   0.000|
DA<1>       |   12.126(R)|clk27M_DCMed      |   0.000|
DA<2>       |   13.774(R)|clk27M_DCMed      |   0.000|
DA<3>       |   14.411(R)|clk27M_DCMed      |   0.000|
DA<4>       |   12.398(R)|clk27M_DCMed      |   0.000|
DA<5>       |   12.707(R)|clk27M_DCMed      |   0.000|
DA<6>       |   13.756(R)|clk27M_DCMed      |   0.000|
DA<7>       |   13.224(R)|clk27M_DCMed      |   0.000|
sram1_Ab<0> |   16.619(R)|clk27M_DCMed      |   0.000|
sram1_Ab<1> |   16.424(R)|clk27M_DCMed      |   0.000|
sram1_Ab<2> |   16.519(R)|clk27M_DCMed      |   0.000|
sram1_Ab<3> |   16.528(R)|clk27M_DCMed      |   0.000|
sram1_Ab<4> |   17.305(R)|clk27M_DCMed      |   0.000|
sram1_Ab<5> |   15.001(R)|clk27M_DCMed      |   0.000|
sram1_Ab<6> |   14.140(R)|clk27M_DCMed      |   0.000|
sram1_Ab<7> |   15.843(R)|clk27M_DCMed      |   0.000|
sram1_Ab<8> |   16.444(R)|clk27M_DCMed      |   0.000|
sram1_Ab<9> |   16.218(R)|clk27M_DCMed      |   0.000|
sram1_Ab<10>|   16.402(R)|clk27M_DCMed      |   0.000|
sram1_Ab<11>|   16.059(R)|clk27M_DCMed      |   0.000|
sram1_Ab<12>|   14.929(R)|clk27M_DCMed      |   0.000|
sram1_Ab<13>|   17.368(R)|clk27M_DCMed      |   0.000|
sram1_Ab<14>|   14.842(R)|clk27M_DCMed      |   0.000|
sram1_Ab<15>|   15.647(R)|clk27M_DCMed      |   0.000|
sram1_Ab<16>|   15.688(R)|clk27M_DCMed      |   0.000|
sram1_Ab<17>|   16.345(R)|clk27M_DCMed      |   0.000|
sram1_Ab<18>|   16.610(R)|clk27M_DCMed      |   0.000|
sram1_Ab<19>|   16.484(R)|clk27M_DCMed      |   0.000|
sram1_Db<0> |   13.337(R)|clk27M_DCMed      |   0.000|
sram1_Db<1> |   13.607(R)|clk27M_DCMed      |   0.000|
sram1_Db<2> |   14.202(R)|clk27M_DCMed      |   0.000|
sram1_Db<3> |   14.221(R)|clk27M_DCMed      |   0.000|
sram1_Db<4> |   15.998(R)|clk27M_DCMed      |   0.000|
sram1_Db<5> |   16.019(R)|clk27M_DCMed      |   0.000|
sram1_Db<6> |   15.938(R)|clk27M_DCMed      |   0.000|
sram1_Db<7> |   15.621(R)|clk27M_DCMed      |   0.000|
sram1_Db<8> |   21.214(R)|clk27M_DCMed      |   0.000|
sram1_Db<9> |   21.194(R)|clk27M_DCMed      |   0.000|
sram1_Db<10>|   20.820(R)|clk27M_DCMed      |   0.000|
sram1_Db<11>|   20.256(R)|clk27M_DCMed      |   0.000|
sram1_Db<12>|   23.684(R)|clk27M_DCMed      |   0.000|
sram1_Db<13>|   23.716(R)|clk27M_DCMed      |   0.000|
sram1_Db<14>|   22.474(R)|clk27M_DCMed      |   0.000|
sram1_Db<15>|   22.758(R)|clk27M_DCMed      |   0.000|
sram1_ce    |   15.384(R)|clk27M_DCMed      |   0.000|
sram1_oe    |   15.452(R)|clk27M_DCMed      |   0.000|
sram1_we    |   16.056(R)|clk27M_DCMed      |   0.000|
sram2_Ab<0> |   17.823(R)|clk27M_DCMed      |   0.000|
sram2_Ab<1> |   17.292(R)|clk27M_DCMed      |   0.000|
sram2_Ab<2> |   14.272(R)|clk27M_DCMed      |   0.000|
sram2_Ab<3> |   15.209(R)|clk27M_DCMed      |   0.000|
sram2_Ab<4> |   16.240(R)|clk27M_DCMed      |   0.000|
sram2_Ab<5> |   17.469(R)|clk27M_DCMed      |   0.000|
sram2_Ab<6> |   16.355(R)|clk27M_DCMed      |   0.000|
sram2_Ab<7> |   15.467(R)|clk27M_DCMed      |   0.000|
sram2_Ab<8> |   16.087(R)|clk27M_DCMed      |   0.000|
sram2_Ab<9> |   17.224(R)|clk27M_DCMed      |   0.000|
sram2_Ab<10>|   16.122(R)|clk27M_DCMed      |   0.000|
sram2_Ab<11>|   16.197(R)|clk27M_DCMed      |   0.000|
sram2_Ab<12>|   15.248(R)|clk27M_DCMed      |   0.000|
sram2_Ab<13>|   16.405(R)|clk27M_DCMed      |   0.000|
sram2_Ab<14>|   14.991(R)|clk27M_DCMed      |   0.000|
sram2_Ab<15>|   15.240(R)|clk27M_DCMed      |   0.000|
sram2_Ab<16>|   13.817(R)|clk27M_DCMed      |   0.000|
sram2_Ab<17>|   15.795(R)|clk27M_DCMed      |   0.000|
sram2_Ab<18>|   15.275(R)|clk27M_DCMed      |   0.000|
sram2_Ab<19>|   15.659(R)|clk27M_DCMed      |   0.000|
sram2_Db<0> |   13.310(R)|clk27M_DCMed      |   0.000|
sram2_Db<1> |   13.080(R)|clk27M_DCMed      |   0.000|
sram2_Db<2> |   13.948(R)|clk27M_DCMed      |   0.000|
sram2_Db<3> |   13.945(R)|clk27M_DCMed      |   0.000|
sram2_Db<4> |   12.716(R)|clk27M_DCMed      |   0.000|
sram2_Db<5> |   13.236(R)|clk27M_DCMed      |   0.000|
sram2_Db<6> |   12.883(R)|clk27M_DCMed      |   0.000|
sram2_Db<7> |   13.446(R)|clk27M_DCMed      |   0.000|
sram2_Db<8> |   20.215(R)|clk27M_DCMed      |   0.000|
sram2_Db<9> |   20.623(R)|clk27M_DCMed      |   0.000|
sram2_Db<10>|   20.423(R)|clk27M_DCMed      |   0.000|
sram2_Db<11>|   20.852(R)|clk27M_DCMed      |   0.000|
sram2_Db<12>|   15.335(R)|clk27M_DCMed      |   0.000|
sram2_Db<13>|   16.803(R)|clk27M_DCMed      |   0.000|
sram2_Db<14>|   16.899(R)|clk27M_DCMed      |   0.000|
sram2_Db<15>|   17.194(R)|clk27M_DCMed      |   0.000|
sram2_ce    |   14.763(R)|clk27M_DCMed      |   0.000|
sram2_oe    |   15.888(R)|clk27M_DCMed      |   0.000|
sram2_we    |   14.834(R)|clk27M_DCMed      |   0.000|
------------+------------+------------------+--------+

Clock clk_59m to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADV7179_RST |    8.697(R)|clk59M_DCMed      |   0.000|
ADV7179_SCL |    9.137(R)|clk59M_DCMed      |   0.000|
ADV7179_SDA |    8.328(R)|clk59M_DCMed      |   0.000|
ADV7180_SCL |    8.727(R)|clk59M_DCMed      |   0.000|
ADV7180_SDA |    8.751(R)|clk59M_DCMed      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ADV7180_LLC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADV7180_LLC    |    9.145|         |         |         |
clk_59m        |   10.545|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_59m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_59m        |    7.335|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADV7180_LLC    |ADV7179_CLK    |    5.483|
---------------+---------------+---------+


Analysis completed Fri Mar 17 11:39:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



