# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module ethernet_rx --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/usr/lib/python3.9/site-packages/cocotb/libs -L/usr/lib/python3.9/site-packages/cocotb/libs -lcocotbvpi_verilator --timescale 1ns/1ps ../../src/ethernet_rx.sv /usr/lib/python3.9/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S      1470 25454138  1628880786   381181487  1628880786   381181487 "../../src/ethernet_rx.sv"
S   8527144 26249980  1628165594   687255624  1627460505           0 "/usr/bin/verilator_bin"
T      3904 25454191  1628880789   471195109  1628880789   471195109 "sim_build/Vtop.cpp"
T      2522 25454176  1628880789   471195109  1628880789   471195109 "sim_build/Vtop.h"
T      2066 25454258  1628880789   494528545  1628880789   494528545 "sim_build/Vtop.mk"
T       669 25454173  1628880789   471195109  1628880789   471195109 "sim_build/Vtop__Dpi.cpp"
T       429 25454154  1628880789   471195109  1628880789   471195109 "sim_build/Vtop__Dpi.h"
T      3014 25451736  1628880789   471195109  1628880789   471195109 "sim_build/Vtop__Syms.cpp"
T      1103 25454144  1628880789   471195109  1628880789   471195109 "sim_build/Vtop__Syms.h"
T      8796 25454201  1628880789   471195109  1628880789   471195109 "sim_build/Vtop___024root.cpp"
T      1468 25454193  1628880789   471195109  1628880789   471195109 "sim_build/Vtop___024root.h"
T      3281 25454194  1628880789   471195109  1628880789   471195109 "sim_build/Vtop___024root__Slow.cpp"
T       362 25454263  1628880789   494528545  1628880789   494528545 "sim_build/Vtop__ver.d"
T         0        0  1628880789   494528545  1628880789   494528545 "sim_build/Vtop__verFiles.dat"
T      1655 25454210  1628880789   494528545  1628880789   494528545 "sim_build/Vtop_classes.mk"
