{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"as",
				"assign	assign"
			]
		]
	},
	"buffers":
	[
		{
			"file": "ASIC_KOA/integracion_fisica/front_end/scripts/ASIC_RKOA_syn.tcl",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"contents": "####################################################################################################################################\n\n#Institución:                          Instituto Tecnológico de Costa Rica\n\n#Realizado por:		   Jorge Sequeira Rojas\n\n#Proyecto:\n#Herramienta:        Design Compiler\n#Fecha de creación:\n\n\n########Definición de las variables a utilizar###########\n\nset LIB_NAME scx3_cmos8rf_lpvt_tt_1p2v_25c.db\n\nset CLK_PERIOD 9.5\nset CLK_NAME clk\n\n#set CLK_2_NAME divisor_frecuencia/clk_2\n\nset CLK_UNCERTAINTY_SETUP 0.5\nset CLK_UNCERTAINTY_HOLD 0\nset CLK_TRANSITION 0.5\nset CLK_LATENCY_SOURCE 0.5\nset CLK_LATENCY 0.5\n\n# set the \"input valid\" delay to \nset INPUT_DELAY_MAX 3\n#set the fastest input data arrival time to check for hold time changes to 1000pS\nset INPUT_DELAY_MIN 2\n\n\n# set the setup time requirements for the next block to \nset OUTPUT_DELAY_MAX 0\n# set the hold time requirements for the next block to \nset OUTPUT_DELAY_MIN -3\n\nset MAX_AREA 0\nset FANOUT 10\n\nset ALL_OUT_NAME [all_outputs]\nset ALL_IN_EX_CLK_NAME [remove_from_collection [all_inputs] [get_ports $CLK_NAME]]\nset INPUT_CELL TBUFX20TS\n\n#########################################################################################################\n\n\n##########################Configuación del reloj clk   ##################################################\n#Se configura el clock a una frecuencia de 50 Khz                                        -> page 5-8\ncreate_clock -period $CLK_PERIOD [get_ports $CLK_NAME]\n\n#No colocar buffers en la red del reloj siempre y cuando los flip-flops cargen en alto\nset_dont_touch_network [get_clocks $CLK_NAME]\n\n#Configuración de clock skew (retardos entre las diferentes ramificaciones del reloj)    -> page 5-11, 7-21\nset_clock_uncertainty -setup $CLK_UNCERTAINTY_SETUP [get_clocks $CLK_NAME]\nset_clock_uncertainty -hold $CLK_UNCERTAINTY_HOLD [get_clocks $CLK_NAME]\n\n#Configuración del retardo de transición del clock					 -> page 5-13\nset_clock_transition $CLK_TRANSITION [get_clocks $CLK_NAME]\n\n#Configuración del retardo del clock en la entrada                                       -> page 5-12\nset_clock_latency -source $CLK_LATENCY_SOURCE [get_clocks $CLK_NAME]\nset_clock_latency $CLK_LATENCY [get_clocks $CLK_NAME]\n##########################################################################################################\n\n\n##########################Configuación del los relojes generados internamente ############################\n\n## reloj clk_2\n#create_generated_clock -name $CLK_2_NAME -divide_by 2 -source [get_ports $CLK_NAME] [get_pins #$CLK_2_NAME]\n#set_dont_touch_network [get_clocks $CLK_2_NAME]\n\n##########################################################################################################\n\n\n#Configuración del retardo de todas las señales de entrada, excepto la del clock         -> page 5-19, 7-\nset_input_delay -max $INPUT_DELAY_MAX -clock $CLK_NAME $ALL_IN_EX_CLK_NAME\nset_input_delay -min $INPUT_DELAY_MIN -clock $CLK_NAME $ALL_IN_EX_CLK_NAME\n\n#Configuración del retardo en las señales de salida				         -> page 5-26, 7-18\nset_output_delay -max $OUTPUT_DELAY_MAX -clock $CLK_NAME $ALL_OUT_NAME\nset_output_delay -min $OUTPUT_DELAY_MIN -clock $CLK_NAME $ALL_OUT_NAME\n\n#Configuración del fanout\nset_max_fanout $FANOUT $current_design\n\n#Optimizar el uso del área\nset_max_area $MAX_AREA\n\n#Configuración de la celda que maneja todas las entradas (cell driving inputs)   ------   pg -6-22 Chip Synthesis\nset_driving_cell -lib_cell $INPUT_CELL $ALL_IN_EX_CLK_NAME\n\n",
			"file": "ASIC_KOA/integracion_fisica/front_end/scripts/ASIC_KOA_syn_constraints.tcl",
			"file_size": 3536,
			"file_write_time": 1477614043000000,
			"settings":
			{
				"buffer_size": 3519,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/front_end/source/RecursiveKOA.v",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "KOA_FRANCIS/integracion_fisica/front_end/source/Sgf_Multiplication.v",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/simulacion_logica_behavioral/SINGLE/tb_Multipliers.v",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "/home/local/ESTUDIANTES/jsequeira/.config/sublime-text-2/Packages/User/Default (Linux).sublime-keymap",
			"settings":
			{
				"buffer_size": 85,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/tb_Multipliers.v",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/front_end/scripts/ASIC_KOA_syn.tcl",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/tb_Multipliers_RKOA.v",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/front_end/reports/SINGLE/RecursiveKOA_syn_qor.txt",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA/integracion_fisica/front_end/reports/SINGLE/Simple_KOA_syn_qor.txt",
			"settings":
			{
				"buffer_size": 0,
				"line_ending": "Unix"
			}
		},
		{
			"file": "ASIC_KOA_2_cycles/integracion_fisica/simulacion_logica_behavioral/DOUBLE/file_list",
			"settings":
			{
				"buffer_size": 98,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"command_palette":
	{
		"height": 369.0,
		"selected_items":
		[
			[
				"inst",
				"Package Control: Install Package"
			],
			[
				"ins",
				"Package Control: Install Package"
			],
			[
				"instal",
				"Package Control: Install Package"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				"install",
				"Package Control: Install Package"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 139.0
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/front_end/source/subRecursiveKOA.v",
		"/home/local/ESTUDIANTES/jsequeira/.config/sublime-text-2/Packages/User/Preferences.sublime-settings",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/run_sim_RKOA.sh",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/file_list",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/file_list_RKOA",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/everzthing_zener.sublime-project",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/front_end/source/mult.v",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/simulacion_logica_behavioral/SINGLE/file_list",
		"/home/local/ESTUDIANTES/jsequeira/.config/sublime-text-2/Packages/Default/Default (Linux).sublime-keymap",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/front_end/source/RKOA.v",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/front_end/scripts/file_list",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/simulacion_logica_behavioral/SINGLE/tb_Multipliers.v",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/KOA_FRANCIS/integracion_fisica/front_end/source/Sgf_Multiplication.v",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/front_end/source/RKOA_OPCHANGE.v",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/TXTVerification_v3/inst_sources.sh",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_KOA/integracion_fisica/front_end/source/RKOA_SUBMOD.v",
		"/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/sources/Sgf_Multiplication.v"
	],
	"find":
	{
		"height": 35.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"FKOARES",
			"comment",
			".(",
			".sgf_result_o(",
			".Data_S_o(",
			"- (Q_left + Q_right)",
			".W",
			"W",
			"leftside2"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"RKOA_RESULT",
			" ",
			".Data_S_o(",
			".sgf_result_o(",
			"- Q_left - Q_right",
			".SW"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 1,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "ASIC_KOA/integracion_fisica/front_end/scripts/ASIC_RKOA_syn.tcl",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/TCL/Tcl.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 451.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "ASIC_KOA/integracion_fisica/front_end/scripts/ASIC_KOA_syn_constraints.tcl",
					"settings":
					{
						"buffer_size": 3519,
						"regions":
						{
						},
						"selection":
						[
							[
								320,
								320
							]
						],
						"settings":
						{
							"syntax": "Packages/TCL/Tcl.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "ASIC_KOA/integracion_fisica/front_end/source/RecursiveKOA.v",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 169.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "KOA_FRANCIS/integracion_fisica/front_end/source/Sgf_Multiplication.v",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 2367.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "ASIC_KOA/integracion_fisica/simulacion_logica_behavioral/SINGLE/tb_Multipliers.v",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 312.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "/home/local/ESTUDIANTES/jsequeira/.config/sublime-text-2/Packages/User/Default (Linux).sublime-keymap",
					"settings":
					{
						"buffer_size": 85,
						"regions":
						{
						},
						"selection":
						[
							[
								21,
								21
							]
						],
						"settings":
						{
							"syntax": "Packages/JavaScript/JSON.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/tb_Multipliers.v",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 117.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "ASIC_KOA/integracion_fisica/front_end/scripts/ASIC_KOA_syn.tcl",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/TCL/Tcl.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 1023.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 8,
					"file": "ASIC_KOA/integracion_fisica/simulacion_logica_sintesis/SINGLE/tb_Multipliers_RKOA.v",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 273.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 9,
					"file": "ASIC_KOA/integracion_fisica/front_end/reports/SINGLE/RecursiveKOA_syn_qor.txt",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 78.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 10,
					"file": "ASIC_KOA/integracion_fisica/front_end/reports/SINGLE/Simple_KOA_syn_qor.txt",
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 11,
					"file": "ASIC_KOA_2_cycles/integracion_fisica/simulacion_logica_behavioral/DOUBLE/file_list",
					"settings":
					{
						"buffer_size": 98,
						"regions":
						{
						},
						"selection":
						[
							[
								98,
								98
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 0.0
	},
	"input":
	{
		"height": 31.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"replace":
	{
		"height": 64.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 318.0,
	"status_bar_visible": true
}
