Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 23 20:34:43 2021
| Host         : LAPTOP-VAPUTUVT running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                   | 1          |
| TIMING-6 | Warning  | No common primary clock between related clocks | 2          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u0_frame_control/h_cnt[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u0_VGA_Ctrl/h_cnt_reg[0]/CLR, u0_VGA_Ctrl/h_cnt_reg[1]/CLR, u0_VGA_Ctrl/h_cnt_reg[2]/CLR, u0_VGA_Ctrl/h_cnt_reg[3]/CLR, u0_VGA_Ctrl/h_cnt_reg[4]/CLR, u0_VGA_Ctrl/h_cnt_reg[5]/CLR, u0_VGA_Ctrl/h_cnt_reg[6]/CLR, u0_VGA_Ctrl/h_cnt_reg[7]/CLR, u0_VGA_Ctrl/h_cnt_reg[8]/CLR, u0_VGA_Ctrl/h_cnt_reg[9]/CLR, u0_VGA_Ctrl/v_cnt_reg[0]/CLR, u0_VGA_Ctrl/v_cnt_reg[1]/CLR, u0_VGA_Ctrl/v_cnt_reg[2]/CLR, u0_VGA_Ctrl/v_cnt_reg[3]/CLR, u0_VGA_Ctrl/v_cnt_reg[4]/CLR (the first 15 of 54 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>


