{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/bc-0.trace.gz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000002 cycles: 3203729 heartbeat IPC: 3.12136 cumulative IPC: 3.12136 (Simulation time: 0 hr 0 min 50 sec) \
Heartbeat CPU 0 instructions: 20000003 cycles: 5712559 heartbeat IPC: 3.98592 cumulative IPC: 3.50106 (Simulation time: 0 hr 1 min 26 sec) \
\
Warmup complete CPU 0 instructions: 25000003 cycles: 6963991 (Simulation time: 0 hr 1 min 43 sec) \
\
Heartbeat CPU 0 instructions: 30000001 cycles: 44036891 heartbeat IPC: 0.260931 cumulative IPC: 0.134869 (Simulation time: 0 hr 2 min 27 sec) \
Heartbeat CPU 0 instructions: 40000002 cycles: 120246999 heartbeat IPC: 0.131216 cumulative IPC: 0.132412 (Simulation time: 0 hr 3 min 53 sec) \
Heartbeat CPU 0 instructions: 50000002 cycles: 196526334 heartbeat IPC: 0.131097 cumulative IPC: 0.131883 (Simulation time: 0 hr 5 min 15 sec) \
Finished CPU 0 instructions: 25000004 cycles: 189562344 cumulative IPC: 0.131883 (Simulation time: 0 hr 5 min 15 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.131883 instructions: 25000004 cycles: 189562344\
cpu0_DTLB TOTAL     ACCESS:    5781923  HIT:    5048140  MISS:     733783\
cpu0_DTLB LOAD      ACCESS:    4554212  HIT:    4076223  MISS:     477989\
cpu0_DTLB RFO       ACCESS:    1227711  HIT:     971917  MISS:     255794\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 13.9783 cycles\
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0\
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:     733783  HIT:     397125  MISS:     336658\
cpu0_STLB LOAD      ACCESS:     477989  HIT:     310202  MISS:     167787\
cpu0_STLB RFO       ACCESS:     255794  HIT:      86923  MISS:     168871\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 10.6656 cycles\
cpu0_L1D TOTAL     ACCESS:    6847620  HIT:    4760927  MISS:    2086693\
cpu0_L1D LOAD      ACCESS:    5221340  HIT:    3147073  MISS:    2074267\
cpu0_L1D RFO       ACCESS:    1299202  HIT:    1288170  MISS:      11032\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:     327078  HIT:     325684  MISS:       1394\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 175.035 cycles\
cpu0_L2C TOTAL     ACCESS:    2880302  HIT:     871646  MISS:    2008656\
cpu0_L2C LOAD      ACCESS:    2074267  HIT:     219112  MISS:    1855155\
cpu0_L2C RFO       ACCESS:      11032  HIT:         77  MISS:      10955\
cpu0_L2C PREFETCH  ACCESS:     144789  HIT:       2306  MISS:     142483\
cpu0_L2C WRITEBACK ACCESS:     648820  HIT:     648808  MISS:         12\
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1343  MISS:         51\
cpu0_L2C PREFETCH  REQUESTED:     154981  ISSUED:     151070  USEFUL:       2291  USELESS:     140792\
cpu0_L2C AVERAGE MISS LATENCY: 192.795 cycles\
LLC TOTAL     ACCESS:    2647115  HIT:    1235053  MISS:    1412062\
LLC LOAD      ACCESS:    1855155  HIT:     594083  MISS:    1261072\
LLC RFO       ACCESS:      10955  HIT:        570  MISS:      10385\
LLC PREFETCH  ACCESS:     146333  HIT:       5833  MISS:     140500\
LLC WRITEBACK ACCESS:     634621  HIT:     634555  MISS:         66\
LLC TRANSLATION ACCESS:         51  HIT:         12  MISS:         39\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 248.233 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:     122407  ROW_BUFFER_MISS:    1288925\
 DBUS AVG_CONGESTED_CYCLE:    3.95359\
 WQ ROW_BUFFER_HIT:       1113  ROW_BUFFER_MISS:     546023  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.3045\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 35.6282\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}