# Reading pref.tcl
# do jk_flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop {C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:27:06 on Mar 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop" C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop.v 
# -- Compiling module jk_flip_flop
# 
# Top level modules:
# 	jk_flip_flop
# End time: 09:27:06 on Mar 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop {C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:27:07 on Mar 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop" C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop_testbench.v 
# -- Compiling module JK_ff_tb
# 
# Top level modules:
# 	JK_ff_tb
# End time: 09:27:07 on Mar 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  jk_ff_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" jk_ff_tb 
# Start time: 09:27:07 on Mar 18,2023
# ** Error: (vsim-3170) Could not find 'jk_ff_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/simulation/modelsim/rtl_work
#             C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./jk_flip_flop_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.JK_ff_tb
# vsim work.JK_ff_tb 
# Start time: 09:27:07 on Mar 18,2023
# Loading work.JK_ff_tb
# Loading work.jk_flip_flop
add wave -position insertpoint  \
sim:/JK_ff_tb/clk \
sim:/JK_ff_tb/reset \
sim:/JK_ff_tb/j \
sim:/JK_ff_tb/k \
sim:/JK_ff_tb/q \
sim:/JK_ff_tb/qb


run 1ns
# End time: 09:32:15 on Mar 18,2023, Elapsed time: 0:05:08
# Errors: 1, Warnings: 0
