#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jan  4 11:18:45 2021
# Process ID: 11448
# Current directory: D:/FACULTATE III/CN2/Lucrare_lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7372 D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.xpr
# Log file: D:/FACULTATE III/CN2/Lucrare_lab3/vivado.log
# Journal file: D:/FACULTATE III/CN2/Lucrare_lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/VIV/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 982.809 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v} w ]
add_files {{D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v} w ]
add_files -fileset sim_1 {{D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v}}
update_compile_order -fileset sim_1
set_property top RISC_V_TB_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare2\Lucrare2\test_riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_MEM_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\hazard_detection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\EX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sim_1\new\RISC_V_TB_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\reg_EX_MEM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V_IF_ID.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\forwarding.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\ALUcontrol.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.srcs\sources_1\new\data_memory.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {150ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol PC_Src, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:134]
INFO: [VRFC 10-2458] undeclared symbol read_data_MEM, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:140]
INFO: [VRFC 10-2458] undeclared symbol PCwrite, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:160]
INFO: [VRFC 10-2458] undeclared symbol IF_IDwrite, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 982.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:120]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RD_ID_out' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'read_data' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'read_data' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'read_data_out' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_MEM_out' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ina' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/FACULTATE -notrace
couldn't read file "D:/FACULTATE": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  4 17:19:37 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 982.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 982.809 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 982.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.836 ; gain = 88.027
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol PC_Src, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:134]
INFO: [VRFC 10-2458] undeclared symbol PCwrite, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:160]
INFO: [VRFC 10-2458] undeclared symbol IF_IDwrite, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.320 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1160.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1160.320 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/RISC_V_TB_2/RV/branch_instance/zero}} {{/RISC_V_TB_2/RV/branch_instance/branch}} {{/RISC_V_TB_2/RV/branch_instance/execute}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1161.520 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ina}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inb}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inc}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ind}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/sel}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.043 ; gain = 59.156
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/RISC_V_TB_2/RV/branch_instance/zero}} {{/RISC_V_TB_2/RV/branch_instance/branch}} {{/RISC_V_TB_2/RV/branch_instance/execute}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/RISC_V_TB_2/RV/control_path_instance/opcode}} {{/RISC_V_TB_2/RV/control_path_instance/control_sel}} {{/RISC_V_TB_2/RV/control_path_instance/MemRead}} {{/RISC_V_TB_2/RV/control_path_instance/MemtoReg}} {{/RISC_V_TB_2/RV/control_path_instance/MemWrite}} {{/RISC_V_TB_2/RV/control_path_instance/RegWrite}} {{/RISC_V_TB_2/RV/control_path_instance/Branch}} {{/RISC_V_TB_2/RV/control_path_instance/ALUSrc}} {{/RISC_V_TB_2/RV/control_path_instance/ALUop}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.613 ; gain = 59.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.613 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/RISC_V_TB_2/RV/data_memory_instance/clk}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_read}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_write}} {{/RISC_V_TB_2/RV/data_memory_instance/address}} {{/RISC_V_TB_2/RV/data_memory_instance/write_data}} {{/RISC_V_TB_2/RV/data_memory_instance/read_data}} {{/RISC_V_TB_2/RV/data_memory_instance/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.613 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/RISC_V_TB_2/RV/data_memory_instance/clk}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_read}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_write}} {{/RISC_V_TB_2/RV/data_memory_instance/address}} {{/RISC_V_TB_2/RV/data_memory_instance/write_data}} {{/RISC_V_TB_2/RV/data_memory_instance/read_data}} {{/RISC_V_TB_2/RV/data_memory_instance/memory}} {{/RISC_V_TB_2/RV/data_memory_instance/i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.613 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ina}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inb}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inc}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ind}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/sel}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.613 ; gain = 0.000
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1310.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1401.953 ; gain = 91.340
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol ALU_MEM_out, assumed default net type wire [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_MEM' [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v:148]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.039 ; gain = 209.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.039 ; gain = 0.000
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.039 ; gain = 0.000
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.398 ; gain = 259.359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 259.359
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/RISC_V_TB_2/clk}} {{/RISC_V_TB_2/reset}} {{/RISC_V_TB_2/PC_EX}} {{/RISC_V_TB_2/ALU_OUT_EX}} {{/RISC_V_TB_2/PC_MEM}} {{/RISC_V_TB_2/PCSrc}} {{/RISC_V_TB_2/DATA_MEMORY_MEM}} {{/RISC_V_TB_2/ALU_DATA_WB}} {{/RISC_V_TB_2/forwardA}} {{/RISC_V_TB_2/forwardB}} {{/RISC_V_TB_2/pipeline_stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.398 ; gain = 0.000
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux21_instance}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/RISC_V_TB_2/RV/ID_instance/imm_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/sel}} {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.398 ; gain = 0.000
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1870.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.398 ; gain = 0.000
current_wave_config {Untitled 27}
Untitled 27
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux2_1.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/reg_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
"xelab -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/VIV/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e4a15b0b947a4c74a1e2d82afd37b48c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_2_behav xil_defaultlib.RISC_V_TB_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_2_behav -key {Behavioral:sim_1:Functional:RISC_V_TB_2} -tclbatch {RISC_V_TB_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_TB_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.398 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 22:55:08 2021...
