INTSTYLE=ise
INFILE=M:\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.ncd
OUTFILE=M:\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST\MAIN.bit
FAMILY=Spartan6
PART=xc6slx25-3ftg256
WORKINGDIR=M:\Projetos\VHDL\L8\BENCH_FPGA\BENCH_FPGA_V00_35_LAST
LICENSE=WebPack
USER_INFO=205418984_1777494091_210565425_625
