;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 729, 1
	SUB #76, @900
	DAT #121, #103
	SUB #72, @200
	SUB 111, 0
	DAT <72, <200
	SUB #172, 0
	SPL @300, 95
	SLT 30, <-9
	SUB @127, 106
	SPL <-127, 100
	SPL <-127, 100
	SUB 52, @810
	SPL 550, <602
	SUB @127, 106
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	DAT #52, <810
	MOV -1, <-20
	JMN <-127, 100
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	ADD 270, 60
	ADD 270, 60
	CMP -207, <-129
	CMP -207, <-129
	CMP -207, <-129
	SUB @121, 106
	SUB @121, 106
	JMN @42, #200
	DJN 0, 905
	MOV #0, -41
	CMP -207, <-129
	DJN 0, 905
	ADD 210, 60
	DJN 0, 905
	DJN 0, 905
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -1, <-20
