<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>Central processing unit - Wikipedia, the free encyclopedia</title>
<meta http-equiv="X-UA-Compatible" content="IE=EDGE" />
<meta name="generator" content="MediaWiki 1.23wmf19" />
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Central_processing_unit" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Central_processing_unit&amp;action=edit" />
<link rel="edit" title="Edit this page" href="/w/index.php?title=Central_processing_unit&amp;action=edit" />
<link rel="apple-touch-icon" href="//bits.wikimedia.org/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="//bits.wikimedia.org/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd" />
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="http://en.wikipedia.org/wiki/Central_processing_unit" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cext.visualEditor.viewPageTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.ui.button%7Cskins.common.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector&amp;*" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;*" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>

<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;*"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Central_processing_unit","wgTitle":"Central processing unit","wgCurRevisionId":600744248,"wgRevisionId":600744248,"wgArticleId":5218,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles using fixed number of columns in reflist","Spoken articles","Commons category with local link same as on Wikidata","Central processing unit"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Central_processing_unit","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"templateEditor":false,"templates":false,"preview":false,"previewDialog":false,"publish":false,"toc":false},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"isPageWatched":false,"magnifyClipIconURL":"//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png","pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":2048},"wikilove-recipient":"","wikilove-anon":0,"wgGuidedTourHelpGuiderUrl":"Help:Guided tours/guider","wgFlowTermsOfUseEdit":"By saving changes, you agree to our \u003Ca class=\"external text\" href=\"//wikimediafoundation.org/wiki/Terms_of_use\"\u003ETerms of Use\u003C/a\u003E and agree to irrevocably release your text under the \u003Ca rel=\"nofollow\" class=\"external text\" href=\"//creativecommons.org/licenses/by-sa/3.0\"\u003ECC BY-SA 3.0 License\u003C/a\u003E and \u003Ca class=\"external text\" href=\"//en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License\"\u003EGFDL\u003C/a\u003E","wgULSAcceptLanguageList":["sv-se","sv","en-us","en"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q5300"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"editfont":"default","editondblclick":0,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"math":0,"minordefault":0,"newpageshidepatrolled":0,"nickname":"","norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"showhiddencats":false,"shownumberswatching":1,"showtoolbar":1,"skin":"vector","stubthreshold":0,"thumbsize":4,"underline":2,"uselivepreview":0,"usenewrc":0,"watchcreations":1,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,"watchlisthidepatrolled":0,"watchmoves":0,
"wllimit":250,"useeditwarning":1,"prefershttps":1,"flaggedrevssimpleui":1,"flaggedrevsstable":0,"flaggedrevseditdiffs":true,"flaggedrevsviewdiffs":false,"usebetatoolbar":1,"usebetatoolbar-cgd":1,"visualeditor-enable":0,"visualeditor-enable-experimental":0,"visualeditor-betatempdisable":0,"wikilove-enabled":1,"echo-subscriptions-web-page-review":true,"echo-subscriptions-email-page-review":false,"ep_showtoplink":false,"ep_bulkdelorgs":false,"ep_bulkdelcourses":true,"ep_showdyk":true,"echo-subscriptions-web-education-program":true,"echo-subscriptions-email-education-program":false,"echo-notify-show-link":true,"echo-show-alert":true,"echo-email-frequency":0,"echo-email-format":"html","echo-subscriptions-email-system":true,"echo-subscriptions-web-system":true,"echo-subscriptions-email-other":false,"echo-subscriptions-web-other":true,"echo-subscriptions-email-edit-user-talk":false,"echo-subscriptions-web-edit-user-talk":true,"echo-subscriptions-email-reverted":false,
"echo-subscriptions-web-reverted":true,"echo-subscriptions-email-article-linked":false,"echo-subscriptions-web-article-linked":false,"echo-subscriptions-email-mention":false,"echo-subscriptions-web-mention":true,"echo-subscriptions-web-edit-thank":true,"echo-subscriptions-email-edit-thank":false,"echo-subscriptions-web-flow-discussion":true,"echo-subscriptions-email-flow-discussion":false,"gettingstarted-task-toolbar-show-intro":true,"uls-preferences":"","language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,"searchNs14":false,"searchNs15":false,"searchNs100":false,"searchNs101":false,"searchNs108":false,
"searchNs109":false,"searchNs118":false,"searchNs119":false,"searchNs446":false,"searchNs447":false,"searchNs710":false,"searchNs711":false,"searchNs828":false,"searchNs829":false,"gadget-teahouse":1,"gadget-ReferenceTooltips":1,"gadget-DRN-wizard":1,"gadget-charinsert":1,"gadget-mySandbox":1,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:868e43d07ede2616d2d1dc3507cd8145 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","skins.vector.compactPersonalBar.defaultTracking","ext.visualEditor.viewPageTarget.init","ext.uls.init","ext.uls.interface","wikibase.client.init","ext.centralNotice.bannerController","skins.vector.js"]);
}</script>
<link rel="dns-prefetch" href="//meta.wikimedia.org" /><!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.23wmf19/skins/vector/csshover.min.htc")}</style><![endif]--></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-Central_processing_unit skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="mw-js-message" style="display:none;"></div>
						<div id="siteNotice"><!-- CentralNotice --></div>
						<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">Central processing unit</span></h1>
						<div id="bodyContent">
								<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="dablink">"CPU" redirects here. For other uses, see <a href="/wiki/CPU_(disambiguation)" title="CPU (disambiguation)">CPU (disambiguation)</a>.</div>
<div class="dablink">"Computer processor" redirects here. For other uses, see <a href="/wiki/Processor_(computing)" title="Processor (computing)" class="mw-redirect">Processor (computing)</a>.</div>
<div class="thumb tright" style="width: 232px;">
<div class="thumbinner">
<div style="margin: 1px; width: 222px">
<div class="thumbimage"><a href="/wiki/File:Intel_80486DX2_top.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/dc/Intel_80486DX2_top.jpg/220px-Intel_80486DX2_top.jpg" width="220" height="180" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/dc/Intel_80486DX2_top.jpg/330px-Intel_80486DX2_top.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/dc/Intel_80486DX2_top.jpg/440px-Intel_80486DX2_top.jpg 2x" /></a></div>
<div class="thumbcaption" style="clear:left">An <a href="/wiki/Intel_80486DX2" title="Intel 80486DX2">Intel 80486DX2</a> CPU, as seen from above.</div>
</div>
<div style="margin: 1px; width: 222px">
<div class="thumbimage"><a href="/wiki/File:Intel_80486DX2_bottom.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Intel_80486DX2_bottom.jpg/220px-Intel_80486DX2_bottom.jpg" width="220" height="180" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Intel_80486DX2_bottom.jpg/330px-Intel_80486DX2_bottom.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Intel_80486DX2_bottom.jpg/440px-Intel_80486DX2_bottom.jpg 2x" /></a></div>
<div class="thumbcaption" style="clear:left">An Intel 80486DX2, as seen from below</div>
</div>
</div>
</div>
<p>A <b>central processing unit</b> (<b>CPU</b>) (formerly also referred to as a <b>central processor unit</b><sup id="cite_ref-espin2_1-0" class="reference"><a href="#cite_note-espin2-1"><span>[</span>1<span>]</span></a></sup>) is the <a href="/wiki/Computer_hardware" title="Computer hardware">hardware</a> within a <a href="/wiki/Computer" title="Computer">computer</a> that carries out the <a href="/wiki/Instruction_(computing)" title="Instruction (computing)" class="mw-redirect">instructions</a> of a <a href="/wiki/Computer_program" title="Computer program">computer program</a> by performing the basic arithmetical, logical, and <a href="/wiki/Input/output" title="Input/output">input/output</a> operations of the system. The term has been in use in the computer industry at least since the early 1960s.<sup id="cite_ref-weik1961_2-0" class="reference"><a href="#cite_note-weik1961-2"><span>[</span>2<span>]</span></a></sup> The form, <a href="/wiki/CPU_design" title="CPU design">design</a>, and implementation of CPUs have changed over the course of their history, but their fundamental operation remains much the same.</p>
<p>A computer can have more than one CPU; this is called <a href="/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a>. All modern CPUs are <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a>, meaning contained on a single chip. Some <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a> (ICs) can contain multiple CPUs on a single chip; those ICs are called <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processors</a>. An IC containing a CPU can also contain peripheral devices, and other components of a computer system; this is called a <a href="/wiki/System_on_a_chip" title="System on a chip">system on a chip</a> (SoC).</p>
<p>Two typical components of a CPU are the <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> (ALU), which performs arithmetic and logical operations, and the <a href="/wiki/Control_unit" title="Control unit">control unit</a> (CU), which extracts instructions from <a href="/wiki/Memory_(computers)" title="Memory (computers)" class="mw-redirect">memory</a> and decodes and executes them, calling on the ALU when necessary.</p>
<p>Not all computational systems rely on a central processing unit. An array processor or <a href="/wiki/Vector_processor" title="Vector processor">vector processor</a> has multiple parallel computing elements, with no one unit considered the "center". In the <a href="/wiki/Distributed_computing" title="Distributed computing">distributed computing</a> model, problems are solved by a distributed interconnected set of processors.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Transistor_and_integrated_circuit_CPUs"><span class="tocnumber">1.1</span> <span class="toctext">Transistor and integrated circuit CPUs</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Microprocessors"><span class="tocnumber">1.2</span> <span class="toctext">Microprocessors</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#Operation"><span class="tocnumber">2</span> <span class="toctext">Operation</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Design_and_implementation"><span class="tocnumber">3</span> <span class="toctext">Design and implementation</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#Control_unit"><span class="tocnumber">3.1</span> <span class="toctext">Control unit</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Integer_range"><span class="tocnumber">3.2</span> <span class="toctext">Integer range</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Clock_rate"><span class="tocnumber">3.3</span> <span class="toctext">Clock rate</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Parallelism"><span class="tocnumber">3.4</span> <span class="toctext">Parallelism</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#Instruction_level_parallelism"><span class="tocnumber">3.4.1</span> <span class="toctext">Instruction level parallelism</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Thread-level_parallelism"><span class="tocnumber">3.4.2</span> <span class="toctext">Thread-level parallelism</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Data_parallelism"><span class="tocnumber">3.4.3</span> <span class="toctext">Data parallelism</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Performance"><span class="tocnumber">4</span> <span class="toctext">Performance</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#See_also"><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#References_and_notes"><span class="tocnumber">6</span> <span class="toctext">References and notes</span></a>
<ul>
<li class="toclevel-2 tocsection-16"><a href="#Notes"><span class="tocnumber">6.1</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#References"><span class="tocnumber">6.2</span> <span class="toctext">References</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-18"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/History_of_general_purpose_CPUs" title="History of general purpose CPUs">History of general purpose CPUs</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Edvac.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/1/17/Edvac.jpg/220px-Edvac.jpg" width="220" height="285" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/17/Edvac.jpg/330px-Edvac.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/17/Edvac.jpg/440px-Edvac.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Edvac.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/EDVAC" title="EDVAC">EDVAC</a>, one of the first stored program computers.</div>
</div>
</div>
<p>Computers such as the <a href="/wiki/ENIAC" title="ENIAC">ENIAC</a> had to be physically rewired to perform different tasks, which caused these machines to be called "fixed-program computers". Since the term "CPU" is generally defined as a device for <a href="/wiki/Software" title="Software">software</a> (computer program) execution, the earliest devices that could rightly be called CPUs came with the advent of the <a href="/wiki/Stored-program_computer" title="Stored-program computer">stored-program computer</a>.</p>
<p>The idea of a stored-program computer was already present in the design of <a href="/wiki/J._Presper_Eckert" title="J. Presper Eckert">J. Presper Eckert</a> and <a href="/wiki/John_William_Mauchly" title="John William Mauchly" class="mw-redirect">John William Mauchly</a>'s <a href="/wiki/ENIAC" title="ENIAC">ENIAC</a>, but was initially omitted so that it could be finished sooner. On June&#160;30, 1945, before ENIAC was made, mathematician <a href="/wiki/John_von_Neumann" title="John von Neumann">John von Neumann</a> distributed the paper entitled <i>First Draft of a Report on the <a href="/wiki/EDVAC" title="EDVAC">EDVAC</a></i>. It was the outline of a stored-program computer that would eventually be completed in August 1949.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>3<span>]</span></a></sup> EDVAC was designed to perform a certain number of instructions (or operations) of various types. Significantly, the programs written for EDVAC were to be stored in high-speed <a href="/wiki/Memory_(computers)" title="Memory (computers)" class="mw-redirect">computer memory</a> rather than specified by the physical wiring of the computer. This overcame a severe limitation of ENIAC, which was the considerable time and effort required to reconfigure the computer to perform a new task. With von Neumann's design, the program, or software, that <a href="/wiki/EDVAC" title="EDVAC">EDVAC</a> ran could be changed simply by changing the contents of the memory. EDVAC, however, was not the first stored-program computer; the <a href="/wiki/Manchester_Small-Scale_Experimental_Machine" title="Manchester Small-Scale Experimental Machine">Manchester Small-Scale Experimental Machine</a>, a small prototype stored-program computer, ran its first program on 21 June 1948<sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>4<span>]</span></a></sup> and the <a href="/wiki/Manchester_Mark_1" title="Manchester Mark 1">Manchester Mark 1</a> ran its first program during the night of 16-17 June 1949.</p>
<p>Early CPUs were custom-designed as a part of a larger, sometimes one-of-a-kind, computer. However, this method of designing custom CPUs for a particular application has largely given way to the development of mass-produced processors that are made for many purposes. This standardization began in the era of discrete <a href="/wiki/Transistor" title="Transistor">transistor</a> <a href="/wiki/Mainframe_computer" title="Mainframe computer">mainframes</a> and <a href="/wiki/Minicomputer" title="Minicomputer">minicomputers</a> and has rapidly accelerated with the popularization of the <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a>&#160;(IC). The IC has allowed increasingly complex CPUs to be designed and manufactured to tolerances on the order of <a href="/wiki/Nanometer" title="Nanometer" class="mw-redirect">nanometers</a>. Both the miniaturization and standardization of CPUs have increased the presence of digital devices in modern life far beyond the limited application of dedicated computing machines. Modern microprocessors appear in everything from <a href="/wiki/Automobile" title="Automobile">automobiles</a> to <a href="/wiki/Cell_phone" title="Cell phone" class="mw-redirect">cell phones</a> and children's toys.</p>
<p>While von Neumann is most often credited with the design of the stored-program computer because of his design of <a href="/wiki/EDVAC" title="EDVAC">EDVAC</a>, others before him, such as <a href="/wiki/Konrad_Zuse" title="Konrad Zuse">Konrad Zuse</a>, had suggested and implemented similar ideas. The so-called <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a> of the <a href="/wiki/Harvard_Mark_I" title="Harvard Mark I">Harvard Mark I</a>, which was completed before EDVAC, also utilized a stored-program design using <a href="/wiki/Punched_tape" title="Punched tape">punched paper tape</a> rather than electronic memory. The key difference between the von Neumann and Harvard architectures is that the latter separates the storage and treatment of CPU instructions and data, while the former uses the same memory space for both. Most modern CPUs are primarily von Neumann in design, but CPUs with the Harvard architecture are seen as well, especially in embedded applications; for instance, the <a href="/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a> microcontrollers are Harvard architecture processors.</p>
<p><a href="/wiki/Relay" title="Relay">Relays</a> and <a href="/wiki/Vacuum_tube" title="Vacuum tube">vacuum tubes</a> (thermionic valves) were commonly used as switching elements; a useful computer requires thousands or tens of thousands of switching devices. The overall speed of a system is dependent on the speed of the switches. Tube computers like <a href="/wiki/EDVAC" title="EDVAC">EDVAC</a> tended to average eight hours between failures, whereas relay computers like the (slower, but earlier) <a href="/wiki/Harvard_Mark_I" title="Harvard Mark I">Harvard Mark I</a> failed very rarely.<sup id="cite_ref-weik1961_2-1" class="reference"><a href="#cite_note-weik1961-2"><span>[</span>2<span>]</span></a></sup> In the end, tube based CPUs became dominant because the significant speed advantages afforded generally outweighed the reliability problems. Most of these early synchronous CPUs ran at low <a href="/wiki/Clock_rate" title="Clock rate">clock rates</a> compared to modern microelectronic designs (see below for a discussion of clock rate). Clock signal frequencies ranging from 100 <a href="/wiki/Hertz" title="Hertz">kHz</a> to 4&#160;MHz were very common at this time, limited largely by the speed of the switching devices they were built with.</p>
<h3><span class="mw-headline" id="Transistor_and_integrated_circuit_CPUs">Transistor and integrated circuit CPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=2" title="Edit section: Transistor and integrated circuit CPUs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:PDP-8i_cpu.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/03/PDP-8i_cpu.jpg/220px-PDP-8i_cpu.jpg" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/03/PDP-8i_cpu.jpg/330px-PDP-8i_cpu.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/03/PDP-8i_cpu.jpg/440px-PDP-8i_cpu.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:PDP-8i_cpu.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
CPU, <a href="/wiki/Magnetic_core_memory" title="Magnetic core memory" class="mw-redirect">core memory</a>, and <a href="/wiki/External_bus" title="External bus" class="mw-redirect">external bus</a> interface of a DEC <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>/I. Made of medium-scale integrated circuits.</div>
</div>
</div>
<p>The design complexity of CPUs increased as various technologies facilitated building smaller and more reliable electronic devices. The first such improvement came with the advent of the <a href="/wiki/Transistor" title="Transistor">transistor</a>. Transistorized CPUs during the 1950s and 1960s no longer had to be built out of bulky, unreliable, and fragile switching elements like <a href="/wiki/Vacuum_tube" title="Vacuum tube">vacuum tubes</a> and <a href="/wiki/Relay" title="Relay">electrical relays</a>. With this improvement more complex and reliable CPUs were built onto one or several <a href="/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit boards</a> containing discrete (individual) components.</p>
<p>During this period, a method of manufacturing many interconnected transistors in a compact space was developed. The <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC) allowed a large number of transistors to be manufactured on a single <a href="/wiki/Semiconductor" title="Semiconductor">semiconductor</a>-based <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>, or "chip". At first only very basic non-specialized digital circuits such as <a href="/wiki/NOR_gate" title="NOR gate">NOR gates</a> were miniaturized into ICs. CPUs based upon these "building block" ICs are generally referred to as "small-scale integration" (SSI) devices. SSI ICs, such as the ones used in the <a href="/wiki/Apollo_guidance_computer" title="Apollo guidance computer" class="mw-redirect">Apollo guidance computer</a>, usually contained up to a few score transistors. To build an entire CPU out of SSI ICs required thousands of individual chips, but still consumed much less space and power than earlier discrete transistor designs. As microelectronic technology advanced, an increasing number of transistors were placed on ICs, thus decreasing the quantity of individual ICs needed for a complete CPU. MSI and LSI (medium- and large-scale integration) ICs increased transistor counts to hundreds, and then thousands.</p>
<p>In 1964 <a href="/wiki/IBM" title="IBM">IBM</a> introduced its <a href="/wiki/System/360" title="System/360" class="mw-redirect">System/360</a> computer architecture which was used in a series of computers that could run the same programs with different speed and performance. This was significant at a time when most electronic computers were incompatible with one another, even those made by the same manufacturer. To facilitate this improvement, IBM utilized the concept of a <a href="/wiki/Microprogram" title="Microprogram" class="mw-redirect">microprogram</a> (often called "microcode"), which still sees widespread usage in modern CPUs.<sup id="cite_ref-amdahl1964_5-0" class="reference"><a href="#cite_note-amdahl1964-5"><span>[</span>5<span>]</span></a></sup> The System/360 architecture was so popular that it dominated the <a href="/wiki/Mainframe_computer" title="Mainframe computer">mainframe computer</a> market for decades and left a legacy that is still continued by similar modern computers like the IBM <a href="/wiki/ZSeries" title="ZSeries" class="mw-redirect">zSeries</a>. In the same year (1964), <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a> (DEC) introduced another influential computer aimed at the scientific and research markets, the <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>. DEC would later introduce the extremely popular <a href="/wiki/PDP-11" title="PDP-11">PDP-11</a> line that originally was built with SSI ICs but was eventually implemented with LSI components once these became practical. In stark contrast with its SSI and MSI predecessors, the first LSI implementation of the PDP-11 contained a CPU composed of only four LSI integrated circuits.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span>[</span>6<span>]</span></a></sup></p>
<p>Transistor-based computers had several distinct advantages over their predecessors. Aside from facilitating increased reliability and lower power consumption, transistors also allowed CPUs to operate at much higher speeds because of the short switching time of a transistor in comparison to a tube or relay. Thanks to both the increased reliability as well as the dramatically increased speed of the switching elements (which were almost exclusively transistors by this time), CPU clock rates in the tens of megahertz were obtained during this period. Additionally while discrete transistor and IC CPUs were in heavy usage, new high-performance designs like <a href="/wiki/SIMD" title="SIMD">SIMD</a> (Single Instruction Multiple Data) <a href="/wiki/Vector_processor" title="Vector processor">vector processors</a> began to appear. These early experimental designs later gave rise to the era of specialized <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> like those made by <a href="/wiki/Cray_Inc." title="Cray Inc." class="mw-redirect">Cray Inc.</a></p>
<h3><span class="mw-headline" id="Microprocessors">Microprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=3" title="Edit section: Microprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></div>
<div class="thumb tright" style="width: 232px;">
<div class="thumbinner">
<div style="margin: 1px; width: 222px">
<div class="thumbimage"><a href="/wiki/File:80486dx2-large.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/02/80486dx2-large.jpg/220px-80486dx2-large.jpg" width="220" height="164" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/02/80486dx2-large.jpg/330px-80486dx2-large.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/02/80486dx2-large.jpg/440px-80486dx2-large.jpg 2x" /></a></div>
<div class="thumbcaption" style="clear:left"><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of an <a href="/wiki/Intel_80486DX2" title="Intel 80486DX2">Intel 80486DX2</a> microprocessor (actual size: 12×6.75&#160;mm) in its packaging</div>
</div>
<div style="margin: 1px; width: 222px">
<div class="thumbimage"><a href="/wiki/File:EBIntel_Corei5.JPG" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/52/EBIntel_Corei5.JPG/220px-EBIntel_Corei5.JPG" width="220" height="176" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/52/EBIntel_Corei5.JPG/330px-EBIntel_Corei5.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/52/EBIntel_Corei5.JPG/440px-EBIntel_Corei5.JPG 2x" /></a></div>
<div class="thumbcaption" style="clear:left"><a href="/wiki/Intel" title="Intel">Intel</a> Core i5 CPU on a Vaio E series laptop motherboard (on the right, beneath the <a href="/wiki/Heat_pipe" title="Heat pipe">heat pipe</a>).</div>
</div>
</div>
</div>
<p>In the 1970s the fundamental inventions by <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> (Silicon Gate MOS ICs with self aligned gates along with his new random logic design methodology) changed the design and implementation of CPUs forever. Since the introduction of the first commercially available microprocessor (the <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>) in 1970, and the first widely used <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a> (the <a href="/wiki/Intel_8080" title="Intel 8080">Intel 8080</a>) in 1974, this class of CPUs has almost completely overtaken all other central processing unit implementation methods. Mainframe and minicomputer manufacturers of the time launched proprietary IC development programs to upgrade their older <a href="/wiki/Computer_architecture" title="Computer architecture">computer architectures</a>, and eventually produced <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a> compatible microprocessors that were backward-compatible with their older hardware and software. Combined with the advent and eventual success of the ubiquitous <a href="/wiki/Personal_computer" title="Personal computer">personal computer</a>, the term <i>CPU</i> is now applied almost exclusively<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span>[</span>a<span>]</span></a></sup> to microprocessors. Several CPUs (denoted 'cores') can be combined in a single processing chip.</p>
<p>Previous generations of CPUs were implemented as discrete components and numerous small <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a> (ICs) on one or more circuit boards. Microprocessors, on the other hand, are CPUs manufactured on a very small number of ICs; usually just one. The overall smaller CPU size as a result of being implemented on a single die means faster switching time because of physical factors like decreased gate <a href="/wiki/Parasitic_capacitance" title="Parasitic capacitance">parasitic capacitance</a>. This has allowed synchronous microprocessors to have clock rates ranging from tens of megahertz to several gigahertz. Additionally, as the ability to construct exceedingly small transistors on an IC has increased, the complexity and number of transistors in a single CPU has increased many fold. This widely observed trend is described by <a href="/wiki/Moore%27s_law" title="Moore's law">Moore's law</a>, which has proven to be a fairly accurate predictor of the growth of CPU (and other IC) complexity.<sup id="cite_ref-MooresLaw_8-0" class="reference"><a href="#cite_note-MooresLaw-8"><span>[</span>7<span>]</span></a></sup></p>
<p>While the complexity, size, construction, and general form of CPUs have changed enormously since 1950, it is notable that the basic design and function has not changed much at all. Almost all common CPUs today can be very accurately described as von Neumann stored-program machines.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span>[</span>b<span>]</span></a></sup> As the aforementioned Moore's law continues to hold true,<sup id="cite_ref-MooresLaw_8-1" class="reference"><a href="#cite_note-MooresLaw-8"><span>[</span>7<span>]</span></a></sup> concerns have arisen about the limits of integrated circuit transistor technology. Extreme miniaturization of electronic gates is causing the effects of phenomena like <a href="/wiki/Electromigration" title="Electromigration">electromigration</a> and <a href="/wiki/Subthreshold_leakage" title="Subthreshold leakage" class="mw-redirect">subthreshold leakage</a> to become much more significant. These newer concerns are among the many factors causing researchers to investigate new methods of computing such as the <a href="/wiki/Quantum_computer" title="Quantum computer">quantum computer</a>, as well as to expand the usage of <a href="/wiki/Parallel_computing" title="Parallel computing">parallelism</a> and other methods that extend the usefulness of the classical von Neumann model.</p>
<h2><span class="mw-headline" id="Operation">Operation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=4" title="Edit section: Operation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The fundamental operation of most CPUs, regardless of the physical form they take, is to execute a sequence of stored <a href="/wiki/Instruction_(computing)" title="Instruction (computing)" class="mw-redirect">instructions</a> called a program. The instructions are kept in some kind of <a href="/wiki/Memory_(computers)" title="Memory (computers)" class="mw-redirect">computer memory</a>. There are four steps that nearly all CPUs use in their operation: fetch, decode, execute, and writeback.</p>
<p>The first step, fetch, involves retrieving an <a href="/wiki/Instruction_(computing)" title="Instruction (computing)" class="mw-redirect">instruction</a> (which is represented by a number or sequence of numbers) from program memory. Its location (address) in program memory is determined by a <a href="/wiki/Program_counter" title="Program counter">program counter</a> (PC), which stores a number that identifies the address of the next instruction to be fetched. After an instruction is fetched, the PC is incremented by the length of the instruction word in terms of memory units.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>c<span>]</span></a></sup> Often, the instruction to be fetched must be retrieved from relatively slow memory, causing the CPU to stall while waiting for the instruction to be returned. This issue is largely addressed in modern processors by caches and pipeline architectures (see below).</p>
<p>The instruction that the CPU fetches from memory is used to determine what the CPU is to do. In the decode step, the instruction is broken up into parts that have significance to other portions of the CPU. The way in which the numerical instruction value is interpreted is defined by the CPU's instruction set architecture (ISA).<sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>d<span>]</span></a></sup> Often, one group of numbers in the instruction, called the opcode, indicates which operation to perform. The remaining parts of the number usually provide information required for that instruction, such as operands for an addition operation. Such operands may be given as a constant value (called an immediate value), or as a place to locate a value: a <a href="/wiki/Processor_register" title="Processor register">register</a> or a memory address, as determined by some <a href="/wiki/Addressing_mode" title="Addressing mode">addressing mode</a>. In older designs the portions of the CPU responsible for instruction decoding were unchangeable hardware devices. However, in more abstract and complicated CPUs and ISAs, a <a href="/wiki/Microprogram" title="Microprogram" class="mw-redirect">microprogram</a> is often used to assist in translating instructions into various configuration signals for the CPU. This microprogram is sometimes rewritable so that it can be modified to change the way the CPU decodes instructions even after it has been manufactured.</p>
<p>After the fetch and decode steps, the execute step is performed. During this step, various portions of the CPU are connected so they can perform the desired operation. If, for instance, an addition operation was requested, the <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> (ALU) will be connected to a set of inputs and a set of outputs. The inputs provide the numbers to be added, and the outputs will contain the final sum. The ALU contains the circuitry to perform simple arithmetic and logical operations on the inputs (like addition and <a href="/wiki/Bitwise_operations" title="Bitwise operations" class="mw-redirect">bitwise operations</a>). If the addition operation produces a result too large for the CPU to handle, an arithmetic overflow flag in a flags register may also be set.</p>
<p>The final step, writeback, simply "writes back" the results of the execute step to some form of memory. Very often the results are written to some internal CPU register for quick access by subsequent instructions. In other cases results may be written to slower, but cheaper and larger, <a href="/wiki/Random_access_memory" title="Random access memory" class="mw-redirect">main memory</a>. Some types of instructions manipulate the program counter rather than directly produce result data. These are generally called "jumps" and facilitate behavior like <a href="/wiki/Control_flow#Loops" title="Control flow">loops</a>, conditional program execution (through the use of a conditional jump), and <a href="/wiki/Subroutine" title="Subroutine">functions</a> in programs.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>e<span>]</span></a></sup> Many instructions will also change the state of digits in a "flags" register. These flags can be used to influence how a program behaves, since they often indicate the outcome of various operations. For example, one type of "compare" instruction considers two values and sets a number in the flags register according to which one is greater. This flag could then be used by a later jump instruction to determine program flow.</p>
<p>After the execution of the instruction and writeback of the resulting data, the entire process repeats, with the next <a href="/wiki/Instruction_cycle" title="Instruction cycle">instruction cycle</a> normally fetching the next-in-sequence instruction because of the incremented value in the program counter. If the completed instruction was a jump, the program counter will be modified to contain the address of the instruction that was jumped to, and program execution continues normally. In more complex CPUs than the one described here, multiple instructions can be fetched, decoded, and executed simultaneously. This section describes what is generally referred to as the "<a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">classic RISC pipeline</a>", which in fact is quite common among the simple CPUs used in many electronic devices (often called microcontroller). It largely ignores the important role of <a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a>, and therefore the access stage of the pipeline.</p>
<h2><span class="mw-headline" id="Design_and_implementation">Design and implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=5" title="Edit section: Design and implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/CPU_design" title="CPU design">CPU design</a></div>
<p>The basic concept of a CPU is as follows:</p>
<p>Hardwired into a CPU's design is a list of basic operations it can perform, called an <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a>. Such operations may include adding or subtracting two numbers, comparing numbers, or jumping to a different part of a program. Each of these basic operations is represented by a particular sequence of <a href="/wiki/Bit" title="Bit">bits</a>; this sequence is called the <a href="/wiki/Opcode" title="Opcode">opcode</a> for that particular operation. Sending a particular opcode to a CPU will cause it to perform the operation represented by that opcode. To execute an instruction in a computer program, the CPU uses the opcode for that instruction as well as its arguments (for instance the two numbers to be added, in the case of an addition operation). A <a href="/wiki/Computer_program" title="Computer program">computer program</a> is therefore a sequence of instructions, with each instruction including an opcode and that operation's arguments.</p>
<p>The actual mathematical operation for each instruction is performed by a subunit of the CPU known as the <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> or ALU. In addition to using its ALU to perform operations, a CPU is also responsible for reading the next instruction from memory, reading data specified in arguments from memory, and writing results to memory.</p>
<p>In many CPU designs, an instruction set will clearly differentiate between operations that load data from memory, and those that perform math. In this case the data loaded from memory is stored in <a href="/wiki/Processor_register" title="Processor register">registers</a>, and a mathematical operation takes no arguments but simply performs the math on the data in the registers and writes it to a new register, whose value a separate operation may then write to memory.</p>
<h3><span class="mw-headline" id="Control_unit">Control unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=6" title="Edit section: Control unit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/Control_unit" title="Control unit">Control unit</a></div>
<p>The control unit of the CPU contains circuitry that uses electrical signals to direct the entire computer system to carry out stored program instructions. The control unit does not execute program instructions; rather, it directs other parts of the system to do so. The control unit must communicate with both the arithmetic/logic unit and memory.</p>
<h3><span class="mw-headline" id="Integer_range">Integer range</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=7" title="Edit section: Integer range">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The way a CPU represents numbers is a design choice that affects the most basic ways in which the device functions. Some early digital computers used an electrical model of the common <a href="/wiki/Decimal" title="Decimal">decimal</a> (base ten) <a href="/wiki/Numeral_system" title="Numeral system">numeral system</a> to represent numbers internally. A few other computers have used more exotic numeral systems like <a href="/wiki/Balanced_ternary" title="Balanced ternary">ternary</a> (base three). Nearly all modern CPUs represent numbers in <a href="/wiki/Binary_numeral_system" title="Binary numeral system" class="mw-redirect">binary</a> form, with each digit being represented by some two-valued physical quantity such as a "high" or "low" <a href="/wiki/Volt" title="Volt">voltage</a>.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13"><span>[</span>f<span>]</span></a></sup></p>
<div class="thumb tleft">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:MOS_6502AD_4585_top.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/49/MOS_6502AD_4585_top.jpg/220px-MOS_6502AD_4585_top.jpg" width="220" height="80" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/49/MOS_6502AD_4585_top.jpg/330px-MOS_6502AD_4585_top.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/49/MOS_6502AD_4585_top.jpg/440px-MOS_6502AD_4585_top.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:MOS_6502AD_4585_top.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS 6502</a> microprocessor in a <a href="/wiki/Dual_in-line_package" title="Dual in-line package">dual in-line package</a>, an extremely popular 8-bit design.</div>
</div>
</div>
<p>Related to number representation is the size and precision of numbers that a CPU can represent. In the case of a binary CPU, a <i>bit</i> refers to one significant place in the numbers a CPU deals with. The number of bits (or numeral places) a CPU uses to represent numbers is often called "<a href="/wiki/Word_(data_type)" title="Word (data type)" class="mw-redirect">word size</a>", "bit width", "data path width", or "integer precision" when dealing with strictly integer numbers (as opposed to <a href="/wiki/Floating_point" title="Floating point">floating point</a>). This number differs between architectures, and often within different parts of the very same CPU. For example, an <a href="/wiki/8-bit" title="8-bit">8-bit</a> CPU deals with a range of numbers that can be represented by eight binary digits (each digit having two possible values), that is, 2<sup>8</sup> or 256 discrete numbers. In effect, integer size sets a hardware limit on the range of integers the software run by the CPU can utilize.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span>[</span>g<span>]</span></a></sup></p>
<p>Integer range can also affect the number of locations in memory the CPU can address (locate). For example, if a binary CPU uses 32 bits to represent a memory address, and each memory address represents one <a href="/wiki/Octet_(computing)" title="Octet (computing)">octet</a> (8&#160;bits), the maximum quantity of memory that CPU can address is 2<sup>32</sup> octets, or 4 <a href="/wiki/GiB" title="GiB" class="mw-redirect">GiB</a>. This is a very simple view of CPU <a href="/wiki/Address_space" title="Address space">address space</a>, and many designs use more complex addressing methods like <a href="/wiki/Bank_switching" title="Bank switching">paging</a> to locate more memory than their integer range would allow with a flat address space.</p>
<p>Higher levels of integer range require more structures to deal with the additional digits, and therefore more complexity, size, power usage, and general expense. It is not at all uncommon, therefore, to see 4- or 8-bit <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> used in modern applications, even though CPUs with much higher range (such as 16, 32, 64, even 128-bit) are available. The simpler microcontrollers are usually cheaper, use less power, and therefore generate less heat, all of which can be major design considerations for electronic devices. However, in higher-end applications, the benefits afforded by the extra range (most often the additional address space) are more significant and often affect design choices. To gain some of the advantages afforded by both lower and higher bit lengths, many CPUs are designed with different bit widths for different portions of the device. For example, the IBM <a href="/wiki/System/370" title="System/370" class="mw-redirect">System/370</a> used a CPU that was primarily 32 bit, but it used 128-bit precision inside its <a href="/wiki/Floating_point" title="Floating point">floating point</a> units to facilitate greater accuracy and range in floating point numbers.<sup id="cite_ref-amdahl1964_5-1" class="reference"><a href="#cite_note-amdahl1964-5"><span>[</span>5<span>]</span></a></sup> Many later CPU designs use similar mixed bit width, especially when the processor is meant for general-purpose usage where a reasonable balance of integer and floating point capability is required.</p>
<h3><span class="mw-headline" id="Clock_rate">Clock rate</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=8" title="Edit section: Clock rate">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></div>
<p>The clock rate is the speed at which a microprocessor executes instructions. Every computer contains an internal clock that regulates the rate at which instructions are executed and synchronizes all the various computer components. The CPU requires a fixed number of clock ticks (or clock cycles) to execute each instruction. The faster the clock, the more instructions the CPU can execute per second.</p>
<p>Most CPUs, and indeed most <a href="/wiki/Sequential_logic" title="Sequential logic">sequential logic</a> devices, are <a href="/wiki/Synchronous_circuit" title="Synchronous circuit">synchronous</a> in nature.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span>[</span>h<span>]</span></a></sup> That is, they are designed with, and operate under, assumptions about a synchronization signal. This signal, known as a <a href="/wiki/Clock_signal" title="Clock signal">clock signal</a>, usually takes the form of a periodic <a href="/wiki/Square_wave" title="Square wave">square wave</a>. By calculating the maximum time that electrical signals can move in various branches of a CPU's many circuits, the designers can select an appropriate <a href="/wiki/Frequency" title="Frequency">period</a> for the clock signal.</p>
<p>This period must be longer than the amount of time it takes for a signal to move, or propagate, in the worst-case scenario. In setting the clock period to a value well above the worst-case <a href="/wiki/Propagation_delay" title="Propagation delay">propagation delay</a>, it is possible to design the entire CPU and the way it moves data around the "edges" of the rising and falling clock signal. This has the advantage of simplifying the CPU significantly, both from a design perspective and a component-count perspective. However, it also carries the disadvantage that the entire CPU must wait on its slowest elements, even though some portions of it are much faster. This limitation has largely been compensated for by various methods of increasing CPU parallelism (see below).</p>
<p>However, architectural improvements alone do not solve all of the drawbacks of globally synchronous CPUs. For example, a clock signal is subject to the delays of any other electrical signal. Higher clock rates in increasingly complex CPUs make it more difficult to keep the clock signal in phase (synchronized) throughout the entire unit. This has led many modern CPUs to require multiple identical clock signals to be provided to avoid delaying a single signal significantly enough to cause the CPU to malfunction. Another major issue as clock rates increase dramatically is the amount of heat that is <a href="/wiki/CPU_power_dissipation" title="CPU power dissipation">dissipated by the CPU</a>. The constantly changing clock causes many components to switch regardless of whether they are being used at that time. In general, a component that is switching uses more energy than an element in a static state. Therefore, as clock rate increases, so does energy consumption, causing the CPU to require more <a href="/wiki/Heat_dissipation" title="Heat dissipation" class="mw-redirect">heat dissipation</a> in the form of <a href="/wiki/CPU_cooling" title="CPU cooling" class="mw-redirect">CPU cooling</a> solutions.</p>
<p>One method of dealing with the switching of unneeded components is called <a href="/wiki/Clock_gating" title="Clock gating">clock gating</a>, which involves turning off the clock signal to unneeded components (effectively disabling them). However, this is often regarded as difficult to implement and therefore does not see common usage outside of very low-power designs. One notable late CPU design that uses extensive clock gating to reduce the power requirements of the videogame console is that of the IBM <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>-based <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a>.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span>[</span>8<span>]</span></a></sup> Another method of addressing some of the problems with a global clock signal is the removal of the clock signal altogether. While removing the global clock signal makes the design process considerably more complex in many ways, asynchronous (or clockless) designs carry marked advantages in power consumption and <a href="/wiki/Heat_dissipation" title="Heat dissipation" class="mw-redirect">heat dissipation</a> in comparison with similar synchronous designs. While somewhat uncommon, entire <a href="/wiki/Asynchronous_circuit#Asynchronous_CPU" title="Asynchronous circuit">asynchronous CPUs</a> have been built without utilizing a global clock signal. Two notable examples of this are the <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a> compliant <a href="/wiki/AMULET_microprocessor" title="AMULET microprocessor">AMULET</a> and the <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> R3000 compatible MiniMIPS. Rather than totally removing the clock signal, some CPU designs allow certain portions of the device to be asynchronous, such as using asynchronous <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALUs</a> in conjunction with superscalar pipelining to achieve some arithmetic performance gains. While it is not altogether clear whether totally asynchronous designs can perform at a comparable or better level than their synchronous counterparts, it is evident that they do at least excel in simpler math operations. This, combined with their excellent power consumption and heat dissipation properties, makes them very suitable for <a href="/wiki/Embedded_computer" title="Embedded computer" class="mw-redirect">embedded computers</a>.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span>[</span>9<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Parallelism">Parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=9" title="Edit section: Parallelism">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Nopipeline.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/220px-Nopipeline.png" width="220" height="39" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/330px-Nopipeline.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/440px-Nopipeline.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Nopipeline.png" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Model of a subscalar CPU. Notice that it takes fifteen cycles to complete three instructions.</div>
</div>
</div>
<p>The description of the basic operation of a CPU offered in the previous section describes the simplest form that a CPU can take. This type of CPU, usually referred to as <i>subscalar</i>, operates on and executes one instruction on one or two pieces of data at a time.</p>
<p>This process gives rise to an inherent inefficiency in subscalar CPUs. Since only one instruction is executed at a time, the entire CPU must wait for that instruction to complete before proceeding to the next instruction. As a result, the subscalar CPU gets "hung up" on instructions which take more than one clock cycle to complete execution. Even adding a second <a href="/wiki/Execution_unit" title="Execution unit">execution unit</a> (see below) does not improve performance much; rather than one pathway being hung up, now two pathways are hung up and the number of unused transistors is increased. This design, wherein the CPU's execution resources can operate on only one instruction at a time, can only possibly reach <i>scalar</i> performance (one instruction per clock). However, the performance is nearly always subscalar (less than one instruction per cycle).</p>
<p>Attempts to achieve scalar and better performance have resulted in a variety of design methodologies that cause the CPU to behave less linearly and more in parallel. When referring to parallelism in CPUs, two terms are generally used to classify these design techniques. <a href="/wiki/Instruction_level_parallelism" title="Instruction level parallelism" class="mw-redirect">Instruction level parallelism</a> (ILP) seeks to increase the rate at which instructions are executed within a CPU (that is, to increase the utilization of on-die execution resources), and <a href="/wiki/Thread_level_parallelism" title="Thread level parallelism" class="mw-redirect">thread level parallelism</a> (TLP) purposes to increase the number of <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a> (effectively individual programs) that a CPU can execute simultaneously. Each methodology differs both in the ways in which they are implemented, as well as the relative effectiveness they afford in increasing the CPU's performance for an application.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18"><span>[</span>i<span>]</span></a></sup></p>
<h4><span class="mw-headline" id="Instruction_level_parallelism">Instruction level parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=10" title="Edit section: Instruction level parallelism">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="rellink relarticle mainarticle">Main articles: <a href="/wiki/Instruction_pipelining" title="Instruction pipelining" class="mw-redirect">Instruction pipelining</a> and <a href="/wiki/Superscalar" title="Superscalar">Superscalar</a></div>
<div class="thumb tleft">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Fivestagespipeline.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/220px-Fivestagespipeline.png" width="220" height="64" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/330px-Fivestagespipeline.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/440px-Fivestagespipeline.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Fivestagespipeline.png" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Basic five-stage pipeline. In the best case scenario, this pipeline can sustain a completion rate of one instruction per cycle.</div>
</div>
</div>
<p>One of the simplest methods used to accomplish increased parallelism is to begin the first steps of instruction fetching and decoding before the prior instruction finishes executing. This is the simplest form of a technique known as <a href="/wiki/Instruction_pipelining" title="Instruction pipelining" class="mw-redirect">instruction pipelining</a>, and is utilized in almost all modern general-purpose CPUs. Pipelining allows more than one instruction to be executed at any given time by breaking down the execution pathway into discrete stages. This separation can be compared to an assembly line, in which an instruction is made more complete at each stage until it exits the execution pipeline and is retired.</p>
<p>Pipelining does, however, introduce the possibility for a situation where the result of the previous operation is needed to complete the next operation; a condition often termed data dependency conflict. To cope with this, additional care must be taken to check for these sorts of conditions and delay a portion of the <a href="/wiki/Instruction_pipeline" title="Instruction pipeline">instruction pipeline</a> if this occurs. Naturally, accomplishing this requires additional circuitry, so pipelined processors are more complex than subscalar ones (though not very significantly so). A pipelined processor can become very nearly scalar, inhibited only by pipeline stalls (an instruction spending more than one clock cycle in a stage).</p>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Superscalarpipeline.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/220px-Superscalarpipeline.svg.png" width="220" height="128" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/330px-Superscalarpipeline.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/440px-Superscalarpipeline.svg.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Superscalarpipeline.svg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Simple superscalar pipeline. By fetching and dispatching two instructions at a time, a maximum of two instructions per cycle can be completed.</div>
</div>
</div>
<p>Further improvement upon the idea of instruction pipelining led to the development of a method that decreases the idle time of CPU components even further. Designs that are said to be <i>superscalar</i> include a long instruction pipeline and multiple identical execution units.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span>[</span>10<span>]</span></a></sup> In a superscalar pipeline, multiple instructions are read and passed to a dispatcher, which decides whether or not the instructions can be executed in parallel (simultaneously). If so they are dispatched to available execution units, resulting in the ability for several instructions to be executed simultaneously. In general, the more instructions a superscalar CPU is able to dispatch simultaneously to waiting execution units, the more instructions will be completed in a given cycle.</p>
<p>Most of the difficulty in the design of a superscalar CPU architecture lies in creating an effective dispatcher. The dispatcher needs to be able to quickly and correctly determine whether instructions can be executed in parallel, as well as dispatch them in such a way as to keep as many execution units busy as possible. This requires that the instruction pipeline is filled as often as possible and gives rise to the need in superscalar architectures for significant amounts of <a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a>. It also makes <a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">hazard</a>-avoiding techniques like <a href="/wiki/Branch_prediction" title="Branch prediction" class="mw-redirect">branch prediction</a>, <a href="/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>, and <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">out-of-order execution</a> crucial to maintaining high levels of performance. By attempting to predict which branch (or path) a conditional instruction will take, the CPU can minimize the number of times that the entire pipeline must wait until a conditional instruction is completed. Speculative execution often provides modest performance increases by executing portions of code that may not be needed after a conditional operation completes. Out-of-order execution somewhat rearranges the order in which instructions are executed to reduce delays due to data dependencies. Also in case of Single Instructions Multiple Data&#160;— a case when a lot of data from the same type has to be processed, modern processors can disable parts of the pipeline so that when a single instruction is executed many times, the CPU skips the fetch and decode phases and thus greatly increases performance on certain occasions, especially in highly monotonous program engines such as video creation software and photo processing.</p>
<p>In the case where a portion of the CPU is superscalar and part is not, the part which is not suffers a performance penalty due to scheduling stalls. The Intel <a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a> <a href="/wiki/Pentium_(brand)" title="Pentium (brand)" class="mw-redirect">Pentium</a> had two superscalar ALUs which could accept one instruction per clock each, but its FPU could not accept one instruction per clock. Thus the P5 was integer superscalar but not floating point superscalar. Intel's successor to the P5 architecture, <a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, added superscalar capabilities to its floating point features, and therefore afforded a significant increase in floating point instruction performance.</p>
<p>Both simple pipelining and superscalar design increase a CPU's ILP by allowing a single processor to complete execution of instructions at rates surpassing one instruction per cycle (IPC).<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>j<span>]</span></a></sup> Most modern CPU designs are at least somewhat superscalar, and nearly all general purpose CPUs designed in the last decade are superscalar. In later years some of the emphasis in designing high-ILP computers has been moved out of the CPU's hardware and into its software interface, or <a href="/wiki/Instruction_set" title="Instruction set">ISA</a>. The strategy of the <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a> (VLIW) causes some ILP to become implied directly by the software, reducing the amount of work the CPU must perform to boost ILP and thereby reducing the design's complexity.</p>
<h4><span class="mw-headline" id="Thread-level_parallelism">Thread-level parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=11" title="Edit section: Thread-level parallelism">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Another strategy of achieving performance is to execute multiple programs or <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a> in parallel. This area of research is known as <a href="/wiki/Parallel_computing" title="Parallel computing">parallel computing</a>. In <a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a>, this strategy is known as Multiple Instructions-Multiple Data or MIMD.</p>
<p>One technology used for this purpose was <a href="/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> (MP). The initial flavor of this technology is known as <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP), where a small number of CPUs share a coherent view of their memory system. In this scheme, each CPU has additional hardware to maintain a constantly up-to-date view of memory. By avoiding stale views of memory, the CPUs can cooperate on the same program and programs can migrate from one CPU to another. To increase the number of cooperating CPUs beyond a handful, schemes such as <a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">non-uniform memory access</a> (NUMA) and <a href="/wiki/Directory-based_coherence_protocols" title="Directory-based coherence protocols" class="mw-redirect">directory-based coherence protocols</a> were introduced in the 1990s. SMP systems are limited to a small number of CPUs while NUMA systems have been built with thousands of processors. Initially, multiprocessing was built using multiple discrete CPUs and boards to implement the interconnect between the processors. When the processors and their interconnect are all implemented on a single silicon chip, the technology is known as a <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processor</a>.</p>
<p>It was later recognized that finer-grain parallelism existed with a single program. A single program might have several threads (or functions) that could be executed separately or in parallel. Some of the earliest examples of this technology implemented <a href="/wiki/Input/output" title="Input/output">input/output</a> processing such as <a href="/wiki/Direct_memory_access" title="Direct memory access">direct memory access</a> as a separate thread from the computation thread. A more general approach to this technology was introduced in the 1970s when systems were designed to run multiple computation threads in parallel. This technology is known as <a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">multi-threading</a> (MT). This approach is considered more cost-effective than multiprocessing, as only a small number of components within a CPU is replicated to support MT as opposed to the entire CPU in the case of MP. In MT, the execution units and the memory system including the caches are shared among multiple threads. The downside of MT is that the hardware support for multithreading is more visible to software than that of MP and thus supervisor software like operating systems have to undergo larger changes to support MT. One type of MT that was implemented is known as block multithreading, where one thread is executed until it is stalled waiting for data to return from external memory. In this scheme, the CPU would then quickly switch to another thread which is ready to run, the switch often done in one CPU clock cycle, such as the <a href="/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC</a> Technology. Another type of MT is known as <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a>, where instructions of multiple threads are executed in parallel within one CPU clock cycle.</p>
<p>For several decades from the 1970s to early 2000s, the focus in designing high performance general purpose CPUs was largely on achieving high ILP through technologies such as pipelining, caches, superscalar execution, out-of-order execution, etc. This trend culminated in large, power-hungry CPUs such as the Intel <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a>. By the early 2000s, CPU designers were thwarted from achieving higher performance from ILP techniques due to the growing disparity between CPU operating frequencies and main memory operating frequencies as well as escalating CPU power dissipation owing to more esoteric ILP techniques.</p>
<p>CPU designers then borrowed ideas from commercial computing markets such as <a href="/wiki/Transaction_processing" title="Transaction processing">transaction processing</a>, where the aggregate performance of multiple programs, also known as <a href="/wiki/Throughput" title="Throughput">throughput</a> computing, was more important than the performance of a single thread or program.</p>
<p>This reversal of emphasis is evidenced by the proliferation of dual and multiple core CMP (chip-level multiprocessing) designs and notably, Intel's newer designs resembling its less superscalar <a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> architecture. Late designs in several processor families exhibit CMP, including the <a href="/wiki/X86-64" title="X86-64">x86-64</a> <a href="/wiki/Opteron" title="Opteron">Opteron</a> and <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, the <a href="/wiki/SPARC" title="SPARC">SPARC</a> <a href="/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC T1</a>, IBM <a href="/wiki/POWER4" title="POWER4">POWER4</a> and <a href="/wiki/POWER5" title="POWER5">POWER5</a>, as well as several <a href="/wiki/Video_game_console" title="Video game console">video game console</a> CPUs like the <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a>'s triple-core PowerPC design, and the <a href="/wiki/PS3" title="PS3" class="mw-redirect">PS3</a>'s 7-core <a href="/wiki/Cell_(microprocessor)" title="Cell (microprocessor)">Cell microprocessor</a>.</p>
<h4><span class="mw-headline" id="Data_parallelism">Data parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=12" title="Edit section: Data parallelism">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="rellink relarticle mainarticle">Main articles: <a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a> and <a href="/wiki/SIMD" title="SIMD">SIMD</a></div>
<p>A less common but increasingly important paradigm of CPUs (and indeed, computing in general) deals with data parallelism. The processors discussed earlier are all referred to as some type of scalar device.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>k<span>]</span></a></sup> As the name implies, vector processors deal with multiple pieces of data in the context of one instruction. This contrasts with scalar processors, which deal with one piece of data for every instruction. Using <a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a>, these two schemes of dealing with data are generally referred to as <a href="/wiki/SIMD" title="SIMD">SIMD</a> (single instruction, multiple data) and <a href="/wiki/SISD" title="SISD">SISD</a> (single instruction, single data), respectively. The great utility in creating CPUs that deal with vectors of data lies in optimizing tasks that tend to require the same operation (for example, a sum or a <a href="/wiki/Dot_product" title="Dot product">dot product</a>) to be performed on a large set of data. Some classic examples of these types of tasks are <a href="/wiki/Multimedia" title="Multimedia">multimedia</a> applications (images, video, and sound), as well as many types of <a href="/wiki/Scientific_computing" title="Scientific computing" class="mw-redirect">scientific</a> and engineering tasks. Whereas a scalar CPU must complete the entire process of fetching, decoding, and executing each instruction and value in a set of data, a vector CPU can perform a single operation on a comparatively large set of data with one instruction. Of course, this is only possible when the application tends to require many steps which apply one operation to a large set of data.</p>
<p>Most early vector CPUs, such as the <a href="/wiki/Cray-1" title="Cray-1">Cray-1</a>, were associated almost exclusively with scientific research and <a href="/wiki/Cryptography" title="Cryptography">cryptography</a> applications. However, as multimedia has largely shifted to digital media, the need for some form of SIMD in general-purpose CPUs has become significant. Shortly after inclusion of <a href="/wiki/Floating_point_unit" title="Floating point unit" class="mw-redirect">floating point execution units</a> started to become commonplace in general-purpose processors, specifications for and implementations of SIMD execution units also began to appear for general-purpose CPUs. Some of these early SIMD specifications like HP's <a href="/wiki/Multimedia_Acceleration_eXtensions" title="Multimedia Acceleration eXtensions">Multimedia Acceleration eXtensions</a> (MAX) and Intel's <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> were integer-only. This proved to be a significant impediment for some software developers, since many of the applications that benefit from SIMD primarily deal with <a href="/wiki/Floating_point" title="Floating point">floating point</a> numbers. Progressively, these early designs were refined and remade into some of the common, modern SIMD specifications, which are usually associated with one ISA. Some notable modern examples are Intel's <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> and the PowerPC-related <a href="/wiki/AltiVec" title="AltiVec">AltiVec</a> (also known as VMX).<sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span>[</span>l<span>]</span></a></sup></p>
<h2><span class="mw-headline" id="Performance">Performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=13" title="Edit section: Performance">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink">Further information: <a href="/wiki/Computer_performance" title="Computer performance">Computer performance</a>&#160;and&#160;<a href="/wiki/Benchmark_(computing)" title="Benchmark (computing)">Benchmark (computing)</a></div>
<p>The <i>performance</i> or <i>speed</i> of a processor depends on the clock rate (generally given in multiples of <a href="/wiki/Hertz" title="Hertz">hertz</a>) and the instructions per clock (IPC), which together are the factors for the <a href="/wiki/Instructions_per_second" title="Instructions per second">instructions per second</a> (IPS) that the CPU can perform.<sup id="cite_ref-Freq_23-0" class="reference"><a href="#cite_note-Freq-23"><span>[</span>11<span>]</span></a></sup> Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches, whereas realistic workloads consist of a mix of instructions and applications, some of which take longer to execute than others. The performance of the <a href="/wiki/Memory_hierarchy" title="Memory hierarchy">memory hierarchy</a> also greatly affects processor performance, an issue barely considered in MIPS calculations. Because of these problems, various standardized tests, often called <a href="/wiki/Benchmark_(computing)" title="Benchmark (computing)">"benchmarks"</a> for this purpose—such as <a href="/wiki/SPECint" title="SPECint">SPECint</a> – have been developed to attempt to measure the real effective performance in commonly used applications.</p>
<p>Processing performance of computers is increased by using <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processors</a>, which essentially is plugging two or more individual processors (called <i>cores</i> in this sense) into one <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a>.<sup id="cite_ref-tt_24-0" class="reference"><a href="#cite_note-tt-24"><span>[</span>12<span>]</span></a></sup> Ideally, a dual core processor would be nearly twice as powerful as a single core processor. In practice, however, the performance gain is far less, only about 50%,<sup id="cite_ref-tt_24-1" class="reference"><a href="#cite_note-tt-24"><span>[</span>12<span>]</span></a></sup> due to imperfect software algorithms and implementation. Increasing the number of cores in a processor (i.e. dual-core, quad-core, etc.) increases the workload that can be handled. This means that the processor can now handle numerous asynchronous events, interrupts, etc. which can take a toll on the CPU (Central Processing Unit) when overwhelmed. These cores can be thought of as different floors in a processing plant, with each floor handling a different task. Sometimes, these cores will handle the same tasks as cores adjacent to them if a single core is not enough to handle the information.</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=14" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="div-col columns column-count column-count-3" style="-moz-column-count: 3; -webkit-column-count: 3; column-count: 3;">
<ul>
<li><a href="/wiki/Accelerated_Processing_Unit" title="Accelerated Processing Unit" class="mw-redirect">Accelerated Processing Unit</a></li>
<li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer" class="mw-redirect">CISC</a></li>
<li><a href="/wiki/Computer_bus" title="Computer bus" class="mw-redirect">Computer bus</a></li>
<li><a href="/wiki/Computer_engineering" title="Computer engineering">Computer engineering</a></li>
<li><a href="/wiki/CPU_core_voltage" title="CPU core voltage">CPU core voltage</a></li>
<li><a href="/wiki/CPU_socket" title="CPU socket">CPU socket</a></li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a></li>
<li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a></li>
<li><a href="/wiki/List_of_CPU_architectures" title="List of CPU architectures">List of CPU architectures</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core processor</a></li>
<li><a href="/wiki/Ring_(computer_security)" title="Ring (computer security)">Ring (computer security)</a></li>
<li><a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processing</a></li>
<li><a href="/wiki/True_Performance_Index" title="True Performance Index">True Performance Index</a></li>
<li><a href="/wiki/Wait_state" title="Wait state">Wait state</a></li>
</ul>
</div>
<h2><span class="mw-headline" id="References_and_notes">References and notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=15" title="Edit section: References and notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=16" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="reflist columns references-column-count references-column-count-2" style="-moz-column-count: 2; -webkit-column-count: 2; column-count: 2; list-style-type: lower-alpha;">
<ol class="references">
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text">Integrated circuits are now used to implement all CPUs, except for a few machines designed to withstand large electromagnetic pulses, say from a nuclear weapon.</span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text">The so-called 'von Neumann' memo expounded the idea of stored programs, stored say, on punch cards, paper tape, or magnetic tape</span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text">Since the program counter counts <i>memory addresses</i> and not <i>instructions,</i> it is incremented by the number of memory units that the instruction word contains. In the case of simple fixed-length instruction word ISAs, this is always the same number. For example, a fixed-length 32-bit instruction word ISA that uses 8-bit memory words would always increment the PC by 4 (except in the case of jumps). ISAs that use variable length instruction words,increment the PC by the number of memory words corresponding to the last instruction's length.</span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text">Because the instruction set architecture of a CPU is fundamental to its interface and usage, it is often used as a classification of the "type" of CPU. For example, a "PowerPC CPU" uses some variant of the PowerPC ISA. A system can execute a different ISA by running an emulator.</span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text">Some early computers like the Harvard Mark I did not support any kind of "jump" instruction, effectively limiting the complexity of the programs they could run. It is largely for this reason that these computers are often not considered to contain a CPU proper, despite their close similarity as stored program computers.</span></li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text">The physical concept of <a href="/wiki/Voltage" title="Voltage">voltage</a> is an analog one by its nature, practically having an infinite range of possible values. For the purpose of physical representation of binary numbers, set ranges of voltages are defined as one or zero. These ranges are usually influenced by the circuit designs and operational parameters of the switching elements used to create the CPU, such as a <a href="/wiki/Transistor" title="Transistor">transistor</a>'s threshold level.</span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text">While a CPU's integer size sets a limit on integer ranges, this can (and often is) overcome using a combination of software and hardware techniques. By using additional memory, software can represent integers many magnitudes larger than the CPU can. Sometimes the CPU's ISA will even facilitate operations on integers larger than it can natively represent by providing instructions to make large integer arithmetic relatively quick. While this method of dealing with large integers is somewhat slower than utilizing a CPU with higher integer size, it is a reasonable trade-off in cases where natively supporting the full integer range needed would be cost-prohibitive. See <a href="/wiki/Arbitrary-precision_arithmetic" title="Arbitrary-precision arithmetic">Arbitrary-precision arithmetic</a> for more details on purely software-supported arbitrary-sized integers.</span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text">In fact, all synchronous CPUs use a combination of <a href="/wiki/Sequential_logic" title="Sequential logic">sequential logic</a> and <a href="/wiki/Combinational_logic" title="Combinational logic">combinational logic</a>. (See <a href="/wiki/Boolean_logic" title="Boolean logic" class="mw-redirect">boolean logic</a>)</span></li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text">Neither <a href="/wiki/Instruction_level_parallelism" title="Instruction level parallelism" class="mw-redirect">ILP</a> nor <a href="/wiki/Thread_level_parallelism" title="Thread level parallelism" class="mw-redirect">TLP</a> is inherently superior over the other; they are simply different means by which to increase CPU parallelism. As such, they both have advantages and disadvantages, which are often determined by the type of software that the processor is intended to run. High-TLP CPUs are often used in applications that lend themselves well to being split up into numerous smaller applications, so-called "<a href="/wiki/Embarrassingly_parallel" title="Embarrassingly parallel">embarrassingly parallel</a> problems". Frequently, a computational problem that can be solved quickly with high TLP design strategies like SMP take significantly more time on high ILP devices like superscalar CPUs, and vice versa.</span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text">Best-case scenario (or peak) IPC rates in very superscalar architectures are difficult to maintain since it is impossible to keep the instruction pipeline filled all the time. Therefore, in highly superscalar CPUs, average sustained IPC is often discussed rather than peak IPC.</span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text">Earlier the term scalar was used to compare the IPC (instructions per cycle) count afforded by various ILP methods. Here the term is used in the strictly mathematical sense to contrast with vectors. See <a href="/wiki/Scalar_(mathematics)" title="Scalar (mathematics)">scalar (mathematics)</a> and <a href="/wiki/Vector_(geometric)" title="Vector (geometric)" class="mw-redirect">Vector (geometric)</a>.</span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text">Although SSE/SSE2/SSE3 have superseded MMX in Intel's general purpose CPUs, later <a href="/wiki/IA-32" title="IA-32">IA-32</a> designs still support MMX. This is usually accomplished by providing most of the MMX functionality with the same hardware that supports the much more expansive SSE instruction sets.</span></li>
</ol>
</div>
<h3><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=17" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-espin2-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-espin2_1-0">^</a></b></span> <span class="reference-text"><span class="citation book"><a href="/w/index.php?title=Envos_Corporation&amp;action=edit&amp;redlink=1" class="new" title="Envos Corporation (page does not exist)">Envos Corporation</a> (September 1988). <a rel="nofollow" class="external text" href="http://www.bitsavers.org/pdf/xerox/interlisp/400004_1108UsersGuide_Sep88.pdf">"1. INTRODUCTION"</a> (PDF). <i>1108 USER'S GUIDE</i> (Manual). Envos Corporation. p.&#160;1<span class="reference-accessdate">. Retrieved May 24, 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.atitle=1108+USER%27S+GUIDE&amp;rft.au=Envos+Corporation&amp;rft.aulast=Envos+Corporation&amp;rft.btitle=1.+INTRODUCTION&amp;rft.date=September+1988&amp;rft.genre=bookitem&amp;rft_id=http%3A%2F%2Fwww.bitsavers.org%2Fpdf%2Fxerox%2Finterlisp%2F400004_1108UsersGuide_Sep88.pdf&amp;rft.pages=1&amp;rft.pub=Envos+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-weik1961-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-weik1961_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-weik1961_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation journal">Weik, Martin H. (1961). <a rel="nofollow" class="external text" href="http://ed-thelen.org/comp-hist/BRL61.html"><i>A Third Survey of Domestic Electronic Digital Computing Systems</i></a>. <a href="/wiki/Ballistics_Research_Laboratory" title="Ballistics Research Laboratory" class="mw-redirect">Ballistic Research Laboratories</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.aulast=Weik%2C+Martin+H.&amp;rft.au=Weik%2C+Martin+H.&amp;rft.btitle=A+Third+Survey+of+Domestic+Electronic+Digital+Computing+Systems&amp;rft.date=1961&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fed-thelen.org%2Fcomp-hist%2FBRL61.html&amp;rft.pub=Ballistic+Research+Laboratories&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><span class="citation journal"><a rel="nofollow" class="external text" href="http://www.virtualtravelog.net/entries/2003-08-TheFirstDraft.pdf"><i>First Draft of a Report on the EDVAC</i></a>. <a href="/wiki/Moore_School_of_Electrical_Engineering" title="Moore School of Electrical Engineering">Moore School of Electrical Engineering</a>, <a href="/wiki/University_of_Pennsylvania" title="University of Pennsylvania">University of Pennsylvania</a>. 1945.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.btitle=First+Draft+of+a+Report+on+the+EDVAC&amp;rft.date=1945&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.virtualtravelog.net%2Fentries%2F2003-08-TheFirstDraft.pdf&amp;rft.pub=Moore+School+of+Electrical+Engineering%2C+University+of+Pennsylvania&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><span id="CITEREFEnticknap1998" class="citation">Enticknap, Nicholas (Summer 1998), <a rel="nofollow" class="external text" href="http://www.cs.man.ac.uk/CCS/res/res20.htm#d">"Computing's Golden Jubilee"</a>, <i>Resurrection</i> (The Computer Conservation Society) (20), <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/0958-7403">0958-7403</a><span class="reference-accessdate">, retrieved 19 April 2008</span></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.atitle=Computing%27s+Golden+Jubilee&amp;rft.au=Enticknap%2C+Nicholas&amp;rft.aufirst=Nicholas&amp;rft.aulast=Enticknap&amp;rft.date=Summer+1998&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.cs.man.ac.uk%2FCCS%2Fres%2Fres20.htm%23d&amp;rft.issn=0958-7403&amp;rft.issue=20&amp;rft.jtitle=Resurrection&amp;rft.pub=The+Computer+Conservation+Society&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-amdahl1964-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-amdahl1964_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amdahl1964_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation journal"><a href="/wiki/Gene_Amdahl" title="Gene Amdahl">Amdahl, G. M.</a>, Blaauw, G. A., &amp; Brooks, F. P. Jr. (1964). <a rel="nofollow" class="external text" href="http://www.research.ibm.com/journal/rd/441/amdahl.pdf"><i>Architecture of the IBM System/360</i></a>. IBM Research.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.au=Amdahl%2C+G.+M.%2C+Blaauw%2C+G.+A.%2C+%26+Brooks%2C+F.+P.+Jr.&amp;rft.aulast=Amdahl%2C+G.+M.%2C+Blaauw%2C+G.+A.%2C+%26+Brooks%2C+F.+P.+Jr.&amp;rft.btitle=Architecture+of+the+IBM+System%2F360&amp;rft.date=1964&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.research.ibm.com%2Fjournal%2Frd%2F441%2Famdahl.pdf&amp;rft.pub=IBM+Research&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><span class="citation book"><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a> (November 1975). <a rel="nofollow" class="external text" href="http://www.classiccmp.org/bitsavers/pdf/dec/pdp11/1103/EK-LSI11-TM-002.pdf">"LSI-11 Module Descriptions"</a>. <i>LSI-11, PDP-11/03 user's manual</i> (2nd ed.). Maynard, Massachusetts: Digital Equipment Corporation. pp.&#160;4–3.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.atitle=LSI-11%2C+PDP-11%2F03+user%27s+manual&amp;rft.au=Digital+Equipment+Corporation&amp;rft.aulast=Digital+Equipment+Corporation&amp;rft.btitle=LSI-11+Module+Descriptions&amp;rft.date=November+1975&amp;rft.edition=2nd&amp;rft.genre=bookitem&amp;rft_id=http%3A%2F%2Fwww.classiccmp.org%2Fbitsavers%2Fpdf%2Fdec%2Fpdp11%2F1103%2FEK-LSI11-TM-002.pdf&amp;rft.pages=4%E2%80%933&amp;rft.place=Maynard%2C+Massachusetts&amp;rft.pub=Digital+Equipment+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-MooresLaw-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-MooresLaw_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-MooresLaw_8-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation journal"><a rel="nofollow" class="external text" href="ftp://download.intel.com/museum/Moores_Law/Video-Transcripts/Excepts_A_Conversation_with_Gordon_Moore.pdf"><i>Excerpts from A Conversation with Gordon Moore: Moore's Law</i></a> (PDF). Intel. 2005<span class="reference-accessdate">. Retrieved 2012-07-25</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.btitle=Excerpts+from+A+Conversation+with+Gordon+Moore%3A+Moore%27s+Law&amp;rft.date=2005&amp;rft.genre=book&amp;rft_id=ftp%3A%2F%2Fdownload.intel.com%2Fmuseum%2FMoores_Law%2FVideo-Transcripts%2FExcepts_A_Conversation_with_Gordon_Moore.pdf&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><span class="citation web">Brown, Jeffery (2005). <a rel="nofollow" class="external text" href="http://www-128.ibm.com/developerworks/power/library/pa-fpfxbox/?ca=dgr-lnxw07XBoxDesign">"Application-customized CPU design"</a>. IBM developerWorks<span class="reference-accessdate">. Retrieved 2005-12-17</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.au=Brown%2C+Jeffery&amp;rft.aufirst=Jeffery&amp;rft.aulast=Brown&amp;rft.btitle=Application-customized+CPU+design&amp;rft.date=2005&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww-128.ibm.com%2Fdeveloperworks%2Fpower%2Flibrary%2Fpa-fpfxbox%2F%3Fca%3Ddgr-lnxw07XBoxDesign&amp;rft.pub=IBM+developerWorks&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><span class="citation journal">Garside, J. D., Furber, S. B., &amp; Chung, S-H (1999). <a rel="nofollow" class="external text" href="http://www.cs.manchester.ac.uk/apt/publications/papers/async99_A3.php"><i>AMULET3 Revealed</i></a>. <a href="/wiki/University_of_Manchester" title="University of Manchester">University of Manchester</a> Computer Science Department.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.au=Garside%2C+J.+D.%2C+Furber%2C+S.+B.%2C+%26+Chung%2C+S-H&amp;rft.aulast=Garside%2C+J.+D.%2C+Furber%2C+S.+B.%2C+%26+Chung%2C+S-H&amp;rft.btitle=AMULET3+Revealed&amp;rft.date=1999&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cs.manchester.ac.uk%2Fapt%2Fpublications%2Fpapers%2Fasync99_A3.php&amp;rft.pub=University+of+Manchester+Computer+Science+Department&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><span class="citation web">Huynh, Jack (2003). <a rel="nofollow" class="external text" href="http://courses.ece.uiuc.edu/ece512/Papers/Athlon.pdf">"The AMD Athlon XP Processor with 512KB L2 Cache"</a>. University of Illinois&#160;— Urbana-Champaign. pp.&#160;6–11<span class="reference-accessdate">. Retrieved 2007-10-06</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.aufirst=Jack&amp;rft.au=Huynh%2C+Jack&amp;rft.aulast=Huynh&amp;rft.btitle=The+AMD+Athlon+XP+Processor+with+512KB+L2+Cache&amp;rft.date=2003&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fcourses.ece.uiuc.edu%2Fece512%2FPapers%2FAthlon.pdf&amp;rft.pages=6%E2%80%9311&amp;rft.pub=University+of+Illinois%26nbsp%3B%E2%80%94+Urbana-Champaign&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Freq-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-Freq_23-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/Glossary/C/CPU_Frequency.html">"CPU Frequency"</a>. <i>CPU World Glossary</i>. CPU World. 25 March 2008<span class="reference-accessdate">. Retrieved 1 January 2010</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.atitle=CPU+Frequency&amp;rft.date=25+March+2008&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FGlossary%2FC%2FCPU_Frequency.html&amp;rft.jtitle=CPU+World+Glossary&amp;rft.pub=CPU+World&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-tt-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-tt_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tt_24-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://searchdatacenter.techtarget.com/sDefinition/0,,sid80_gci1015740,00.html">"What is (a) multi-core processor?"</a>. <i>Data Center Definitions</i>. SearchDataCenter.com. 27 March 2007<span class="reference-accessdate">. Retrieved 1 January 2010</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit&amp;rft.atitle=What+is+%28a%29+multi-core+processor%3F&amp;rft.date=27+March+2007&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fsearchdatacenter.techtarget.com%2FsDefinition%2F0%2C%2Csid80_gci1015740%2C00.html&amp;rft.jtitle=Data+Center+Definitions&amp;rft.pub=SearchDataCenter.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=18" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div id="section_SpokenWikipedia" class="infobox sisterproject noprint">
<div style="text-align: center;"><b>Listen to this article (2 parts)&#160;<span style="font-weight:bold;">·</span>  <a href="/wiki/File:Central_Processing_Unit_(Part_1).ogg" title="File:Central Processing Unit (Part 1).ogg">(info)</a></b></div>
<div style="text-align: center; font-size: 90%; margin-bottom: .4em;"><i><a href="//upload.wikimedia.org/wikipedia/commons/0/09/Central_Processing_Unit_%28Part_1%29.ogg" class="internal" title="Central Processing Unit (Part 1).ogg">Part 1</a>&#160;• <a href="//upload.wikimedia.org/wikipedia/commons/3/37/Central_Processing_Unit_%28Part_2%29.ogg" class="internal" title="Central Processing Unit (Part 2).ogg">Part 2</a></i></div>
<div style="float: left; margin-left: 5px;">
<div class="floatnone"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/45px-Sound-icon.svg.png" width="45" height="34" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/68px-Sound-icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/90px-Sound-icon.svg.png 2x" /></div>
</div>
<div style="font-size: xx-small; line-height: 1.6em; margin-left: 60px;">This audio file was created from a revision of the "<span class="fn">Central processing unit</span>" article dated 2006-06-13, and does not reflect subsequent edits to the article. (<a href="/wiki/Wikipedia:Media_help" title="Wikipedia:Media help">Audio help</a>)</div>
<div style="text-align: center; clear: both"><b><a href="/wiki/Wikipedia:Spoken_articles" title="Wikipedia:Spoken articles">More spoken articles</a></b></div>
</div>
<div style="right:30px; display:none;" class="metadata topicon" id="spoken-icon"><a href="/wiki/File:Central_Processing_Unit_(Part_1).ogg" title="File:Central Processing Unit (Part 1).ogg"><img alt="Sound-icon.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/15px-Sound-icon.svg.png" width="15" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/23px-Sound-icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/47/Sound-icon.svg/30px-Sound-icon.svg.png 2x" /></a></div>
<table class="metadata mbox-small plainlinks" style="border:1px solid #aaa; background-color:#f9f9f9;">
<tr>
<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" width="30" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" /></td>
<td class="mbox-text plainlist" style="">Wikimedia Commons has media related to <i><b><a href="//commons.wikimedia.org/wiki/Category:Microprocessors" class="extiw" title="commons:Category:Microprocessors">Microprocessors</a></b></i>.</td>
</tr>
</table>
<table class="metadata mbox-small plainlinks" style="border:1px solid #aaa; background-color:#f9f9f9;">
<tr>
<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/91/Wikiversity-logo.svg/40px-Wikiversity-logo.svg.png" width="40" height="32" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/91/Wikiversity-logo.svg/60px-Wikiversity-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/91/Wikiversity-logo.svg/80px-Wikiversity-logo.svg.png 2x" /></td>
<td class="mbox-text plainlist" style="">Wikiversity has learning materials about <i><b><a href="//en.wikiversity.org/wiki/Introduction_to_Computers/Processor" class="extiw" title="v:Introduction to Computers/Processor">Introduction to Computers/Processor</a></b></i></td>
</tr>
</table>
<ul>
<li><a rel="nofollow" class="external text" href="http://www.howstuffworks.com/microprocessor.htm">How Microprocessors Work</a> at <a href="/wiki/HowStuffWorks" title="HowStuffWorks">HowStuffWorks</a>.</li>
<li><a rel="nofollow" class="external text" href="http://spectrum.ieee.org/25chips">25 Microchips that shook the world</a> – an article by the <a href="/wiki/Institute_of_Electrical_and_Electronics_Engineers" title="Institute of Electrical and Electronics Engineers">Institute of Electrical and Electronics Engineers</a>.</li>
</ul>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:CPU_technologies" title="Template:CPU technologies"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:CPU_technologies" title="Template talk:CPU technologies"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><strong class="selflink">CPU technologies</strong></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a> (<a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">Modified Harvard</a>)</li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">von Neumann</a></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Instruction_set" title="Instruction set">Instruction set</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Application-specific_instruction-set_processor" title="Application-specific instruction-set processor">ASIP</a></li>
<li><a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">CISC</a></li>
<li><a href="/wiki/Explicit_Data_Graph_Execution" title="Explicit Data Graph Execution">EDGE</a></li>
<li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/1-bit_architecture" title="1-bit architecture">1-bit</a></li>
<li><a href="/wiki/4-bit" title="4-bit">4-bit</a></li>
<li><a href="/wiki/8-bit" title="8-bit">8-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">9-bit</a></li>
<li><a href="/wiki/Ferranti_Mercury" title="Ferranti Mercury">10-bit</a></li>
<li><a href="/wiki/12-bit" title="12-bit">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit" title="16-bit">16-bit</a></li>
<li><a href="/wiki/18-bit" title="18-bit">18-bit</a></li>
<li><a href="/wiki/Z3_(computer)" title="Z3 (computer)">22-bit</a></li>
<li><a href="/wiki/24-bit" title="24-bit">24-bit</a></li>
<li><a href="/wiki/UNIVAC_III" title="UNIVAC III">25-bit</a></li>
<li><a href="/wiki/Saturn_Launch_Vehicle_Digital_Computer" title="Saturn Launch Vehicle Digital Computer">26-bit</a></li>
<li><a href="/wiki/D-17B" title="D-17B">27-bit</a></li>
<li><a href="/wiki/31-bit" title="31-bit">31-bit</a></li>
<li><a href="/wiki/32-bit" title="32-bit">32-bit</a></li>
<li><a href="/wiki/ZEBRA_(computer)" title="ZEBRA (computer)">33-bit</a></li>
<li><a href="/wiki/Fast_Universal_Digital_Computer_M-2" title="Fast Universal Digital Computer M-2">34-bit</a></li>
<li><a href="/wiki/36-bit" title="36-bit">36-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">39-bit</a></li>
<li><a href="/wiki/IAS_machine" title="IAS machine">40-bit</a></li>
<li><a href="/wiki/48-bit" title="48-bit">48-bit</a></li>
<li><a href="/wiki/Atanasoff%E2%80%93Berry_Computer" title="Atanasoff–Berry Computer" class="mw-redirect">50-bit</a></li>
<li><a href="/wiki/60-bit" title="60-bit">60-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit" title="128-bit">128-bit</a></li>
<li><a href="/wiki/256-bit" title="256-bit">256-bit</a></li>
<li><a href="/wiki/512-bit" title="512-bit">512-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">variable</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">Pipeline</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Instruction_pipeline" title="Instruction pipeline">Instruction pipelining</a></li>
<li><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">In-order &amp; out-of-order execution</a></li>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative execution</a></li>
<li><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></li>
<li><a href="/wiki/Bubble_(computing)" title="Bubble (computing)">Bubble</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel level</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul>
<li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li>
</ul>
</li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a>
<ul>
<li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar" title="Superscalar">Superscalar</a></li>
</ul>
</li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
</ul>
</li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul>
<li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal multithreading</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous multithreading</a>
<ul>
<li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul>
<li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Types</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a></li>
<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Components</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALU</a></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a></li>
<li><a href="/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>
<li>(<a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a>, <a href="/wiki/Demultiplexer" title="Demultiplexer" class="mw-redirect">Demultiplexer</a>)</li>
<li><a href="/wiki/Processor_register" title="Processor register">Registers</a></li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">TLB</a></li>
<li><a href="/wiki/CPU_cache" title="CPU cache">Cache</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a></li>
<li><a href="/wiki/Control_unit" title="Control unit">Control unit</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Power_management" title="Power management">Power<br />
management</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Basic_computer_components" title="Template:Basic computer components"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Basic_computer_components" title="Template talk:Basic computer components"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Basic_computer_components&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="/wiki/Computer" title="Computer">Basic computer components</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Input_device" title="Input device">Input devices</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Computer_keyboard" title="Computer keyboard">Keyboard</a></li>
<li><a href="/wiki/Image_scanner" title="Image scanner">Image scanner</a></li>
<li><a href="/wiki/Microphone" title="Microphone">Microphone</a></li>
<li><a href="/wiki/Pointing_device" title="Pointing device">Pointing device</a>
<ul>
<li><a href="/wiki/Graphics_tablet" title="Graphics tablet">Graphics tablet</a></li>
<li><a href="/wiki/Joystick" title="Joystick">Joystick</a></li>
<li><a href="/wiki/Light_pen" title="Light pen">Light pen</a></li>
<li><a href="/wiki/Mouse_(computing)" title="Mouse (computing)">Mouse</a></li>
<li><a href="/wiki/Pointing_stick" title="Pointing stick">Pointing stick</a></li>
<li><a href="/wiki/Touchpad" title="Touchpad">Touchpad</a></li>
<li><a href="/wiki/Touchscreen" title="Touchscreen">Touchscreen</a></li>
<li><a href="/wiki/Trackball" title="Trackball">Trackball</a></li>
</ul>
</li>
<li><a href="/wiki/Webcam" title="Webcam">Webcam</a>
<ul>
<li><a href="/wiki/Softcam" title="Softcam">Softcam</a></li>
</ul>
</li>
<li><a href="/wiki/Refreshable_braille_display" title="Refreshable braille display">Refreshable braille display</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Output_device" title="Output device">Output devices</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Computer_monitor" title="Computer monitor">Monitor</a></li>
<li><a href="/wiki/Refreshable_braille_display" title="Refreshable braille display">Refreshable braille display</a></li>
<li><a href="/wiki/Printer_(computing)" title="Printer (computing)">Printer</a></li>
<li><a href="/wiki/Computer_speaker" title="Computer speaker">Speakers</a></li>
<li><a href="/wiki/Plotter" title="Plotter">Plotter</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Removable_media" title="Removable media">Removable<br />
data storage</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Optical_disc_drive" title="Optical disc drive">Optical disc drive</a>
<ul>
<li><a href="/wiki/CD-RW" title="CD-RW">CD-RW</a></li>
<li><a href="/wiki/DVD%2BRW" title="DVD+RW">DVD+RW</a></li>
</ul>
</li>
<li><a href="/wiki/Disk_pack" title="Disk pack">Disk pack</a></li>
<li><a href="/wiki/Floppy_disk" title="Floppy disk">Floppy disk</a></li>
<li><a href="/wiki/Memory_card" title="Memory card">Memory card</a></li>
<li><a href="/wiki/USB_flash_drive" title="USB flash drive">USB flash drive</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Computer_case" title="Computer case">Computer case</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><strong class="selflink">Central processing unit</strong> (CPU)</li>
<li><a href="/wiki/Hard_disk_drive" title="Hard disk drive">HDD</a> / <a href="/wiki/Solid-state_drive" title="Solid-state drive">SSD</a> / <a href="/wiki/Solid-state_hybrid_drive" title="Solid-state hybrid drive" class="mw-redirect">SSHD</a></li>
<li><a href="/wiki/Motherboard" title="Motherboard">Motherboard</a></li>
<li><a href="/wiki/Network_interface_controller" title="Network interface controller">Network interface controller</a></li>
<li><a href="/wiki/Power_supply_unit_(computer)" title="Power supply unit (computer)">Power supply</a></li>
<li><a href="/wiki/Random-access_memory" title="Random-access memory">Random-access memory</a> (RAM)</li>
<li><a href="/wiki/Sound_card" title="Sound card">Sound card</a></li>
<li><a href="/wiki/Video_card" title="Video card">Video card</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Computer_port_(hardware)" title="Computer port (hardware)">Data ports</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Ethernet" title="Ethernet">Ethernet</a></li>
<li><a href="/wiki/IEEE_1394" title="IEEE 1394">FireWire</a> (IEEE 1394)</li>
<li><a href="/wiki/Parallel_port" title="Parallel port">Parallel port</a></li>
<li><a href="/wiki/Serial_port" title="Serial port">Serial port</a></li>
<li><a href="/wiki/USB" title="USB">USB</a></li>
<li><a href="/wiki/Audio_jack" title="Audio jack" class="mw-redirect">audio jack</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<p><span id="interwiki-tt-fa"></span></p>


<!-- 
NewPP limit report
Parsed by mw1076
CPU time usage: 1.520 seconds
Real time usage: 1.650 seconds
Preprocessor visited node count: 2390/1000000
Preprocessor generated node count: 15706/1500000
Post‐expand include size: 67617/2048000 bytes
Template argument size: 5273/2048000 bytes
Highest expansion depth: 10/40
Expensive parser function count: 6/500
Lua time usage: 0.092/10.000 seconds
Lua memory usage: 2.02 MB/50 MB
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:5218-0!*!0!!en!4!* and timestamp 20140327161957
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>								<div class="printfooter">
				Retrieved from "<a href="http://en.wikipedia.org/w/index.php?title=Central_processing_unit&amp;oldid=600744248">http://en.wikipedia.org/w/index.php?title=Central_processing_unit&amp;oldid=600744248</a>"				</div>
												<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Central_processing_unit" title="Category:Central processing unit">Central processing unit</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_using_fixed_number_of_columns_in_reflist" title="Category:Articles using fixed number of columns in reflist">Articles using fixed number of columns in reflist</a></li><li><a href="/wiki/Category:Spoken_articles" title="Category:Spoken articles">Spoken articles</a></li><li><a href="/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata" title="Category:Commons category with local link same as on Wikidata">Commons category with local link same as on Wikidata</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
				<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul>
<li id="pt-createaccount"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Central+processing+unit&amp;type=signup">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Central+processing+unit" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>	</ul>
</div>
				<div id="left-navigation">
					<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul>
					<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/Central_processing_unit"  title="View the content page [c]" accesskey="c">Article</a></span></li>
					<li  id="ca-talk"><span><a href="/wiki/Talk:Central_processing_unit"  title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>
			</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<h3 id="mw-vector-current-variant">
		</h3>
	<h3 id="p-variants-label"><span>Variants</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
				</div>
				<div id="right-navigation">
					<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul>
					<li id="ca-view" class="selected"><span><a href="/wiki/Central_processing_unit" >Read</a></span></li>
					<li id="ca-edit"><span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit"  title="You can edit this page. &#10;Please review your changes before saving. [e]" accesskey="e">Edit</a></span></li>
					<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=Central_processing_unit&amp;action=history"  title="Past versions of this page [h]" accesskey="h">View history</a></span></li>
			</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<h3 id="p-cactions-label"><span>Actions</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
<div id="p-search" role="search">
	<h3><label for="searchInput">Search</label></h3>
	<form action="/w/index.php" id="searchform">
					<div id="simpleSearch">
					<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" />		</div>
	</form>
</div>
				</div>
			</div>
			<div id="mw-panel">
					<div id="p-logo" role="banner"><a style="background-image: url(//upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
				<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
	<h3 id='p-navigation-label'>Navigation</h3>
	<div class="body">
		<ul>
			<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
			<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
			<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li>
			<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
			<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
			<li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
	<h3 id='p-interaction-label'>Interaction</h3>
	<div class="body">
		<ul>
			<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
			<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
			<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
			<li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
	<h3 id='p-tb-label'>Tools</h3>
	<div class="body">
		<ul>
			<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Central_processing_unit" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
			<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Central_processing_unit" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
			<li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li>
			<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
			<li id="t-permalink"><a href="/w/index.php?title=Central_processing_unit&amp;oldid=600744248" title="Permanent link to this revision of the page">Permanent link</a></li>
			<li id="t-info"><a href="/w/index.php?title=Central_processing_unit&amp;action=info">Page information</a></li>
			<li id="t-wikibase"><a href="//www.wikidata.org/wiki/Q5300" title="Link to connected data repository item [g]" accesskey="g">Data item</a></li>
<li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=Central_processing_unit&amp;id=600744248" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
	<h3 id='p-coll-print_export-label'>Print/export</h3>
	<div class="body">
		<ul>
			<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Central+processing+unit">Create a book</a></li>
			<li id="coll-download-as-rl"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Central+processing+unit&amp;oldid=600744248&amp;writer=rl">Download as PDF</a></li>
			<li id="t-print"><a href="/w/index.php?title=Central_processing_unit&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
	<h3 id='p-lang-label'>Languages</h3>
	<div class="body">
		<ul>
			<li class="interlanguage-link interwiki-af"><a href="//af.wikipedia.org/wiki/Sentrale_verwerkingseenheid" title="Sentrale verwerkingseenheid – Afrikaans" lang="af" hreflang="af">Afrikaans</a></li>
			<li class="interlanguage-link interwiki-als"><a href="//als.wikipedia.org/wiki/Central_Processing_Unit" title="Central Processing Unit – Alemannisch" lang="als" hreflang="als">Alemannisch</a></li>
			<li class="interlanguage-link interwiki-ar"><a href="//ar.wikipedia.org/wiki/%D9%88%D8%AD%D8%AF%D8%A9_%D8%A7%D9%84%D9%85%D8%B9%D8%A7%D9%84%D8%AC%D8%A9_%D8%A7%D9%84%D9%85%D8%B1%D9%83%D8%B2%D9%8A%D8%A9" title="وحدة المعالجة المركزية – Arabic" lang="ar" hreflang="ar">العربية</a></li>
			<li class="interlanguage-link interwiki-an"><a href="//an.wikipedia.org/wiki/Unidat_central_de_procesamiento" title="Unidat central de procesamiento – Aragonese" lang="an" hreflang="an">Aragonés</a></li>
			<li class="interlanguage-link interwiki-az"><a href="//az.wikipedia.org/wiki/M%C9%99rk%C9%99zi_prosessor" title="Mərkəzi prosessor – Azerbaijani" lang="az" hreflang="az">Azərbaycanca</a></li>
			<li class="interlanguage-link interwiki-ba"><a href="//ba.wikipedia.org/wiki/%D2%AE%D2%99%D3%99%D0%BA_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Үҙәк процессор – Bashkir" lang="ba" hreflang="ba">Башҡортса</a></li>
			<li class="interlanguage-link interwiki-be"><a href="//be.wikipedia.org/wiki/%D0%A6%D1%8D%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D1%8B_%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80" title="Цэнтральны працэсар – Belarusian" lang="be" hreflang="be">Беларуская</a></li>
			<li class="interlanguage-link interwiki-be-x-old"><a href="//be-x-old.wikipedia.org/wiki/%D0%A6%D1%8D%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D1%8B_%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80" title="Цэнтральны працэсар – беларуская (тарашкевіца)‎" lang="be-x-old" hreflang="be-x-old">Беларуская (тарашкевіца)‎</a></li>
			<li class="interlanguage-link interwiki-bg"><a href="//bg.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%B5%D0%BD_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Централен процесор – Bulgarian" lang="bg" hreflang="bg">Български</a></li>
			<li class="interlanguage-link interwiki-bs"><a href="//bs.wikipedia.org/wiki/Procesor" title="Procesor – Bosnian" lang="bs" hreflang="bs">Bosanski</a></li>
			<li class="interlanguage-link interwiki-ca"><a href="//ca.wikipedia.org/wiki/Unitat_central_de_processament" title="Unitat central de processament – Catalan" lang="ca" hreflang="ca">Català</a></li>
			<li class="interlanguage-link interwiki-cv"><a href="//cv.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Процессор – Chuvash" lang="cv" hreflang="cv">Чӑвашла</a></li>
			<li class="interlanguage-link interwiki-cs"><a href="//cs.wikipedia.org/wiki/Procesor" title="Procesor – Czech" lang="cs" hreflang="cs">Čeština</a></li>
			<li class="interlanguage-link interwiki-cy"><a href="//cy.wikipedia.org/wiki/Uned_Brosesu_Ganolog" title="Uned Brosesu Ganolog – Welsh" lang="cy" hreflang="cy">Cymraeg</a></li>
			<li class="interlanguage-link interwiki-da"><a href="//da.wikipedia.org/wiki/CPU" title="CPU – Danish" lang="da" hreflang="da">Dansk</a></li>
			<li class="interlanguage-link interwiki-de"><a href="//de.wikipedia.org/wiki/Hauptprozessor" title="Hauptprozessor – German" lang="de" hreflang="de">Deutsch</a></li>
			<li class="interlanguage-link interwiki-et"><a href="//et.wikipedia.org/wiki/Keskprotsessor" title="Keskprotsessor – Estonian" lang="et" hreflang="et">Eesti</a></li>
			<li class="interlanguage-link interwiki-el"><a href="//el.wikipedia.org/wiki/%CE%9A%CE%B5%CE%BD%CF%84%CF%81%CE%B9%CE%BA%CE%AE_%CE%9C%CE%BF%CE%BD%CE%AC%CE%B4%CE%B1_%CE%95%CF%80%CE%B5%CE%BE%CE%B5%CF%81%CE%B3%CE%B1%CF%83%CE%AF%CE%B1%CF%82" title="Κεντρική Μονάδα Επεξεργασίας – Greek" lang="el" hreflang="el">Ελληνικά</a></li>
			<li class="interlanguage-link interwiki-es"><a href="//es.wikipedia.org/wiki/Unidad_central_de_procesamiento" title="Unidad central de procesamiento – Spanish" lang="es" hreflang="es">Español</a></li>
			<li class="interlanguage-link interwiki-eo"><a href="//eo.wikipedia.org/wiki/Procesoro" title="Procesoro – Esperanto" lang="eo" hreflang="eo">Esperanto</a></li>
			<li class="interlanguage-link interwiki-eu"><a href="//eu.wikipedia.org/wiki/Prozesatzeko_unitate_zentral" title="Prozesatzeko unitate zentral – Basque" lang="eu" hreflang="eu">Euskara</a></li>
			<li class="interlanguage-link interwiki-fa"><a href="//fa.wikipedia.org/wiki/%D9%88%D8%A7%D8%AD%D8%AF_%D9%BE%D8%B1%D8%AF%D8%A7%D8%B2%D8%B4_%D9%85%D8%B1%DA%A9%D8%B2%DB%8C" title="واحد پردازش مرکزی – Persian" lang="fa" hreflang="fa">فارسی</a></li>
			<li class="interlanguage-link interwiki-fr"><a href="//fr.wikipedia.org/wiki/Processeur" title="Processeur – French" lang="fr" hreflang="fr">Français</a></li>
			<li class="interlanguage-link interwiki-fur"><a href="//fur.wikipedia.org/wiki/CPU" title="CPU – Friulian" lang="fur" hreflang="fur">Furlan</a></li>
			<li class="interlanguage-link interwiki-ga"><a href="//ga.wikipedia.org/wiki/L%C3%A1raonad_pr%C3%B3ise%C3%A1la" title="Láraonad próiseála – Irish" lang="ga" hreflang="ga">Gaeilge</a></li>
			<li class="interlanguage-link interwiki-gl"><a href="//gl.wikipedia.org/wiki/CPU" title="CPU – Galician" lang="gl" hreflang="gl">Galego</a></li>
			<li class="interlanguage-link interwiki-ki"><a href="//ki.wikipedia.org/wiki/Cipiyu" title="Cipiyu – Kikuyu" lang="ki" hreflang="ki">Gĩkũyũ</a></li>
			<li class="interlanguage-link interwiki-glk"><a href="//glk.wikipedia.org/wiki/%D8%B3%DB%8C_%D9%BE%DB%8C_%DB%8C%D9%88" title="سی پی یو – Gilaki" lang="glk" hreflang="glk">گیلکی</a></li>
			<li class="interlanguage-link interwiki-ko"><a href="//ko.wikipedia.org/wiki/%EC%A4%91%EC%95%99_%EC%B2%98%EB%A6%AC_%EC%9E%A5%EC%B9%98" title="중앙 처리 장치 – Korean" lang="ko" hreflang="ko">한국어</a></li>
			<li class="interlanguage-link interwiki-hy"><a href="//hy.wikipedia.org/wiki/%D5%84%D5%B7%D5%A1%D5%AF%D5%AB%D5%B9" title="Մշակիչ – Armenian" lang="hy" hreflang="hy">Հայերեն</a></li>
			<li class="interlanguage-link interwiki-hr"><a href="//hr.wikipedia.org/wiki/Procesor" title="Procesor – Croatian" lang="hr" hreflang="hr">Hrvatski</a></li>
			<li class="interlanguage-link interwiki-id"><a href="//id.wikipedia.org/wiki/Unit_Pemroses_Sentral" title="Unit Pemroses Sentral – Indonesian" lang="id" hreflang="id">Bahasa Indonesia</a></li>
			<li class="interlanguage-link interwiki-ia"><a href="//ia.wikipedia.org/wiki/Processator_central" title="Processator central – Interlingua" lang="ia" hreflang="ia">Interlingua</a></li>
			<li class="interlanguage-link interwiki-is"><a href="//is.wikipedia.org/wiki/Mi%C3%B0verk" title="Miðverk – Icelandic" lang="is" hreflang="is">Íslenska</a></li>
			<li class="interlanguage-link interwiki-it"><a href="//it.wikipedia.org/wiki/CPU" title="CPU – Italian" lang="it" hreflang="it">Italiano</a></li>
			<li class="interlanguage-link interwiki-he"><a href="//he.wikipedia.org/wiki/%D7%9E%D7%A2%D7%91%D7%93" title="מעבד – Hebrew" lang="he" hreflang="he">עברית</a></li>
			<li class="interlanguage-link interwiki-jv"><a href="//jv.wikipedia.org/wiki/Piranti_Pamros%C3%A9san_Sentral" title="Piranti Pamrosésan Sentral – Javanese" lang="jv" hreflang="jv">Basa Jawa</a></li>
			<li class="interlanguage-link interwiki-kn"><a href="//kn.wikipedia.org/wiki/%E0%B2%95%E0%B3%87%E0%B2%82%E0%B2%A6%E0%B3%8D%E0%B2%B0_%E0%B2%B8%E0%B2%82%E0%B2%B8%E0%B3%8D%E0%B2%95%E0%B2%B0%E0%B2%A3_%E0%B2%98%E0%B2%9F%E0%B2%95" title="ಕೇಂದ್ರ ಸಂಸ್ಕರಣ ಘಟಕ – Kannada" lang="kn" hreflang="kn">ಕನ್ನಡ</a></li>
			<li class="interlanguage-link interwiki-krc"><a href="//krc.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Процессор – Karachay-Balkar" lang="krc" hreflang="krc">Къарачай-малкъар</a></li>
			<li class="interlanguage-link interwiki-kk"><a href="//kk.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Процессор – Kazakh" lang="kk" hreflang="kk">Қазақша</a></li>
			<li class="interlanguage-link interwiki-sw"><a href="//sw.wikipedia.org/wiki/Bongo_kuu_(kompyuta)" title="Bongo kuu (kompyuta) – Swahili" lang="sw" hreflang="sw">Kiswahili</a></li>
			<li class="interlanguage-link interwiki-ky"><a href="//ky.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Процессор – Kyrgyz" lang="ky" hreflang="ky">Кыргызча</a></li>
			<li class="interlanguage-link interwiki-lo"><a href="//lo.wikipedia.org/wiki/%E0%BA%8A%E0%BA%B5%E0%BA%9E%E0%BA%B5%E0%BA%A2%E0%BA%B9" title="ຊີພີຢູ – Lao" lang="lo" hreflang="lo">ລາວ</a></li>
			<li class="interlanguage-link interwiki-la"><a href="//la.wikipedia.org/wiki/Processorium_medium" title="Processorium medium – Latin" lang="la" hreflang="la">Latina</a></li>
			<li class="interlanguage-link interwiki-lv"><a href="//lv.wikipedia.org/wiki/Centr%C4%81lais_procesors" title="Centrālais procesors – Latvian" lang="lv" hreflang="lv">Latviešu</a></li>
			<li class="interlanguage-link interwiki-lt"><a href="//lt.wikipedia.org/wiki/Procesorius" title="Procesorius – Lithuanian" lang="lt" hreflang="lt">Lietuvių</a></li>
			<li class="interlanguage-link interwiki-ln"><a href="//ln.wikipedia.org/wiki/B%C9%94ng%C9%94%CC%81_(elektron%C3%ADki)" title="Bɔngɔ́ (elektroníki) – Lingala" lang="ln" hreflang="ln">Lingála</a></li>
			<li class="interlanguage-link interwiki-hu"><a href="//hu.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Hungarian" lang="hu" hreflang="hu">Magyar</a></li>
			<li class="interlanguage-link interwiki-mk"><a href="//mk.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%BD%D0%B0_%D0%BE%D0%B1%D1%80%D0%B0%D0%B1%D0%BE%D1%82%D1%83%D0%B2%D0%B0%D1%87%D0%BA%D0%B0_%D0%B5%D0%B4%D0%B8%D0%BD%D0%B8%D1%86%D0%B0" title="Централна обработувачка единица – Macedonian" lang="mk" hreflang="mk">Македонски</a></li>
			<li class="interlanguage-link interwiki-ml"><a href="//ml.wikipedia.org/wiki/%E0%B4%B8%E0%B5%86%E0%B4%A8%E0%B5%8D%E2%80%8D%E0%B4%9F%E0%B5%8D%E0%B4%B0%E0%B4%B2%E0%B5%8D%E2%80%8D_%E0%B4%AA%E0%B5%8D%E0%B4%B0%E0%B5%8A%E0%B4%B8%E0%B4%B8%E0%B4%BF%E0%B4%99%E0%B5%8D_%E0%B4%AF%E0%B5%82%E0%B4%A3%E0%B4%BF%E0%B4%B1%E0%B5%8D%E0%B4%B1%E0%B5%8D" title="സെന്‍ട്രല്‍ പ്രൊസസിങ് യൂണിറ്റ് – Malayalam" lang="ml" hreflang="ml">മലയാളം</a></li>
			<li class="interlanguage-link interwiki-arz"><a href="//arz.wikipedia.org/wiki/%D8%A8%D8%B1%D9%88%D8%B3%D9%8A%D8%B3%D9%88%D8%B1" title="بروسيسور – Egyptian Spoken Arabic" lang="arz" hreflang="arz">مصرى</a></li>
			<li class="interlanguage-link interwiki-ms"><a href="//ms.wikipedia.org/wiki/Unit_pemprosesan_pusat" title="Unit pemprosesan pusat – Malay" lang="ms" hreflang="ms">Bahasa Melayu</a></li>
			<li class="interlanguage-link interwiki-mn"><a href="//mn.wikipedia.org/wiki/%D0%A2%D3%A9%D0%B2_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Төв процессор – Mongolian" lang="mn" hreflang="mn">Монгол</a></li>
			<li class="interlanguage-link interwiki-nl"><a href="//nl.wikipedia.org/wiki/Processor_(computer)" title="Processor (computer) – Dutch" lang="nl" hreflang="nl">Nederlands</a></li>
			<li class="interlanguage-link interwiki-ja"><a href="//ja.wikipedia.org/wiki/CPU" title="CPU – Japanese" lang="ja" hreflang="ja">日本語</a></li>
			<li class="interlanguage-link interwiki-no"><a href="//no.wikipedia.org/wiki/CPU" title="CPU – Norwegian (bokmål)" lang="no" hreflang="no">Norsk bokmål</a></li>
			<li class="interlanguage-link interwiki-nn"><a href="//nn.wikipedia.org/wiki/CPU" title="CPU – Norwegian Nynorsk" lang="nn" hreflang="nn">Norsk nynorsk</a></li>
			<li class="interlanguage-link interwiki-oc"><a href="//oc.wikipedia.org/wiki/Processor_central" title="Processor central – Occitan" lang="oc" hreflang="oc">Occitan</a></li>
			<li class="interlanguage-link interwiki-mhr"><a href="//mhr.wikipedia.org/wiki/%D0%A0%D3%B1%D0%B4%D3%A7_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Рӱдӧ процессор – Eastern Mari" lang="mhr" hreflang="mhr">Олык марий</a></li>
			<li class="interlanguage-link interwiki-uz"><a href="//uz.wikipedia.org/wiki/Protsessor" title="Protsessor – Uzbek" lang="uz" hreflang="uz">Oʻzbekcha</a></li>
			<li class="interlanguage-link interwiki-pnb"><a href="//pnb.wikipedia.org/wiki/%D9%BE%D8%B1%D9%88%D8%B3%DB%8C%D8%B3%D8%B1" title="پروسیسر – Western Punjabi" lang="pnb" hreflang="pnb">پنجابی</a></li>
			<li class="interlanguage-link interwiki-km"><a href="//km.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Khmer" lang="km" hreflang="km">ភាសាខ្មែរ</a></li>
			<li class="interlanguage-link interwiki-nds"><a href="//nds.wikipedia.org/wiki/Perzesser" title="Perzesser – Low German" lang="nds" hreflang="nds">Plattdüütsch</a></li>
			<li class="interlanguage-link interwiki-pl"><a href="//pl.wikipedia.org/wiki/Procesor" title="Procesor – Polish" lang="pl" hreflang="pl">Polski</a></li>
			<li class="interlanguage-link interwiki-pnt"><a href="//pnt.wikipedia.org/wiki/%CE%9A%CE%B5%CE%BD%CF%84%CF%81%CE%B9%CE%BA%CF%8C%CE%BD_%CE%BC%CE%BF%CE%BD%CE%AC%CE%B4%CE%B1_%CE%B5%CF%80%CE%B5%CE%BE%CE%B5%CF%81%CE%B3%CE%B1%CF%83%CE%AF%CE%B1%CF%82" title="Κεντρικόν μονάδα επεξεργασίας – Pontic" lang="pnt" hreflang="pnt">Ποντιακά</a></li>
			<li class="interlanguage-link interwiki-pt"><a href="//pt.wikipedia.org/wiki/Unidade_central_de_processamento" title="Unidade central de processamento – Portuguese" lang="pt" hreflang="pt">Português</a></li>
			<li class="interlanguage-link interwiki-ro"><a href="//ro.wikipedia.org/wiki/Unitatea_central%C4%83_de_prelucrare" title="Unitatea centrală de prelucrare – Romanian" lang="ro" hreflang="ro">Română</a></li>
			<li class="interlanguage-link interwiki-rue"><a href="//rue.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%BD%D1%8B%D0%B9_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Централный процесор – Rusyn" lang="rue" hreflang="rue">Русиньскый</a></li>
			<li class="interlanguage-link interwiki-ru"><a href="//ru.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Процессор – Russian" lang="ru" hreflang="ru">Русский</a></li>
			<li class="interlanguage-link interwiki-sah"><a href="//sah.wikipedia.org/wiki/%D0%9A%D0%B8%D0%B8%D0%BD_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Киин процессор – Sakha" lang="sah" hreflang="sah">Саха тыла</a></li>
			<li class="interlanguage-link interwiki-sq"><a href="//sq.wikipedia.org/wiki/Nj%C3%ABsia_qendrore_e_p%C3%ABrpunimit" title="Njësia qendrore e përpunimit – Albanian" lang="sq" hreflang="sq">Shqip</a></li>
			<li class="interlanguage-link interwiki-si"><a href="//si.wikipedia.org/wiki/%E0%B6%B8%E0%B6%B0%E0%B7%8A%E2%80%8D%E0%B6%BA%E0%B6%B8_%E0%B7%83%E0%B7%90%E0%B6%9A%E0%B7%83%E0%B7%94%E0%B6%B8%E0%B7%8A_%E0%B6%92%E0%B6%9A%E0%B6%9A%E0%B6%BA" title="මධ්‍යම සැකසුම් ඒකකය – Sinhala" lang="si" hreflang="si">සිංහල</a></li>
			<li class="interlanguage-link interwiki-simple"><a href="//simple.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Simple English" lang="simple" hreflang="simple">Simple English</a></li>
			<li class="interlanguage-link interwiki-sk"><a href="//sk.wikipedia.org/wiki/CPU" title="CPU – Slovak" lang="sk" hreflang="sk">Slovenčina</a></li>
			<li class="interlanguage-link interwiki-sl"><a href="//sl.wikipedia.org/wiki/Procesor" title="Procesor – Slovenian" lang="sl" hreflang="sl">Slovenščina</a></li>
			<li class="interlanguage-link interwiki-so"><a href="//so.wikipedia.org/wiki/CPU" title="CPU – Somali" lang="so" hreflang="so">Soomaaliga</a></li>
			<li class="interlanguage-link interwiki-ckb"><a href="//ckb.wikipedia.org/wiki/%DB%8C%DB%95%DA%A9%DB%95%DB%8C_%D9%86%D8%A7%D9%88%DB%95%D9%86%D8%AF%DB%8C%DB%8C_%D9%BE%DB%8E%D9%88%DB%95%D8%A6%D8%A7%DA%98%DB%86%DB%8C%DB%8C" title="یەکەی ناوەندیی پێوەئاژۆیی – Sorani Kurdish" lang="ckb" hreflang="ckb">کوردی</a></li>
			<li class="interlanguage-link interwiki-sr"><a href="//sr.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Процесор – Serbian" lang="sr" hreflang="sr">Српски / srpski</a></li>
			<li class="interlanguage-link interwiki-sh"><a href="//sh.wikipedia.org/wiki/Procesor" title="Procesor – Serbo-Croatian" lang="sh" hreflang="sh">Srpskohrvatski / српскохрватски</a></li>
			<li class="interlanguage-link interwiki-fi"><a href="//fi.wikipedia.org/wiki/Suoritin" title="Suoritin – Finnish" lang="fi" hreflang="fi">Suomi</a></li>
			<li class="interlanguage-link interwiki-sv"><a href="//sv.wikipedia.org/wiki/Central_Processing_Unit" title="Central Processing Unit – Swedish" lang="sv" hreflang="sv">Svenska</a></li>
			<li class="interlanguage-link interwiki-tl"><a href="//tl.wikipedia.org/wiki/CPU" title="CPU – Tagalog" lang="tl" hreflang="tl">Tagalog</a></li>
			<li class="interlanguage-link interwiki-ta"><a href="//ta.wikipedia.org/wiki/%E0%AE%AE%E0%AF%88%E0%AE%AF%E0%AE%9A%E0%AF%8D_%E0%AE%9A%E0%AF%86%E0%AE%AF%E0%AE%B1%E0%AF%8D%E0%AE%AA%E0%AE%95%E0%AF%81%E0%AE%A4%E0%AE%BF" title="மையச் செயற்பகுதி – Tamil" lang="ta" hreflang="ta">தமிழ்</a></li>
			<li class="interlanguage-link interwiki-tt"><a href="//tt.wikipedia.org/wiki/%D2%AE%D0%B7%D3%99%D0%BA_%D1%8D%D1%88%D0%BA%D3%99%D1%80%D1%82%D0%BA%D0%B5%D1%87_%D2%97%D0%B0%D0%B9%D0%BB%D0%B0%D0%BD%D0%BC%D0%B0" title="Үзәк эшкәрткеч җайланма – Tatar" lang="tt" hreflang="tt">Татарча/tatarça</a></li>
			<li class="interlanguage-link interwiki-te"><a href="//te.wikipedia.org/wiki/%E0%B0%95%E0%B1%87%E0%B0%82%E0%B0%A6%E0%B1%8D%E0%B0%B0%E0%B1%80%E0%B0%AF_%E0%B0%95%E0%B0%BE%E0%B0%B0%E0%B1%8D%E0%B0%AF%E0%B0%B8%E0%B0%B0%E0%B0%A3%E0%B0%BF_%E0%B0%B5%E0%B0%BF%E0%B0%AD%E0%B0%BE%E0%B0%97%E0%B0%82" title="కేంద్రీయ కార్యసరణి విభాగం – Telugu" lang="te" hreflang="te">తెలుగు</a></li>
			<li class="interlanguage-link interwiki-th"><a href="//th.wikipedia.org/wiki/%E0%B8%AB%E0%B8%99%E0%B9%88%E0%B8%A7%E0%B8%A2%E0%B8%9B%E0%B8%A3%E0%B8%B0%E0%B8%A1%E0%B8%A7%E0%B8%A5%E0%B8%9C%E0%B8%A5%E0%B8%81%E0%B8%A5%E0%B8%B2%E0%B8%87" title="หน่วยประมวลผลกลาง – Thai" lang="th" hreflang="th">ไทย</a></li>
			<li class="interlanguage-link interwiki-tg"><a href="//tg.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D1%82%D1%81%D0%B5%D1%81%D1%81%D0%BE%D1%80%D0%B8_%D0%BC%D0%B0%D1%80%D0%BA%D0%B0%D0%B7%D3%A3" title="Протсессори марказӣ – Tajik" lang="tg" hreflang="tg">Тоҷикӣ</a></li>
			<li class="interlanguage-link interwiki-tr"><a href="//tr.wikipedia.org/wiki/Merkezi_i%C5%9Flem_birimi" title="Merkezi işlem birimi – Turkish" lang="tr" hreflang="tr">Türkçe</a></li>
			<li class="interlanguage-link interwiki-uk"><a href="//uk.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D0%B8%D0%B9_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Центральний процесор – Ukrainian" lang="uk" hreflang="uk">Українська</a></li>
			<li class="interlanguage-link interwiki-ur"><a href="//ur.wikipedia.org/wiki/%D8%AE%D8%B1%D8%AF_%D8%B9%D9%85%D9%84%DB%8C%DB%81" title="خرد عملیہ – Urdu" lang="ur" hreflang="ur">اردو</a></li>
			<li class="interlanguage-link interwiki-vi"><a href="//vi.wikipedia.org/wiki/CPU" title="CPU – Vietnamese" lang="vi" hreflang="vi">Tiếng Việt</a></li>
			<li class="interlanguage-link interwiki-war"><a href="//war.wikipedia.org/wiki/Processor" title="Processor – Waray" lang="war" hreflang="war">Winaray</a></li>
			<li class="interlanguage-link interwiki-yi"><a href="//yi.wikipedia.org/wiki/%D7%A4%D7%A8%D7%90%D7%A6%D7%A2%D7%A1%D7%90%D7%A8" title="פראצעסאר – Yiddish" lang="yi" hreflang="yi">ייִדיש</a></li>
			<li class="interlanguage-link interwiki-zh-yue"><a href="//zh-yue.wikipedia.org/wiki/%E8%99%95%E7%90%86%E5%99%A8" title="處理器 – Cantonese" lang="zh-yue" hreflang="zh-yue">粵語</a></li>
			<li class="interlanguage-link interwiki-zh"><a href="//zh.wikipedia.org/wiki/%E4%B8%AD%E5%A4%AE%E5%A4%84%E7%90%86%E5%99%A8" title="中央处理器 – Chinese" lang="zh" hreflang="zh">中文</a></li>
			<li class="uls-p-lang-dummy"><a href="#"></a></li>
			<li class="wbc-editpage"><a href="//www.wikidata.org/wiki/Q5300#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></li>
		</ul>
	</div>
</div>
			</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 27 March 2014 at 16:19.<br /></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy.</a> <br/>
Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="//wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a class="external" href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/wiki/Central_processing_unit" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
					<li id="footer-copyrightico">
						<a href="//wikimediafoundation.org/"><img src="//bits.wikimedia.org/images/wikimedia-button.png" width="88" height="31" alt="Wikimedia Foundation"/></a>
					</li>
					<li id="footer-poweredbyico">
						<a href="//www.mediawiki.org/"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31" /></a>
					</li>
				</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mobile.desktop","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","mw.MwEmbedSupport.style","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage","skins.vector.collapsibleNav"],null,true);
}</script>
<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=scripts&amp;skin=vector&amp;*"></script>
<!-- Served by mw1020 in 0.601 secs. -->
	</body>
</html>
