From 8f5fd2117d15e6aaae519fa80c6132c67effa763 Mon Sep 17 00:00:00 2001
From: Alex Porosanu <alexandru.porosanu@nxp.com>
Date: Fri, 22 Apr 2016 16:10:47 +0300
Subject: [PATCH 1315/1383] crypto/caam: qi - update CGR threshold levels

When the QI is used together with dpa_eth driver, the thresholds
for response queues congestion group needs to take into account
the number of buffers available in the dpa_eth driver. Since the
previous driver version, the kernel configuration define has
changed its name and this patch updates the QI driver accordingly.

Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 drivers/crypto/caam/qi.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/crypto/caam/qi.c b/drivers/crypto/caam/qi.c
index 854a934..fce4fb4 100644
--- a/drivers/crypto/caam/qi.c
+++ b/drivers/crypto/caam/qi.c
@@ -18,7 +18,7 @@
 
 #define PRE_HDR_LEN		2	/* Length in u32 words */
 #define PREHDR_RSLS_SHIFT	31
-#ifndef CONFIG_FSL_DPAA_ETH
+#ifndef CONFIG_FSL_DPAA_ETH_MAX_BUF_COUNT
 /* If DPA_ETH is not available, then use a reasonably backlog per CPU */
 #define MAX_RSP_FQ_BACKLOG_PER_CPU	64
 #endif
@@ -727,7 +727,7 @@ static int alloc_cgrs(struct device *qidev)
 			QM_CGR_WE_MODE;
 	opts.cgr.cscn_en = QM_CGR_EN;
 	opts.cgr.mode = QMAN_CGR_MODE_FRAME;
-#ifdef CONFIG_FSL_DPAA_ETH
+#ifdef CONFIG_FSL_DPAA_ETH_MAX_BUF_COUNT
 	/*
 	 * This effectively sets the to-CPU threshold equal to half of the
 	 * number of buffers available to dpa_eth driver. It means that at most
-- 
2.8.1

