<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: FSMC_NORSRAMTimingInitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<h1>FSMC_NORSRAMTimingInitTypeDef Struct Reference<br/>
<small>
[<a class="el" href="group___f_s_m_c___exported___types.html">FSMC_Exported_Types</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="FSMC_NORSRAMTimingInitTypeDef" -->
<p>Timing parameters For NOR/SRAM Banks.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>&gt;</code></p>

<p><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Timing parameters For NOR/SRAM Banks. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a261d043a19cecf77e6859403be204efc"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode" ref="a261d043a19cecf77e6859403be204efc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the asynchronous access mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___access___mode.html">FSMC_Access_Mode</a> </p>

</div>
</div>
<a class="anchor" id="a917b227ccb0a765791897ce3647ab26b"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime" ref="a917b227ccb0a765791897ce3647ab26b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

</div>
</div>
<a class="anchor" id="a2ba90f4ec16bc38a2c4fa29c593b713b"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime" ref="a2ba90f4ec16bc38a2c4fa29c593b713b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

</div>
</div>
<a class="anchor" id="a3d98d57618e46ec6aa5d876dcc047d32"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration" ref="a3d98d57618e46ec6aa5d876dcc047d32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>: It is only used for multiplexed NOR Flash memories. </dd></dl>

</div>
</div>
<a class="anchor" id="a251b439331b82eecea58aa3f8882ea15"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision" ref="a251b439331b82eecea58aa3f8882ea15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. </dd></dl>

</div>
</div>
<a class="anchor" id="abc33886615fc3627448aa2dba11cfc77"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency" ref="abc33886615fc3627448aa2dba11cfc77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below:</p>
<ul>
<li>It must be set to 0 in case of a CRAM</li>
<li>It is don’t care in asynchronous NOR, SRAM or ROM accesses</li>
<li>It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable </li>
</ul>

</div>
</div>
<a class="anchor" id="aaa0a9178766adeed424d5c4eb728d1b1"></a><!-- doxytag: member="FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime" ref="aaa0a9178766adeed424d5c4eb728d1b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. </dd></dl>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>inc/<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a></li>
</ul>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:46:00 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
