block/ADC:
    description: ADC register block.
    items:
        - name: ISR
          description: ADC interrupt and status register.
          byte_offset: 0
          fieldset: ISR
        - name: IER
          description: ADC interrupt enable register.
          byte_offset: 4
          fieldset: IER
        - name: CR
          description: ADC control register.
          byte_offset: 8
          fieldset: CR
        - name: CFGR
          description: ADC configuration register.
          byte_offset: 12
          fieldset: CFGR
        - name: CFGR2
          description: ADC configuration register 2.
          byte_offset: 16
          fieldset: CFGR2
        - name: SMPR
          description: ADC sample time register 1.
          array:
              len: 2
              stride: 4
          byte_offset: 20
          fieldset: SMPR
        - name: PCSEL
          description: ADC channel preselection register.
          byte_offset: 28
          fieldset: PCSEL
        - name: SQR1
          description: ADC regular sequence register 1.
          byte_offset: 48
          fieldset: SQR1
        - name: SQR2
          description: ADC regular sequence register 2.
          byte_offset: 52
          fieldset: SQR2
        - name: SQR3
          description: ADC regular sequence register 3.
          byte_offset: 56
          fieldset: SQR3
        - name: SQR4
          description: ADC regular sequence register 4.
          byte_offset: 60
          fieldset: SQR4
        - name: DR
          description: ADC regular data register.
          byte_offset: 64
          access: Read
          fieldset: DR
        - name: JSQR
          description: ADC injected sequence register.
          byte_offset: 76
          fieldset: JSQR
        - name: OFCFGR
          description: ADC offset configuration register.
          array:
              len: 4
              stride: 4
          byte_offset: 80
          fieldset: OFCFGR
        - name: OFR
          description: ADC offset register.
          array:
              len: 4
              stride: 4
          byte_offset: 96
          fieldset: OFR
        - name: GCOMP
          description: ADC gain compensation register.
          byte_offset: 112
          fieldset: GCOMP
        - name: JDR
          description: ADC injected channel data register.
          array:
              len: 4
              stride: 4
          byte_offset: 128
          access: Read
          fieldset: JDR
        - name: AWD2CR
          description: ADC Analog Watchdog 2 Configuration Register.
          byte_offset: 160
          fieldset: AWD2CR
        - name: AWD3CR
          description: ADC Analog Watchdog 3 Configuration Register.
          byte_offset: 164
          fieldset: AWD3CR
        - name: LTR1
          description: ADC analog watchdog 1 lower threshold register.
          byte_offset: 168
          fieldset: LTR1
        - name: HTR1
          description: ADC analog watchdog 1 higher threshold register.
          byte_offset: 172
          fieldset: HTR1
        - name: LTR2
          description: ADC analog watchdog 2 lower threshold register.
          byte_offset: 176
          fieldset: LTR2
        - name: HTR2
          description: ADC analog watchdog 2 higher threshold register.
          byte_offset: 180
          fieldset: HTR2
        - name: LTR3
          description: ADC analog watchdog 3 lower threshold register.
          byte_offset: 184
          fieldset: LTR3
        - name: HTR3
          description: ADC analog watchdog 3 higher threshold register.
          byte_offset: 188
          fieldset: HTR3
        - name: CALFACT
          description: ADC calibration factors.
          byte_offset: 196
          fieldset: CALFACT
        - name: OR
          description: ADC option register.
          byte_offset: 208
          fieldset: OR
fieldset/HTR1:
    description: ADC analog watchdog 1 higher threshold register.
    fields:
        - name: HTR
          description: Analog watchdog 1 higher threshold.
          bit_offset: 0
          bit_size: 23
        - name: AWDFILT
          description: Analog watchdog filtering parameter.
          bit_offset: 29
          bit_size: 3
fieldset/LTR1:
    description: ADC analog watchdog 1 lower threshold register.
    fields:
        - name: LTR
          description: Analog watchdog 1 lower threshold.
          bit_offset: 0
          bit_size: 23
fieldset/AWD2CR:
    description: ADC Analog Watchdog 2 Configuration Register.
    fields:
        - name: AWDCH
          description: Analog watchdog 2 channel selection.
          bit_offset: 0
          bit_size: 19
fieldset/HTR2:
    description: ADC analog watchdog 2 higher threshold register.
    fields:
        - name: HTR
          description: Analog watchdog 2 higher threshold.
          bit_offset: 0
          bit_size: 23
fieldset/LTR2:
    description: ADC analog watchdog 2 lower threshold register.
    fields:
        - name: LTR
          description: Analog watchdog 2 lower threshold.
          bit_offset: 0
          bit_size: 23
fieldset/AWD3CR:
    description: ADC Analog Watchdog 3 Configuration Register.
    fields:
        - name: AWDCH
          description: Analog watchdog 3 channel selection.
          bit_offset: 0
          bit_size: 19
fieldset/HTR3:
    description: ADC analog watchdog 3 higher threshold register.
    fields:
        - name: HTR
          description: Analog watchdog 3 higher threshold.
          bit_offset: 0
          bit_size: 23
fieldset/LTR3:
    description: ADC analog watchdog 3 lower threshold register.
    fields:
        - name: LTR
          description: Analog watchdog 3 lower threshold.
          bit_offset: 0
          bit_size: 23
fieldset/CALFACT:
    description: ADC calibration factors.
    fields:
        - name: CALFACT
          description: Calibration factors.
          bit_offset: 0
          bit_size: 7
fieldset/CFGR:
    description: ADC configuration register.
    fields:
        - name: DMNGT
          description: Data management configuration.
          bit_offset: 0
          bit_size: 2
          enum: DMNGT
        - name: RES
          description: Data resolution.
          bit_offset: 2
          bit_size: 2
          enum: RES
        - name: EXTSEL
          description: External trigger selection for regular group.
          bit_offset: 5
          bit_size: 5
        - name: EXTEN
          description: External trigger enable and polarity selection for regular channels.
          bit_offset: 10
          bit_size: 2
          enum: EXTEN
        - name: OVRMOD
          description: Overrun mode.
          bit_offset: 12
          bit_size: 1
        - name: CONT
          description: Single / continuous conversion mode for regular conversions.
          bit_offset: 13
          bit_size: 1
        - name: AUTDLY
          description: Delayed conversion mode.
          bit_offset: 14
          bit_size: 1
        - name: DISCEN
          description: Discontinuous mode for regular channels.
          bit_offset: 16
          bit_size: 1
        - name: DISCNUM
          description: Discontinuous mode channel count.
          bit_offset: 17
          bit_size: 3
        - name: JDISCEN
          description: Discontinuous mode on injected channels.
          bit_offset: 20
          bit_size: 1
        - name: JQM
          description: JSQR queue mode.
          bit_offset: 21
          bit_size: 1
        - name: AWD1SGL
          description: Enable the watchdog 1 on a single channel or on all channels.
          bit_offset: 22
          bit_size: 1
        - name: AWD1EN
          description: Analog watchdog 1 enable on regular channels.
          bit_offset: 23
          bit_size: 1
        - name: JAWD1EN
          description: Analog watchdog 1 enable on injected channels.
          bit_offset: 24
          bit_size: 1
        - name: JAUTO
          description: Automatic injected group conversion.
          bit_offset: 25
          bit_size: 1
        - name: AWD1CH
          description: Analog watchdog 1 channel selection.
          bit_offset: 26
          bit_size: 5
        - name: JQDIS
          description: Injected queue disable.
          bit_offset: 31
          bit_size: 1
fieldset/CFGR2:
    description: ADC configuration register 2.
    fields:
        - name: ROVSE
          description: Regular oversampling enable.
          bit_offset: 0
          bit_size: 1
        - name: JOVSE
          description: Injected oversampling enable.
          bit_offset: 1
          bit_size: 1
        - name: OVSS
          description: Oversampling shift.
          bit_offset: 5
          bit_size: 4
        - name: TROVS
          description: Triggered regular oversampling.
          bit_offset: 9
          bit_size: 1
        - name: ROVSM
          description: Regular oversampling mode.
          bit_offset: 10
          bit_size: 1
        - name: BULB
          description: Bulb sampling mode.
          bit_offset: 13
          bit_size: 1
        - name: SWTRIG
          description: Software trigger bit for sampling time control trigger mode.
          bit_offset: 14
          bit_size: 1
        - name: SMPTRIG
          description: Sampling time control trigger mode.
          bit_offset: 15
          bit_size: 1
        - name: OVSR
          description: Oversampling ratio.
          bit_offset: 16
          bit_size: 10
        - name: LSHIFT
          description: Left shift factor.
          bit_offset: 28
          bit_size: 4
fieldset/CR:
    description: ADC control register.
    fields:
        - name: ADEN
          description: ADC enable control.
          bit_offset: 0
          bit_size: 1
        - name: ADDIS
          description: ADC disable command.
          bit_offset: 1
          bit_size: 1
        - name: ADSTART
          description: ADC start of regular conversion.
          bit_offset: 2
          bit_size: 1
        - name: JADSTART
          description: ADC start of injected conversion.
          bit_offset: 3
          bit_size: 1
        - name: ADSTP
          description: ADC stop of regular conversion command.
          bit_offset: 4
          bit_size: 1
          enum: ADSTP
        - name: JADSTP
          description: ADC stop of injected conversion command.
          bit_offset: 5
          bit_size: 1
        - name: ADVREGEN
          description: ADC internal voltage regulator enable.
          bit_offset: 28
          bit_size: 1
        - name: DEEPPWD
          description: Deep-power-down enable.
          bit_offset: 29
          bit_size: 1
        - name: ADCALDIF
          description: Differential mode for calibration.
          bit_offset: 30
          bit_size: 1
        - name: ADCAL
          description: ADC calibration.
          bit_offset: 31
          bit_size: 1
fieldset/DR:
    description: ADC regular data register.
    fields:
        - name: RDATA
          description: Regular data converted.
          bit_offset: 0
          bit_size: 32
fieldset/GCOMP:
    description: ADC gain compensation register.
    fields:
        - name: GCOMPCOEFF
          description: Gain compensation coefficient.
          bit_offset: 0
          bit_size: 14
        - name: GCOMP
          description: Gain compensation mode.
          bit_offset: 31
          bit_size: 1
fieldset/IER:
    description: ADC interrupt enable register.
    fields:
        - name: ADRDYIE
          description: ADC ready interrupt enable.
          bit_offset: 0
          bit_size: 1
        - name: EOSMPIE
          description: End of sampling flag interrupt enable for regular conversions.
          bit_offset: 1
          bit_size: 1
        - name: EOCIE
          description: End of regular conversion interrupt enable.
          bit_offset: 2
          bit_size: 1
        - name: EOSIE
          description: End of regular sequence of conversions interrupt enable.
          bit_offset: 3
          bit_size: 1
        - name: OVRIE
          description: Overrun interrupt enable.
          bit_offset: 4
          bit_size: 1
        - name: JEOCIE
          description: End of injected conversion interrupt enable.
          bit_offset: 5
          bit_size: 1
        - name: JEOSIE
          description: End of injected sequence of conversions interrupt enable.
          bit_offset: 6
          bit_size: 1
        - name: AWD1IE
          description: Analog watchdog 1 interrupt enable.
          bit_offset: 7
          bit_size: 1
        - name: AWD2IE
          description: Analog watchdog 2 interrupt enable.
          bit_offset: 8
          bit_size: 1
        - name: AWD3IE
          description: Analog watchdog 3 interrupt enable.
          bit_offset: 9
          bit_size: 1
        - name: JQOVFIE
          description: Injected context queue overflow interrupt enable.
          bit_offset: 10
          bit_size: 1
        - name: LDORDYIE
          description: ADC internal voltage regulator interrupt enable.
          bit_offset: 12
          bit_size: 1
fieldset/ISR:
    description: ADC interrupt and status register.
    fields:
        - name: ADRDY
          description: ADC ready.
          bit_offset: 0
          bit_size: 1
        - name: EOSMP
          description: End of sampling flag.
          bit_offset: 1
          bit_size: 1
        - name: EOC
          description: End of conversion flag.
          bit_offset: 2
          bit_size: 1
        - name: EOS
          description: End of regular sequence flag.
          bit_offset: 3
          bit_size: 1
        - name: OVR
          description: ADC overrun.
          bit_offset: 4
          bit_size: 1
        - name: JEOC
          description: Injected channel end of conversion flag.
          bit_offset: 5
          bit_size: 1
        - name: JEOS
          description: Injected channel end of sequence flag.
          bit_offset: 6
          bit_size: 1
        - name: AWD1
          description: Analog watchdog 1 flag.
          bit_offset: 7
          bit_size: 1
        - name: AWD2
          description: Analog watchdog 2 flag.
          bit_offset: 8
          bit_size: 1
        - name: AWD3
          description: Analog watchdog 3 flag.
          bit_offset: 9
          bit_size: 1
        - name: JQOVF
          description: Injected context queue overflow.
          bit_offset: 10
          bit_size: 1
        - name: LDORDY
          description: ADC internal voltage regulator output ready flag.
          bit_offset: 12
          bit_size: 1
fieldset/JDR:
    description: ADC injected channel 1 data register.
    fields:
        - name: JDATA
          description: Injected data.
          bit_offset: 0
          bit_size: 32
fieldset/JSQR:
    description: ADC injected sequence register.
    fields:
        - name: JL
          description: Injected channel sequence length.
          bit_offset: 0
          bit_size: 2
        - name: JEXTSEL
          description: External trigger selection for injected group.
          bit_offset: 2
          bit_size: 5
        - name: JEXTEN
          description: External trigger enable and polarity selection for injected channels.
          bit_offset: 7
          bit_size: 2
        - name: JSQ
          description: 1st conversion in the injected sequence.
          bit_offset: 9
          bit_size: 5
          array:
              len: 4
              stride: 6
fieldset/OFCFGR:
    description: ADC offset 1 configuration register.
    fields:
        - name: POSOFF
          description: Positive offset enable.
          bit_offset: 24
          bit_size: 1
        - name: USAT
          description: Unsigned saturation enable.
          bit_offset: 25
          bit_size: 1
        - name: SSAT
          description: Signed saturation enable.
          bit_offset: 26
          bit_size: 1
        - name: OFFSET_CH
          description: Channel selection for the data offset y.
          bit_offset: 27
          bit_size: 5
fieldset/OFR:
    description: ADC offset register.
    fields:
        - name: OFFSET
          description: Data offset y for the channel programmed in OFFSETy_CH[4:0] bits.
          bit_offset: 0
          bit_size: 22
fieldset/OR:
    description: ADC option register.
    fields:
        - name: VCOREN
          description: Set and cleared by software to enable the vcore channel.
          bit_offset: 0
          bit_size: 1
fieldset/PCSEL:
    description: ADC channel preselection register.
    fields:
        - name: PCSEL
          description: Channel i (Vless thansub>INPless than/sub>[i]) preselection.
          bit_offset: 0
          bit_size: 1
          array:
              len: 19
              stride: 1
          enum: PCSEL
fieldset/SMPR:
    description: ADC sample time register.
    fields:
        - name: SMP
          description: Channel x sampling time selection (x=9 to 0).
          bit_offset: 0
          bit_size: 3
          array:
              len: 10
              stride: 3
          enum: SAMPLE_TIME
fieldset/SQR1:
    description: ADC regular sequence register 1.
    fields:
        - name: L
          description: Regular channel sequence length.
          bit_offset: 0
          bit_size: 4
        - name: SQ
          description: 1st conversion in regular sequence.
          bit_offset: 6
          bit_size: 5
          array:
              len: 4
              stride: 6
fieldset/SQR2:
    description: ADC regular sequence register 2.
    fields:
        - name: SQ
          description: 5th conversion in regular sequence.
          bit_offset: 0
          bit_size: 5
          array:
              len: 5
              stride: 6
fieldset/SQR3:
    description: ADC regular sequence register 3.
    fields:
        - name: SQ
          description: 10th conversion in regular sequence.
          bit_offset: 0
          bit_size: 5
          array:
              len: 5
              stride: 6
fieldset/SQR4:
    description: ADC regular sequence register 4.
    fields:
        - name: SQ
          description: 15th conversion in regular sequence.
          bit_offset: 0
          bit_size: 5
          array:
              len: 2
              stride: 6
enum/ADSTP:
    bit_size: 1
    variants:
        - name: Stop
          description: Stop conversion of channel
          value: 1
enum/DMNGT:
    bit_size: 2
    variants:
        - name: DR
          description: Regular conversion data stored in DR only.
          value: 0
        - name: DMA_OneShot
          description: DMA one-shot mode selected.
          value: 1
        - name: MDF
          description: MDF mode detected.
          value: 2
        - name: DMA_Circular
          description: DMA circular mode selected.
          value: 3
enum/PCSEL:
    bit_size: 1
    variants:
        - name: NotPreselected
          description: Input channel i (Vless thansub>INPless than/sub>[i]) is not preselected for conversion, the result of the ADC conversion for this channel is wrong.
          value: 0
        - name: Preselected
          description: Input channel i (Vless thansub>INPless than/sub>[i]) is preselected for conversion.
          value: 1
enum/RES:
    bit_size: 2
    variants:
        - name: Bits12
          description: 12-bit.
          value: 0
        - name: Bits10
          description: 10-bit.
          value: 1
        - name: Bits8
          description: 8-bit.
          value: 2
        - name: Bits6
          description: 6-bit.
          value: 3
enum/SAMPLE_TIME:
    bit_size: 3
    variants:
        - name: Cycles1_5
          description: "1.5 ADC clock cycles."
          value: 0
        - name: Cycles2_5
          description: "2.5 ADC clock cycles."
          value: 1
        - name: Cycles6_5
          description: "6.5 ADC clock cycles."
          value: 2
        - name: Cycles11_5
          description: "11.5 ADC clock cycles."
          value: 3
        - name: Cycles23_5
          description: "23.5 ADC clock cycles."
          value: 4
        - name: Cycles46_5
          description: "46.5 ADC clock cycles."
          value: 5
        - name: Cycles246_5
          description: "246.5 ADC clock cycles."
          value: 6
        - name: Cycles1499_5
          description: "1499.5 ADC clock cycles."
          value: 7
enum/EXTEN:
    bit_size: 2
    variants:
        - name: Disabled
          description: Trigger detection disabled
          value: 0
        - name: RisingEdge
          description: Trigger detection on the rising edge
          value: 1
        - name: FallingEdge
          description: Trigger detection on the falling edge
          value: 2
        - name: BothEdges
          description: Trigger detection on both the rising and falling edges
          value: 3
