# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:09 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:33:09 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:09 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:33:09 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:09 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 23:33:09 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/Dreg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/Dreg.sv 
# -- Compiling module Dreg
# 
# Top level modules:
# 	Dreg
# End time: 23:33:10 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/ADD_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/ADD_SUB.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 23:33:10 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/control_.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/control_.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:33:10 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/lab5_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/lab5_toplevel.sv 
# -- Compiling module lab5_toplevel
# 
# Top level modules:
# 	lab5_toplevel
# End time: 23:33:10 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Quartus/ECE385/lab5 {D:/Quartus/ECE385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Oct 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus/ECE385/lab5" D:/Quartus/ECE385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:33:10 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:33:10 on Oct 28,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab5_toplevel
# Loading work.control
# Loading work.reg_8
# Loading work.Dreg
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) D:/Quartus/ECE385/lab5/lab5_toplevel.sv(70): [PCDPC] - Port size (10) does not match connection size (9) for port 'S'. The port definition is at: D:/Quartus/ECE385/lab5/ADD_SUB.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/lab5_toplevel0/ADD_SUB File: D:/Quartus/ECE385/lab5/ADD_SUB.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) D:/Quartus/ECE385/lab5/control_.sv(36): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/lab5_toplevel0/control_logic
# ** Warning: (vsim-8315) D:/Quartus/ECE385/lab5/control_.sv(36): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/lab5_toplevel0/control_logic
# Success!
# End time: 23:37:20 on Oct 28,2020, Elapsed time: 0:04:10
# Errors: 0, Warnings: 3
