
controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc64  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  0800bd20  0800bd20  0001bd20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c31c  0800c31c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c31c  0800c31c  0001c31c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c324  0800c324  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c324  0800c324  0001c324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c328  0800c328  0001c328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c32c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  200001e0  0800c50c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000440  0800c50c  00020440  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000177f6  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003617  00000000  00000000  000379fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  0003b018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001158  00000000  00000000  0003c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a912  00000000  00000000  0003d450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d6a  00000000  00000000  00057d62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f6b8  00000000  00000000  00070acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00110184  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000587c  00000000  00000000  001101d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800bd08 	.word	0x0800bd08

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800bd08 	.word	0x0800bd08

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f9f1 	bl	8001820 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f941 	bl	80016d0 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f9e3 	bl	8001820 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f9d9 	bl	8001820 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f969 	bl	8001754 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f95f 	bl	8001754 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f876 	bl	80005c4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f002 f811 	bl	8002520 <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fc5a 	bl	8001dc0 <__aeabi_dsub>
 800050c:	f002 f808 	bl	8002520 <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	0005      	movs	r5, r0
 8000524:	000c      	movs	r4, r1
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	0028      	movs	r0, r5
 800052c:	0021      	movs	r1, r4
 800052e:	f7ff ff91 	bl	8000454 <__aeabi_dcmplt>
 8000532:	2800      	cmp	r0, #0
 8000534:	d108      	bne.n	8000548 <__aeabi_d2lz+0x28>
 8000536:	0028      	movs	r0, r5
 8000538:	0021      	movs	r1, r4
 800053a:	f000 f80f 	bl	800055c <__aeabi_d2ulz>
 800053e:	0002      	movs	r2, r0
 8000540:	000b      	movs	r3, r1
 8000542:	0010      	movs	r0, r2
 8000544:	0019      	movs	r1, r3
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	18e1      	adds	r1, r4, r3
 800054e:	0028      	movs	r0, r5
 8000550:	f000 f804 	bl	800055c <__aeabi_d2ulz>
 8000554:	2300      	movs	r3, #0
 8000556:	4242      	negs	r2, r0
 8000558:	418b      	sbcs	r3, r1
 800055a:	e7f2      	b.n	8000542 <__aeabi_d2lz+0x22>

0800055c <__aeabi_d2ulz>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2200      	movs	r2, #0
 8000560:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <__aeabi_d2ulz+0x34>)
 8000562:	000d      	movs	r5, r1
 8000564:	0004      	movs	r4, r0
 8000566:	f001 f9bf 	bl	80018e8 <__aeabi_dmul>
 800056a:	f7ff ffbb 	bl	80004e4 <__aeabi_d2uiz>
 800056e:	0006      	movs	r6, r0
 8000570:	f002 f83c 	bl	80025ec <__aeabi_ui2d>
 8000574:	2200      	movs	r2, #0
 8000576:	4b07      	ldr	r3, [pc, #28]	; (8000594 <__aeabi_d2ulz+0x38>)
 8000578:	f001 f9b6 	bl	80018e8 <__aeabi_dmul>
 800057c:	0002      	movs	r2, r0
 800057e:	000b      	movs	r3, r1
 8000580:	0020      	movs	r0, r4
 8000582:	0029      	movs	r1, r5
 8000584:	f001 fc1c 	bl	8001dc0 <__aeabi_dsub>
 8000588:	f7ff ffac 	bl	80004e4 <__aeabi_d2uiz>
 800058c:	0031      	movs	r1, r6
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	3df00000 	.word	0x3df00000
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_l2d>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	0006      	movs	r6, r0
 800059c:	0008      	movs	r0, r1
 800059e:	f001 fff5 	bl	800258c <__aeabi_i2d>
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <__aeabi_l2d+0x28>)
 80005a6:	f001 f99f 	bl	80018e8 <__aeabi_dmul>
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	0030      	movs	r0, r6
 80005b0:	f002 f81c 	bl	80025ec <__aeabi_ui2d>
 80005b4:	002b      	movs	r3, r5
 80005b6:	0022      	movs	r2, r4
 80005b8:	f000 fa58 	bl	8000a6c <__aeabi_dadd>
 80005bc:	bd70      	pop	{r4, r5, r6, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__udivmoddi4>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	0004      	movs	r4, r0
 80005d2:	000d      	movs	r5, r1
 80005d4:	4692      	mov	sl, r2
 80005d6:	4699      	mov	r9, r3
 80005d8:	b083      	sub	sp, #12
 80005da:	428b      	cmp	r3, r1
 80005dc:	d830      	bhi.n	8000640 <__udivmoddi4+0x7c>
 80005de:	d02d      	beq.n	800063c <__udivmoddi4+0x78>
 80005e0:	4649      	mov	r1, r9
 80005e2:	4650      	mov	r0, sl
 80005e4:	f002 f8ce 	bl	8002784 <__clzdi2>
 80005e8:	0029      	movs	r1, r5
 80005ea:	0006      	movs	r6, r0
 80005ec:	0020      	movs	r0, r4
 80005ee:	f002 f8c9 	bl	8002784 <__clzdi2>
 80005f2:	1a33      	subs	r3, r6, r0
 80005f4:	4698      	mov	r8, r3
 80005f6:	3b20      	subs	r3, #32
 80005f8:	469b      	mov	fp, r3
 80005fa:	d433      	bmi.n	8000664 <__udivmoddi4+0xa0>
 80005fc:	465a      	mov	r2, fp
 80005fe:	4653      	mov	r3, sl
 8000600:	4093      	lsls	r3, r2
 8000602:	4642      	mov	r2, r8
 8000604:	001f      	movs	r7, r3
 8000606:	4653      	mov	r3, sl
 8000608:	4093      	lsls	r3, r2
 800060a:	001e      	movs	r6, r3
 800060c:	42af      	cmp	r7, r5
 800060e:	d83a      	bhi.n	8000686 <__udivmoddi4+0xc2>
 8000610:	42af      	cmp	r7, r5
 8000612:	d100      	bne.n	8000616 <__udivmoddi4+0x52>
 8000614:	e078      	b.n	8000708 <__udivmoddi4+0x144>
 8000616:	465b      	mov	r3, fp
 8000618:	1ba4      	subs	r4, r4, r6
 800061a:	41bd      	sbcs	r5, r7
 800061c:	2b00      	cmp	r3, #0
 800061e:	da00      	bge.n	8000622 <__udivmoddi4+0x5e>
 8000620:	e075      	b.n	800070e <__udivmoddi4+0x14a>
 8000622:	2200      	movs	r2, #0
 8000624:	2300      	movs	r3, #0
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	465a      	mov	r2, fp
 800062e:	4093      	lsls	r3, r2
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	4642      	mov	r2, r8
 8000636:	4093      	lsls	r3, r2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	e028      	b.n	800068e <__udivmoddi4+0xca>
 800063c:	4282      	cmp	r2, r0
 800063e:	d9cf      	bls.n	80005e0 <__udivmoddi4+0x1c>
 8000640:	2200      	movs	r2, #0
 8000642:	2300      	movs	r3, #0
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <__udivmoddi4+0x8e>
 800064e:	601c      	str	r4, [r3, #0]
 8000650:	605d      	str	r5, [r3, #4]
 8000652:	9800      	ldr	r0, [sp, #0]
 8000654:	9901      	ldr	r1, [sp, #4]
 8000656:	b003      	add	sp, #12
 8000658:	bcf0      	pop	{r4, r5, r6, r7}
 800065a:	46bb      	mov	fp, r7
 800065c:	46b2      	mov	sl, r6
 800065e:	46a9      	mov	r9, r5
 8000660:	46a0      	mov	r8, r4
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000664:	4642      	mov	r2, r8
 8000666:	2320      	movs	r3, #32
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	4652      	mov	r2, sl
 800066c:	40da      	lsrs	r2, r3
 800066e:	4641      	mov	r1, r8
 8000670:	0013      	movs	r3, r2
 8000672:	464a      	mov	r2, r9
 8000674:	408a      	lsls	r2, r1
 8000676:	0017      	movs	r7, r2
 8000678:	4642      	mov	r2, r8
 800067a:	431f      	orrs	r7, r3
 800067c:	4653      	mov	r3, sl
 800067e:	4093      	lsls	r3, r2
 8000680:	001e      	movs	r6, r3
 8000682:	42af      	cmp	r7, r5
 8000684:	d9c4      	bls.n	8000610 <__udivmoddi4+0x4c>
 8000686:	2200      	movs	r2, #0
 8000688:	2300      	movs	r3, #0
 800068a:	9200      	str	r2, [sp, #0]
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	4643      	mov	r3, r8
 8000690:	2b00      	cmp	r3, #0
 8000692:	d0d9      	beq.n	8000648 <__udivmoddi4+0x84>
 8000694:	07fb      	lsls	r3, r7, #31
 8000696:	0872      	lsrs	r2, r6, #1
 8000698:	431a      	orrs	r2, r3
 800069a:	4646      	mov	r6, r8
 800069c:	087b      	lsrs	r3, r7, #1
 800069e:	e00e      	b.n	80006be <__udivmoddi4+0xfa>
 80006a0:	42ab      	cmp	r3, r5
 80006a2:	d101      	bne.n	80006a8 <__udivmoddi4+0xe4>
 80006a4:	42a2      	cmp	r2, r4
 80006a6:	d80c      	bhi.n	80006c2 <__udivmoddi4+0xfe>
 80006a8:	1aa4      	subs	r4, r4, r2
 80006aa:	419d      	sbcs	r5, r3
 80006ac:	2001      	movs	r0, #1
 80006ae:	1924      	adds	r4, r4, r4
 80006b0:	416d      	adcs	r5, r5
 80006b2:	2100      	movs	r1, #0
 80006b4:	3e01      	subs	r6, #1
 80006b6:	1824      	adds	r4, r4, r0
 80006b8:	414d      	adcs	r5, r1
 80006ba:	2e00      	cmp	r6, #0
 80006bc:	d006      	beq.n	80006cc <__udivmoddi4+0x108>
 80006be:	42ab      	cmp	r3, r5
 80006c0:	d9ee      	bls.n	80006a0 <__udivmoddi4+0xdc>
 80006c2:	3e01      	subs	r6, #1
 80006c4:	1924      	adds	r4, r4, r4
 80006c6:	416d      	adcs	r5, r5
 80006c8:	2e00      	cmp	r6, #0
 80006ca:	d1f8      	bne.n	80006be <__udivmoddi4+0xfa>
 80006cc:	9800      	ldr	r0, [sp, #0]
 80006ce:	9901      	ldr	r1, [sp, #4]
 80006d0:	465b      	mov	r3, fp
 80006d2:	1900      	adds	r0, r0, r4
 80006d4:	4169      	adcs	r1, r5
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	db24      	blt.n	8000724 <__udivmoddi4+0x160>
 80006da:	002b      	movs	r3, r5
 80006dc:	465a      	mov	r2, fp
 80006de:	4644      	mov	r4, r8
 80006e0:	40d3      	lsrs	r3, r2
 80006e2:	002a      	movs	r2, r5
 80006e4:	40e2      	lsrs	r2, r4
 80006e6:	001c      	movs	r4, r3
 80006e8:	465b      	mov	r3, fp
 80006ea:	0015      	movs	r5, r2
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db2a      	blt.n	8000746 <__udivmoddi4+0x182>
 80006f0:	0026      	movs	r6, r4
 80006f2:	409e      	lsls	r6, r3
 80006f4:	0033      	movs	r3, r6
 80006f6:	0026      	movs	r6, r4
 80006f8:	4647      	mov	r7, r8
 80006fa:	40be      	lsls	r6, r7
 80006fc:	0032      	movs	r2, r6
 80006fe:	1a80      	subs	r0, r0, r2
 8000700:	4199      	sbcs	r1, r3
 8000702:	9000      	str	r0, [sp, #0]
 8000704:	9101      	str	r1, [sp, #4]
 8000706:	e79f      	b.n	8000648 <__udivmoddi4+0x84>
 8000708:	42a3      	cmp	r3, r4
 800070a:	d8bc      	bhi.n	8000686 <__udivmoddi4+0xc2>
 800070c:	e783      	b.n	8000616 <__udivmoddi4+0x52>
 800070e:	4642      	mov	r2, r8
 8000710:	2320      	movs	r3, #32
 8000712:	2100      	movs	r1, #0
 8000714:	1a9b      	subs	r3, r3, r2
 8000716:	2200      	movs	r2, #0
 8000718:	9100      	str	r1, [sp, #0]
 800071a:	9201      	str	r2, [sp, #4]
 800071c:	2201      	movs	r2, #1
 800071e:	40da      	lsrs	r2, r3
 8000720:	9201      	str	r2, [sp, #4]
 8000722:	e786      	b.n	8000632 <__udivmoddi4+0x6e>
 8000724:	4642      	mov	r2, r8
 8000726:	2320      	movs	r3, #32
 8000728:	1a9b      	subs	r3, r3, r2
 800072a:	002a      	movs	r2, r5
 800072c:	4646      	mov	r6, r8
 800072e:	409a      	lsls	r2, r3
 8000730:	0023      	movs	r3, r4
 8000732:	40f3      	lsrs	r3, r6
 8000734:	4644      	mov	r4, r8
 8000736:	4313      	orrs	r3, r2
 8000738:	002a      	movs	r2, r5
 800073a:	40e2      	lsrs	r2, r4
 800073c:	001c      	movs	r4, r3
 800073e:	465b      	mov	r3, fp
 8000740:	0015      	movs	r5, r2
 8000742:	2b00      	cmp	r3, #0
 8000744:	dad4      	bge.n	80006f0 <__udivmoddi4+0x12c>
 8000746:	4642      	mov	r2, r8
 8000748:	002f      	movs	r7, r5
 800074a:	2320      	movs	r3, #32
 800074c:	0026      	movs	r6, r4
 800074e:	4097      	lsls	r7, r2
 8000750:	1a9b      	subs	r3, r3, r2
 8000752:	40de      	lsrs	r6, r3
 8000754:	003b      	movs	r3, r7
 8000756:	4333      	orrs	r3, r6
 8000758:	e7cd      	b.n	80006f6 <__udivmoddi4+0x132>
 800075a:	46c0      	nop			; (mov r8, r8)

0800075c <__aeabi_fmul>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	464f      	mov	r7, r9
 8000760:	4646      	mov	r6, r8
 8000762:	46d6      	mov	lr, sl
 8000764:	0244      	lsls	r4, r0, #9
 8000766:	0045      	lsls	r5, r0, #1
 8000768:	b5c0      	push	{r6, r7, lr}
 800076a:	0a64      	lsrs	r4, r4, #9
 800076c:	1c0f      	adds	r7, r1, #0
 800076e:	0e2d      	lsrs	r5, r5, #24
 8000770:	0fc6      	lsrs	r6, r0, #31
 8000772:	2d00      	cmp	r5, #0
 8000774:	d100      	bne.n	8000778 <__aeabi_fmul+0x1c>
 8000776:	e08d      	b.n	8000894 <__aeabi_fmul+0x138>
 8000778:	2dff      	cmp	r5, #255	; 0xff
 800077a:	d100      	bne.n	800077e <__aeabi_fmul+0x22>
 800077c:	e092      	b.n	80008a4 <__aeabi_fmul+0x148>
 800077e:	2300      	movs	r3, #0
 8000780:	2080      	movs	r0, #128	; 0x80
 8000782:	4699      	mov	r9, r3
 8000784:	469a      	mov	sl, r3
 8000786:	00e4      	lsls	r4, r4, #3
 8000788:	04c0      	lsls	r0, r0, #19
 800078a:	4304      	orrs	r4, r0
 800078c:	3d7f      	subs	r5, #127	; 0x7f
 800078e:	0278      	lsls	r0, r7, #9
 8000790:	0a43      	lsrs	r3, r0, #9
 8000792:	4698      	mov	r8, r3
 8000794:	007b      	lsls	r3, r7, #1
 8000796:	0e1b      	lsrs	r3, r3, #24
 8000798:	0fff      	lsrs	r7, r7, #31
 800079a:	2b00      	cmp	r3, #0
 800079c:	d100      	bne.n	80007a0 <__aeabi_fmul+0x44>
 800079e:	e070      	b.n	8000882 <__aeabi_fmul+0x126>
 80007a0:	2bff      	cmp	r3, #255	; 0xff
 80007a2:	d100      	bne.n	80007a6 <__aeabi_fmul+0x4a>
 80007a4:	e086      	b.n	80008b4 <__aeabi_fmul+0x158>
 80007a6:	4642      	mov	r2, r8
 80007a8:	00d0      	lsls	r0, r2, #3
 80007aa:	2280      	movs	r2, #128	; 0x80
 80007ac:	3b7f      	subs	r3, #127	; 0x7f
 80007ae:	18ed      	adds	r5, r5, r3
 80007b0:	2300      	movs	r3, #0
 80007b2:	04d2      	lsls	r2, r2, #19
 80007b4:	4302      	orrs	r2, r0
 80007b6:	4690      	mov	r8, r2
 80007b8:	469c      	mov	ip, r3
 80007ba:	0031      	movs	r1, r6
 80007bc:	464b      	mov	r3, r9
 80007be:	4079      	eors	r1, r7
 80007c0:	1c68      	adds	r0, r5, #1
 80007c2:	2b0f      	cmp	r3, #15
 80007c4:	d81c      	bhi.n	8000800 <__aeabi_fmul+0xa4>
 80007c6:	4a76      	ldr	r2, [pc, #472]	; (80009a0 <__aeabi_fmul+0x244>)
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	58d3      	ldr	r3, [r2, r3]
 80007cc:	469f      	mov	pc, r3
 80007ce:	0039      	movs	r1, r7
 80007d0:	4644      	mov	r4, r8
 80007d2:	46e2      	mov	sl, ip
 80007d4:	4653      	mov	r3, sl
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d00f      	beq.n	80007fa <__aeabi_fmul+0x9e>
 80007da:	2b03      	cmp	r3, #3
 80007dc:	d100      	bne.n	80007e0 <__aeabi_fmul+0x84>
 80007de:	e0d7      	b.n	8000990 <__aeabi_fmul+0x234>
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d137      	bne.n	8000854 <__aeabi_fmul+0xf8>
 80007e4:	2000      	movs	r0, #0
 80007e6:	2400      	movs	r4, #0
 80007e8:	05c0      	lsls	r0, r0, #23
 80007ea:	4320      	orrs	r0, r4
 80007ec:	07c9      	lsls	r1, r1, #31
 80007ee:	4308      	orrs	r0, r1
 80007f0:	bce0      	pop	{r5, r6, r7}
 80007f2:	46ba      	mov	sl, r7
 80007f4:	46b1      	mov	r9, r6
 80007f6:	46a8      	mov	r8, r5
 80007f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007fa:	20ff      	movs	r0, #255	; 0xff
 80007fc:	2400      	movs	r4, #0
 80007fe:	e7f3      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000800:	0c26      	lsrs	r6, r4, #16
 8000802:	0424      	lsls	r4, r4, #16
 8000804:	0c22      	lsrs	r2, r4, #16
 8000806:	4644      	mov	r4, r8
 8000808:	0424      	lsls	r4, r4, #16
 800080a:	0c24      	lsrs	r4, r4, #16
 800080c:	4643      	mov	r3, r8
 800080e:	0027      	movs	r7, r4
 8000810:	0c1b      	lsrs	r3, r3, #16
 8000812:	4357      	muls	r7, r2
 8000814:	4374      	muls	r4, r6
 8000816:	435a      	muls	r2, r3
 8000818:	435e      	muls	r6, r3
 800081a:	1912      	adds	r2, r2, r4
 800081c:	0c3b      	lsrs	r3, r7, #16
 800081e:	189b      	adds	r3, r3, r2
 8000820:	429c      	cmp	r4, r3
 8000822:	d903      	bls.n	800082c <__aeabi_fmul+0xd0>
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	0252      	lsls	r2, r2, #9
 8000828:	4694      	mov	ip, r2
 800082a:	4466      	add	r6, ip
 800082c:	043f      	lsls	r7, r7, #16
 800082e:	041a      	lsls	r2, r3, #16
 8000830:	0c3f      	lsrs	r7, r7, #16
 8000832:	19d2      	adds	r2, r2, r7
 8000834:	0194      	lsls	r4, r2, #6
 8000836:	1e67      	subs	r7, r4, #1
 8000838:	41bc      	sbcs	r4, r7
 800083a:	0c1b      	lsrs	r3, r3, #16
 800083c:	0e92      	lsrs	r2, r2, #26
 800083e:	199b      	adds	r3, r3, r6
 8000840:	4314      	orrs	r4, r2
 8000842:	019b      	lsls	r3, r3, #6
 8000844:	431c      	orrs	r4, r3
 8000846:	011b      	lsls	r3, r3, #4
 8000848:	d400      	bmi.n	800084c <__aeabi_fmul+0xf0>
 800084a:	e09b      	b.n	8000984 <__aeabi_fmul+0x228>
 800084c:	2301      	movs	r3, #1
 800084e:	0862      	lsrs	r2, r4, #1
 8000850:	401c      	ands	r4, r3
 8000852:	4314      	orrs	r4, r2
 8000854:	0002      	movs	r2, r0
 8000856:	327f      	adds	r2, #127	; 0x7f
 8000858:	2a00      	cmp	r2, #0
 800085a:	dd64      	ble.n	8000926 <__aeabi_fmul+0x1ca>
 800085c:	0763      	lsls	r3, r4, #29
 800085e:	d004      	beq.n	800086a <__aeabi_fmul+0x10e>
 8000860:	230f      	movs	r3, #15
 8000862:	4023      	ands	r3, r4
 8000864:	2b04      	cmp	r3, #4
 8000866:	d000      	beq.n	800086a <__aeabi_fmul+0x10e>
 8000868:	3404      	adds	r4, #4
 800086a:	0123      	lsls	r3, r4, #4
 800086c:	d503      	bpl.n	8000876 <__aeabi_fmul+0x11a>
 800086e:	0002      	movs	r2, r0
 8000870:	4b4c      	ldr	r3, [pc, #304]	; (80009a4 <__aeabi_fmul+0x248>)
 8000872:	3280      	adds	r2, #128	; 0x80
 8000874:	401c      	ands	r4, r3
 8000876:	2afe      	cmp	r2, #254	; 0xfe
 8000878:	dcbf      	bgt.n	80007fa <__aeabi_fmul+0x9e>
 800087a:	01a4      	lsls	r4, r4, #6
 800087c:	0a64      	lsrs	r4, r4, #9
 800087e:	b2d0      	uxtb	r0, r2
 8000880:	e7b2      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000882:	4643      	mov	r3, r8
 8000884:	2b00      	cmp	r3, #0
 8000886:	d13d      	bne.n	8000904 <__aeabi_fmul+0x1a8>
 8000888:	464a      	mov	r2, r9
 800088a:	3301      	adds	r3, #1
 800088c:	431a      	orrs	r2, r3
 800088e:	4691      	mov	r9, r2
 8000890:	469c      	mov	ip, r3
 8000892:	e792      	b.n	80007ba <__aeabi_fmul+0x5e>
 8000894:	2c00      	cmp	r4, #0
 8000896:	d129      	bne.n	80008ec <__aeabi_fmul+0x190>
 8000898:	2304      	movs	r3, #4
 800089a:	4699      	mov	r9, r3
 800089c:	3b03      	subs	r3, #3
 800089e:	2500      	movs	r5, #0
 80008a0:	469a      	mov	sl, r3
 80008a2:	e774      	b.n	800078e <__aeabi_fmul+0x32>
 80008a4:	2c00      	cmp	r4, #0
 80008a6:	d11b      	bne.n	80008e0 <__aeabi_fmul+0x184>
 80008a8:	2308      	movs	r3, #8
 80008aa:	4699      	mov	r9, r3
 80008ac:	3b06      	subs	r3, #6
 80008ae:	25ff      	movs	r5, #255	; 0xff
 80008b0:	469a      	mov	sl, r3
 80008b2:	e76c      	b.n	800078e <__aeabi_fmul+0x32>
 80008b4:	4643      	mov	r3, r8
 80008b6:	35ff      	adds	r5, #255	; 0xff
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d10b      	bne.n	80008d4 <__aeabi_fmul+0x178>
 80008bc:	2302      	movs	r3, #2
 80008be:	464a      	mov	r2, r9
 80008c0:	431a      	orrs	r2, r3
 80008c2:	4691      	mov	r9, r2
 80008c4:	469c      	mov	ip, r3
 80008c6:	e778      	b.n	80007ba <__aeabi_fmul+0x5e>
 80008c8:	4653      	mov	r3, sl
 80008ca:	0031      	movs	r1, r6
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	d000      	beq.n	80008d2 <__aeabi_fmul+0x176>
 80008d0:	e783      	b.n	80007da <__aeabi_fmul+0x7e>
 80008d2:	e792      	b.n	80007fa <__aeabi_fmul+0x9e>
 80008d4:	2303      	movs	r3, #3
 80008d6:	464a      	mov	r2, r9
 80008d8:	431a      	orrs	r2, r3
 80008da:	4691      	mov	r9, r2
 80008dc:	469c      	mov	ip, r3
 80008de:	e76c      	b.n	80007ba <__aeabi_fmul+0x5e>
 80008e0:	230c      	movs	r3, #12
 80008e2:	4699      	mov	r9, r3
 80008e4:	3b09      	subs	r3, #9
 80008e6:	25ff      	movs	r5, #255	; 0xff
 80008e8:	469a      	mov	sl, r3
 80008ea:	e750      	b.n	800078e <__aeabi_fmul+0x32>
 80008ec:	0020      	movs	r0, r4
 80008ee:	f001 ff2b 	bl	8002748 <__clzsi2>
 80008f2:	2576      	movs	r5, #118	; 0x76
 80008f4:	1f43      	subs	r3, r0, #5
 80008f6:	409c      	lsls	r4, r3
 80008f8:	2300      	movs	r3, #0
 80008fa:	426d      	negs	r5, r5
 80008fc:	4699      	mov	r9, r3
 80008fe:	469a      	mov	sl, r3
 8000900:	1a2d      	subs	r5, r5, r0
 8000902:	e744      	b.n	800078e <__aeabi_fmul+0x32>
 8000904:	4640      	mov	r0, r8
 8000906:	f001 ff1f 	bl	8002748 <__clzsi2>
 800090a:	4642      	mov	r2, r8
 800090c:	1f43      	subs	r3, r0, #5
 800090e:	409a      	lsls	r2, r3
 8000910:	2300      	movs	r3, #0
 8000912:	1a2d      	subs	r5, r5, r0
 8000914:	4690      	mov	r8, r2
 8000916:	469c      	mov	ip, r3
 8000918:	3d76      	subs	r5, #118	; 0x76
 800091a:	e74e      	b.n	80007ba <__aeabi_fmul+0x5e>
 800091c:	2480      	movs	r4, #128	; 0x80
 800091e:	2100      	movs	r1, #0
 8000920:	20ff      	movs	r0, #255	; 0xff
 8000922:	03e4      	lsls	r4, r4, #15
 8000924:	e760      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000926:	2301      	movs	r3, #1
 8000928:	1a9b      	subs	r3, r3, r2
 800092a:	2b1b      	cmp	r3, #27
 800092c:	dd00      	ble.n	8000930 <__aeabi_fmul+0x1d4>
 800092e:	e759      	b.n	80007e4 <__aeabi_fmul+0x88>
 8000930:	0022      	movs	r2, r4
 8000932:	309e      	adds	r0, #158	; 0x9e
 8000934:	40da      	lsrs	r2, r3
 8000936:	4084      	lsls	r4, r0
 8000938:	0013      	movs	r3, r2
 800093a:	1e62      	subs	r2, r4, #1
 800093c:	4194      	sbcs	r4, r2
 800093e:	431c      	orrs	r4, r3
 8000940:	0763      	lsls	r3, r4, #29
 8000942:	d004      	beq.n	800094e <__aeabi_fmul+0x1f2>
 8000944:	230f      	movs	r3, #15
 8000946:	4023      	ands	r3, r4
 8000948:	2b04      	cmp	r3, #4
 800094a:	d000      	beq.n	800094e <__aeabi_fmul+0x1f2>
 800094c:	3404      	adds	r4, #4
 800094e:	0163      	lsls	r3, r4, #5
 8000950:	d51a      	bpl.n	8000988 <__aeabi_fmul+0x22c>
 8000952:	2001      	movs	r0, #1
 8000954:	2400      	movs	r4, #0
 8000956:	e747      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000958:	2080      	movs	r0, #128	; 0x80
 800095a:	03c0      	lsls	r0, r0, #15
 800095c:	4204      	tst	r4, r0
 800095e:	d009      	beq.n	8000974 <__aeabi_fmul+0x218>
 8000960:	4643      	mov	r3, r8
 8000962:	4203      	tst	r3, r0
 8000964:	d106      	bne.n	8000974 <__aeabi_fmul+0x218>
 8000966:	4644      	mov	r4, r8
 8000968:	4304      	orrs	r4, r0
 800096a:	0264      	lsls	r4, r4, #9
 800096c:	0039      	movs	r1, r7
 800096e:	20ff      	movs	r0, #255	; 0xff
 8000970:	0a64      	lsrs	r4, r4, #9
 8000972:	e739      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000974:	2080      	movs	r0, #128	; 0x80
 8000976:	03c0      	lsls	r0, r0, #15
 8000978:	4304      	orrs	r4, r0
 800097a:	0264      	lsls	r4, r4, #9
 800097c:	0031      	movs	r1, r6
 800097e:	20ff      	movs	r0, #255	; 0xff
 8000980:	0a64      	lsrs	r4, r4, #9
 8000982:	e731      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000984:	0028      	movs	r0, r5
 8000986:	e765      	b.n	8000854 <__aeabi_fmul+0xf8>
 8000988:	01a4      	lsls	r4, r4, #6
 800098a:	2000      	movs	r0, #0
 800098c:	0a64      	lsrs	r4, r4, #9
 800098e:	e72b      	b.n	80007e8 <__aeabi_fmul+0x8c>
 8000990:	2080      	movs	r0, #128	; 0x80
 8000992:	03c0      	lsls	r0, r0, #15
 8000994:	4304      	orrs	r4, r0
 8000996:	0264      	lsls	r4, r4, #9
 8000998:	20ff      	movs	r0, #255	; 0xff
 800099a:	0a64      	lsrs	r4, r4, #9
 800099c:	e724      	b.n	80007e8 <__aeabi_fmul+0x8c>
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	0800bd2c 	.word	0x0800bd2c
 80009a4:	f7ffffff 	.word	0xf7ffffff

080009a8 <__aeabi_f2iz>:
 80009a8:	0241      	lsls	r1, r0, #9
 80009aa:	0042      	lsls	r2, r0, #1
 80009ac:	0fc3      	lsrs	r3, r0, #31
 80009ae:	0a49      	lsrs	r1, r1, #9
 80009b0:	2000      	movs	r0, #0
 80009b2:	0e12      	lsrs	r2, r2, #24
 80009b4:	2a7e      	cmp	r2, #126	; 0x7e
 80009b6:	dd03      	ble.n	80009c0 <__aeabi_f2iz+0x18>
 80009b8:	2a9d      	cmp	r2, #157	; 0x9d
 80009ba:	dd02      	ble.n	80009c2 <__aeabi_f2iz+0x1a>
 80009bc:	4a09      	ldr	r2, [pc, #36]	; (80009e4 <__aeabi_f2iz+0x3c>)
 80009be:	1898      	adds	r0, r3, r2
 80009c0:	4770      	bx	lr
 80009c2:	2080      	movs	r0, #128	; 0x80
 80009c4:	0400      	lsls	r0, r0, #16
 80009c6:	4301      	orrs	r1, r0
 80009c8:	2a95      	cmp	r2, #149	; 0x95
 80009ca:	dc07      	bgt.n	80009dc <__aeabi_f2iz+0x34>
 80009cc:	2096      	movs	r0, #150	; 0x96
 80009ce:	1a82      	subs	r2, r0, r2
 80009d0:	40d1      	lsrs	r1, r2
 80009d2:	4248      	negs	r0, r1
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d1f3      	bne.n	80009c0 <__aeabi_f2iz+0x18>
 80009d8:	0008      	movs	r0, r1
 80009da:	e7f1      	b.n	80009c0 <__aeabi_f2iz+0x18>
 80009dc:	3a96      	subs	r2, #150	; 0x96
 80009de:	4091      	lsls	r1, r2
 80009e0:	e7f7      	b.n	80009d2 <__aeabi_f2iz+0x2a>
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	7fffffff 	.word	0x7fffffff

080009e8 <__aeabi_ui2f>:
 80009e8:	b570      	push	{r4, r5, r6, lr}
 80009ea:	1e05      	subs	r5, r0, #0
 80009ec:	d00e      	beq.n	8000a0c <__aeabi_ui2f+0x24>
 80009ee:	f001 feab 	bl	8002748 <__clzsi2>
 80009f2:	239e      	movs	r3, #158	; 0x9e
 80009f4:	0004      	movs	r4, r0
 80009f6:	1a1b      	subs	r3, r3, r0
 80009f8:	2b96      	cmp	r3, #150	; 0x96
 80009fa:	dc0c      	bgt.n	8000a16 <__aeabi_ui2f+0x2e>
 80009fc:	2808      	cmp	r0, #8
 80009fe:	dd01      	ble.n	8000a04 <__aeabi_ui2f+0x1c>
 8000a00:	3c08      	subs	r4, #8
 8000a02:	40a5      	lsls	r5, r4
 8000a04:	026d      	lsls	r5, r5, #9
 8000a06:	0a6d      	lsrs	r5, r5, #9
 8000a08:	b2d8      	uxtb	r0, r3
 8000a0a:	e001      	b.n	8000a10 <__aeabi_ui2f+0x28>
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	2500      	movs	r5, #0
 8000a10:	05c0      	lsls	r0, r0, #23
 8000a12:	4328      	orrs	r0, r5
 8000a14:	bd70      	pop	{r4, r5, r6, pc}
 8000a16:	2b99      	cmp	r3, #153	; 0x99
 8000a18:	dd09      	ble.n	8000a2e <__aeabi_ui2f+0x46>
 8000a1a:	0002      	movs	r2, r0
 8000a1c:	0029      	movs	r1, r5
 8000a1e:	321b      	adds	r2, #27
 8000a20:	4091      	lsls	r1, r2
 8000a22:	1e4a      	subs	r2, r1, #1
 8000a24:	4191      	sbcs	r1, r2
 8000a26:	2205      	movs	r2, #5
 8000a28:	1a12      	subs	r2, r2, r0
 8000a2a:	40d5      	lsrs	r5, r2
 8000a2c:	430d      	orrs	r5, r1
 8000a2e:	2c05      	cmp	r4, #5
 8000a30:	dc12      	bgt.n	8000a58 <__aeabi_ui2f+0x70>
 8000a32:	0029      	movs	r1, r5
 8000a34:	4e0c      	ldr	r6, [pc, #48]	; (8000a68 <__aeabi_ui2f+0x80>)
 8000a36:	4031      	ands	r1, r6
 8000a38:	076a      	lsls	r2, r5, #29
 8000a3a:	d009      	beq.n	8000a50 <__aeabi_ui2f+0x68>
 8000a3c:	200f      	movs	r0, #15
 8000a3e:	4028      	ands	r0, r5
 8000a40:	2804      	cmp	r0, #4
 8000a42:	d005      	beq.n	8000a50 <__aeabi_ui2f+0x68>
 8000a44:	3104      	adds	r1, #4
 8000a46:	014a      	lsls	r2, r1, #5
 8000a48:	d502      	bpl.n	8000a50 <__aeabi_ui2f+0x68>
 8000a4a:	239f      	movs	r3, #159	; 0x9f
 8000a4c:	4031      	ands	r1, r6
 8000a4e:	1b1b      	subs	r3, r3, r4
 8000a50:	0189      	lsls	r1, r1, #6
 8000a52:	0a4d      	lsrs	r5, r1, #9
 8000a54:	b2d8      	uxtb	r0, r3
 8000a56:	e7db      	b.n	8000a10 <__aeabi_ui2f+0x28>
 8000a58:	1f62      	subs	r2, r4, #5
 8000a5a:	4095      	lsls	r5, r2
 8000a5c:	0029      	movs	r1, r5
 8000a5e:	4e02      	ldr	r6, [pc, #8]	; (8000a68 <__aeabi_ui2f+0x80>)
 8000a60:	4031      	ands	r1, r6
 8000a62:	076a      	lsls	r2, r5, #29
 8000a64:	d0f4      	beq.n	8000a50 <__aeabi_ui2f+0x68>
 8000a66:	e7e9      	b.n	8000a3c <__aeabi_ui2f+0x54>
 8000a68:	fbffffff 	.word	0xfbffffff

08000a6c <__aeabi_dadd>:
 8000a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a6e:	464f      	mov	r7, r9
 8000a70:	4646      	mov	r6, r8
 8000a72:	46d6      	mov	lr, sl
 8000a74:	000d      	movs	r5, r1
 8000a76:	0004      	movs	r4, r0
 8000a78:	b5c0      	push	{r6, r7, lr}
 8000a7a:	001f      	movs	r7, r3
 8000a7c:	0011      	movs	r1, r2
 8000a7e:	0328      	lsls	r0, r5, #12
 8000a80:	0f62      	lsrs	r2, r4, #29
 8000a82:	0a40      	lsrs	r0, r0, #9
 8000a84:	4310      	orrs	r0, r2
 8000a86:	007a      	lsls	r2, r7, #1
 8000a88:	0d52      	lsrs	r2, r2, #21
 8000a8a:	00e3      	lsls	r3, r4, #3
 8000a8c:	033c      	lsls	r4, r7, #12
 8000a8e:	4691      	mov	r9, r2
 8000a90:	0a64      	lsrs	r4, r4, #9
 8000a92:	0ffa      	lsrs	r2, r7, #31
 8000a94:	0f4f      	lsrs	r7, r1, #29
 8000a96:	006e      	lsls	r6, r5, #1
 8000a98:	4327      	orrs	r7, r4
 8000a9a:	4692      	mov	sl, r2
 8000a9c:	46b8      	mov	r8, r7
 8000a9e:	0d76      	lsrs	r6, r6, #21
 8000aa0:	0fed      	lsrs	r5, r5, #31
 8000aa2:	00c9      	lsls	r1, r1, #3
 8000aa4:	4295      	cmp	r5, r2
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x3e>
 8000aa8:	e099      	b.n	8000bde <__aeabi_dadd+0x172>
 8000aaa:	464c      	mov	r4, r9
 8000aac:	1b34      	subs	r4, r6, r4
 8000aae:	46a4      	mov	ip, r4
 8000ab0:	2c00      	cmp	r4, #0
 8000ab2:	dc00      	bgt.n	8000ab6 <__aeabi_dadd+0x4a>
 8000ab4:	e07c      	b.n	8000bb0 <__aeabi_dadd+0x144>
 8000ab6:	464a      	mov	r2, r9
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x52>
 8000abc:	e0b8      	b.n	8000c30 <__aeabi_dadd+0x1c4>
 8000abe:	4ac5      	ldr	r2, [pc, #788]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000ac0:	4296      	cmp	r6, r2
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_dadd+0x5a>
 8000ac4:	e11c      	b.n	8000d00 <__aeabi_dadd+0x294>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	003c      	movs	r4, r7
 8000aca:	0412      	lsls	r2, r2, #16
 8000acc:	4314      	orrs	r4, r2
 8000ace:	46a0      	mov	r8, r4
 8000ad0:	4662      	mov	r2, ip
 8000ad2:	2a38      	cmp	r2, #56	; 0x38
 8000ad4:	dd00      	ble.n	8000ad8 <__aeabi_dadd+0x6c>
 8000ad6:	e161      	b.n	8000d9c <__aeabi_dadd+0x330>
 8000ad8:	2a1f      	cmp	r2, #31
 8000ada:	dd00      	ble.n	8000ade <__aeabi_dadd+0x72>
 8000adc:	e1cc      	b.n	8000e78 <__aeabi_dadd+0x40c>
 8000ade:	4664      	mov	r4, ip
 8000ae0:	2220      	movs	r2, #32
 8000ae2:	1b12      	subs	r2, r2, r4
 8000ae4:	4644      	mov	r4, r8
 8000ae6:	4094      	lsls	r4, r2
 8000ae8:	000f      	movs	r7, r1
 8000aea:	46a1      	mov	r9, r4
 8000aec:	4664      	mov	r4, ip
 8000aee:	4091      	lsls	r1, r2
 8000af0:	40e7      	lsrs	r7, r4
 8000af2:	464c      	mov	r4, r9
 8000af4:	1e4a      	subs	r2, r1, #1
 8000af6:	4191      	sbcs	r1, r2
 8000af8:	433c      	orrs	r4, r7
 8000afa:	4642      	mov	r2, r8
 8000afc:	4321      	orrs	r1, r4
 8000afe:	4664      	mov	r4, ip
 8000b00:	40e2      	lsrs	r2, r4
 8000b02:	1a80      	subs	r0, r0, r2
 8000b04:	1a5c      	subs	r4, r3, r1
 8000b06:	42a3      	cmp	r3, r4
 8000b08:	419b      	sbcs	r3, r3
 8000b0a:	425f      	negs	r7, r3
 8000b0c:	1bc7      	subs	r7, r0, r7
 8000b0e:	023b      	lsls	r3, r7, #8
 8000b10:	d400      	bmi.n	8000b14 <__aeabi_dadd+0xa8>
 8000b12:	e0d0      	b.n	8000cb6 <__aeabi_dadd+0x24a>
 8000b14:	027f      	lsls	r7, r7, #9
 8000b16:	0a7f      	lsrs	r7, r7, #9
 8000b18:	2f00      	cmp	r7, #0
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_dadd+0xb2>
 8000b1c:	e0ff      	b.n	8000d1e <__aeabi_dadd+0x2b2>
 8000b1e:	0038      	movs	r0, r7
 8000b20:	f001 fe12 	bl	8002748 <__clzsi2>
 8000b24:	0001      	movs	r1, r0
 8000b26:	3908      	subs	r1, #8
 8000b28:	2320      	movs	r3, #32
 8000b2a:	0022      	movs	r2, r4
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	408f      	lsls	r7, r1
 8000b30:	40da      	lsrs	r2, r3
 8000b32:	408c      	lsls	r4, r1
 8000b34:	4317      	orrs	r7, r2
 8000b36:	42b1      	cmp	r1, r6
 8000b38:	da00      	bge.n	8000b3c <__aeabi_dadd+0xd0>
 8000b3a:	e0ff      	b.n	8000d3c <__aeabi_dadd+0x2d0>
 8000b3c:	1b89      	subs	r1, r1, r6
 8000b3e:	1c4b      	adds	r3, r1, #1
 8000b40:	2b1f      	cmp	r3, #31
 8000b42:	dd00      	ble.n	8000b46 <__aeabi_dadd+0xda>
 8000b44:	e0a8      	b.n	8000c98 <__aeabi_dadd+0x22c>
 8000b46:	2220      	movs	r2, #32
 8000b48:	0039      	movs	r1, r7
 8000b4a:	1ad2      	subs	r2, r2, r3
 8000b4c:	0020      	movs	r0, r4
 8000b4e:	4094      	lsls	r4, r2
 8000b50:	4091      	lsls	r1, r2
 8000b52:	40d8      	lsrs	r0, r3
 8000b54:	1e62      	subs	r2, r4, #1
 8000b56:	4194      	sbcs	r4, r2
 8000b58:	40df      	lsrs	r7, r3
 8000b5a:	2600      	movs	r6, #0
 8000b5c:	4301      	orrs	r1, r0
 8000b5e:	430c      	orrs	r4, r1
 8000b60:	0763      	lsls	r3, r4, #29
 8000b62:	d009      	beq.n	8000b78 <__aeabi_dadd+0x10c>
 8000b64:	230f      	movs	r3, #15
 8000b66:	4023      	ands	r3, r4
 8000b68:	2b04      	cmp	r3, #4
 8000b6a:	d005      	beq.n	8000b78 <__aeabi_dadd+0x10c>
 8000b6c:	1d23      	adds	r3, r4, #4
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	41a4      	sbcs	r4, r4
 8000b72:	4264      	negs	r4, r4
 8000b74:	193f      	adds	r7, r7, r4
 8000b76:	001c      	movs	r4, r3
 8000b78:	023b      	lsls	r3, r7, #8
 8000b7a:	d400      	bmi.n	8000b7e <__aeabi_dadd+0x112>
 8000b7c:	e09e      	b.n	8000cbc <__aeabi_dadd+0x250>
 8000b7e:	4b95      	ldr	r3, [pc, #596]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000b80:	3601      	adds	r6, #1
 8000b82:	429e      	cmp	r6, r3
 8000b84:	d100      	bne.n	8000b88 <__aeabi_dadd+0x11c>
 8000b86:	e0b7      	b.n	8000cf8 <__aeabi_dadd+0x28c>
 8000b88:	4a93      	ldr	r2, [pc, #588]	; (8000dd8 <__aeabi_dadd+0x36c>)
 8000b8a:	08e4      	lsrs	r4, r4, #3
 8000b8c:	4017      	ands	r7, r2
 8000b8e:	077b      	lsls	r3, r7, #29
 8000b90:	0571      	lsls	r1, r6, #21
 8000b92:	027f      	lsls	r7, r7, #9
 8000b94:	4323      	orrs	r3, r4
 8000b96:	0b3f      	lsrs	r7, r7, #12
 8000b98:	0d4a      	lsrs	r2, r1, #21
 8000b9a:	0512      	lsls	r2, r2, #20
 8000b9c:	433a      	orrs	r2, r7
 8000b9e:	07ed      	lsls	r5, r5, #31
 8000ba0:	432a      	orrs	r2, r5
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	0011      	movs	r1, r2
 8000ba6:	bce0      	pop	{r5, r6, r7}
 8000ba8:	46ba      	mov	sl, r7
 8000baa:	46b1      	mov	r9, r6
 8000bac:	46a8      	mov	r8, r5
 8000bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bb0:	2c00      	cmp	r4, #0
 8000bb2:	d04b      	beq.n	8000c4c <__aeabi_dadd+0x1e0>
 8000bb4:	464c      	mov	r4, r9
 8000bb6:	1ba4      	subs	r4, r4, r6
 8000bb8:	46a4      	mov	ip, r4
 8000bba:	2e00      	cmp	r6, #0
 8000bbc:	d000      	beq.n	8000bc0 <__aeabi_dadd+0x154>
 8000bbe:	e123      	b.n	8000e08 <__aeabi_dadd+0x39c>
 8000bc0:	0004      	movs	r4, r0
 8000bc2:	431c      	orrs	r4, r3
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x15c>
 8000bc6:	e1af      	b.n	8000f28 <__aeabi_dadd+0x4bc>
 8000bc8:	4662      	mov	r2, ip
 8000bca:	1e54      	subs	r4, r2, #1
 8000bcc:	2a01      	cmp	r2, #1
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_dadd+0x166>
 8000bd0:	e215      	b.n	8000ffe <__aeabi_dadd+0x592>
 8000bd2:	4d80      	ldr	r5, [pc, #512]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000bd4:	45ac      	cmp	ip, r5
 8000bd6:	d100      	bne.n	8000bda <__aeabi_dadd+0x16e>
 8000bd8:	e1c8      	b.n	8000f6c <__aeabi_dadd+0x500>
 8000bda:	46a4      	mov	ip, r4
 8000bdc:	e11b      	b.n	8000e16 <__aeabi_dadd+0x3aa>
 8000bde:	464a      	mov	r2, r9
 8000be0:	1ab2      	subs	r2, r6, r2
 8000be2:	4694      	mov	ip, r2
 8000be4:	2a00      	cmp	r2, #0
 8000be6:	dc00      	bgt.n	8000bea <__aeabi_dadd+0x17e>
 8000be8:	e0ac      	b.n	8000d44 <__aeabi_dadd+0x2d8>
 8000bea:	464a      	mov	r2, r9
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	d043      	beq.n	8000c78 <__aeabi_dadd+0x20c>
 8000bf0:	4a78      	ldr	r2, [pc, #480]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000bf2:	4296      	cmp	r6, r2
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_dadd+0x18c>
 8000bf6:	e1af      	b.n	8000f58 <__aeabi_dadd+0x4ec>
 8000bf8:	2280      	movs	r2, #128	; 0x80
 8000bfa:	003c      	movs	r4, r7
 8000bfc:	0412      	lsls	r2, r2, #16
 8000bfe:	4314      	orrs	r4, r2
 8000c00:	46a0      	mov	r8, r4
 8000c02:	4662      	mov	r2, ip
 8000c04:	2a38      	cmp	r2, #56	; 0x38
 8000c06:	dc67      	bgt.n	8000cd8 <__aeabi_dadd+0x26c>
 8000c08:	2a1f      	cmp	r2, #31
 8000c0a:	dc00      	bgt.n	8000c0e <__aeabi_dadd+0x1a2>
 8000c0c:	e15f      	b.n	8000ece <__aeabi_dadd+0x462>
 8000c0e:	4647      	mov	r7, r8
 8000c10:	3a20      	subs	r2, #32
 8000c12:	40d7      	lsrs	r7, r2
 8000c14:	4662      	mov	r2, ip
 8000c16:	2a20      	cmp	r2, #32
 8000c18:	d005      	beq.n	8000c26 <__aeabi_dadd+0x1ba>
 8000c1a:	4664      	mov	r4, ip
 8000c1c:	2240      	movs	r2, #64	; 0x40
 8000c1e:	1b12      	subs	r2, r2, r4
 8000c20:	4644      	mov	r4, r8
 8000c22:	4094      	lsls	r4, r2
 8000c24:	4321      	orrs	r1, r4
 8000c26:	1e4a      	subs	r2, r1, #1
 8000c28:	4191      	sbcs	r1, r2
 8000c2a:	000c      	movs	r4, r1
 8000c2c:	433c      	orrs	r4, r7
 8000c2e:	e057      	b.n	8000ce0 <__aeabi_dadd+0x274>
 8000c30:	003a      	movs	r2, r7
 8000c32:	430a      	orrs	r2, r1
 8000c34:	d100      	bne.n	8000c38 <__aeabi_dadd+0x1cc>
 8000c36:	e105      	b.n	8000e44 <__aeabi_dadd+0x3d8>
 8000c38:	0022      	movs	r2, r4
 8000c3a:	3a01      	subs	r2, #1
 8000c3c:	2c01      	cmp	r4, #1
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_dadd+0x1d6>
 8000c40:	e182      	b.n	8000f48 <__aeabi_dadd+0x4dc>
 8000c42:	4c64      	ldr	r4, [pc, #400]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d05b      	beq.n	8000d00 <__aeabi_dadd+0x294>
 8000c48:	4694      	mov	ip, r2
 8000c4a:	e741      	b.n	8000ad0 <__aeabi_dadd+0x64>
 8000c4c:	4c63      	ldr	r4, [pc, #396]	; (8000ddc <__aeabi_dadd+0x370>)
 8000c4e:	1c77      	adds	r7, r6, #1
 8000c50:	4227      	tst	r7, r4
 8000c52:	d000      	beq.n	8000c56 <__aeabi_dadd+0x1ea>
 8000c54:	e0c4      	b.n	8000de0 <__aeabi_dadd+0x374>
 8000c56:	0004      	movs	r4, r0
 8000c58:	431c      	orrs	r4, r3
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	d000      	beq.n	8000c60 <__aeabi_dadd+0x1f4>
 8000c5e:	e169      	b.n	8000f34 <__aeabi_dadd+0x4c8>
 8000c60:	2c00      	cmp	r4, #0
 8000c62:	d100      	bne.n	8000c66 <__aeabi_dadd+0x1fa>
 8000c64:	e1bf      	b.n	8000fe6 <__aeabi_dadd+0x57a>
 8000c66:	4644      	mov	r4, r8
 8000c68:	430c      	orrs	r4, r1
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_dadd+0x202>
 8000c6c:	e1d0      	b.n	8001010 <__aeabi_dadd+0x5a4>
 8000c6e:	0742      	lsls	r2, r0, #29
 8000c70:	08db      	lsrs	r3, r3, #3
 8000c72:	4313      	orrs	r3, r2
 8000c74:	08c0      	lsrs	r0, r0, #3
 8000c76:	e029      	b.n	8000ccc <__aeabi_dadd+0x260>
 8000c78:	003a      	movs	r2, r7
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dadd+0x214>
 8000c7e:	e170      	b.n	8000f62 <__aeabi_dadd+0x4f6>
 8000c80:	4662      	mov	r2, ip
 8000c82:	4664      	mov	r4, ip
 8000c84:	3a01      	subs	r2, #1
 8000c86:	2c01      	cmp	r4, #1
 8000c88:	d100      	bne.n	8000c8c <__aeabi_dadd+0x220>
 8000c8a:	e0e0      	b.n	8000e4e <__aeabi_dadd+0x3e2>
 8000c8c:	4c51      	ldr	r4, [pc, #324]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000c8e:	45a4      	cmp	ip, r4
 8000c90:	d100      	bne.n	8000c94 <__aeabi_dadd+0x228>
 8000c92:	e161      	b.n	8000f58 <__aeabi_dadd+0x4ec>
 8000c94:	4694      	mov	ip, r2
 8000c96:	e7b4      	b.n	8000c02 <__aeabi_dadd+0x196>
 8000c98:	003a      	movs	r2, r7
 8000c9a:	391f      	subs	r1, #31
 8000c9c:	40ca      	lsrs	r2, r1
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	2b20      	cmp	r3, #32
 8000ca2:	d003      	beq.n	8000cac <__aeabi_dadd+0x240>
 8000ca4:	2240      	movs	r2, #64	; 0x40
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	409f      	lsls	r7, r3
 8000caa:	433c      	orrs	r4, r7
 8000cac:	1e63      	subs	r3, r4, #1
 8000cae:	419c      	sbcs	r4, r3
 8000cb0:	2700      	movs	r7, #0
 8000cb2:	2600      	movs	r6, #0
 8000cb4:	430c      	orrs	r4, r1
 8000cb6:	0763      	lsls	r3, r4, #29
 8000cb8:	d000      	beq.n	8000cbc <__aeabi_dadd+0x250>
 8000cba:	e753      	b.n	8000b64 <__aeabi_dadd+0xf8>
 8000cbc:	46b4      	mov	ip, r6
 8000cbe:	08e4      	lsrs	r4, r4, #3
 8000cc0:	077b      	lsls	r3, r7, #29
 8000cc2:	4323      	orrs	r3, r4
 8000cc4:	08f8      	lsrs	r0, r7, #3
 8000cc6:	4a43      	ldr	r2, [pc, #268]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000cc8:	4594      	cmp	ip, r2
 8000cca:	d01d      	beq.n	8000d08 <__aeabi_dadd+0x29c>
 8000ccc:	4662      	mov	r2, ip
 8000cce:	0307      	lsls	r7, r0, #12
 8000cd0:	0552      	lsls	r2, r2, #21
 8000cd2:	0b3f      	lsrs	r7, r7, #12
 8000cd4:	0d52      	lsrs	r2, r2, #21
 8000cd6:	e760      	b.n	8000b9a <__aeabi_dadd+0x12e>
 8000cd8:	4644      	mov	r4, r8
 8000cda:	430c      	orrs	r4, r1
 8000cdc:	1e62      	subs	r2, r4, #1
 8000cde:	4194      	sbcs	r4, r2
 8000ce0:	18e4      	adds	r4, r4, r3
 8000ce2:	429c      	cmp	r4, r3
 8000ce4:	419b      	sbcs	r3, r3
 8000ce6:	425f      	negs	r7, r3
 8000ce8:	183f      	adds	r7, r7, r0
 8000cea:	023b      	lsls	r3, r7, #8
 8000cec:	d5e3      	bpl.n	8000cb6 <__aeabi_dadd+0x24a>
 8000cee:	4b39      	ldr	r3, [pc, #228]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000cf0:	3601      	adds	r6, #1
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_dadd+0x28c>
 8000cf6:	e0b5      	b.n	8000e64 <__aeabi_dadd+0x3f8>
 8000cf8:	0032      	movs	r2, r6
 8000cfa:	2700      	movs	r7, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e74c      	b.n	8000b9a <__aeabi_dadd+0x12e>
 8000d00:	0742      	lsls	r2, r0, #29
 8000d02:	08db      	lsrs	r3, r3, #3
 8000d04:	4313      	orrs	r3, r2
 8000d06:	08c0      	lsrs	r0, r0, #3
 8000d08:	001a      	movs	r2, r3
 8000d0a:	4302      	orrs	r2, r0
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_dadd+0x2a4>
 8000d0e:	e1e1      	b.n	80010d4 <__aeabi_dadd+0x668>
 8000d10:	2780      	movs	r7, #128	; 0x80
 8000d12:	033f      	lsls	r7, r7, #12
 8000d14:	4307      	orrs	r7, r0
 8000d16:	033f      	lsls	r7, r7, #12
 8000d18:	4a2e      	ldr	r2, [pc, #184]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000d1a:	0b3f      	lsrs	r7, r7, #12
 8000d1c:	e73d      	b.n	8000b9a <__aeabi_dadd+0x12e>
 8000d1e:	0020      	movs	r0, r4
 8000d20:	f001 fd12 	bl	8002748 <__clzsi2>
 8000d24:	0001      	movs	r1, r0
 8000d26:	3118      	adds	r1, #24
 8000d28:	291f      	cmp	r1, #31
 8000d2a:	dc00      	bgt.n	8000d2e <__aeabi_dadd+0x2c2>
 8000d2c:	e6fc      	b.n	8000b28 <__aeabi_dadd+0xbc>
 8000d2e:	3808      	subs	r0, #8
 8000d30:	4084      	lsls	r4, r0
 8000d32:	0027      	movs	r7, r4
 8000d34:	2400      	movs	r4, #0
 8000d36:	42b1      	cmp	r1, r6
 8000d38:	db00      	blt.n	8000d3c <__aeabi_dadd+0x2d0>
 8000d3a:	e6ff      	b.n	8000b3c <__aeabi_dadd+0xd0>
 8000d3c:	4a26      	ldr	r2, [pc, #152]	; (8000dd8 <__aeabi_dadd+0x36c>)
 8000d3e:	1a76      	subs	r6, r6, r1
 8000d40:	4017      	ands	r7, r2
 8000d42:	e70d      	b.n	8000b60 <__aeabi_dadd+0xf4>
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	d02f      	beq.n	8000da8 <__aeabi_dadd+0x33c>
 8000d48:	464a      	mov	r2, r9
 8000d4a:	1b92      	subs	r2, r2, r6
 8000d4c:	4694      	mov	ip, r2
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d100      	bne.n	8000d54 <__aeabi_dadd+0x2e8>
 8000d52:	e0ad      	b.n	8000eb0 <__aeabi_dadd+0x444>
 8000d54:	4a1f      	ldr	r2, [pc, #124]	; (8000dd4 <__aeabi_dadd+0x368>)
 8000d56:	4591      	cmp	r9, r2
 8000d58:	d100      	bne.n	8000d5c <__aeabi_dadd+0x2f0>
 8000d5a:	e10f      	b.n	8000f7c <__aeabi_dadd+0x510>
 8000d5c:	2280      	movs	r2, #128	; 0x80
 8000d5e:	0412      	lsls	r2, r2, #16
 8000d60:	4310      	orrs	r0, r2
 8000d62:	4662      	mov	r2, ip
 8000d64:	2a38      	cmp	r2, #56	; 0x38
 8000d66:	dd00      	ble.n	8000d6a <__aeabi_dadd+0x2fe>
 8000d68:	e10f      	b.n	8000f8a <__aeabi_dadd+0x51e>
 8000d6a:	2a1f      	cmp	r2, #31
 8000d6c:	dd00      	ble.n	8000d70 <__aeabi_dadd+0x304>
 8000d6e:	e180      	b.n	8001072 <__aeabi_dadd+0x606>
 8000d70:	4664      	mov	r4, ip
 8000d72:	2220      	movs	r2, #32
 8000d74:	001e      	movs	r6, r3
 8000d76:	1b12      	subs	r2, r2, r4
 8000d78:	4667      	mov	r7, ip
 8000d7a:	0004      	movs	r4, r0
 8000d7c:	4093      	lsls	r3, r2
 8000d7e:	4094      	lsls	r4, r2
 8000d80:	40fe      	lsrs	r6, r7
 8000d82:	1e5a      	subs	r2, r3, #1
 8000d84:	4193      	sbcs	r3, r2
 8000d86:	40f8      	lsrs	r0, r7
 8000d88:	4334      	orrs	r4, r6
 8000d8a:	431c      	orrs	r4, r3
 8000d8c:	4480      	add	r8, r0
 8000d8e:	1864      	adds	r4, r4, r1
 8000d90:	428c      	cmp	r4, r1
 8000d92:	41bf      	sbcs	r7, r7
 8000d94:	427f      	negs	r7, r7
 8000d96:	464e      	mov	r6, r9
 8000d98:	4447      	add	r7, r8
 8000d9a:	e7a6      	b.n	8000cea <__aeabi_dadd+0x27e>
 8000d9c:	4642      	mov	r2, r8
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	0011      	movs	r1, r2
 8000da2:	1e4a      	subs	r2, r1, #1
 8000da4:	4191      	sbcs	r1, r2
 8000da6:	e6ad      	b.n	8000b04 <__aeabi_dadd+0x98>
 8000da8:	4c0c      	ldr	r4, [pc, #48]	; (8000ddc <__aeabi_dadd+0x370>)
 8000daa:	1c72      	adds	r2, r6, #1
 8000dac:	4222      	tst	r2, r4
 8000dae:	d000      	beq.n	8000db2 <__aeabi_dadd+0x346>
 8000db0:	e0a1      	b.n	8000ef6 <__aeabi_dadd+0x48a>
 8000db2:	0002      	movs	r2, r0
 8000db4:	431a      	orrs	r2, r3
 8000db6:	2e00      	cmp	r6, #0
 8000db8:	d000      	beq.n	8000dbc <__aeabi_dadd+0x350>
 8000dba:	e0fa      	b.n	8000fb2 <__aeabi_dadd+0x546>
 8000dbc:	2a00      	cmp	r2, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_dadd+0x356>
 8000dc0:	e145      	b.n	800104e <__aeabi_dadd+0x5e2>
 8000dc2:	003a      	movs	r2, r7
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	d000      	beq.n	8000dca <__aeabi_dadd+0x35e>
 8000dc8:	e146      	b.n	8001058 <__aeabi_dadd+0x5ec>
 8000dca:	0742      	lsls	r2, r0, #29
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	08c0      	lsrs	r0, r0, #3
 8000dd2:	e77b      	b.n	8000ccc <__aeabi_dadd+0x260>
 8000dd4:	000007ff 	.word	0x000007ff
 8000dd8:	ff7fffff 	.word	0xff7fffff
 8000ddc:	000007fe 	.word	0x000007fe
 8000de0:	4647      	mov	r7, r8
 8000de2:	1a5c      	subs	r4, r3, r1
 8000de4:	1bc2      	subs	r2, r0, r7
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	41bf      	sbcs	r7, r7
 8000dea:	427f      	negs	r7, r7
 8000dec:	46b9      	mov	r9, r7
 8000dee:	0017      	movs	r7, r2
 8000df0:	464a      	mov	r2, r9
 8000df2:	1abf      	subs	r7, r7, r2
 8000df4:	023a      	lsls	r2, r7, #8
 8000df6:	d500      	bpl.n	8000dfa <__aeabi_dadd+0x38e>
 8000df8:	e08d      	b.n	8000f16 <__aeabi_dadd+0x4aa>
 8000dfa:	0023      	movs	r3, r4
 8000dfc:	433b      	orrs	r3, r7
 8000dfe:	d000      	beq.n	8000e02 <__aeabi_dadd+0x396>
 8000e00:	e68a      	b.n	8000b18 <__aeabi_dadd+0xac>
 8000e02:	2000      	movs	r0, #0
 8000e04:	2500      	movs	r5, #0
 8000e06:	e761      	b.n	8000ccc <__aeabi_dadd+0x260>
 8000e08:	4cb4      	ldr	r4, [pc, #720]	; (80010dc <__aeabi_dadd+0x670>)
 8000e0a:	45a1      	cmp	r9, r4
 8000e0c:	d100      	bne.n	8000e10 <__aeabi_dadd+0x3a4>
 8000e0e:	e0ad      	b.n	8000f6c <__aeabi_dadd+0x500>
 8000e10:	2480      	movs	r4, #128	; 0x80
 8000e12:	0424      	lsls	r4, r4, #16
 8000e14:	4320      	orrs	r0, r4
 8000e16:	4664      	mov	r4, ip
 8000e18:	2c38      	cmp	r4, #56	; 0x38
 8000e1a:	dc3d      	bgt.n	8000e98 <__aeabi_dadd+0x42c>
 8000e1c:	4662      	mov	r2, ip
 8000e1e:	2c1f      	cmp	r4, #31
 8000e20:	dd00      	ble.n	8000e24 <__aeabi_dadd+0x3b8>
 8000e22:	e0b7      	b.n	8000f94 <__aeabi_dadd+0x528>
 8000e24:	2520      	movs	r5, #32
 8000e26:	001e      	movs	r6, r3
 8000e28:	1b2d      	subs	r5, r5, r4
 8000e2a:	0004      	movs	r4, r0
 8000e2c:	40ab      	lsls	r3, r5
 8000e2e:	40ac      	lsls	r4, r5
 8000e30:	40d6      	lsrs	r6, r2
 8000e32:	40d0      	lsrs	r0, r2
 8000e34:	4642      	mov	r2, r8
 8000e36:	1e5d      	subs	r5, r3, #1
 8000e38:	41ab      	sbcs	r3, r5
 8000e3a:	4334      	orrs	r4, r6
 8000e3c:	1a12      	subs	r2, r2, r0
 8000e3e:	4690      	mov	r8, r2
 8000e40:	4323      	orrs	r3, r4
 8000e42:	e02c      	b.n	8000e9e <__aeabi_dadd+0x432>
 8000e44:	0742      	lsls	r2, r0, #29
 8000e46:	08db      	lsrs	r3, r3, #3
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	08c0      	lsrs	r0, r0, #3
 8000e4c:	e73b      	b.n	8000cc6 <__aeabi_dadd+0x25a>
 8000e4e:	185c      	adds	r4, r3, r1
 8000e50:	429c      	cmp	r4, r3
 8000e52:	419b      	sbcs	r3, r3
 8000e54:	4440      	add	r0, r8
 8000e56:	425b      	negs	r3, r3
 8000e58:	18c7      	adds	r7, r0, r3
 8000e5a:	2601      	movs	r6, #1
 8000e5c:	023b      	lsls	r3, r7, #8
 8000e5e:	d400      	bmi.n	8000e62 <__aeabi_dadd+0x3f6>
 8000e60:	e729      	b.n	8000cb6 <__aeabi_dadd+0x24a>
 8000e62:	2602      	movs	r6, #2
 8000e64:	4a9e      	ldr	r2, [pc, #632]	; (80010e0 <__aeabi_dadd+0x674>)
 8000e66:	0863      	lsrs	r3, r4, #1
 8000e68:	4017      	ands	r7, r2
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4014      	ands	r4, r2
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	07fb      	lsls	r3, r7, #31
 8000e72:	431c      	orrs	r4, r3
 8000e74:	087f      	lsrs	r7, r7, #1
 8000e76:	e673      	b.n	8000b60 <__aeabi_dadd+0xf4>
 8000e78:	4644      	mov	r4, r8
 8000e7a:	3a20      	subs	r2, #32
 8000e7c:	40d4      	lsrs	r4, r2
 8000e7e:	4662      	mov	r2, ip
 8000e80:	2a20      	cmp	r2, #32
 8000e82:	d005      	beq.n	8000e90 <__aeabi_dadd+0x424>
 8000e84:	4667      	mov	r7, ip
 8000e86:	2240      	movs	r2, #64	; 0x40
 8000e88:	1bd2      	subs	r2, r2, r7
 8000e8a:	4647      	mov	r7, r8
 8000e8c:	4097      	lsls	r7, r2
 8000e8e:	4339      	orrs	r1, r7
 8000e90:	1e4a      	subs	r2, r1, #1
 8000e92:	4191      	sbcs	r1, r2
 8000e94:	4321      	orrs	r1, r4
 8000e96:	e635      	b.n	8000b04 <__aeabi_dadd+0x98>
 8000e98:	4303      	orrs	r3, r0
 8000e9a:	1e58      	subs	r0, r3, #1
 8000e9c:	4183      	sbcs	r3, r0
 8000e9e:	1acc      	subs	r4, r1, r3
 8000ea0:	42a1      	cmp	r1, r4
 8000ea2:	41bf      	sbcs	r7, r7
 8000ea4:	4643      	mov	r3, r8
 8000ea6:	427f      	negs	r7, r7
 8000ea8:	4655      	mov	r5, sl
 8000eaa:	464e      	mov	r6, r9
 8000eac:	1bdf      	subs	r7, r3, r7
 8000eae:	e62e      	b.n	8000b0e <__aeabi_dadd+0xa2>
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	431a      	orrs	r2, r3
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_dadd+0x44c>
 8000eb6:	e0bd      	b.n	8001034 <__aeabi_dadd+0x5c8>
 8000eb8:	4662      	mov	r2, ip
 8000eba:	4664      	mov	r4, ip
 8000ebc:	3a01      	subs	r2, #1
 8000ebe:	2c01      	cmp	r4, #1
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_dadd+0x458>
 8000ec2:	e0e5      	b.n	8001090 <__aeabi_dadd+0x624>
 8000ec4:	4c85      	ldr	r4, [pc, #532]	; (80010dc <__aeabi_dadd+0x670>)
 8000ec6:	45a4      	cmp	ip, r4
 8000ec8:	d058      	beq.n	8000f7c <__aeabi_dadd+0x510>
 8000eca:	4694      	mov	ip, r2
 8000ecc:	e749      	b.n	8000d62 <__aeabi_dadd+0x2f6>
 8000ece:	4664      	mov	r4, ip
 8000ed0:	2220      	movs	r2, #32
 8000ed2:	1b12      	subs	r2, r2, r4
 8000ed4:	4644      	mov	r4, r8
 8000ed6:	4094      	lsls	r4, r2
 8000ed8:	000f      	movs	r7, r1
 8000eda:	46a1      	mov	r9, r4
 8000edc:	4664      	mov	r4, ip
 8000ede:	4091      	lsls	r1, r2
 8000ee0:	40e7      	lsrs	r7, r4
 8000ee2:	464c      	mov	r4, r9
 8000ee4:	1e4a      	subs	r2, r1, #1
 8000ee6:	4191      	sbcs	r1, r2
 8000ee8:	433c      	orrs	r4, r7
 8000eea:	4642      	mov	r2, r8
 8000eec:	430c      	orrs	r4, r1
 8000eee:	4661      	mov	r1, ip
 8000ef0:	40ca      	lsrs	r2, r1
 8000ef2:	1880      	adds	r0, r0, r2
 8000ef4:	e6f4      	b.n	8000ce0 <__aeabi_dadd+0x274>
 8000ef6:	4c79      	ldr	r4, [pc, #484]	; (80010dc <__aeabi_dadd+0x670>)
 8000ef8:	42a2      	cmp	r2, r4
 8000efa:	d100      	bne.n	8000efe <__aeabi_dadd+0x492>
 8000efc:	e6fd      	b.n	8000cfa <__aeabi_dadd+0x28e>
 8000efe:	1859      	adds	r1, r3, r1
 8000f00:	4299      	cmp	r1, r3
 8000f02:	419b      	sbcs	r3, r3
 8000f04:	4440      	add	r0, r8
 8000f06:	425f      	negs	r7, r3
 8000f08:	19c7      	adds	r7, r0, r7
 8000f0a:	07fc      	lsls	r4, r7, #31
 8000f0c:	0849      	lsrs	r1, r1, #1
 8000f0e:	0016      	movs	r6, r2
 8000f10:	430c      	orrs	r4, r1
 8000f12:	087f      	lsrs	r7, r7, #1
 8000f14:	e6cf      	b.n	8000cb6 <__aeabi_dadd+0x24a>
 8000f16:	1acc      	subs	r4, r1, r3
 8000f18:	42a1      	cmp	r1, r4
 8000f1a:	41bf      	sbcs	r7, r7
 8000f1c:	4643      	mov	r3, r8
 8000f1e:	427f      	negs	r7, r7
 8000f20:	1a18      	subs	r0, r3, r0
 8000f22:	4655      	mov	r5, sl
 8000f24:	1bc7      	subs	r7, r0, r7
 8000f26:	e5f7      	b.n	8000b18 <__aeabi_dadd+0xac>
 8000f28:	08c9      	lsrs	r1, r1, #3
 8000f2a:	077b      	lsls	r3, r7, #29
 8000f2c:	4655      	mov	r5, sl
 8000f2e:	430b      	orrs	r3, r1
 8000f30:	08f8      	lsrs	r0, r7, #3
 8000f32:	e6c8      	b.n	8000cc6 <__aeabi_dadd+0x25a>
 8000f34:	2c00      	cmp	r4, #0
 8000f36:	d000      	beq.n	8000f3a <__aeabi_dadd+0x4ce>
 8000f38:	e081      	b.n	800103e <__aeabi_dadd+0x5d2>
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	430b      	orrs	r3, r1
 8000f3e:	d115      	bne.n	8000f6c <__aeabi_dadd+0x500>
 8000f40:	2080      	movs	r0, #128	; 0x80
 8000f42:	2500      	movs	r5, #0
 8000f44:	0300      	lsls	r0, r0, #12
 8000f46:	e6e3      	b.n	8000d10 <__aeabi_dadd+0x2a4>
 8000f48:	1a5c      	subs	r4, r3, r1
 8000f4a:	42a3      	cmp	r3, r4
 8000f4c:	419b      	sbcs	r3, r3
 8000f4e:	1bc7      	subs	r7, r0, r7
 8000f50:	425b      	negs	r3, r3
 8000f52:	2601      	movs	r6, #1
 8000f54:	1aff      	subs	r7, r7, r3
 8000f56:	e5da      	b.n	8000b0e <__aeabi_dadd+0xa2>
 8000f58:	0742      	lsls	r2, r0, #29
 8000f5a:	08db      	lsrs	r3, r3, #3
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	08c0      	lsrs	r0, r0, #3
 8000f60:	e6d2      	b.n	8000d08 <__aeabi_dadd+0x29c>
 8000f62:	0742      	lsls	r2, r0, #29
 8000f64:	08db      	lsrs	r3, r3, #3
 8000f66:	4313      	orrs	r3, r2
 8000f68:	08c0      	lsrs	r0, r0, #3
 8000f6a:	e6ac      	b.n	8000cc6 <__aeabi_dadd+0x25a>
 8000f6c:	4643      	mov	r3, r8
 8000f6e:	4642      	mov	r2, r8
 8000f70:	08c9      	lsrs	r1, r1, #3
 8000f72:	075b      	lsls	r3, r3, #29
 8000f74:	4655      	mov	r5, sl
 8000f76:	430b      	orrs	r3, r1
 8000f78:	08d0      	lsrs	r0, r2, #3
 8000f7a:	e6c5      	b.n	8000d08 <__aeabi_dadd+0x29c>
 8000f7c:	4643      	mov	r3, r8
 8000f7e:	4642      	mov	r2, r8
 8000f80:	075b      	lsls	r3, r3, #29
 8000f82:	08c9      	lsrs	r1, r1, #3
 8000f84:	430b      	orrs	r3, r1
 8000f86:	08d0      	lsrs	r0, r2, #3
 8000f88:	e6be      	b.n	8000d08 <__aeabi_dadd+0x29c>
 8000f8a:	4303      	orrs	r3, r0
 8000f8c:	001c      	movs	r4, r3
 8000f8e:	1e63      	subs	r3, r4, #1
 8000f90:	419c      	sbcs	r4, r3
 8000f92:	e6fc      	b.n	8000d8e <__aeabi_dadd+0x322>
 8000f94:	0002      	movs	r2, r0
 8000f96:	3c20      	subs	r4, #32
 8000f98:	40e2      	lsrs	r2, r4
 8000f9a:	0014      	movs	r4, r2
 8000f9c:	4662      	mov	r2, ip
 8000f9e:	2a20      	cmp	r2, #32
 8000fa0:	d003      	beq.n	8000faa <__aeabi_dadd+0x53e>
 8000fa2:	2540      	movs	r5, #64	; 0x40
 8000fa4:	1aad      	subs	r5, r5, r2
 8000fa6:	40a8      	lsls	r0, r5
 8000fa8:	4303      	orrs	r3, r0
 8000faa:	1e58      	subs	r0, r3, #1
 8000fac:	4183      	sbcs	r3, r0
 8000fae:	4323      	orrs	r3, r4
 8000fb0:	e775      	b.n	8000e9e <__aeabi_dadd+0x432>
 8000fb2:	2a00      	cmp	r2, #0
 8000fb4:	d0e2      	beq.n	8000f7c <__aeabi_dadd+0x510>
 8000fb6:	003a      	movs	r2, r7
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	d0cd      	beq.n	8000f58 <__aeabi_dadd+0x4ec>
 8000fbc:	0742      	lsls	r2, r0, #29
 8000fbe:	08db      	lsrs	r3, r3, #3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	2280      	movs	r2, #128	; 0x80
 8000fc4:	08c0      	lsrs	r0, r0, #3
 8000fc6:	0312      	lsls	r2, r2, #12
 8000fc8:	4210      	tst	r0, r2
 8000fca:	d006      	beq.n	8000fda <__aeabi_dadd+0x56e>
 8000fcc:	08fc      	lsrs	r4, r7, #3
 8000fce:	4214      	tst	r4, r2
 8000fd0:	d103      	bne.n	8000fda <__aeabi_dadd+0x56e>
 8000fd2:	0020      	movs	r0, r4
 8000fd4:	08cb      	lsrs	r3, r1, #3
 8000fd6:	077a      	lsls	r2, r7, #29
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	0f5a      	lsrs	r2, r3, #29
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	0752      	lsls	r2, r2, #29
 8000fe0:	08db      	lsrs	r3, r3, #3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	e690      	b.n	8000d08 <__aeabi_dadd+0x29c>
 8000fe6:	4643      	mov	r3, r8
 8000fe8:	430b      	orrs	r3, r1
 8000fea:	d100      	bne.n	8000fee <__aeabi_dadd+0x582>
 8000fec:	e709      	b.n	8000e02 <__aeabi_dadd+0x396>
 8000fee:	4643      	mov	r3, r8
 8000ff0:	4642      	mov	r2, r8
 8000ff2:	08c9      	lsrs	r1, r1, #3
 8000ff4:	075b      	lsls	r3, r3, #29
 8000ff6:	4655      	mov	r5, sl
 8000ff8:	430b      	orrs	r3, r1
 8000ffa:	08d0      	lsrs	r0, r2, #3
 8000ffc:	e666      	b.n	8000ccc <__aeabi_dadd+0x260>
 8000ffe:	1acc      	subs	r4, r1, r3
 8001000:	42a1      	cmp	r1, r4
 8001002:	4189      	sbcs	r1, r1
 8001004:	1a3f      	subs	r7, r7, r0
 8001006:	4249      	negs	r1, r1
 8001008:	4655      	mov	r5, sl
 800100a:	2601      	movs	r6, #1
 800100c:	1a7f      	subs	r7, r7, r1
 800100e:	e57e      	b.n	8000b0e <__aeabi_dadd+0xa2>
 8001010:	4642      	mov	r2, r8
 8001012:	1a5c      	subs	r4, r3, r1
 8001014:	1a87      	subs	r7, r0, r2
 8001016:	42a3      	cmp	r3, r4
 8001018:	4192      	sbcs	r2, r2
 800101a:	4252      	negs	r2, r2
 800101c:	1abf      	subs	r7, r7, r2
 800101e:	023a      	lsls	r2, r7, #8
 8001020:	d53d      	bpl.n	800109e <__aeabi_dadd+0x632>
 8001022:	1acc      	subs	r4, r1, r3
 8001024:	42a1      	cmp	r1, r4
 8001026:	4189      	sbcs	r1, r1
 8001028:	4643      	mov	r3, r8
 800102a:	4249      	negs	r1, r1
 800102c:	1a1f      	subs	r7, r3, r0
 800102e:	4655      	mov	r5, sl
 8001030:	1a7f      	subs	r7, r7, r1
 8001032:	e595      	b.n	8000b60 <__aeabi_dadd+0xf4>
 8001034:	077b      	lsls	r3, r7, #29
 8001036:	08c9      	lsrs	r1, r1, #3
 8001038:	430b      	orrs	r3, r1
 800103a:	08f8      	lsrs	r0, r7, #3
 800103c:	e643      	b.n	8000cc6 <__aeabi_dadd+0x25a>
 800103e:	4644      	mov	r4, r8
 8001040:	08db      	lsrs	r3, r3, #3
 8001042:	430c      	orrs	r4, r1
 8001044:	d130      	bne.n	80010a8 <__aeabi_dadd+0x63c>
 8001046:	0742      	lsls	r2, r0, #29
 8001048:	4313      	orrs	r3, r2
 800104a:	08c0      	lsrs	r0, r0, #3
 800104c:	e65c      	b.n	8000d08 <__aeabi_dadd+0x29c>
 800104e:	077b      	lsls	r3, r7, #29
 8001050:	08c9      	lsrs	r1, r1, #3
 8001052:	430b      	orrs	r3, r1
 8001054:	08f8      	lsrs	r0, r7, #3
 8001056:	e639      	b.n	8000ccc <__aeabi_dadd+0x260>
 8001058:	185c      	adds	r4, r3, r1
 800105a:	429c      	cmp	r4, r3
 800105c:	419b      	sbcs	r3, r3
 800105e:	4440      	add	r0, r8
 8001060:	425b      	negs	r3, r3
 8001062:	18c7      	adds	r7, r0, r3
 8001064:	023b      	lsls	r3, r7, #8
 8001066:	d400      	bmi.n	800106a <__aeabi_dadd+0x5fe>
 8001068:	e625      	b.n	8000cb6 <__aeabi_dadd+0x24a>
 800106a:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <__aeabi_dadd+0x674>)
 800106c:	2601      	movs	r6, #1
 800106e:	401f      	ands	r7, r3
 8001070:	e621      	b.n	8000cb6 <__aeabi_dadd+0x24a>
 8001072:	0004      	movs	r4, r0
 8001074:	3a20      	subs	r2, #32
 8001076:	40d4      	lsrs	r4, r2
 8001078:	4662      	mov	r2, ip
 800107a:	2a20      	cmp	r2, #32
 800107c:	d004      	beq.n	8001088 <__aeabi_dadd+0x61c>
 800107e:	2240      	movs	r2, #64	; 0x40
 8001080:	4666      	mov	r6, ip
 8001082:	1b92      	subs	r2, r2, r6
 8001084:	4090      	lsls	r0, r2
 8001086:	4303      	orrs	r3, r0
 8001088:	1e5a      	subs	r2, r3, #1
 800108a:	4193      	sbcs	r3, r2
 800108c:	431c      	orrs	r4, r3
 800108e:	e67e      	b.n	8000d8e <__aeabi_dadd+0x322>
 8001090:	185c      	adds	r4, r3, r1
 8001092:	428c      	cmp	r4, r1
 8001094:	4189      	sbcs	r1, r1
 8001096:	4440      	add	r0, r8
 8001098:	4249      	negs	r1, r1
 800109a:	1847      	adds	r7, r0, r1
 800109c:	e6dd      	b.n	8000e5a <__aeabi_dadd+0x3ee>
 800109e:	0023      	movs	r3, r4
 80010a0:	433b      	orrs	r3, r7
 80010a2:	d100      	bne.n	80010a6 <__aeabi_dadd+0x63a>
 80010a4:	e6ad      	b.n	8000e02 <__aeabi_dadd+0x396>
 80010a6:	e606      	b.n	8000cb6 <__aeabi_dadd+0x24a>
 80010a8:	0744      	lsls	r4, r0, #29
 80010aa:	4323      	orrs	r3, r4
 80010ac:	2480      	movs	r4, #128	; 0x80
 80010ae:	08c0      	lsrs	r0, r0, #3
 80010b0:	0324      	lsls	r4, r4, #12
 80010b2:	4220      	tst	r0, r4
 80010b4:	d008      	beq.n	80010c8 <__aeabi_dadd+0x65c>
 80010b6:	4642      	mov	r2, r8
 80010b8:	08d6      	lsrs	r6, r2, #3
 80010ba:	4226      	tst	r6, r4
 80010bc:	d104      	bne.n	80010c8 <__aeabi_dadd+0x65c>
 80010be:	4655      	mov	r5, sl
 80010c0:	0030      	movs	r0, r6
 80010c2:	08cb      	lsrs	r3, r1, #3
 80010c4:	0751      	lsls	r1, r2, #29
 80010c6:	430b      	orrs	r3, r1
 80010c8:	0f5a      	lsrs	r2, r3, #29
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	08db      	lsrs	r3, r3, #3
 80010ce:	0752      	lsls	r2, r2, #29
 80010d0:	4313      	orrs	r3, r2
 80010d2:	e619      	b.n	8000d08 <__aeabi_dadd+0x29c>
 80010d4:	2300      	movs	r3, #0
 80010d6:	4a01      	ldr	r2, [pc, #4]	; (80010dc <__aeabi_dadd+0x670>)
 80010d8:	001f      	movs	r7, r3
 80010da:	e55e      	b.n	8000b9a <__aeabi_dadd+0x12e>
 80010dc:	000007ff 	.word	0x000007ff
 80010e0:	ff7fffff 	.word	0xff7fffff

080010e4 <__aeabi_ddiv>:
 80010e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010e6:	4657      	mov	r7, sl
 80010e8:	464e      	mov	r6, r9
 80010ea:	4645      	mov	r5, r8
 80010ec:	46de      	mov	lr, fp
 80010ee:	b5e0      	push	{r5, r6, r7, lr}
 80010f0:	4681      	mov	r9, r0
 80010f2:	0005      	movs	r5, r0
 80010f4:	030c      	lsls	r4, r1, #12
 80010f6:	0048      	lsls	r0, r1, #1
 80010f8:	4692      	mov	sl, r2
 80010fa:	001f      	movs	r7, r3
 80010fc:	b085      	sub	sp, #20
 80010fe:	0b24      	lsrs	r4, r4, #12
 8001100:	0d40      	lsrs	r0, r0, #21
 8001102:	0fce      	lsrs	r6, r1, #31
 8001104:	2800      	cmp	r0, #0
 8001106:	d100      	bne.n	800110a <__aeabi_ddiv+0x26>
 8001108:	e156      	b.n	80013b8 <__aeabi_ddiv+0x2d4>
 800110a:	4bd4      	ldr	r3, [pc, #848]	; (800145c <__aeabi_ddiv+0x378>)
 800110c:	4298      	cmp	r0, r3
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x2e>
 8001110:	e172      	b.n	80013f8 <__aeabi_ddiv+0x314>
 8001112:	0f6b      	lsrs	r3, r5, #29
 8001114:	00e4      	lsls	r4, r4, #3
 8001116:	431c      	orrs	r4, r3
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	041b      	lsls	r3, r3, #16
 800111c:	4323      	orrs	r3, r4
 800111e:	4698      	mov	r8, r3
 8001120:	4bcf      	ldr	r3, [pc, #828]	; (8001460 <__aeabi_ddiv+0x37c>)
 8001122:	00ed      	lsls	r5, r5, #3
 8001124:	469b      	mov	fp, r3
 8001126:	2300      	movs	r3, #0
 8001128:	4699      	mov	r9, r3
 800112a:	4483      	add	fp, r0
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	033c      	lsls	r4, r7, #12
 8001130:	007b      	lsls	r3, r7, #1
 8001132:	4650      	mov	r0, sl
 8001134:	0b24      	lsrs	r4, r4, #12
 8001136:	0d5b      	lsrs	r3, r3, #21
 8001138:	0fff      	lsrs	r7, r7, #31
 800113a:	2b00      	cmp	r3, #0
 800113c:	d100      	bne.n	8001140 <__aeabi_ddiv+0x5c>
 800113e:	e11f      	b.n	8001380 <__aeabi_ddiv+0x29c>
 8001140:	4ac6      	ldr	r2, [pc, #792]	; (800145c <__aeabi_ddiv+0x378>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d100      	bne.n	8001148 <__aeabi_ddiv+0x64>
 8001146:	e162      	b.n	800140e <__aeabi_ddiv+0x32a>
 8001148:	49c5      	ldr	r1, [pc, #788]	; (8001460 <__aeabi_ddiv+0x37c>)
 800114a:	0f42      	lsrs	r2, r0, #29
 800114c:	468c      	mov	ip, r1
 800114e:	00e4      	lsls	r4, r4, #3
 8001150:	4659      	mov	r1, fp
 8001152:	4314      	orrs	r4, r2
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	4463      	add	r3, ip
 8001158:	0412      	lsls	r2, r2, #16
 800115a:	1acb      	subs	r3, r1, r3
 800115c:	4314      	orrs	r4, r2
 800115e:	469b      	mov	fp, r3
 8001160:	00c2      	lsls	r2, r0, #3
 8001162:	2000      	movs	r0, #0
 8001164:	0033      	movs	r3, r6
 8001166:	407b      	eors	r3, r7
 8001168:	469a      	mov	sl, r3
 800116a:	464b      	mov	r3, r9
 800116c:	2b0f      	cmp	r3, #15
 800116e:	d827      	bhi.n	80011c0 <__aeabi_ddiv+0xdc>
 8001170:	49bc      	ldr	r1, [pc, #752]	; (8001464 <__aeabi_ddiv+0x380>)
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	58cb      	ldr	r3, [r1, r3]
 8001176:	469f      	mov	pc, r3
 8001178:	46b2      	mov	sl, r6
 800117a:	9b00      	ldr	r3, [sp, #0]
 800117c:	2b02      	cmp	r3, #2
 800117e:	d016      	beq.n	80011ae <__aeabi_ddiv+0xca>
 8001180:	2b03      	cmp	r3, #3
 8001182:	d100      	bne.n	8001186 <__aeabi_ddiv+0xa2>
 8001184:	e28e      	b.n	80016a4 <__aeabi_ddiv+0x5c0>
 8001186:	2b01      	cmp	r3, #1
 8001188:	d000      	beq.n	800118c <__aeabi_ddiv+0xa8>
 800118a:	e0d9      	b.n	8001340 <__aeabi_ddiv+0x25c>
 800118c:	2300      	movs	r3, #0
 800118e:	2400      	movs	r4, #0
 8001190:	2500      	movs	r5, #0
 8001192:	4652      	mov	r2, sl
 8001194:	051b      	lsls	r3, r3, #20
 8001196:	4323      	orrs	r3, r4
 8001198:	07d2      	lsls	r2, r2, #31
 800119a:	4313      	orrs	r3, r2
 800119c:	0028      	movs	r0, r5
 800119e:	0019      	movs	r1, r3
 80011a0:	b005      	add	sp, #20
 80011a2:	bcf0      	pop	{r4, r5, r6, r7}
 80011a4:	46bb      	mov	fp, r7
 80011a6:	46b2      	mov	sl, r6
 80011a8:	46a9      	mov	r9, r5
 80011aa:	46a0      	mov	r8, r4
 80011ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ae:	2400      	movs	r4, #0
 80011b0:	2500      	movs	r5, #0
 80011b2:	4baa      	ldr	r3, [pc, #680]	; (800145c <__aeabi_ddiv+0x378>)
 80011b4:	e7ed      	b.n	8001192 <__aeabi_ddiv+0xae>
 80011b6:	46ba      	mov	sl, r7
 80011b8:	46a0      	mov	r8, r4
 80011ba:	0015      	movs	r5, r2
 80011bc:	9000      	str	r0, [sp, #0]
 80011be:	e7dc      	b.n	800117a <__aeabi_ddiv+0x96>
 80011c0:	4544      	cmp	r4, r8
 80011c2:	d200      	bcs.n	80011c6 <__aeabi_ddiv+0xe2>
 80011c4:	e1c7      	b.n	8001556 <__aeabi_ddiv+0x472>
 80011c6:	d100      	bne.n	80011ca <__aeabi_ddiv+0xe6>
 80011c8:	e1c2      	b.n	8001550 <__aeabi_ddiv+0x46c>
 80011ca:	2301      	movs	r3, #1
 80011cc:	425b      	negs	r3, r3
 80011ce:	469c      	mov	ip, r3
 80011d0:	002e      	movs	r6, r5
 80011d2:	4640      	mov	r0, r8
 80011d4:	2500      	movs	r5, #0
 80011d6:	44e3      	add	fp, ip
 80011d8:	0223      	lsls	r3, r4, #8
 80011da:	0e14      	lsrs	r4, r2, #24
 80011dc:	431c      	orrs	r4, r3
 80011de:	0c1b      	lsrs	r3, r3, #16
 80011e0:	4699      	mov	r9, r3
 80011e2:	0423      	lsls	r3, r4, #16
 80011e4:	0c1f      	lsrs	r7, r3, #16
 80011e6:	0212      	lsls	r2, r2, #8
 80011e8:	4649      	mov	r1, r9
 80011ea:	9200      	str	r2, [sp, #0]
 80011ec:	9701      	str	r7, [sp, #4]
 80011ee:	f7ff f82b 	bl	8000248 <__aeabi_uidivmod>
 80011f2:	0002      	movs	r2, r0
 80011f4:	437a      	muls	r2, r7
 80011f6:	040b      	lsls	r3, r1, #16
 80011f8:	0c31      	lsrs	r1, r6, #16
 80011fa:	4680      	mov	r8, r0
 80011fc:	4319      	orrs	r1, r3
 80011fe:	428a      	cmp	r2, r1
 8001200:	d907      	bls.n	8001212 <__aeabi_ddiv+0x12e>
 8001202:	2301      	movs	r3, #1
 8001204:	425b      	negs	r3, r3
 8001206:	469c      	mov	ip, r3
 8001208:	1909      	adds	r1, r1, r4
 800120a:	44e0      	add	r8, ip
 800120c:	428c      	cmp	r4, r1
 800120e:	d800      	bhi.n	8001212 <__aeabi_ddiv+0x12e>
 8001210:	e207      	b.n	8001622 <__aeabi_ddiv+0x53e>
 8001212:	1a88      	subs	r0, r1, r2
 8001214:	4649      	mov	r1, r9
 8001216:	f7ff f817 	bl	8000248 <__aeabi_uidivmod>
 800121a:	0409      	lsls	r1, r1, #16
 800121c:	468c      	mov	ip, r1
 800121e:	0431      	lsls	r1, r6, #16
 8001220:	4666      	mov	r6, ip
 8001222:	9a01      	ldr	r2, [sp, #4]
 8001224:	0c09      	lsrs	r1, r1, #16
 8001226:	4342      	muls	r2, r0
 8001228:	0003      	movs	r3, r0
 800122a:	4331      	orrs	r1, r6
 800122c:	428a      	cmp	r2, r1
 800122e:	d904      	bls.n	800123a <__aeabi_ddiv+0x156>
 8001230:	1909      	adds	r1, r1, r4
 8001232:	3b01      	subs	r3, #1
 8001234:	428c      	cmp	r4, r1
 8001236:	d800      	bhi.n	800123a <__aeabi_ddiv+0x156>
 8001238:	e1ed      	b.n	8001616 <__aeabi_ddiv+0x532>
 800123a:	1a88      	subs	r0, r1, r2
 800123c:	4642      	mov	r2, r8
 800123e:	0412      	lsls	r2, r2, #16
 8001240:	431a      	orrs	r2, r3
 8001242:	4690      	mov	r8, r2
 8001244:	4641      	mov	r1, r8
 8001246:	9b00      	ldr	r3, [sp, #0]
 8001248:	040e      	lsls	r6, r1, #16
 800124a:	0c1b      	lsrs	r3, r3, #16
 800124c:	001f      	movs	r7, r3
 800124e:	9302      	str	r3, [sp, #8]
 8001250:	9b00      	ldr	r3, [sp, #0]
 8001252:	0c36      	lsrs	r6, r6, #16
 8001254:	041b      	lsls	r3, r3, #16
 8001256:	0c19      	lsrs	r1, r3, #16
 8001258:	000b      	movs	r3, r1
 800125a:	4373      	muls	r3, r6
 800125c:	0c12      	lsrs	r2, r2, #16
 800125e:	437e      	muls	r6, r7
 8001260:	9103      	str	r1, [sp, #12]
 8001262:	4351      	muls	r1, r2
 8001264:	437a      	muls	r2, r7
 8001266:	0c1f      	lsrs	r7, r3, #16
 8001268:	46bc      	mov	ip, r7
 800126a:	1876      	adds	r6, r6, r1
 800126c:	4466      	add	r6, ip
 800126e:	42b1      	cmp	r1, r6
 8001270:	d903      	bls.n	800127a <__aeabi_ddiv+0x196>
 8001272:	2180      	movs	r1, #128	; 0x80
 8001274:	0249      	lsls	r1, r1, #9
 8001276:	468c      	mov	ip, r1
 8001278:	4462      	add	r2, ip
 800127a:	0c31      	lsrs	r1, r6, #16
 800127c:	188a      	adds	r2, r1, r2
 800127e:	0431      	lsls	r1, r6, #16
 8001280:	041e      	lsls	r6, r3, #16
 8001282:	0c36      	lsrs	r6, r6, #16
 8001284:	198e      	adds	r6, r1, r6
 8001286:	4290      	cmp	r0, r2
 8001288:	d302      	bcc.n	8001290 <__aeabi_ddiv+0x1ac>
 800128a:	d112      	bne.n	80012b2 <__aeabi_ddiv+0x1ce>
 800128c:	42b5      	cmp	r5, r6
 800128e:	d210      	bcs.n	80012b2 <__aeabi_ddiv+0x1ce>
 8001290:	4643      	mov	r3, r8
 8001292:	1e59      	subs	r1, r3, #1
 8001294:	9b00      	ldr	r3, [sp, #0]
 8001296:	469c      	mov	ip, r3
 8001298:	4465      	add	r5, ip
 800129a:	001f      	movs	r7, r3
 800129c:	429d      	cmp	r5, r3
 800129e:	419b      	sbcs	r3, r3
 80012a0:	425b      	negs	r3, r3
 80012a2:	191b      	adds	r3, r3, r4
 80012a4:	18c0      	adds	r0, r0, r3
 80012a6:	4284      	cmp	r4, r0
 80012a8:	d200      	bcs.n	80012ac <__aeabi_ddiv+0x1c8>
 80012aa:	e1a0      	b.n	80015ee <__aeabi_ddiv+0x50a>
 80012ac:	d100      	bne.n	80012b0 <__aeabi_ddiv+0x1cc>
 80012ae:	e19b      	b.n	80015e8 <__aeabi_ddiv+0x504>
 80012b0:	4688      	mov	r8, r1
 80012b2:	1bae      	subs	r6, r5, r6
 80012b4:	42b5      	cmp	r5, r6
 80012b6:	41ad      	sbcs	r5, r5
 80012b8:	1a80      	subs	r0, r0, r2
 80012ba:	426d      	negs	r5, r5
 80012bc:	1b40      	subs	r0, r0, r5
 80012be:	4284      	cmp	r4, r0
 80012c0:	d100      	bne.n	80012c4 <__aeabi_ddiv+0x1e0>
 80012c2:	e1d5      	b.n	8001670 <__aeabi_ddiv+0x58c>
 80012c4:	4649      	mov	r1, r9
 80012c6:	f7fe ffbf 	bl	8000248 <__aeabi_uidivmod>
 80012ca:	9a01      	ldr	r2, [sp, #4]
 80012cc:	040b      	lsls	r3, r1, #16
 80012ce:	4342      	muls	r2, r0
 80012d0:	0c31      	lsrs	r1, r6, #16
 80012d2:	0005      	movs	r5, r0
 80012d4:	4319      	orrs	r1, r3
 80012d6:	428a      	cmp	r2, r1
 80012d8:	d900      	bls.n	80012dc <__aeabi_ddiv+0x1f8>
 80012da:	e16c      	b.n	80015b6 <__aeabi_ddiv+0x4d2>
 80012dc:	1a88      	subs	r0, r1, r2
 80012de:	4649      	mov	r1, r9
 80012e0:	f7fe ffb2 	bl	8000248 <__aeabi_uidivmod>
 80012e4:	9a01      	ldr	r2, [sp, #4]
 80012e6:	0436      	lsls	r6, r6, #16
 80012e8:	4342      	muls	r2, r0
 80012ea:	0409      	lsls	r1, r1, #16
 80012ec:	0c36      	lsrs	r6, r6, #16
 80012ee:	0003      	movs	r3, r0
 80012f0:	430e      	orrs	r6, r1
 80012f2:	42b2      	cmp	r2, r6
 80012f4:	d900      	bls.n	80012f8 <__aeabi_ddiv+0x214>
 80012f6:	e153      	b.n	80015a0 <__aeabi_ddiv+0x4bc>
 80012f8:	9803      	ldr	r0, [sp, #12]
 80012fa:	1ab6      	subs	r6, r6, r2
 80012fc:	0002      	movs	r2, r0
 80012fe:	042d      	lsls	r5, r5, #16
 8001300:	431d      	orrs	r5, r3
 8001302:	9f02      	ldr	r7, [sp, #8]
 8001304:	042b      	lsls	r3, r5, #16
 8001306:	0c1b      	lsrs	r3, r3, #16
 8001308:	435a      	muls	r2, r3
 800130a:	437b      	muls	r3, r7
 800130c:	469c      	mov	ip, r3
 800130e:	0c29      	lsrs	r1, r5, #16
 8001310:	4348      	muls	r0, r1
 8001312:	0c13      	lsrs	r3, r2, #16
 8001314:	4484      	add	ip, r0
 8001316:	4463      	add	r3, ip
 8001318:	4379      	muls	r1, r7
 800131a:	4298      	cmp	r0, r3
 800131c:	d903      	bls.n	8001326 <__aeabi_ddiv+0x242>
 800131e:	2080      	movs	r0, #128	; 0x80
 8001320:	0240      	lsls	r0, r0, #9
 8001322:	4684      	mov	ip, r0
 8001324:	4461      	add	r1, ip
 8001326:	0c18      	lsrs	r0, r3, #16
 8001328:	0412      	lsls	r2, r2, #16
 800132a:	041b      	lsls	r3, r3, #16
 800132c:	0c12      	lsrs	r2, r2, #16
 800132e:	1841      	adds	r1, r0, r1
 8001330:	189b      	adds	r3, r3, r2
 8001332:	428e      	cmp	r6, r1
 8001334:	d200      	bcs.n	8001338 <__aeabi_ddiv+0x254>
 8001336:	e0ff      	b.n	8001538 <__aeabi_ddiv+0x454>
 8001338:	d100      	bne.n	800133c <__aeabi_ddiv+0x258>
 800133a:	e0fa      	b.n	8001532 <__aeabi_ddiv+0x44e>
 800133c:	2301      	movs	r3, #1
 800133e:	431d      	orrs	r5, r3
 8001340:	4a49      	ldr	r2, [pc, #292]	; (8001468 <__aeabi_ddiv+0x384>)
 8001342:	445a      	add	r2, fp
 8001344:	2a00      	cmp	r2, #0
 8001346:	dc00      	bgt.n	800134a <__aeabi_ddiv+0x266>
 8001348:	e0aa      	b.n	80014a0 <__aeabi_ddiv+0x3bc>
 800134a:	076b      	lsls	r3, r5, #29
 800134c:	d000      	beq.n	8001350 <__aeabi_ddiv+0x26c>
 800134e:	e13d      	b.n	80015cc <__aeabi_ddiv+0x4e8>
 8001350:	08ed      	lsrs	r5, r5, #3
 8001352:	4643      	mov	r3, r8
 8001354:	01db      	lsls	r3, r3, #7
 8001356:	d506      	bpl.n	8001366 <__aeabi_ddiv+0x282>
 8001358:	4642      	mov	r2, r8
 800135a:	4b44      	ldr	r3, [pc, #272]	; (800146c <__aeabi_ddiv+0x388>)
 800135c:	401a      	ands	r2, r3
 800135e:	4690      	mov	r8, r2
 8001360:	2280      	movs	r2, #128	; 0x80
 8001362:	00d2      	lsls	r2, r2, #3
 8001364:	445a      	add	r2, fp
 8001366:	4b42      	ldr	r3, [pc, #264]	; (8001470 <__aeabi_ddiv+0x38c>)
 8001368:	429a      	cmp	r2, r3
 800136a:	dd00      	ble.n	800136e <__aeabi_ddiv+0x28a>
 800136c:	e71f      	b.n	80011ae <__aeabi_ddiv+0xca>
 800136e:	4643      	mov	r3, r8
 8001370:	075b      	lsls	r3, r3, #29
 8001372:	431d      	orrs	r5, r3
 8001374:	4643      	mov	r3, r8
 8001376:	0552      	lsls	r2, r2, #21
 8001378:	025c      	lsls	r4, r3, #9
 800137a:	0b24      	lsrs	r4, r4, #12
 800137c:	0d53      	lsrs	r3, r2, #21
 800137e:	e708      	b.n	8001192 <__aeabi_ddiv+0xae>
 8001380:	4652      	mov	r2, sl
 8001382:	4322      	orrs	r2, r4
 8001384:	d100      	bne.n	8001388 <__aeabi_ddiv+0x2a4>
 8001386:	e07b      	b.n	8001480 <__aeabi_ddiv+0x39c>
 8001388:	2c00      	cmp	r4, #0
 800138a:	d100      	bne.n	800138e <__aeabi_ddiv+0x2aa>
 800138c:	e0fa      	b.n	8001584 <__aeabi_ddiv+0x4a0>
 800138e:	0020      	movs	r0, r4
 8001390:	f001 f9da 	bl	8002748 <__clzsi2>
 8001394:	0002      	movs	r2, r0
 8001396:	3a0b      	subs	r2, #11
 8001398:	231d      	movs	r3, #29
 800139a:	0001      	movs	r1, r0
 800139c:	1a9b      	subs	r3, r3, r2
 800139e:	4652      	mov	r2, sl
 80013a0:	3908      	subs	r1, #8
 80013a2:	40da      	lsrs	r2, r3
 80013a4:	408c      	lsls	r4, r1
 80013a6:	4314      	orrs	r4, r2
 80013a8:	4652      	mov	r2, sl
 80013aa:	408a      	lsls	r2, r1
 80013ac:	4b31      	ldr	r3, [pc, #196]	; (8001474 <__aeabi_ddiv+0x390>)
 80013ae:	4458      	add	r0, fp
 80013b0:	469b      	mov	fp, r3
 80013b2:	4483      	add	fp, r0
 80013b4:	2000      	movs	r0, #0
 80013b6:	e6d5      	b.n	8001164 <__aeabi_ddiv+0x80>
 80013b8:	464b      	mov	r3, r9
 80013ba:	4323      	orrs	r3, r4
 80013bc:	4698      	mov	r8, r3
 80013be:	d044      	beq.n	800144a <__aeabi_ddiv+0x366>
 80013c0:	2c00      	cmp	r4, #0
 80013c2:	d100      	bne.n	80013c6 <__aeabi_ddiv+0x2e2>
 80013c4:	e0ce      	b.n	8001564 <__aeabi_ddiv+0x480>
 80013c6:	0020      	movs	r0, r4
 80013c8:	f001 f9be 	bl	8002748 <__clzsi2>
 80013cc:	0001      	movs	r1, r0
 80013ce:	0002      	movs	r2, r0
 80013d0:	390b      	subs	r1, #11
 80013d2:	231d      	movs	r3, #29
 80013d4:	1a5b      	subs	r3, r3, r1
 80013d6:	4649      	mov	r1, r9
 80013d8:	0010      	movs	r0, r2
 80013da:	40d9      	lsrs	r1, r3
 80013dc:	3808      	subs	r0, #8
 80013de:	4084      	lsls	r4, r0
 80013e0:	000b      	movs	r3, r1
 80013e2:	464d      	mov	r5, r9
 80013e4:	4323      	orrs	r3, r4
 80013e6:	4698      	mov	r8, r3
 80013e8:	4085      	lsls	r5, r0
 80013ea:	4823      	ldr	r0, [pc, #140]	; (8001478 <__aeabi_ddiv+0x394>)
 80013ec:	1a83      	subs	r3, r0, r2
 80013ee:	469b      	mov	fp, r3
 80013f0:	2300      	movs	r3, #0
 80013f2:	4699      	mov	r9, r3
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	e69a      	b.n	800112e <__aeabi_ddiv+0x4a>
 80013f8:	464b      	mov	r3, r9
 80013fa:	4323      	orrs	r3, r4
 80013fc:	4698      	mov	r8, r3
 80013fe:	d11d      	bne.n	800143c <__aeabi_ddiv+0x358>
 8001400:	2308      	movs	r3, #8
 8001402:	4699      	mov	r9, r3
 8001404:	3b06      	subs	r3, #6
 8001406:	2500      	movs	r5, #0
 8001408:	4683      	mov	fp, r0
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	e68f      	b.n	800112e <__aeabi_ddiv+0x4a>
 800140e:	4652      	mov	r2, sl
 8001410:	4322      	orrs	r2, r4
 8001412:	d109      	bne.n	8001428 <__aeabi_ddiv+0x344>
 8001414:	2302      	movs	r3, #2
 8001416:	4649      	mov	r1, r9
 8001418:	4319      	orrs	r1, r3
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <__aeabi_ddiv+0x398>)
 800141c:	4689      	mov	r9, r1
 800141e:	469c      	mov	ip, r3
 8001420:	2400      	movs	r4, #0
 8001422:	2002      	movs	r0, #2
 8001424:	44e3      	add	fp, ip
 8001426:	e69d      	b.n	8001164 <__aeabi_ddiv+0x80>
 8001428:	2303      	movs	r3, #3
 800142a:	464a      	mov	r2, r9
 800142c:	431a      	orrs	r2, r3
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <__aeabi_ddiv+0x398>)
 8001430:	4691      	mov	r9, r2
 8001432:	469c      	mov	ip, r3
 8001434:	4652      	mov	r2, sl
 8001436:	2003      	movs	r0, #3
 8001438:	44e3      	add	fp, ip
 800143a:	e693      	b.n	8001164 <__aeabi_ddiv+0x80>
 800143c:	230c      	movs	r3, #12
 800143e:	4699      	mov	r9, r3
 8001440:	3b09      	subs	r3, #9
 8001442:	46a0      	mov	r8, r4
 8001444:	4683      	mov	fp, r0
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	e671      	b.n	800112e <__aeabi_ddiv+0x4a>
 800144a:	2304      	movs	r3, #4
 800144c:	4699      	mov	r9, r3
 800144e:	2300      	movs	r3, #0
 8001450:	469b      	mov	fp, r3
 8001452:	3301      	adds	r3, #1
 8001454:	2500      	movs	r5, #0
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	e669      	b.n	800112e <__aeabi_ddiv+0x4a>
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	000007ff 	.word	0x000007ff
 8001460:	fffffc01 	.word	0xfffffc01
 8001464:	0800bd6c 	.word	0x0800bd6c
 8001468:	000003ff 	.word	0x000003ff
 800146c:	feffffff 	.word	0xfeffffff
 8001470:	000007fe 	.word	0x000007fe
 8001474:	000003f3 	.word	0x000003f3
 8001478:	fffffc0d 	.word	0xfffffc0d
 800147c:	fffff801 	.word	0xfffff801
 8001480:	4649      	mov	r1, r9
 8001482:	2301      	movs	r3, #1
 8001484:	4319      	orrs	r1, r3
 8001486:	4689      	mov	r9, r1
 8001488:	2400      	movs	r4, #0
 800148a:	2001      	movs	r0, #1
 800148c:	e66a      	b.n	8001164 <__aeabi_ddiv+0x80>
 800148e:	2300      	movs	r3, #0
 8001490:	2480      	movs	r4, #128	; 0x80
 8001492:	469a      	mov	sl, r3
 8001494:	2500      	movs	r5, #0
 8001496:	4b8a      	ldr	r3, [pc, #552]	; (80016c0 <__aeabi_ddiv+0x5dc>)
 8001498:	0324      	lsls	r4, r4, #12
 800149a:	e67a      	b.n	8001192 <__aeabi_ddiv+0xae>
 800149c:	2501      	movs	r5, #1
 800149e:	426d      	negs	r5, r5
 80014a0:	2301      	movs	r3, #1
 80014a2:	1a9b      	subs	r3, r3, r2
 80014a4:	2b38      	cmp	r3, #56	; 0x38
 80014a6:	dd00      	ble.n	80014aa <__aeabi_ddiv+0x3c6>
 80014a8:	e670      	b.n	800118c <__aeabi_ddiv+0xa8>
 80014aa:	2b1f      	cmp	r3, #31
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_ddiv+0x3cc>
 80014ae:	e0bf      	b.n	8001630 <__aeabi_ddiv+0x54c>
 80014b0:	211f      	movs	r1, #31
 80014b2:	4249      	negs	r1, r1
 80014b4:	1a8a      	subs	r2, r1, r2
 80014b6:	4641      	mov	r1, r8
 80014b8:	40d1      	lsrs	r1, r2
 80014ba:	000a      	movs	r2, r1
 80014bc:	2b20      	cmp	r3, #32
 80014be:	d004      	beq.n	80014ca <__aeabi_ddiv+0x3e6>
 80014c0:	4641      	mov	r1, r8
 80014c2:	4b80      	ldr	r3, [pc, #512]	; (80016c4 <__aeabi_ddiv+0x5e0>)
 80014c4:	445b      	add	r3, fp
 80014c6:	4099      	lsls	r1, r3
 80014c8:	430d      	orrs	r5, r1
 80014ca:	1e6b      	subs	r3, r5, #1
 80014cc:	419d      	sbcs	r5, r3
 80014ce:	2307      	movs	r3, #7
 80014d0:	432a      	orrs	r2, r5
 80014d2:	001d      	movs	r5, r3
 80014d4:	2400      	movs	r4, #0
 80014d6:	4015      	ands	r5, r2
 80014d8:	4213      	tst	r3, r2
 80014da:	d100      	bne.n	80014de <__aeabi_ddiv+0x3fa>
 80014dc:	e0d4      	b.n	8001688 <__aeabi_ddiv+0x5a4>
 80014de:	210f      	movs	r1, #15
 80014e0:	2300      	movs	r3, #0
 80014e2:	4011      	ands	r1, r2
 80014e4:	2904      	cmp	r1, #4
 80014e6:	d100      	bne.n	80014ea <__aeabi_ddiv+0x406>
 80014e8:	e0cb      	b.n	8001682 <__aeabi_ddiv+0x59e>
 80014ea:	1d11      	adds	r1, r2, #4
 80014ec:	4291      	cmp	r1, r2
 80014ee:	4192      	sbcs	r2, r2
 80014f0:	4252      	negs	r2, r2
 80014f2:	189b      	adds	r3, r3, r2
 80014f4:	000a      	movs	r2, r1
 80014f6:	0219      	lsls	r1, r3, #8
 80014f8:	d400      	bmi.n	80014fc <__aeabi_ddiv+0x418>
 80014fa:	e0c2      	b.n	8001682 <__aeabi_ddiv+0x59e>
 80014fc:	2301      	movs	r3, #1
 80014fe:	2400      	movs	r4, #0
 8001500:	2500      	movs	r5, #0
 8001502:	e646      	b.n	8001192 <__aeabi_ddiv+0xae>
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	4641      	mov	r1, r8
 8001508:	031b      	lsls	r3, r3, #12
 800150a:	4219      	tst	r1, r3
 800150c:	d008      	beq.n	8001520 <__aeabi_ddiv+0x43c>
 800150e:	421c      	tst	r4, r3
 8001510:	d106      	bne.n	8001520 <__aeabi_ddiv+0x43c>
 8001512:	431c      	orrs	r4, r3
 8001514:	0324      	lsls	r4, r4, #12
 8001516:	46ba      	mov	sl, r7
 8001518:	0015      	movs	r5, r2
 800151a:	4b69      	ldr	r3, [pc, #420]	; (80016c0 <__aeabi_ddiv+0x5dc>)
 800151c:	0b24      	lsrs	r4, r4, #12
 800151e:	e638      	b.n	8001192 <__aeabi_ddiv+0xae>
 8001520:	2480      	movs	r4, #128	; 0x80
 8001522:	4643      	mov	r3, r8
 8001524:	0324      	lsls	r4, r4, #12
 8001526:	431c      	orrs	r4, r3
 8001528:	0324      	lsls	r4, r4, #12
 800152a:	46b2      	mov	sl, r6
 800152c:	4b64      	ldr	r3, [pc, #400]	; (80016c0 <__aeabi_ddiv+0x5dc>)
 800152e:	0b24      	lsrs	r4, r4, #12
 8001530:	e62f      	b.n	8001192 <__aeabi_ddiv+0xae>
 8001532:	2b00      	cmp	r3, #0
 8001534:	d100      	bne.n	8001538 <__aeabi_ddiv+0x454>
 8001536:	e703      	b.n	8001340 <__aeabi_ddiv+0x25c>
 8001538:	19a6      	adds	r6, r4, r6
 800153a:	1e68      	subs	r0, r5, #1
 800153c:	42a6      	cmp	r6, r4
 800153e:	d200      	bcs.n	8001542 <__aeabi_ddiv+0x45e>
 8001540:	e08d      	b.n	800165e <__aeabi_ddiv+0x57a>
 8001542:	428e      	cmp	r6, r1
 8001544:	d200      	bcs.n	8001548 <__aeabi_ddiv+0x464>
 8001546:	e0a3      	b.n	8001690 <__aeabi_ddiv+0x5ac>
 8001548:	d100      	bne.n	800154c <__aeabi_ddiv+0x468>
 800154a:	e0b3      	b.n	80016b4 <__aeabi_ddiv+0x5d0>
 800154c:	0005      	movs	r5, r0
 800154e:	e6f5      	b.n	800133c <__aeabi_ddiv+0x258>
 8001550:	42aa      	cmp	r2, r5
 8001552:	d900      	bls.n	8001556 <__aeabi_ddiv+0x472>
 8001554:	e639      	b.n	80011ca <__aeabi_ddiv+0xe6>
 8001556:	4643      	mov	r3, r8
 8001558:	07de      	lsls	r6, r3, #31
 800155a:	0858      	lsrs	r0, r3, #1
 800155c:	086b      	lsrs	r3, r5, #1
 800155e:	431e      	orrs	r6, r3
 8001560:	07ed      	lsls	r5, r5, #31
 8001562:	e639      	b.n	80011d8 <__aeabi_ddiv+0xf4>
 8001564:	4648      	mov	r0, r9
 8001566:	f001 f8ef 	bl	8002748 <__clzsi2>
 800156a:	0001      	movs	r1, r0
 800156c:	0002      	movs	r2, r0
 800156e:	3115      	adds	r1, #21
 8001570:	3220      	adds	r2, #32
 8001572:	291c      	cmp	r1, #28
 8001574:	dc00      	bgt.n	8001578 <__aeabi_ddiv+0x494>
 8001576:	e72c      	b.n	80013d2 <__aeabi_ddiv+0x2ee>
 8001578:	464b      	mov	r3, r9
 800157a:	3808      	subs	r0, #8
 800157c:	4083      	lsls	r3, r0
 800157e:	2500      	movs	r5, #0
 8001580:	4698      	mov	r8, r3
 8001582:	e732      	b.n	80013ea <__aeabi_ddiv+0x306>
 8001584:	f001 f8e0 	bl	8002748 <__clzsi2>
 8001588:	0003      	movs	r3, r0
 800158a:	001a      	movs	r2, r3
 800158c:	3215      	adds	r2, #21
 800158e:	3020      	adds	r0, #32
 8001590:	2a1c      	cmp	r2, #28
 8001592:	dc00      	bgt.n	8001596 <__aeabi_ddiv+0x4b2>
 8001594:	e700      	b.n	8001398 <__aeabi_ddiv+0x2b4>
 8001596:	4654      	mov	r4, sl
 8001598:	3b08      	subs	r3, #8
 800159a:	2200      	movs	r2, #0
 800159c:	409c      	lsls	r4, r3
 800159e:	e705      	b.n	80013ac <__aeabi_ddiv+0x2c8>
 80015a0:	1936      	adds	r6, r6, r4
 80015a2:	3b01      	subs	r3, #1
 80015a4:	42b4      	cmp	r4, r6
 80015a6:	d900      	bls.n	80015aa <__aeabi_ddiv+0x4c6>
 80015a8:	e6a6      	b.n	80012f8 <__aeabi_ddiv+0x214>
 80015aa:	42b2      	cmp	r2, r6
 80015ac:	d800      	bhi.n	80015b0 <__aeabi_ddiv+0x4cc>
 80015ae:	e6a3      	b.n	80012f8 <__aeabi_ddiv+0x214>
 80015b0:	1e83      	subs	r3, r0, #2
 80015b2:	1936      	adds	r6, r6, r4
 80015b4:	e6a0      	b.n	80012f8 <__aeabi_ddiv+0x214>
 80015b6:	1909      	adds	r1, r1, r4
 80015b8:	3d01      	subs	r5, #1
 80015ba:	428c      	cmp	r4, r1
 80015bc:	d900      	bls.n	80015c0 <__aeabi_ddiv+0x4dc>
 80015be:	e68d      	b.n	80012dc <__aeabi_ddiv+0x1f8>
 80015c0:	428a      	cmp	r2, r1
 80015c2:	d800      	bhi.n	80015c6 <__aeabi_ddiv+0x4e2>
 80015c4:	e68a      	b.n	80012dc <__aeabi_ddiv+0x1f8>
 80015c6:	1e85      	subs	r5, r0, #2
 80015c8:	1909      	adds	r1, r1, r4
 80015ca:	e687      	b.n	80012dc <__aeabi_ddiv+0x1f8>
 80015cc:	230f      	movs	r3, #15
 80015ce:	402b      	ands	r3, r5
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d100      	bne.n	80015d6 <__aeabi_ddiv+0x4f2>
 80015d4:	e6bc      	b.n	8001350 <__aeabi_ddiv+0x26c>
 80015d6:	2305      	movs	r3, #5
 80015d8:	425b      	negs	r3, r3
 80015da:	42ab      	cmp	r3, r5
 80015dc:	419b      	sbcs	r3, r3
 80015de:	3504      	adds	r5, #4
 80015e0:	425b      	negs	r3, r3
 80015e2:	08ed      	lsrs	r5, r5, #3
 80015e4:	4498      	add	r8, r3
 80015e6:	e6b4      	b.n	8001352 <__aeabi_ddiv+0x26e>
 80015e8:	42af      	cmp	r7, r5
 80015ea:	d900      	bls.n	80015ee <__aeabi_ddiv+0x50a>
 80015ec:	e660      	b.n	80012b0 <__aeabi_ddiv+0x1cc>
 80015ee:	4282      	cmp	r2, r0
 80015f0:	d804      	bhi.n	80015fc <__aeabi_ddiv+0x518>
 80015f2:	d000      	beq.n	80015f6 <__aeabi_ddiv+0x512>
 80015f4:	e65c      	b.n	80012b0 <__aeabi_ddiv+0x1cc>
 80015f6:	42ae      	cmp	r6, r5
 80015f8:	d800      	bhi.n	80015fc <__aeabi_ddiv+0x518>
 80015fa:	e659      	b.n	80012b0 <__aeabi_ddiv+0x1cc>
 80015fc:	2302      	movs	r3, #2
 80015fe:	425b      	negs	r3, r3
 8001600:	469c      	mov	ip, r3
 8001602:	9b00      	ldr	r3, [sp, #0]
 8001604:	44e0      	add	r8, ip
 8001606:	469c      	mov	ip, r3
 8001608:	4465      	add	r5, ip
 800160a:	429d      	cmp	r5, r3
 800160c:	419b      	sbcs	r3, r3
 800160e:	425b      	negs	r3, r3
 8001610:	191b      	adds	r3, r3, r4
 8001612:	18c0      	adds	r0, r0, r3
 8001614:	e64d      	b.n	80012b2 <__aeabi_ddiv+0x1ce>
 8001616:	428a      	cmp	r2, r1
 8001618:	d800      	bhi.n	800161c <__aeabi_ddiv+0x538>
 800161a:	e60e      	b.n	800123a <__aeabi_ddiv+0x156>
 800161c:	1e83      	subs	r3, r0, #2
 800161e:	1909      	adds	r1, r1, r4
 8001620:	e60b      	b.n	800123a <__aeabi_ddiv+0x156>
 8001622:	428a      	cmp	r2, r1
 8001624:	d800      	bhi.n	8001628 <__aeabi_ddiv+0x544>
 8001626:	e5f4      	b.n	8001212 <__aeabi_ddiv+0x12e>
 8001628:	1e83      	subs	r3, r0, #2
 800162a:	4698      	mov	r8, r3
 800162c:	1909      	adds	r1, r1, r4
 800162e:	e5f0      	b.n	8001212 <__aeabi_ddiv+0x12e>
 8001630:	4925      	ldr	r1, [pc, #148]	; (80016c8 <__aeabi_ddiv+0x5e4>)
 8001632:	0028      	movs	r0, r5
 8001634:	4459      	add	r1, fp
 8001636:	408d      	lsls	r5, r1
 8001638:	4642      	mov	r2, r8
 800163a:	408a      	lsls	r2, r1
 800163c:	1e69      	subs	r1, r5, #1
 800163e:	418d      	sbcs	r5, r1
 8001640:	4641      	mov	r1, r8
 8001642:	40d8      	lsrs	r0, r3
 8001644:	40d9      	lsrs	r1, r3
 8001646:	4302      	orrs	r2, r0
 8001648:	432a      	orrs	r2, r5
 800164a:	000b      	movs	r3, r1
 800164c:	0751      	lsls	r1, r2, #29
 800164e:	d100      	bne.n	8001652 <__aeabi_ddiv+0x56e>
 8001650:	e751      	b.n	80014f6 <__aeabi_ddiv+0x412>
 8001652:	210f      	movs	r1, #15
 8001654:	4011      	ands	r1, r2
 8001656:	2904      	cmp	r1, #4
 8001658:	d000      	beq.n	800165c <__aeabi_ddiv+0x578>
 800165a:	e746      	b.n	80014ea <__aeabi_ddiv+0x406>
 800165c:	e74b      	b.n	80014f6 <__aeabi_ddiv+0x412>
 800165e:	0005      	movs	r5, r0
 8001660:	428e      	cmp	r6, r1
 8001662:	d000      	beq.n	8001666 <__aeabi_ddiv+0x582>
 8001664:	e66a      	b.n	800133c <__aeabi_ddiv+0x258>
 8001666:	9a00      	ldr	r2, [sp, #0]
 8001668:	4293      	cmp	r3, r2
 800166a:	d000      	beq.n	800166e <__aeabi_ddiv+0x58a>
 800166c:	e666      	b.n	800133c <__aeabi_ddiv+0x258>
 800166e:	e667      	b.n	8001340 <__aeabi_ddiv+0x25c>
 8001670:	4a16      	ldr	r2, [pc, #88]	; (80016cc <__aeabi_ddiv+0x5e8>)
 8001672:	445a      	add	r2, fp
 8001674:	2a00      	cmp	r2, #0
 8001676:	dc00      	bgt.n	800167a <__aeabi_ddiv+0x596>
 8001678:	e710      	b.n	800149c <__aeabi_ddiv+0x3b8>
 800167a:	2301      	movs	r3, #1
 800167c:	2500      	movs	r5, #0
 800167e:	4498      	add	r8, r3
 8001680:	e667      	b.n	8001352 <__aeabi_ddiv+0x26e>
 8001682:	075d      	lsls	r5, r3, #29
 8001684:	025b      	lsls	r3, r3, #9
 8001686:	0b1c      	lsrs	r4, r3, #12
 8001688:	08d2      	lsrs	r2, r2, #3
 800168a:	2300      	movs	r3, #0
 800168c:	4315      	orrs	r5, r2
 800168e:	e580      	b.n	8001192 <__aeabi_ddiv+0xae>
 8001690:	9800      	ldr	r0, [sp, #0]
 8001692:	3d02      	subs	r5, #2
 8001694:	0042      	lsls	r2, r0, #1
 8001696:	4282      	cmp	r2, r0
 8001698:	41bf      	sbcs	r7, r7
 800169a:	427f      	negs	r7, r7
 800169c:	193c      	adds	r4, r7, r4
 800169e:	1936      	adds	r6, r6, r4
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	e7dd      	b.n	8001660 <__aeabi_ddiv+0x57c>
 80016a4:	2480      	movs	r4, #128	; 0x80
 80016a6:	4643      	mov	r3, r8
 80016a8:	0324      	lsls	r4, r4, #12
 80016aa:	431c      	orrs	r4, r3
 80016ac:	0324      	lsls	r4, r4, #12
 80016ae:	4b04      	ldr	r3, [pc, #16]	; (80016c0 <__aeabi_ddiv+0x5dc>)
 80016b0:	0b24      	lsrs	r4, r4, #12
 80016b2:	e56e      	b.n	8001192 <__aeabi_ddiv+0xae>
 80016b4:	9a00      	ldr	r2, [sp, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d3ea      	bcc.n	8001690 <__aeabi_ddiv+0x5ac>
 80016ba:	0005      	movs	r5, r0
 80016bc:	e7d3      	b.n	8001666 <__aeabi_ddiv+0x582>
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	000007ff 	.word	0x000007ff
 80016c4:	0000043e 	.word	0x0000043e
 80016c8:	0000041e 	.word	0x0000041e
 80016cc:	000003ff 	.word	0x000003ff

080016d0 <__eqdf2>:
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	464e      	mov	r6, r9
 80016d4:	4645      	mov	r5, r8
 80016d6:	46de      	mov	lr, fp
 80016d8:	4657      	mov	r7, sl
 80016da:	4690      	mov	r8, r2
 80016dc:	b5e0      	push	{r5, r6, r7, lr}
 80016de:	0017      	movs	r7, r2
 80016e0:	031a      	lsls	r2, r3, #12
 80016e2:	0b12      	lsrs	r2, r2, #12
 80016e4:	0005      	movs	r5, r0
 80016e6:	4684      	mov	ip, r0
 80016e8:	4819      	ldr	r0, [pc, #100]	; (8001750 <__eqdf2+0x80>)
 80016ea:	030e      	lsls	r6, r1, #12
 80016ec:	004c      	lsls	r4, r1, #1
 80016ee:	4691      	mov	r9, r2
 80016f0:	005a      	lsls	r2, r3, #1
 80016f2:	0fdb      	lsrs	r3, r3, #31
 80016f4:	469b      	mov	fp, r3
 80016f6:	0b36      	lsrs	r6, r6, #12
 80016f8:	0d64      	lsrs	r4, r4, #21
 80016fa:	0fc9      	lsrs	r1, r1, #31
 80016fc:	0d52      	lsrs	r2, r2, #21
 80016fe:	4284      	cmp	r4, r0
 8001700:	d019      	beq.n	8001736 <__eqdf2+0x66>
 8001702:	4282      	cmp	r2, r0
 8001704:	d010      	beq.n	8001728 <__eqdf2+0x58>
 8001706:	2001      	movs	r0, #1
 8001708:	4294      	cmp	r4, r2
 800170a:	d10e      	bne.n	800172a <__eqdf2+0x5a>
 800170c:	454e      	cmp	r6, r9
 800170e:	d10c      	bne.n	800172a <__eqdf2+0x5a>
 8001710:	2001      	movs	r0, #1
 8001712:	45c4      	cmp	ip, r8
 8001714:	d109      	bne.n	800172a <__eqdf2+0x5a>
 8001716:	4559      	cmp	r1, fp
 8001718:	d017      	beq.n	800174a <__eqdf2+0x7a>
 800171a:	2c00      	cmp	r4, #0
 800171c:	d105      	bne.n	800172a <__eqdf2+0x5a>
 800171e:	0030      	movs	r0, r6
 8001720:	4328      	orrs	r0, r5
 8001722:	1e43      	subs	r3, r0, #1
 8001724:	4198      	sbcs	r0, r3
 8001726:	e000      	b.n	800172a <__eqdf2+0x5a>
 8001728:	2001      	movs	r0, #1
 800172a:	bcf0      	pop	{r4, r5, r6, r7}
 800172c:	46bb      	mov	fp, r7
 800172e:	46b2      	mov	sl, r6
 8001730:	46a9      	mov	r9, r5
 8001732:	46a0      	mov	r8, r4
 8001734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001736:	0033      	movs	r3, r6
 8001738:	2001      	movs	r0, #1
 800173a:	432b      	orrs	r3, r5
 800173c:	d1f5      	bne.n	800172a <__eqdf2+0x5a>
 800173e:	42a2      	cmp	r2, r4
 8001740:	d1f3      	bne.n	800172a <__eqdf2+0x5a>
 8001742:	464b      	mov	r3, r9
 8001744:	433b      	orrs	r3, r7
 8001746:	d1f0      	bne.n	800172a <__eqdf2+0x5a>
 8001748:	e7e2      	b.n	8001710 <__eqdf2+0x40>
 800174a:	2000      	movs	r0, #0
 800174c:	e7ed      	b.n	800172a <__eqdf2+0x5a>
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	000007ff 	.word	0x000007ff

08001754 <__gedf2>:
 8001754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001756:	4647      	mov	r7, r8
 8001758:	46ce      	mov	lr, r9
 800175a:	0004      	movs	r4, r0
 800175c:	0018      	movs	r0, r3
 800175e:	0016      	movs	r6, r2
 8001760:	031b      	lsls	r3, r3, #12
 8001762:	0b1b      	lsrs	r3, r3, #12
 8001764:	4d2d      	ldr	r5, [pc, #180]	; (800181c <__gedf2+0xc8>)
 8001766:	004a      	lsls	r2, r1, #1
 8001768:	4699      	mov	r9, r3
 800176a:	b580      	push	{r7, lr}
 800176c:	0043      	lsls	r3, r0, #1
 800176e:	030f      	lsls	r7, r1, #12
 8001770:	46a4      	mov	ip, r4
 8001772:	46b0      	mov	r8, r6
 8001774:	0b3f      	lsrs	r7, r7, #12
 8001776:	0d52      	lsrs	r2, r2, #21
 8001778:	0fc9      	lsrs	r1, r1, #31
 800177a:	0d5b      	lsrs	r3, r3, #21
 800177c:	0fc0      	lsrs	r0, r0, #31
 800177e:	42aa      	cmp	r2, r5
 8001780:	d021      	beq.n	80017c6 <__gedf2+0x72>
 8001782:	42ab      	cmp	r3, r5
 8001784:	d013      	beq.n	80017ae <__gedf2+0x5a>
 8001786:	2a00      	cmp	r2, #0
 8001788:	d122      	bne.n	80017d0 <__gedf2+0x7c>
 800178a:	433c      	orrs	r4, r7
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <__gedf2+0x42>
 8001790:	464d      	mov	r5, r9
 8001792:	432e      	orrs	r6, r5
 8001794:	d022      	beq.n	80017dc <__gedf2+0x88>
 8001796:	2c00      	cmp	r4, #0
 8001798:	d010      	beq.n	80017bc <__gedf2+0x68>
 800179a:	4281      	cmp	r1, r0
 800179c:	d022      	beq.n	80017e4 <__gedf2+0x90>
 800179e:	2002      	movs	r0, #2
 80017a0:	3901      	subs	r1, #1
 80017a2:	4008      	ands	r0, r1
 80017a4:	3801      	subs	r0, #1
 80017a6:	bcc0      	pop	{r6, r7}
 80017a8:	46b9      	mov	r9, r7
 80017aa:	46b0      	mov	r8, r6
 80017ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ae:	464d      	mov	r5, r9
 80017b0:	432e      	orrs	r6, r5
 80017b2:	d129      	bne.n	8001808 <__gedf2+0xb4>
 80017b4:	2a00      	cmp	r2, #0
 80017b6:	d1f0      	bne.n	800179a <__gedf2+0x46>
 80017b8:	433c      	orrs	r4, r7
 80017ba:	d1ee      	bne.n	800179a <__gedf2+0x46>
 80017bc:	2800      	cmp	r0, #0
 80017be:	d1f2      	bne.n	80017a6 <__gedf2+0x52>
 80017c0:	2001      	movs	r0, #1
 80017c2:	4240      	negs	r0, r0
 80017c4:	e7ef      	b.n	80017a6 <__gedf2+0x52>
 80017c6:	003d      	movs	r5, r7
 80017c8:	4325      	orrs	r5, r4
 80017ca:	d11d      	bne.n	8001808 <__gedf2+0xb4>
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d0ee      	beq.n	80017ae <__gedf2+0x5a>
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1e2      	bne.n	800179a <__gedf2+0x46>
 80017d4:	464c      	mov	r4, r9
 80017d6:	4326      	orrs	r6, r4
 80017d8:	d1df      	bne.n	800179a <__gedf2+0x46>
 80017da:	e7e0      	b.n	800179e <__gedf2+0x4a>
 80017dc:	2000      	movs	r0, #0
 80017de:	2c00      	cmp	r4, #0
 80017e0:	d0e1      	beq.n	80017a6 <__gedf2+0x52>
 80017e2:	e7dc      	b.n	800179e <__gedf2+0x4a>
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dc0a      	bgt.n	80017fe <__gedf2+0xaa>
 80017e8:	dbe8      	blt.n	80017bc <__gedf2+0x68>
 80017ea:	454f      	cmp	r7, r9
 80017ec:	d8d7      	bhi.n	800179e <__gedf2+0x4a>
 80017ee:	d00e      	beq.n	800180e <__gedf2+0xba>
 80017f0:	2000      	movs	r0, #0
 80017f2:	454f      	cmp	r7, r9
 80017f4:	d2d7      	bcs.n	80017a6 <__gedf2+0x52>
 80017f6:	2900      	cmp	r1, #0
 80017f8:	d0e2      	beq.n	80017c0 <__gedf2+0x6c>
 80017fa:	0008      	movs	r0, r1
 80017fc:	e7d3      	b.n	80017a6 <__gedf2+0x52>
 80017fe:	4243      	negs	r3, r0
 8001800:	4158      	adcs	r0, r3
 8001802:	0040      	lsls	r0, r0, #1
 8001804:	3801      	subs	r0, #1
 8001806:	e7ce      	b.n	80017a6 <__gedf2+0x52>
 8001808:	2002      	movs	r0, #2
 800180a:	4240      	negs	r0, r0
 800180c:	e7cb      	b.n	80017a6 <__gedf2+0x52>
 800180e:	45c4      	cmp	ip, r8
 8001810:	d8c5      	bhi.n	800179e <__gedf2+0x4a>
 8001812:	2000      	movs	r0, #0
 8001814:	45c4      	cmp	ip, r8
 8001816:	d2c6      	bcs.n	80017a6 <__gedf2+0x52>
 8001818:	e7ed      	b.n	80017f6 <__gedf2+0xa2>
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	000007ff 	.word	0x000007ff

08001820 <__ledf2>:
 8001820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001822:	4647      	mov	r7, r8
 8001824:	46ce      	mov	lr, r9
 8001826:	0004      	movs	r4, r0
 8001828:	0018      	movs	r0, r3
 800182a:	0016      	movs	r6, r2
 800182c:	031b      	lsls	r3, r3, #12
 800182e:	0b1b      	lsrs	r3, r3, #12
 8001830:	4d2c      	ldr	r5, [pc, #176]	; (80018e4 <__ledf2+0xc4>)
 8001832:	004a      	lsls	r2, r1, #1
 8001834:	4699      	mov	r9, r3
 8001836:	b580      	push	{r7, lr}
 8001838:	0043      	lsls	r3, r0, #1
 800183a:	030f      	lsls	r7, r1, #12
 800183c:	46a4      	mov	ip, r4
 800183e:	46b0      	mov	r8, r6
 8001840:	0b3f      	lsrs	r7, r7, #12
 8001842:	0d52      	lsrs	r2, r2, #21
 8001844:	0fc9      	lsrs	r1, r1, #31
 8001846:	0d5b      	lsrs	r3, r3, #21
 8001848:	0fc0      	lsrs	r0, r0, #31
 800184a:	42aa      	cmp	r2, r5
 800184c:	d00d      	beq.n	800186a <__ledf2+0x4a>
 800184e:	42ab      	cmp	r3, r5
 8001850:	d010      	beq.n	8001874 <__ledf2+0x54>
 8001852:	2a00      	cmp	r2, #0
 8001854:	d127      	bne.n	80018a6 <__ledf2+0x86>
 8001856:	433c      	orrs	r4, r7
 8001858:	2b00      	cmp	r3, #0
 800185a:	d111      	bne.n	8001880 <__ledf2+0x60>
 800185c:	464d      	mov	r5, r9
 800185e:	432e      	orrs	r6, r5
 8001860:	d10e      	bne.n	8001880 <__ledf2+0x60>
 8001862:	2000      	movs	r0, #0
 8001864:	2c00      	cmp	r4, #0
 8001866:	d015      	beq.n	8001894 <__ledf2+0x74>
 8001868:	e00e      	b.n	8001888 <__ledf2+0x68>
 800186a:	003d      	movs	r5, r7
 800186c:	4325      	orrs	r5, r4
 800186e:	d110      	bne.n	8001892 <__ledf2+0x72>
 8001870:	4293      	cmp	r3, r2
 8001872:	d118      	bne.n	80018a6 <__ledf2+0x86>
 8001874:	464d      	mov	r5, r9
 8001876:	432e      	orrs	r6, r5
 8001878:	d10b      	bne.n	8001892 <__ledf2+0x72>
 800187a:	2a00      	cmp	r2, #0
 800187c:	d102      	bne.n	8001884 <__ledf2+0x64>
 800187e:	433c      	orrs	r4, r7
 8001880:	2c00      	cmp	r4, #0
 8001882:	d00b      	beq.n	800189c <__ledf2+0x7c>
 8001884:	4281      	cmp	r1, r0
 8001886:	d014      	beq.n	80018b2 <__ledf2+0x92>
 8001888:	2002      	movs	r0, #2
 800188a:	3901      	subs	r1, #1
 800188c:	4008      	ands	r0, r1
 800188e:	3801      	subs	r0, #1
 8001890:	e000      	b.n	8001894 <__ledf2+0x74>
 8001892:	2002      	movs	r0, #2
 8001894:	bcc0      	pop	{r6, r7}
 8001896:	46b9      	mov	r9, r7
 8001898:	46b0      	mov	r8, r6
 800189a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800189c:	2800      	cmp	r0, #0
 800189e:	d1f9      	bne.n	8001894 <__ledf2+0x74>
 80018a0:	2001      	movs	r0, #1
 80018a2:	4240      	negs	r0, r0
 80018a4:	e7f6      	b.n	8001894 <__ledf2+0x74>
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1ec      	bne.n	8001884 <__ledf2+0x64>
 80018aa:	464c      	mov	r4, r9
 80018ac:	4326      	orrs	r6, r4
 80018ae:	d1e9      	bne.n	8001884 <__ledf2+0x64>
 80018b0:	e7ea      	b.n	8001888 <__ledf2+0x68>
 80018b2:	429a      	cmp	r2, r3
 80018b4:	dd04      	ble.n	80018c0 <__ledf2+0xa0>
 80018b6:	4243      	negs	r3, r0
 80018b8:	4158      	adcs	r0, r3
 80018ba:	0040      	lsls	r0, r0, #1
 80018bc:	3801      	subs	r0, #1
 80018be:	e7e9      	b.n	8001894 <__ledf2+0x74>
 80018c0:	429a      	cmp	r2, r3
 80018c2:	dbeb      	blt.n	800189c <__ledf2+0x7c>
 80018c4:	454f      	cmp	r7, r9
 80018c6:	d8df      	bhi.n	8001888 <__ledf2+0x68>
 80018c8:	d006      	beq.n	80018d8 <__ledf2+0xb8>
 80018ca:	2000      	movs	r0, #0
 80018cc:	454f      	cmp	r7, r9
 80018ce:	d2e1      	bcs.n	8001894 <__ledf2+0x74>
 80018d0:	2900      	cmp	r1, #0
 80018d2:	d0e5      	beq.n	80018a0 <__ledf2+0x80>
 80018d4:	0008      	movs	r0, r1
 80018d6:	e7dd      	b.n	8001894 <__ledf2+0x74>
 80018d8:	45c4      	cmp	ip, r8
 80018da:	d8d5      	bhi.n	8001888 <__ledf2+0x68>
 80018dc:	2000      	movs	r0, #0
 80018de:	45c4      	cmp	ip, r8
 80018e0:	d2d8      	bcs.n	8001894 <__ledf2+0x74>
 80018e2:	e7f5      	b.n	80018d0 <__ledf2+0xb0>
 80018e4:	000007ff 	.word	0x000007ff

080018e8 <__aeabi_dmul>:
 80018e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ea:	4657      	mov	r7, sl
 80018ec:	464e      	mov	r6, r9
 80018ee:	4645      	mov	r5, r8
 80018f0:	46de      	mov	lr, fp
 80018f2:	b5e0      	push	{r5, r6, r7, lr}
 80018f4:	4698      	mov	r8, r3
 80018f6:	030c      	lsls	r4, r1, #12
 80018f8:	004b      	lsls	r3, r1, #1
 80018fa:	0006      	movs	r6, r0
 80018fc:	4692      	mov	sl, r2
 80018fe:	b087      	sub	sp, #28
 8001900:	0b24      	lsrs	r4, r4, #12
 8001902:	0d5b      	lsrs	r3, r3, #21
 8001904:	0fcf      	lsrs	r7, r1, #31
 8001906:	2b00      	cmp	r3, #0
 8001908:	d100      	bne.n	800190c <__aeabi_dmul+0x24>
 800190a:	e15c      	b.n	8001bc6 <__aeabi_dmul+0x2de>
 800190c:	4ad9      	ldr	r2, [pc, #868]	; (8001c74 <__aeabi_dmul+0x38c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d100      	bne.n	8001914 <__aeabi_dmul+0x2c>
 8001912:	e175      	b.n	8001c00 <__aeabi_dmul+0x318>
 8001914:	0f42      	lsrs	r2, r0, #29
 8001916:	00e4      	lsls	r4, r4, #3
 8001918:	4314      	orrs	r4, r2
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	0412      	lsls	r2, r2, #16
 800191e:	4314      	orrs	r4, r2
 8001920:	4ad5      	ldr	r2, [pc, #852]	; (8001c78 <__aeabi_dmul+0x390>)
 8001922:	00c5      	lsls	r5, r0, #3
 8001924:	4694      	mov	ip, r2
 8001926:	4463      	add	r3, ip
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2300      	movs	r3, #0
 800192c:	4699      	mov	r9, r3
 800192e:	469b      	mov	fp, r3
 8001930:	4643      	mov	r3, r8
 8001932:	4642      	mov	r2, r8
 8001934:	031e      	lsls	r6, r3, #12
 8001936:	0fd2      	lsrs	r2, r2, #31
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4650      	mov	r0, sl
 800193c:	4690      	mov	r8, r2
 800193e:	0b36      	lsrs	r6, r6, #12
 8001940:	0d5b      	lsrs	r3, r3, #21
 8001942:	d100      	bne.n	8001946 <__aeabi_dmul+0x5e>
 8001944:	e120      	b.n	8001b88 <__aeabi_dmul+0x2a0>
 8001946:	4acb      	ldr	r2, [pc, #812]	; (8001c74 <__aeabi_dmul+0x38c>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d100      	bne.n	800194e <__aeabi_dmul+0x66>
 800194c:	e162      	b.n	8001c14 <__aeabi_dmul+0x32c>
 800194e:	49ca      	ldr	r1, [pc, #808]	; (8001c78 <__aeabi_dmul+0x390>)
 8001950:	0f42      	lsrs	r2, r0, #29
 8001952:	468c      	mov	ip, r1
 8001954:	9900      	ldr	r1, [sp, #0]
 8001956:	4463      	add	r3, ip
 8001958:	00f6      	lsls	r6, r6, #3
 800195a:	468c      	mov	ip, r1
 800195c:	4316      	orrs	r6, r2
 800195e:	2280      	movs	r2, #128	; 0x80
 8001960:	449c      	add	ip, r3
 8001962:	0412      	lsls	r2, r2, #16
 8001964:	4663      	mov	r3, ip
 8001966:	4316      	orrs	r6, r2
 8001968:	00c2      	lsls	r2, r0, #3
 800196a:	2000      	movs	r0, #0
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	9900      	ldr	r1, [sp, #0]
 8001970:	4643      	mov	r3, r8
 8001972:	3101      	adds	r1, #1
 8001974:	468c      	mov	ip, r1
 8001976:	4649      	mov	r1, r9
 8001978:	407b      	eors	r3, r7
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	290f      	cmp	r1, #15
 800197e:	d826      	bhi.n	80019ce <__aeabi_dmul+0xe6>
 8001980:	4bbe      	ldr	r3, [pc, #760]	; (8001c7c <__aeabi_dmul+0x394>)
 8001982:	0089      	lsls	r1, r1, #2
 8001984:	5859      	ldr	r1, [r3, r1]
 8001986:	468f      	mov	pc, r1
 8001988:	4643      	mov	r3, r8
 800198a:	9301      	str	r3, [sp, #4]
 800198c:	0034      	movs	r4, r6
 800198e:	0015      	movs	r5, r2
 8001990:	4683      	mov	fp, r0
 8001992:	465b      	mov	r3, fp
 8001994:	2b02      	cmp	r3, #2
 8001996:	d016      	beq.n	80019c6 <__aeabi_dmul+0xde>
 8001998:	2b03      	cmp	r3, #3
 800199a:	d100      	bne.n	800199e <__aeabi_dmul+0xb6>
 800199c:	e203      	b.n	8001da6 <__aeabi_dmul+0x4be>
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d000      	beq.n	80019a4 <__aeabi_dmul+0xbc>
 80019a2:	e0cd      	b.n	8001b40 <__aeabi_dmul+0x258>
 80019a4:	2200      	movs	r2, #0
 80019a6:	2400      	movs	r4, #0
 80019a8:	2500      	movs	r5, #0
 80019aa:	9b01      	ldr	r3, [sp, #4]
 80019ac:	0512      	lsls	r2, r2, #20
 80019ae:	4322      	orrs	r2, r4
 80019b0:	07db      	lsls	r3, r3, #31
 80019b2:	431a      	orrs	r2, r3
 80019b4:	0028      	movs	r0, r5
 80019b6:	0011      	movs	r1, r2
 80019b8:	b007      	add	sp, #28
 80019ba:	bcf0      	pop	{r4, r5, r6, r7}
 80019bc:	46bb      	mov	fp, r7
 80019be:	46b2      	mov	sl, r6
 80019c0:	46a9      	mov	r9, r5
 80019c2:	46a0      	mov	r8, r4
 80019c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c6:	2400      	movs	r4, #0
 80019c8:	2500      	movs	r5, #0
 80019ca:	4aaa      	ldr	r2, [pc, #680]	; (8001c74 <__aeabi_dmul+0x38c>)
 80019cc:	e7ed      	b.n	80019aa <__aeabi_dmul+0xc2>
 80019ce:	0c28      	lsrs	r0, r5, #16
 80019d0:	042d      	lsls	r5, r5, #16
 80019d2:	0c2d      	lsrs	r5, r5, #16
 80019d4:	002b      	movs	r3, r5
 80019d6:	0c11      	lsrs	r1, r2, #16
 80019d8:	0412      	lsls	r2, r2, #16
 80019da:	0c12      	lsrs	r2, r2, #16
 80019dc:	4353      	muls	r3, r2
 80019de:	4698      	mov	r8, r3
 80019e0:	0013      	movs	r3, r2
 80019e2:	002f      	movs	r7, r5
 80019e4:	4343      	muls	r3, r0
 80019e6:	4699      	mov	r9, r3
 80019e8:	434f      	muls	r7, r1
 80019ea:	444f      	add	r7, r9
 80019ec:	46bb      	mov	fp, r7
 80019ee:	4647      	mov	r7, r8
 80019f0:	000b      	movs	r3, r1
 80019f2:	0c3f      	lsrs	r7, r7, #16
 80019f4:	46ba      	mov	sl, r7
 80019f6:	4343      	muls	r3, r0
 80019f8:	44da      	add	sl, fp
 80019fa:	9302      	str	r3, [sp, #8]
 80019fc:	45d1      	cmp	r9, sl
 80019fe:	d904      	bls.n	8001a0a <__aeabi_dmul+0x122>
 8001a00:	2780      	movs	r7, #128	; 0x80
 8001a02:	027f      	lsls	r7, r7, #9
 8001a04:	46b9      	mov	r9, r7
 8001a06:	444b      	add	r3, r9
 8001a08:	9302      	str	r3, [sp, #8]
 8001a0a:	4653      	mov	r3, sl
 8001a0c:	0c1b      	lsrs	r3, r3, #16
 8001a0e:	469b      	mov	fp, r3
 8001a10:	4653      	mov	r3, sl
 8001a12:	041f      	lsls	r7, r3, #16
 8001a14:	4643      	mov	r3, r8
 8001a16:	041b      	lsls	r3, r3, #16
 8001a18:	0c1b      	lsrs	r3, r3, #16
 8001a1a:	4698      	mov	r8, r3
 8001a1c:	003b      	movs	r3, r7
 8001a1e:	4443      	add	r3, r8
 8001a20:	9304      	str	r3, [sp, #16]
 8001a22:	0c33      	lsrs	r3, r6, #16
 8001a24:	0436      	lsls	r6, r6, #16
 8001a26:	0c36      	lsrs	r6, r6, #16
 8001a28:	4698      	mov	r8, r3
 8001a2a:	0033      	movs	r3, r6
 8001a2c:	4343      	muls	r3, r0
 8001a2e:	4699      	mov	r9, r3
 8001a30:	4643      	mov	r3, r8
 8001a32:	4343      	muls	r3, r0
 8001a34:	002f      	movs	r7, r5
 8001a36:	469a      	mov	sl, r3
 8001a38:	4643      	mov	r3, r8
 8001a3a:	4377      	muls	r7, r6
 8001a3c:	435d      	muls	r5, r3
 8001a3e:	0c38      	lsrs	r0, r7, #16
 8001a40:	444d      	add	r5, r9
 8001a42:	1945      	adds	r5, r0, r5
 8001a44:	45a9      	cmp	r9, r5
 8001a46:	d903      	bls.n	8001a50 <__aeabi_dmul+0x168>
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	025b      	lsls	r3, r3, #9
 8001a4c:	4699      	mov	r9, r3
 8001a4e:	44ca      	add	sl, r9
 8001a50:	043f      	lsls	r7, r7, #16
 8001a52:	0c28      	lsrs	r0, r5, #16
 8001a54:	0c3f      	lsrs	r7, r7, #16
 8001a56:	042d      	lsls	r5, r5, #16
 8001a58:	19ed      	adds	r5, r5, r7
 8001a5a:	0c27      	lsrs	r7, r4, #16
 8001a5c:	0424      	lsls	r4, r4, #16
 8001a5e:	0c24      	lsrs	r4, r4, #16
 8001a60:	0003      	movs	r3, r0
 8001a62:	0020      	movs	r0, r4
 8001a64:	4350      	muls	r0, r2
 8001a66:	437a      	muls	r2, r7
 8001a68:	4691      	mov	r9, r2
 8001a6a:	003a      	movs	r2, r7
 8001a6c:	4453      	add	r3, sl
 8001a6e:	9305      	str	r3, [sp, #20]
 8001a70:	0c03      	lsrs	r3, r0, #16
 8001a72:	469a      	mov	sl, r3
 8001a74:	434a      	muls	r2, r1
 8001a76:	4361      	muls	r1, r4
 8001a78:	4449      	add	r1, r9
 8001a7a:	4451      	add	r1, sl
 8001a7c:	44ab      	add	fp, r5
 8001a7e:	4589      	cmp	r9, r1
 8001a80:	d903      	bls.n	8001a8a <__aeabi_dmul+0x1a2>
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	025b      	lsls	r3, r3, #9
 8001a86:	4699      	mov	r9, r3
 8001a88:	444a      	add	r2, r9
 8001a8a:	0400      	lsls	r0, r0, #16
 8001a8c:	0c0b      	lsrs	r3, r1, #16
 8001a8e:	0c00      	lsrs	r0, r0, #16
 8001a90:	0409      	lsls	r1, r1, #16
 8001a92:	1809      	adds	r1, r1, r0
 8001a94:	0020      	movs	r0, r4
 8001a96:	4699      	mov	r9, r3
 8001a98:	4643      	mov	r3, r8
 8001a9a:	4370      	muls	r0, r6
 8001a9c:	435c      	muls	r4, r3
 8001a9e:	437e      	muls	r6, r7
 8001aa0:	435f      	muls	r7, r3
 8001aa2:	0c03      	lsrs	r3, r0, #16
 8001aa4:	4698      	mov	r8, r3
 8001aa6:	19a4      	adds	r4, r4, r6
 8001aa8:	4444      	add	r4, r8
 8001aaa:	444a      	add	r2, r9
 8001aac:	9703      	str	r7, [sp, #12]
 8001aae:	42a6      	cmp	r6, r4
 8001ab0:	d904      	bls.n	8001abc <__aeabi_dmul+0x1d4>
 8001ab2:	2380      	movs	r3, #128	; 0x80
 8001ab4:	025b      	lsls	r3, r3, #9
 8001ab6:	4698      	mov	r8, r3
 8001ab8:	4447      	add	r7, r8
 8001aba:	9703      	str	r7, [sp, #12]
 8001abc:	0423      	lsls	r3, r4, #16
 8001abe:	9e02      	ldr	r6, [sp, #8]
 8001ac0:	469a      	mov	sl, r3
 8001ac2:	9b05      	ldr	r3, [sp, #20]
 8001ac4:	445e      	add	r6, fp
 8001ac6:	4698      	mov	r8, r3
 8001ac8:	42ae      	cmp	r6, r5
 8001aca:	41ad      	sbcs	r5, r5
 8001acc:	1876      	adds	r6, r6, r1
 8001ace:	428e      	cmp	r6, r1
 8001ad0:	4189      	sbcs	r1, r1
 8001ad2:	0400      	lsls	r0, r0, #16
 8001ad4:	0c00      	lsrs	r0, r0, #16
 8001ad6:	4450      	add	r0, sl
 8001ad8:	4440      	add	r0, r8
 8001ada:	426d      	negs	r5, r5
 8001adc:	1947      	adds	r7, r0, r5
 8001ade:	46b8      	mov	r8, r7
 8001ae0:	4693      	mov	fp, r2
 8001ae2:	4249      	negs	r1, r1
 8001ae4:	4689      	mov	r9, r1
 8001ae6:	44c3      	add	fp, r8
 8001ae8:	44d9      	add	r9, fp
 8001aea:	4298      	cmp	r0, r3
 8001aec:	4180      	sbcs	r0, r0
 8001aee:	45a8      	cmp	r8, r5
 8001af0:	41ad      	sbcs	r5, r5
 8001af2:	4593      	cmp	fp, r2
 8001af4:	4192      	sbcs	r2, r2
 8001af6:	4589      	cmp	r9, r1
 8001af8:	4189      	sbcs	r1, r1
 8001afa:	426d      	negs	r5, r5
 8001afc:	4240      	negs	r0, r0
 8001afe:	4328      	orrs	r0, r5
 8001b00:	0c24      	lsrs	r4, r4, #16
 8001b02:	4252      	negs	r2, r2
 8001b04:	4249      	negs	r1, r1
 8001b06:	430a      	orrs	r2, r1
 8001b08:	9b03      	ldr	r3, [sp, #12]
 8001b0a:	1900      	adds	r0, r0, r4
 8001b0c:	1880      	adds	r0, r0, r2
 8001b0e:	18c7      	adds	r7, r0, r3
 8001b10:	464b      	mov	r3, r9
 8001b12:	0ddc      	lsrs	r4, r3, #23
 8001b14:	9b04      	ldr	r3, [sp, #16]
 8001b16:	0275      	lsls	r5, r6, #9
 8001b18:	431d      	orrs	r5, r3
 8001b1a:	1e6a      	subs	r2, r5, #1
 8001b1c:	4195      	sbcs	r5, r2
 8001b1e:	464b      	mov	r3, r9
 8001b20:	0df6      	lsrs	r6, r6, #23
 8001b22:	027f      	lsls	r7, r7, #9
 8001b24:	4335      	orrs	r5, r6
 8001b26:	025a      	lsls	r2, r3, #9
 8001b28:	433c      	orrs	r4, r7
 8001b2a:	4315      	orrs	r5, r2
 8001b2c:	01fb      	lsls	r3, r7, #7
 8001b2e:	d400      	bmi.n	8001b32 <__aeabi_dmul+0x24a>
 8001b30:	e11c      	b.n	8001d6c <__aeabi_dmul+0x484>
 8001b32:	2101      	movs	r1, #1
 8001b34:	086a      	lsrs	r2, r5, #1
 8001b36:	400d      	ands	r5, r1
 8001b38:	4315      	orrs	r5, r2
 8001b3a:	07e2      	lsls	r2, r4, #31
 8001b3c:	4315      	orrs	r5, r2
 8001b3e:	0864      	lsrs	r4, r4, #1
 8001b40:	494f      	ldr	r1, [pc, #316]	; (8001c80 <__aeabi_dmul+0x398>)
 8001b42:	4461      	add	r1, ip
 8001b44:	2900      	cmp	r1, #0
 8001b46:	dc00      	bgt.n	8001b4a <__aeabi_dmul+0x262>
 8001b48:	e0b0      	b.n	8001cac <__aeabi_dmul+0x3c4>
 8001b4a:	076b      	lsls	r3, r5, #29
 8001b4c:	d009      	beq.n	8001b62 <__aeabi_dmul+0x27a>
 8001b4e:	220f      	movs	r2, #15
 8001b50:	402a      	ands	r2, r5
 8001b52:	2a04      	cmp	r2, #4
 8001b54:	d005      	beq.n	8001b62 <__aeabi_dmul+0x27a>
 8001b56:	1d2a      	adds	r2, r5, #4
 8001b58:	42aa      	cmp	r2, r5
 8001b5a:	41ad      	sbcs	r5, r5
 8001b5c:	426d      	negs	r5, r5
 8001b5e:	1964      	adds	r4, r4, r5
 8001b60:	0015      	movs	r5, r2
 8001b62:	01e3      	lsls	r3, r4, #7
 8001b64:	d504      	bpl.n	8001b70 <__aeabi_dmul+0x288>
 8001b66:	2180      	movs	r1, #128	; 0x80
 8001b68:	4a46      	ldr	r2, [pc, #280]	; (8001c84 <__aeabi_dmul+0x39c>)
 8001b6a:	00c9      	lsls	r1, r1, #3
 8001b6c:	4014      	ands	r4, r2
 8001b6e:	4461      	add	r1, ip
 8001b70:	4a45      	ldr	r2, [pc, #276]	; (8001c88 <__aeabi_dmul+0x3a0>)
 8001b72:	4291      	cmp	r1, r2
 8001b74:	dd00      	ble.n	8001b78 <__aeabi_dmul+0x290>
 8001b76:	e726      	b.n	80019c6 <__aeabi_dmul+0xde>
 8001b78:	0762      	lsls	r2, r4, #29
 8001b7a:	08ed      	lsrs	r5, r5, #3
 8001b7c:	0264      	lsls	r4, r4, #9
 8001b7e:	0549      	lsls	r1, r1, #21
 8001b80:	4315      	orrs	r5, r2
 8001b82:	0b24      	lsrs	r4, r4, #12
 8001b84:	0d4a      	lsrs	r2, r1, #21
 8001b86:	e710      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001b88:	4652      	mov	r2, sl
 8001b8a:	4332      	orrs	r2, r6
 8001b8c:	d100      	bne.n	8001b90 <__aeabi_dmul+0x2a8>
 8001b8e:	e07f      	b.n	8001c90 <__aeabi_dmul+0x3a8>
 8001b90:	2e00      	cmp	r6, #0
 8001b92:	d100      	bne.n	8001b96 <__aeabi_dmul+0x2ae>
 8001b94:	e0dc      	b.n	8001d50 <__aeabi_dmul+0x468>
 8001b96:	0030      	movs	r0, r6
 8001b98:	f000 fdd6 	bl	8002748 <__clzsi2>
 8001b9c:	0002      	movs	r2, r0
 8001b9e:	3a0b      	subs	r2, #11
 8001ba0:	231d      	movs	r3, #29
 8001ba2:	0001      	movs	r1, r0
 8001ba4:	1a9b      	subs	r3, r3, r2
 8001ba6:	4652      	mov	r2, sl
 8001ba8:	3908      	subs	r1, #8
 8001baa:	40da      	lsrs	r2, r3
 8001bac:	408e      	lsls	r6, r1
 8001bae:	4316      	orrs	r6, r2
 8001bb0:	4652      	mov	r2, sl
 8001bb2:	408a      	lsls	r2, r1
 8001bb4:	9b00      	ldr	r3, [sp, #0]
 8001bb6:	4935      	ldr	r1, [pc, #212]	; (8001c8c <__aeabi_dmul+0x3a4>)
 8001bb8:	1a18      	subs	r0, r3, r0
 8001bba:	0003      	movs	r3, r0
 8001bbc:	468c      	mov	ip, r1
 8001bbe:	4463      	add	r3, ip
 8001bc0:	2000      	movs	r0, #0
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	e6d3      	b.n	800196e <__aeabi_dmul+0x86>
 8001bc6:	0025      	movs	r5, r4
 8001bc8:	4305      	orrs	r5, r0
 8001bca:	d04a      	beq.n	8001c62 <__aeabi_dmul+0x37a>
 8001bcc:	2c00      	cmp	r4, #0
 8001bce:	d100      	bne.n	8001bd2 <__aeabi_dmul+0x2ea>
 8001bd0:	e0b0      	b.n	8001d34 <__aeabi_dmul+0x44c>
 8001bd2:	0020      	movs	r0, r4
 8001bd4:	f000 fdb8 	bl	8002748 <__clzsi2>
 8001bd8:	0001      	movs	r1, r0
 8001bda:	0002      	movs	r2, r0
 8001bdc:	390b      	subs	r1, #11
 8001bde:	231d      	movs	r3, #29
 8001be0:	0010      	movs	r0, r2
 8001be2:	1a5b      	subs	r3, r3, r1
 8001be4:	0031      	movs	r1, r6
 8001be6:	0035      	movs	r5, r6
 8001be8:	3808      	subs	r0, #8
 8001bea:	4084      	lsls	r4, r0
 8001bec:	40d9      	lsrs	r1, r3
 8001bee:	4085      	lsls	r5, r0
 8001bf0:	430c      	orrs	r4, r1
 8001bf2:	4826      	ldr	r0, [pc, #152]	; (8001c8c <__aeabi_dmul+0x3a4>)
 8001bf4:	1a83      	subs	r3, r0, r2
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	469b      	mov	fp, r3
 8001bfe:	e697      	b.n	8001930 <__aeabi_dmul+0x48>
 8001c00:	0005      	movs	r5, r0
 8001c02:	4325      	orrs	r5, r4
 8001c04:	d126      	bne.n	8001c54 <__aeabi_dmul+0x36c>
 8001c06:	2208      	movs	r2, #8
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	2400      	movs	r4, #0
 8001c0e:	4691      	mov	r9, r2
 8001c10:	469b      	mov	fp, r3
 8001c12:	e68d      	b.n	8001930 <__aeabi_dmul+0x48>
 8001c14:	4652      	mov	r2, sl
 8001c16:	9b00      	ldr	r3, [sp, #0]
 8001c18:	4332      	orrs	r2, r6
 8001c1a:	d110      	bne.n	8001c3e <__aeabi_dmul+0x356>
 8001c1c:	4915      	ldr	r1, [pc, #84]	; (8001c74 <__aeabi_dmul+0x38c>)
 8001c1e:	2600      	movs	r6, #0
 8001c20:	468c      	mov	ip, r1
 8001c22:	4463      	add	r3, ip
 8001c24:	4649      	mov	r1, r9
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	2302      	movs	r3, #2
 8001c2a:	4319      	orrs	r1, r3
 8001c2c:	4689      	mov	r9, r1
 8001c2e:	2002      	movs	r0, #2
 8001c30:	e69d      	b.n	800196e <__aeabi_dmul+0x86>
 8001c32:	465b      	mov	r3, fp
 8001c34:	9701      	str	r7, [sp, #4]
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d000      	beq.n	8001c3c <__aeabi_dmul+0x354>
 8001c3a:	e6ad      	b.n	8001998 <__aeabi_dmul+0xb0>
 8001c3c:	e6c3      	b.n	80019c6 <__aeabi_dmul+0xde>
 8001c3e:	4a0d      	ldr	r2, [pc, #52]	; (8001c74 <__aeabi_dmul+0x38c>)
 8001c40:	2003      	movs	r0, #3
 8001c42:	4694      	mov	ip, r2
 8001c44:	4463      	add	r3, ip
 8001c46:	464a      	mov	r2, r9
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	4691      	mov	r9, r2
 8001c50:	4652      	mov	r2, sl
 8001c52:	e68c      	b.n	800196e <__aeabi_dmul+0x86>
 8001c54:	220c      	movs	r2, #12
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	2303      	movs	r3, #3
 8001c5a:	0005      	movs	r5, r0
 8001c5c:	4691      	mov	r9, r2
 8001c5e:	469b      	mov	fp, r3
 8001c60:	e666      	b.n	8001930 <__aeabi_dmul+0x48>
 8001c62:	2304      	movs	r3, #4
 8001c64:	4699      	mov	r9, r3
 8001c66:	2300      	movs	r3, #0
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	2400      	movs	r4, #0
 8001c6e:	469b      	mov	fp, r3
 8001c70:	e65e      	b.n	8001930 <__aeabi_dmul+0x48>
 8001c72:	46c0      	nop			; (mov r8, r8)
 8001c74:	000007ff 	.word	0x000007ff
 8001c78:	fffffc01 	.word	0xfffffc01
 8001c7c:	0800bdac 	.word	0x0800bdac
 8001c80:	000003ff 	.word	0x000003ff
 8001c84:	feffffff 	.word	0xfeffffff
 8001c88:	000007fe 	.word	0x000007fe
 8001c8c:	fffffc0d 	.word	0xfffffc0d
 8001c90:	4649      	mov	r1, r9
 8001c92:	2301      	movs	r3, #1
 8001c94:	4319      	orrs	r1, r3
 8001c96:	4689      	mov	r9, r1
 8001c98:	2600      	movs	r6, #0
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	e667      	b.n	800196e <__aeabi_dmul+0x86>
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	2480      	movs	r4, #128	; 0x80
 8001ca2:	2500      	movs	r5, #0
 8001ca4:	4a43      	ldr	r2, [pc, #268]	; (8001db4 <__aeabi_dmul+0x4cc>)
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	0324      	lsls	r4, r4, #12
 8001caa:	e67e      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001cac:	2001      	movs	r0, #1
 8001cae:	1a40      	subs	r0, r0, r1
 8001cb0:	2838      	cmp	r0, #56	; 0x38
 8001cb2:	dd00      	ble.n	8001cb6 <__aeabi_dmul+0x3ce>
 8001cb4:	e676      	b.n	80019a4 <__aeabi_dmul+0xbc>
 8001cb6:	281f      	cmp	r0, #31
 8001cb8:	dd5b      	ble.n	8001d72 <__aeabi_dmul+0x48a>
 8001cba:	221f      	movs	r2, #31
 8001cbc:	0023      	movs	r3, r4
 8001cbe:	4252      	negs	r2, r2
 8001cc0:	1a51      	subs	r1, r2, r1
 8001cc2:	40cb      	lsrs	r3, r1
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	2820      	cmp	r0, #32
 8001cc8:	d003      	beq.n	8001cd2 <__aeabi_dmul+0x3ea>
 8001cca:	4a3b      	ldr	r2, [pc, #236]	; (8001db8 <__aeabi_dmul+0x4d0>)
 8001ccc:	4462      	add	r2, ip
 8001cce:	4094      	lsls	r4, r2
 8001cd0:	4325      	orrs	r5, r4
 8001cd2:	1e6a      	subs	r2, r5, #1
 8001cd4:	4195      	sbcs	r5, r2
 8001cd6:	002a      	movs	r2, r5
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	2107      	movs	r1, #7
 8001cdc:	000d      	movs	r5, r1
 8001cde:	2400      	movs	r4, #0
 8001ce0:	4015      	ands	r5, r2
 8001ce2:	4211      	tst	r1, r2
 8001ce4:	d05b      	beq.n	8001d9e <__aeabi_dmul+0x4b6>
 8001ce6:	210f      	movs	r1, #15
 8001ce8:	2400      	movs	r4, #0
 8001cea:	4011      	ands	r1, r2
 8001cec:	2904      	cmp	r1, #4
 8001cee:	d053      	beq.n	8001d98 <__aeabi_dmul+0x4b0>
 8001cf0:	1d11      	adds	r1, r2, #4
 8001cf2:	4291      	cmp	r1, r2
 8001cf4:	4192      	sbcs	r2, r2
 8001cf6:	4252      	negs	r2, r2
 8001cf8:	18a4      	adds	r4, r4, r2
 8001cfa:	000a      	movs	r2, r1
 8001cfc:	0223      	lsls	r3, r4, #8
 8001cfe:	d54b      	bpl.n	8001d98 <__aeabi_dmul+0x4b0>
 8001d00:	2201      	movs	r2, #1
 8001d02:	2400      	movs	r4, #0
 8001d04:	2500      	movs	r5, #0
 8001d06:	e650      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	031b      	lsls	r3, r3, #12
 8001d0c:	421c      	tst	r4, r3
 8001d0e:	d009      	beq.n	8001d24 <__aeabi_dmul+0x43c>
 8001d10:	421e      	tst	r6, r3
 8001d12:	d107      	bne.n	8001d24 <__aeabi_dmul+0x43c>
 8001d14:	4333      	orrs	r3, r6
 8001d16:	031c      	lsls	r4, r3, #12
 8001d18:	4643      	mov	r3, r8
 8001d1a:	0015      	movs	r5, r2
 8001d1c:	0b24      	lsrs	r4, r4, #12
 8001d1e:	4a25      	ldr	r2, [pc, #148]	; (8001db4 <__aeabi_dmul+0x4cc>)
 8001d20:	9301      	str	r3, [sp, #4]
 8001d22:	e642      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001d24:	2280      	movs	r2, #128	; 0x80
 8001d26:	0312      	lsls	r2, r2, #12
 8001d28:	4314      	orrs	r4, r2
 8001d2a:	0324      	lsls	r4, r4, #12
 8001d2c:	4a21      	ldr	r2, [pc, #132]	; (8001db4 <__aeabi_dmul+0x4cc>)
 8001d2e:	0b24      	lsrs	r4, r4, #12
 8001d30:	9701      	str	r7, [sp, #4]
 8001d32:	e63a      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001d34:	f000 fd08 	bl	8002748 <__clzsi2>
 8001d38:	0001      	movs	r1, r0
 8001d3a:	0002      	movs	r2, r0
 8001d3c:	3115      	adds	r1, #21
 8001d3e:	3220      	adds	r2, #32
 8001d40:	291c      	cmp	r1, #28
 8001d42:	dc00      	bgt.n	8001d46 <__aeabi_dmul+0x45e>
 8001d44:	e74b      	b.n	8001bde <__aeabi_dmul+0x2f6>
 8001d46:	0034      	movs	r4, r6
 8001d48:	3808      	subs	r0, #8
 8001d4a:	2500      	movs	r5, #0
 8001d4c:	4084      	lsls	r4, r0
 8001d4e:	e750      	b.n	8001bf2 <__aeabi_dmul+0x30a>
 8001d50:	f000 fcfa 	bl	8002748 <__clzsi2>
 8001d54:	0003      	movs	r3, r0
 8001d56:	001a      	movs	r2, r3
 8001d58:	3215      	adds	r2, #21
 8001d5a:	3020      	adds	r0, #32
 8001d5c:	2a1c      	cmp	r2, #28
 8001d5e:	dc00      	bgt.n	8001d62 <__aeabi_dmul+0x47a>
 8001d60:	e71e      	b.n	8001ba0 <__aeabi_dmul+0x2b8>
 8001d62:	4656      	mov	r6, sl
 8001d64:	3b08      	subs	r3, #8
 8001d66:	2200      	movs	r2, #0
 8001d68:	409e      	lsls	r6, r3
 8001d6a:	e723      	b.n	8001bb4 <__aeabi_dmul+0x2cc>
 8001d6c:	9b00      	ldr	r3, [sp, #0]
 8001d6e:	469c      	mov	ip, r3
 8001d70:	e6e6      	b.n	8001b40 <__aeabi_dmul+0x258>
 8001d72:	4912      	ldr	r1, [pc, #72]	; (8001dbc <__aeabi_dmul+0x4d4>)
 8001d74:	0022      	movs	r2, r4
 8001d76:	4461      	add	r1, ip
 8001d78:	002e      	movs	r6, r5
 8001d7a:	408d      	lsls	r5, r1
 8001d7c:	408a      	lsls	r2, r1
 8001d7e:	40c6      	lsrs	r6, r0
 8001d80:	1e69      	subs	r1, r5, #1
 8001d82:	418d      	sbcs	r5, r1
 8001d84:	4332      	orrs	r2, r6
 8001d86:	432a      	orrs	r2, r5
 8001d88:	40c4      	lsrs	r4, r0
 8001d8a:	0753      	lsls	r3, r2, #29
 8001d8c:	d0b6      	beq.n	8001cfc <__aeabi_dmul+0x414>
 8001d8e:	210f      	movs	r1, #15
 8001d90:	4011      	ands	r1, r2
 8001d92:	2904      	cmp	r1, #4
 8001d94:	d1ac      	bne.n	8001cf0 <__aeabi_dmul+0x408>
 8001d96:	e7b1      	b.n	8001cfc <__aeabi_dmul+0x414>
 8001d98:	0765      	lsls	r5, r4, #29
 8001d9a:	0264      	lsls	r4, r4, #9
 8001d9c:	0b24      	lsrs	r4, r4, #12
 8001d9e:	08d2      	lsrs	r2, r2, #3
 8001da0:	4315      	orrs	r5, r2
 8001da2:	2200      	movs	r2, #0
 8001da4:	e601      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001da6:	2280      	movs	r2, #128	; 0x80
 8001da8:	0312      	lsls	r2, r2, #12
 8001daa:	4314      	orrs	r4, r2
 8001dac:	0324      	lsls	r4, r4, #12
 8001dae:	4a01      	ldr	r2, [pc, #4]	; (8001db4 <__aeabi_dmul+0x4cc>)
 8001db0:	0b24      	lsrs	r4, r4, #12
 8001db2:	e5fa      	b.n	80019aa <__aeabi_dmul+0xc2>
 8001db4:	000007ff 	.word	0x000007ff
 8001db8:	0000043e 	.word	0x0000043e
 8001dbc:	0000041e 	.word	0x0000041e

08001dc0 <__aeabi_dsub>:
 8001dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dc2:	4657      	mov	r7, sl
 8001dc4:	464e      	mov	r6, r9
 8001dc6:	4645      	mov	r5, r8
 8001dc8:	46de      	mov	lr, fp
 8001dca:	b5e0      	push	{r5, r6, r7, lr}
 8001dcc:	001e      	movs	r6, r3
 8001dce:	0017      	movs	r7, r2
 8001dd0:	004a      	lsls	r2, r1, #1
 8001dd2:	030b      	lsls	r3, r1, #12
 8001dd4:	0d52      	lsrs	r2, r2, #21
 8001dd6:	0a5b      	lsrs	r3, r3, #9
 8001dd8:	4690      	mov	r8, r2
 8001dda:	0f42      	lsrs	r2, r0, #29
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	0fcd      	lsrs	r5, r1, #31
 8001de0:	4ccd      	ldr	r4, [pc, #820]	; (8002118 <__aeabi_dsub+0x358>)
 8001de2:	0331      	lsls	r1, r6, #12
 8001de4:	00c3      	lsls	r3, r0, #3
 8001de6:	4694      	mov	ip, r2
 8001de8:	0070      	lsls	r0, r6, #1
 8001dea:	0f7a      	lsrs	r2, r7, #29
 8001dec:	0a49      	lsrs	r1, r1, #9
 8001dee:	00ff      	lsls	r7, r7, #3
 8001df0:	469a      	mov	sl, r3
 8001df2:	46b9      	mov	r9, r7
 8001df4:	0d40      	lsrs	r0, r0, #21
 8001df6:	0ff6      	lsrs	r6, r6, #31
 8001df8:	4311      	orrs	r1, r2
 8001dfa:	42a0      	cmp	r0, r4
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x40>
 8001dfe:	e0b1      	b.n	8001f64 <__aeabi_dsub+0x1a4>
 8001e00:	2201      	movs	r2, #1
 8001e02:	4056      	eors	r6, r2
 8001e04:	46b3      	mov	fp, r6
 8001e06:	42b5      	cmp	r5, r6
 8001e08:	d100      	bne.n	8001e0c <__aeabi_dsub+0x4c>
 8001e0a:	e088      	b.n	8001f1e <__aeabi_dsub+0x15e>
 8001e0c:	4642      	mov	r2, r8
 8001e0e:	1a12      	subs	r2, r2, r0
 8001e10:	2a00      	cmp	r2, #0
 8001e12:	dc00      	bgt.n	8001e16 <__aeabi_dsub+0x56>
 8001e14:	e0ae      	b.n	8001f74 <__aeabi_dsub+0x1b4>
 8001e16:	2800      	cmp	r0, #0
 8001e18:	d100      	bne.n	8001e1c <__aeabi_dsub+0x5c>
 8001e1a:	e0c1      	b.n	8001fa0 <__aeabi_dsub+0x1e0>
 8001e1c:	48be      	ldr	r0, [pc, #760]	; (8002118 <__aeabi_dsub+0x358>)
 8001e1e:	4580      	cmp	r8, r0
 8001e20:	d100      	bne.n	8001e24 <__aeabi_dsub+0x64>
 8001e22:	e151      	b.n	80020c8 <__aeabi_dsub+0x308>
 8001e24:	2080      	movs	r0, #128	; 0x80
 8001e26:	0400      	lsls	r0, r0, #16
 8001e28:	4301      	orrs	r1, r0
 8001e2a:	2a38      	cmp	r2, #56	; 0x38
 8001e2c:	dd00      	ble.n	8001e30 <__aeabi_dsub+0x70>
 8001e2e:	e17b      	b.n	8002128 <__aeabi_dsub+0x368>
 8001e30:	2a1f      	cmp	r2, #31
 8001e32:	dd00      	ble.n	8001e36 <__aeabi_dsub+0x76>
 8001e34:	e1ee      	b.n	8002214 <__aeabi_dsub+0x454>
 8001e36:	2020      	movs	r0, #32
 8001e38:	003e      	movs	r6, r7
 8001e3a:	1a80      	subs	r0, r0, r2
 8001e3c:	000c      	movs	r4, r1
 8001e3e:	40d6      	lsrs	r6, r2
 8001e40:	40d1      	lsrs	r1, r2
 8001e42:	4087      	lsls	r7, r0
 8001e44:	4662      	mov	r2, ip
 8001e46:	4084      	lsls	r4, r0
 8001e48:	1a52      	subs	r2, r2, r1
 8001e4a:	1e78      	subs	r0, r7, #1
 8001e4c:	4187      	sbcs	r7, r0
 8001e4e:	4694      	mov	ip, r2
 8001e50:	4334      	orrs	r4, r6
 8001e52:	4327      	orrs	r7, r4
 8001e54:	1bdc      	subs	r4, r3, r7
 8001e56:	42a3      	cmp	r3, r4
 8001e58:	419b      	sbcs	r3, r3
 8001e5a:	4662      	mov	r2, ip
 8001e5c:	425b      	negs	r3, r3
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	4699      	mov	r9, r3
 8001e62:	464b      	mov	r3, r9
 8001e64:	021b      	lsls	r3, r3, #8
 8001e66:	d400      	bmi.n	8001e6a <__aeabi_dsub+0xaa>
 8001e68:	e118      	b.n	800209c <__aeabi_dsub+0x2dc>
 8001e6a:	464b      	mov	r3, r9
 8001e6c:	0258      	lsls	r0, r3, #9
 8001e6e:	0a43      	lsrs	r3, r0, #9
 8001e70:	4699      	mov	r9, r3
 8001e72:	464b      	mov	r3, r9
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d100      	bne.n	8001e7a <__aeabi_dsub+0xba>
 8001e78:	e137      	b.n	80020ea <__aeabi_dsub+0x32a>
 8001e7a:	4648      	mov	r0, r9
 8001e7c:	f000 fc64 	bl	8002748 <__clzsi2>
 8001e80:	0001      	movs	r1, r0
 8001e82:	3908      	subs	r1, #8
 8001e84:	2320      	movs	r3, #32
 8001e86:	0022      	movs	r2, r4
 8001e88:	4648      	mov	r0, r9
 8001e8a:	1a5b      	subs	r3, r3, r1
 8001e8c:	40da      	lsrs	r2, r3
 8001e8e:	4088      	lsls	r0, r1
 8001e90:	408c      	lsls	r4, r1
 8001e92:	4643      	mov	r3, r8
 8001e94:	4310      	orrs	r0, r2
 8001e96:	4588      	cmp	r8, r1
 8001e98:	dd00      	ble.n	8001e9c <__aeabi_dsub+0xdc>
 8001e9a:	e136      	b.n	800210a <__aeabi_dsub+0x34a>
 8001e9c:	1ac9      	subs	r1, r1, r3
 8001e9e:	1c4b      	adds	r3, r1, #1
 8001ea0:	2b1f      	cmp	r3, #31
 8001ea2:	dd00      	ble.n	8001ea6 <__aeabi_dsub+0xe6>
 8001ea4:	e0ea      	b.n	800207c <__aeabi_dsub+0x2bc>
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	0026      	movs	r6, r4
 8001eaa:	1ad2      	subs	r2, r2, r3
 8001eac:	0001      	movs	r1, r0
 8001eae:	4094      	lsls	r4, r2
 8001eb0:	40de      	lsrs	r6, r3
 8001eb2:	40d8      	lsrs	r0, r3
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	4091      	lsls	r1, r2
 8001eb8:	1e62      	subs	r2, r4, #1
 8001eba:	4194      	sbcs	r4, r2
 8001ebc:	4681      	mov	r9, r0
 8001ebe:	4698      	mov	r8, r3
 8001ec0:	4331      	orrs	r1, r6
 8001ec2:	430c      	orrs	r4, r1
 8001ec4:	0763      	lsls	r3, r4, #29
 8001ec6:	d009      	beq.n	8001edc <__aeabi_dsub+0x11c>
 8001ec8:	230f      	movs	r3, #15
 8001eca:	4023      	ands	r3, r4
 8001ecc:	2b04      	cmp	r3, #4
 8001ece:	d005      	beq.n	8001edc <__aeabi_dsub+0x11c>
 8001ed0:	1d23      	adds	r3, r4, #4
 8001ed2:	42a3      	cmp	r3, r4
 8001ed4:	41a4      	sbcs	r4, r4
 8001ed6:	4264      	negs	r4, r4
 8001ed8:	44a1      	add	r9, r4
 8001eda:	001c      	movs	r4, r3
 8001edc:	464b      	mov	r3, r9
 8001ede:	021b      	lsls	r3, r3, #8
 8001ee0:	d400      	bmi.n	8001ee4 <__aeabi_dsub+0x124>
 8001ee2:	e0de      	b.n	80020a2 <__aeabi_dsub+0x2e2>
 8001ee4:	4641      	mov	r1, r8
 8001ee6:	4b8c      	ldr	r3, [pc, #560]	; (8002118 <__aeabi_dsub+0x358>)
 8001ee8:	3101      	adds	r1, #1
 8001eea:	4299      	cmp	r1, r3
 8001eec:	d100      	bne.n	8001ef0 <__aeabi_dsub+0x130>
 8001eee:	e0e7      	b.n	80020c0 <__aeabi_dsub+0x300>
 8001ef0:	464b      	mov	r3, r9
 8001ef2:	488a      	ldr	r0, [pc, #552]	; (800211c <__aeabi_dsub+0x35c>)
 8001ef4:	08e4      	lsrs	r4, r4, #3
 8001ef6:	4003      	ands	r3, r0
 8001ef8:	0018      	movs	r0, r3
 8001efa:	0549      	lsls	r1, r1, #21
 8001efc:	075b      	lsls	r3, r3, #29
 8001efe:	0240      	lsls	r0, r0, #9
 8001f00:	4323      	orrs	r3, r4
 8001f02:	0d4a      	lsrs	r2, r1, #21
 8001f04:	0b04      	lsrs	r4, r0, #12
 8001f06:	0512      	lsls	r2, r2, #20
 8001f08:	07ed      	lsls	r5, r5, #31
 8001f0a:	4322      	orrs	r2, r4
 8001f0c:	432a      	orrs	r2, r5
 8001f0e:	0018      	movs	r0, r3
 8001f10:	0011      	movs	r1, r2
 8001f12:	bcf0      	pop	{r4, r5, r6, r7}
 8001f14:	46bb      	mov	fp, r7
 8001f16:	46b2      	mov	sl, r6
 8001f18:	46a9      	mov	r9, r5
 8001f1a:	46a0      	mov	r8, r4
 8001f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f1e:	4642      	mov	r2, r8
 8001f20:	1a12      	subs	r2, r2, r0
 8001f22:	2a00      	cmp	r2, #0
 8001f24:	dd52      	ble.n	8001fcc <__aeabi_dsub+0x20c>
 8001f26:	2800      	cmp	r0, #0
 8001f28:	d100      	bne.n	8001f2c <__aeabi_dsub+0x16c>
 8001f2a:	e09c      	b.n	8002066 <__aeabi_dsub+0x2a6>
 8001f2c:	45a0      	cmp	r8, r4
 8001f2e:	d100      	bne.n	8001f32 <__aeabi_dsub+0x172>
 8001f30:	e0ca      	b.n	80020c8 <__aeabi_dsub+0x308>
 8001f32:	2080      	movs	r0, #128	; 0x80
 8001f34:	0400      	lsls	r0, r0, #16
 8001f36:	4301      	orrs	r1, r0
 8001f38:	2a38      	cmp	r2, #56	; 0x38
 8001f3a:	dd00      	ble.n	8001f3e <__aeabi_dsub+0x17e>
 8001f3c:	e149      	b.n	80021d2 <__aeabi_dsub+0x412>
 8001f3e:	2a1f      	cmp	r2, #31
 8001f40:	dc00      	bgt.n	8001f44 <__aeabi_dsub+0x184>
 8001f42:	e197      	b.n	8002274 <__aeabi_dsub+0x4b4>
 8001f44:	0010      	movs	r0, r2
 8001f46:	000e      	movs	r6, r1
 8001f48:	3820      	subs	r0, #32
 8001f4a:	40c6      	lsrs	r6, r0
 8001f4c:	2a20      	cmp	r2, #32
 8001f4e:	d004      	beq.n	8001f5a <__aeabi_dsub+0x19a>
 8001f50:	2040      	movs	r0, #64	; 0x40
 8001f52:	1a82      	subs	r2, r0, r2
 8001f54:	4091      	lsls	r1, r2
 8001f56:	430f      	orrs	r7, r1
 8001f58:	46b9      	mov	r9, r7
 8001f5a:	464c      	mov	r4, r9
 8001f5c:	1e62      	subs	r2, r4, #1
 8001f5e:	4194      	sbcs	r4, r2
 8001f60:	4334      	orrs	r4, r6
 8001f62:	e13a      	b.n	80021da <__aeabi_dsub+0x41a>
 8001f64:	000a      	movs	r2, r1
 8001f66:	433a      	orrs	r2, r7
 8001f68:	d028      	beq.n	8001fbc <__aeabi_dsub+0x1fc>
 8001f6a:	46b3      	mov	fp, r6
 8001f6c:	42b5      	cmp	r5, r6
 8001f6e:	d02b      	beq.n	8001fc8 <__aeabi_dsub+0x208>
 8001f70:	4a6b      	ldr	r2, [pc, #428]	; (8002120 <__aeabi_dsub+0x360>)
 8001f72:	4442      	add	r2, r8
 8001f74:	2a00      	cmp	r2, #0
 8001f76:	d05d      	beq.n	8002034 <__aeabi_dsub+0x274>
 8001f78:	4642      	mov	r2, r8
 8001f7a:	4644      	mov	r4, r8
 8001f7c:	1a82      	subs	r2, r0, r2
 8001f7e:	2c00      	cmp	r4, #0
 8001f80:	d000      	beq.n	8001f84 <__aeabi_dsub+0x1c4>
 8001f82:	e0f5      	b.n	8002170 <__aeabi_dsub+0x3b0>
 8001f84:	4665      	mov	r5, ip
 8001f86:	431d      	orrs	r5, r3
 8001f88:	d100      	bne.n	8001f8c <__aeabi_dsub+0x1cc>
 8001f8a:	e19c      	b.n	80022c6 <__aeabi_dsub+0x506>
 8001f8c:	1e55      	subs	r5, r2, #1
 8001f8e:	2a01      	cmp	r2, #1
 8001f90:	d100      	bne.n	8001f94 <__aeabi_dsub+0x1d4>
 8001f92:	e1fb      	b.n	800238c <__aeabi_dsub+0x5cc>
 8001f94:	4c60      	ldr	r4, [pc, #384]	; (8002118 <__aeabi_dsub+0x358>)
 8001f96:	42a2      	cmp	r2, r4
 8001f98:	d100      	bne.n	8001f9c <__aeabi_dsub+0x1dc>
 8001f9a:	e1bd      	b.n	8002318 <__aeabi_dsub+0x558>
 8001f9c:	002a      	movs	r2, r5
 8001f9e:	e0f0      	b.n	8002182 <__aeabi_dsub+0x3c2>
 8001fa0:	0008      	movs	r0, r1
 8001fa2:	4338      	orrs	r0, r7
 8001fa4:	d100      	bne.n	8001fa8 <__aeabi_dsub+0x1e8>
 8001fa6:	e0c3      	b.n	8002130 <__aeabi_dsub+0x370>
 8001fa8:	1e50      	subs	r0, r2, #1
 8001faa:	2a01      	cmp	r2, #1
 8001fac:	d100      	bne.n	8001fb0 <__aeabi_dsub+0x1f0>
 8001fae:	e1a8      	b.n	8002302 <__aeabi_dsub+0x542>
 8001fb0:	4c59      	ldr	r4, [pc, #356]	; (8002118 <__aeabi_dsub+0x358>)
 8001fb2:	42a2      	cmp	r2, r4
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_dsub+0x1f8>
 8001fb6:	e087      	b.n	80020c8 <__aeabi_dsub+0x308>
 8001fb8:	0002      	movs	r2, r0
 8001fba:	e736      	b.n	8001e2a <__aeabi_dsub+0x6a>
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	4056      	eors	r6, r2
 8001fc0:	46b3      	mov	fp, r6
 8001fc2:	42b5      	cmp	r5, r6
 8001fc4:	d000      	beq.n	8001fc8 <__aeabi_dsub+0x208>
 8001fc6:	e721      	b.n	8001e0c <__aeabi_dsub+0x4c>
 8001fc8:	4a55      	ldr	r2, [pc, #340]	; (8002120 <__aeabi_dsub+0x360>)
 8001fca:	4442      	add	r2, r8
 8001fcc:	2a00      	cmp	r2, #0
 8001fce:	d100      	bne.n	8001fd2 <__aeabi_dsub+0x212>
 8001fd0:	e0b5      	b.n	800213e <__aeabi_dsub+0x37e>
 8001fd2:	4642      	mov	r2, r8
 8001fd4:	4644      	mov	r4, r8
 8001fd6:	1a82      	subs	r2, r0, r2
 8001fd8:	2c00      	cmp	r4, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x21e>
 8001fdc:	e138      	b.n	8002250 <__aeabi_dsub+0x490>
 8001fde:	4e4e      	ldr	r6, [pc, #312]	; (8002118 <__aeabi_dsub+0x358>)
 8001fe0:	42b0      	cmp	r0, r6
 8001fe2:	d100      	bne.n	8001fe6 <__aeabi_dsub+0x226>
 8001fe4:	e1de      	b.n	80023a4 <__aeabi_dsub+0x5e4>
 8001fe6:	2680      	movs	r6, #128	; 0x80
 8001fe8:	4664      	mov	r4, ip
 8001fea:	0436      	lsls	r6, r6, #16
 8001fec:	4334      	orrs	r4, r6
 8001fee:	46a4      	mov	ip, r4
 8001ff0:	2a38      	cmp	r2, #56	; 0x38
 8001ff2:	dd00      	ble.n	8001ff6 <__aeabi_dsub+0x236>
 8001ff4:	e196      	b.n	8002324 <__aeabi_dsub+0x564>
 8001ff6:	2a1f      	cmp	r2, #31
 8001ff8:	dd00      	ble.n	8001ffc <__aeabi_dsub+0x23c>
 8001ffa:	e224      	b.n	8002446 <__aeabi_dsub+0x686>
 8001ffc:	2620      	movs	r6, #32
 8001ffe:	1ab4      	subs	r4, r6, r2
 8002000:	46a2      	mov	sl, r4
 8002002:	4664      	mov	r4, ip
 8002004:	4656      	mov	r6, sl
 8002006:	40b4      	lsls	r4, r6
 8002008:	46a1      	mov	r9, r4
 800200a:	001c      	movs	r4, r3
 800200c:	464e      	mov	r6, r9
 800200e:	40d4      	lsrs	r4, r2
 8002010:	4326      	orrs	r6, r4
 8002012:	0034      	movs	r4, r6
 8002014:	4656      	mov	r6, sl
 8002016:	40b3      	lsls	r3, r6
 8002018:	1e5e      	subs	r6, r3, #1
 800201a:	41b3      	sbcs	r3, r6
 800201c:	431c      	orrs	r4, r3
 800201e:	4663      	mov	r3, ip
 8002020:	40d3      	lsrs	r3, r2
 8002022:	18c9      	adds	r1, r1, r3
 8002024:	19e4      	adds	r4, r4, r7
 8002026:	42bc      	cmp	r4, r7
 8002028:	41bf      	sbcs	r7, r7
 800202a:	427f      	negs	r7, r7
 800202c:	46b9      	mov	r9, r7
 800202e:	4680      	mov	r8, r0
 8002030:	4489      	add	r9, r1
 8002032:	e0d8      	b.n	80021e6 <__aeabi_dsub+0x426>
 8002034:	4640      	mov	r0, r8
 8002036:	4c3b      	ldr	r4, [pc, #236]	; (8002124 <__aeabi_dsub+0x364>)
 8002038:	3001      	adds	r0, #1
 800203a:	4220      	tst	r0, r4
 800203c:	d000      	beq.n	8002040 <__aeabi_dsub+0x280>
 800203e:	e0b4      	b.n	80021aa <__aeabi_dsub+0x3ea>
 8002040:	4640      	mov	r0, r8
 8002042:	2800      	cmp	r0, #0
 8002044:	d000      	beq.n	8002048 <__aeabi_dsub+0x288>
 8002046:	e144      	b.n	80022d2 <__aeabi_dsub+0x512>
 8002048:	4660      	mov	r0, ip
 800204a:	4318      	orrs	r0, r3
 800204c:	d100      	bne.n	8002050 <__aeabi_dsub+0x290>
 800204e:	e190      	b.n	8002372 <__aeabi_dsub+0x5b2>
 8002050:	0008      	movs	r0, r1
 8002052:	4338      	orrs	r0, r7
 8002054:	d000      	beq.n	8002058 <__aeabi_dsub+0x298>
 8002056:	e1aa      	b.n	80023ae <__aeabi_dsub+0x5ee>
 8002058:	4661      	mov	r1, ip
 800205a:	08db      	lsrs	r3, r3, #3
 800205c:	0749      	lsls	r1, r1, #29
 800205e:	430b      	orrs	r3, r1
 8002060:	4661      	mov	r1, ip
 8002062:	08cc      	lsrs	r4, r1, #3
 8002064:	e027      	b.n	80020b6 <__aeabi_dsub+0x2f6>
 8002066:	0008      	movs	r0, r1
 8002068:	4338      	orrs	r0, r7
 800206a:	d061      	beq.n	8002130 <__aeabi_dsub+0x370>
 800206c:	1e50      	subs	r0, r2, #1
 800206e:	2a01      	cmp	r2, #1
 8002070:	d100      	bne.n	8002074 <__aeabi_dsub+0x2b4>
 8002072:	e139      	b.n	80022e8 <__aeabi_dsub+0x528>
 8002074:	42a2      	cmp	r2, r4
 8002076:	d027      	beq.n	80020c8 <__aeabi_dsub+0x308>
 8002078:	0002      	movs	r2, r0
 800207a:	e75d      	b.n	8001f38 <__aeabi_dsub+0x178>
 800207c:	0002      	movs	r2, r0
 800207e:	391f      	subs	r1, #31
 8002080:	40ca      	lsrs	r2, r1
 8002082:	0011      	movs	r1, r2
 8002084:	2b20      	cmp	r3, #32
 8002086:	d003      	beq.n	8002090 <__aeabi_dsub+0x2d0>
 8002088:	2240      	movs	r2, #64	; 0x40
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	4098      	lsls	r0, r3
 800208e:	4304      	orrs	r4, r0
 8002090:	1e63      	subs	r3, r4, #1
 8002092:	419c      	sbcs	r4, r3
 8002094:	2300      	movs	r3, #0
 8002096:	4699      	mov	r9, r3
 8002098:	4698      	mov	r8, r3
 800209a:	430c      	orrs	r4, r1
 800209c:	0763      	lsls	r3, r4, #29
 800209e:	d000      	beq.n	80020a2 <__aeabi_dsub+0x2e2>
 80020a0:	e712      	b.n	8001ec8 <__aeabi_dsub+0x108>
 80020a2:	464b      	mov	r3, r9
 80020a4:	464a      	mov	r2, r9
 80020a6:	08e4      	lsrs	r4, r4, #3
 80020a8:	075b      	lsls	r3, r3, #29
 80020aa:	4323      	orrs	r3, r4
 80020ac:	08d4      	lsrs	r4, r2, #3
 80020ae:	4642      	mov	r2, r8
 80020b0:	4919      	ldr	r1, [pc, #100]	; (8002118 <__aeabi_dsub+0x358>)
 80020b2:	428a      	cmp	r2, r1
 80020b4:	d00e      	beq.n	80020d4 <__aeabi_dsub+0x314>
 80020b6:	0324      	lsls	r4, r4, #12
 80020b8:	0552      	lsls	r2, r2, #21
 80020ba:	0b24      	lsrs	r4, r4, #12
 80020bc:	0d52      	lsrs	r2, r2, #21
 80020be:	e722      	b.n	8001f06 <__aeabi_dsub+0x146>
 80020c0:	000a      	movs	r2, r1
 80020c2:	2400      	movs	r4, #0
 80020c4:	2300      	movs	r3, #0
 80020c6:	e71e      	b.n	8001f06 <__aeabi_dsub+0x146>
 80020c8:	08db      	lsrs	r3, r3, #3
 80020ca:	4662      	mov	r2, ip
 80020cc:	0752      	lsls	r2, r2, #29
 80020ce:	4313      	orrs	r3, r2
 80020d0:	4662      	mov	r2, ip
 80020d2:	08d4      	lsrs	r4, r2, #3
 80020d4:	001a      	movs	r2, r3
 80020d6:	4322      	orrs	r2, r4
 80020d8:	d100      	bne.n	80020dc <__aeabi_dsub+0x31c>
 80020da:	e1fc      	b.n	80024d6 <__aeabi_dsub+0x716>
 80020dc:	2280      	movs	r2, #128	; 0x80
 80020de:	0312      	lsls	r2, r2, #12
 80020e0:	4314      	orrs	r4, r2
 80020e2:	0324      	lsls	r4, r4, #12
 80020e4:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <__aeabi_dsub+0x358>)
 80020e6:	0b24      	lsrs	r4, r4, #12
 80020e8:	e70d      	b.n	8001f06 <__aeabi_dsub+0x146>
 80020ea:	0020      	movs	r0, r4
 80020ec:	f000 fb2c 	bl	8002748 <__clzsi2>
 80020f0:	0001      	movs	r1, r0
 80020f2:	3118      	adds	r1, #24
 80020f4:	291f      	cmp	r1, #31
 80020f6:	dc00      	bgt.n	80020fa <__aeabi_dsub+0x33a>
 80020f8:	e6c4      	b.n	8001e84 <__aeabi_dsub+0xc4>
 80020fa:	3808      	subs	r0, #8
 80020fc:	4084      	lsls	r4, r0
 80020fe:	4643      	mov	r3, r8
 8002100:	0020      	movs	r0, r4
 8002102:	2400      	movs	r4, #0
 8002104:	4588      	cmp	r8, r1
 8002106:	dc00      	bgt.n	800210a <__aeabi_dsub+0x34a>
 8002108:	e6c8      	b.n	8001e9c <__aeabi_dsub+0xdc>
 800210a:	4a04      	ldr	r2, [pc, #16]	; (800211c <__aeabi_dsub+0x35c>)
 800210c:	1a5b      	subs	r3, r3, r1
 800210e:	4010      	ands	r0, r2
 8002110:	4698      	mov	r8, r3
 8002112:	4681      	mov	r9, r0
 8002114:	e6d6      	b.n	8001ec4 <__aeabi_dsub+0x104>
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	000007ff 	.word	0x000007ff
 800211c:	ff7fffff 	.word	0xff7fffff
 8002120:	fffff801 	.word	0xfffff801
 8002124:	000007fe 	.word	0x000007fe
 8002128:	430f      	orrs	r7, r1
 800212a:	1e7a      	subs	r2, r7, #1
 800212c:	4197      	sbcs	r7, r2
 800212e:	e691      	b.n	8001e54 <__aeabi_dsub+0x94>
 8002130:	4661      	mov	r1, ip
 8002132:	08db      	lsrs	r3, r3, #3
 8002134:	0749      	lsls	r1, r1, #29
 8002136:	430b      	orrs	r3, r1
 8002138:	4661      	mov	r1, ip
 800213a:	08cc      	lsrs	r4, r1, #3
 800213c:	e7b8      	b.n	80020b0 <__aeabi_dsub+0x2f0>
 800213e:	4640      	mov	r0, r8
 8002140:	4cd3      	ldr	r4, [pc, #844]	; (8002490 <__aeabi_dsub+0x6d0>)
 8002142:	3001      	adds	r0, #1
 8002144:	4220      	tst	r0, r4
 8002146:	d000      	beq.n	800214a <__aeabi_dsub+0x38a>
 8002148:	e0a2      	b.n	8002290 <__aeabi_dsub+0x4d0>
 800214a:	4640      	mov	r0, r8
 800214c:	2800      	cmp	r0, #0
 800214e:	d000      	beq.n	8002152 <__aeabi_dsub+0x392>
 8002150:	e101      	b.n	8002356 <__aeabi_dsub+0x596>
 8002152:	4660      	mov	r0, ip
 8002154:	4318      	orrs	r0, r3
 8002156:	d100      	bne.n	800215a <__aeabi_dsub+0x39a>
 8002158:	e15e      	b.n	8002418 <__aeabi_dsub+0x658>
 800215a:	0008      	movs	r0, r1
 800215c:	4338      	orrs	r0, r7
 800215e:	d000      	beq.n	8002162 <__aeabi_dsub+0x3a2>
 8002160:	e15f      	b.n	8002422 <__aeabi_dsub+0x662>
 8002162:	4661      	mov	r1, ip
 8002164:	08db      	lsrs	r3, r3, #3
 8002166:	0749      	lsls	r1, r1, #29
 8002168:	430b      	orrs	r3, r1
 800216a:	4661      	mov	r1, ip
 800216c:	08cc      	lsrs	r4, r1, #3
 800216e:	e7a2      	b.n	80020b6 <__aeabi_dsub+0x2f6>
 8002170:	4dc8      	ldr	r5, [pc, #800]	; (8002494 <__aeabi_dsub+0x6d4>)
 8002172:	42a8      	cmp	r0, r5
 8002174:	d100      	bne.n	8002178 <__aeabi_dsub+0x3b8>
 8002176:	e0cf      	b.n	8002318 <__aeabi_dsub+0x558>
 8002178:	2580      	movs	r5, #128	; 0x80
 800217a:	4664      	mov	r4, ip
 800217c:	042d      	lsls	r5, r5, #16
 800217e:	432c      	orrs	r4, r5
 8002180:	46a4      	mov	ip, r4
 8002182:	2a38      	cmp	r2, #56	; 0x38
 8002184:	dc56      	bgt.n	8002234 <__aeabi_dsub+0x474>
 8002186:	2a1f      	cmp	r2, #31
 8002188:	dd00      	ble.n	800218c <__aeabi_dsub+0x3cc>
 800218a:	e0d1      	b.n	8002330 <__aeabi_dsub+0x570>
 800218c:	2520      	movs	r5, #32
 800218e:	001e      	movs	r6, r3
 8002190:	1aad      	subs	r5, r5, r2
 8002192:	4664      	mov	r4, ip
 8002194:	40ab      	lsls	r3, r5
 8002196:	40ac      	lsls	r4, r5
 8002198:	40d6      	lsrs	r6, r2
 800219a:	1e5d      	subs	r5, r3, #1
 800219c:	41ab      	sbcs	r3, r5
 800219e:	4334      	orrs	r4, r6
 80021a0:	4323      	orrs	r3, r4
 80021a2:	4664      	mov	r4, ip
 80021a4:	40d4      	lsrs	r4, r2
 80021a6:	1b09      	subs	r1, r1, r4
 80021a8:	e049      	b.n	800223e <__aeabi_dsub+0x47e>
 80021aa:	4660      	mov	r0, ip
 80021ac:	1bdc      	subs	r4, r3, r7
 80021ae:	1a46      	subs	r6, r0, r1
 80021b0:	42a3      	cmp	r3, r4
 80021b2:	4180      	sbcs	r0, r0
 80021b4:	4240      	negs	r0, r0
 80021b6:	4681      	mov	r9, r0
 80021b8:	0030      	movs	r0, r6
 80021ba:	464e      	mov	r6, r9
 80021bc:	1b80      	subs	r0, r0, r6
 80021be:	4681      	mov	r9, r0
 80021c0:	0200      	lsls	r0, r0, #8
 80021c2:	d476      	bmi.n	80022b2 <__aeabi_dsub+0x4f2>
 80021c4:	464b      	mov	r3, r9
 80021c6:	4323      	orrs	r3, r4
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x40c>
 80021ca:	e652      	b.n	8001e72 <__aeabi_dsub+0xb2>
 80021cc:	2400      	movs	r4, #0
 80021ce:	2500      	movs	r5, #0
 80021d0:	e771      	b.n	80020b6 <__aeabi_dsub+0x2f6>
 80021d2:	4339      	orrs	r1, r7
 80021d4:	000c      	movs	r4, r1
 80021d6:	1e62      	subs	r2, r4, #1
 80021d8:	4194      	sbcs	r4, r2
 80021da:	18e4      	adds	r4, r4, r3
 80021dc:	429c      	cmp	r4, r3
 80021de:	419b      	sbcs	r3, r3
 80021e0:	425b      	negs	r3, r3
 80021e2:	4463      	add	r3, ip
 80021e4:	4699      	mov	r9, r3
 80021e6:	464b      	mov	r3, r9
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	d400      	bmi.n	80021ee <__aeabi_dsub+0x42e>
 80021ec:	e756      	b.n	800209c <__aeabi_dsub+0x2dc>
 80021ee:	2301      	movs	r3, #1
 80021f0:	469c      	mov	ip, r3
 80021f2:	4ba8      	ldr	r3, [pc, #672]	; (8002494 <__aeabi_dsub+0x6d4>)
 80021f4:	44e0      	add	r8, ip
 80021f6:	4598      	cmp	r8, r3
 80021f8:	d038      	beq.n	800226c <__aeabi_dsub+0x4ac>
 80021fa:	464b      	mov	r3, r9
 80021fc:	48a6      	ldr	r0, [pc, #664]	; (8002498 <__aeabi_dsub+0x6d8>)
 80021fe:	2201      	movs	r2, #1
 8002200:	4003      	ands	r3, r0
 8002202:	0018      	movs	r0, r3
 8002204:	0863      	lsrs	r3, r4, #1
 8002206:	4014      	ands	r4, r2
 8002208:	431c      	orrs	r4, r3
 800220a:	07c3      	lsls	r3, r0, #31
 800220c:	431c      	orrs	r4, r3
 800220e:	0843      	lsrs	r3, r0, #1
 8002210:	4699      	mov	r9, r3
 8002212:	e657      	b.n	8001ec4 <__aeabi_dsub+0x104>
 8002214:	0010      	movs	r0, r2
 8002216:	000e      	movs	r6, r1
 8002218:	3820      	subs	r0, #32
 800221a:	40c6      	lsrs	r6, r0
 800221c:	2a20      	cmp	r2, #32
 800221e:	d004      	beq.n	800222a <__aeabi_dsub+0x46a>
 8002220:	2040      	movs	r0, #64	; 0x40
 8002222:	1a82      	subs	r2, r0, r2
 8002224:	4091      	lsls	r1, r2
 8002226:	430f      	orrs	r7, r1
 8002228:	46b9      	mov	r9, r7
 800222a:	464f      	mov	r7, r9
 800222c:	1e7a      	subs	r2, r7, #1
 800222e:	4197      	sbcs	r7, r2
 8002230:	4337      	orrs	r7, r6
 8002232:	e60f      	b.n	8001e54 <__aeabi_dsub+0x94>
 8002234:	4662      	mov	r2, ip
 8002236:	431a      	orrs	r2, r3
 8002238:	0013      	movs	r3, r2
 800223a:	1e5a      	subs	r2, r3, #1
 800223c:	4193      	sbcs	r3, r2
 800223e:	1afc      	subs	r4, r7, r3
 8002240:	42a7      	cmp	r7, r4
 8002242:	41bf      	sbcs	r7, r7
 8002244:	427f      	negs	r7, r7
 8002246:	1bcb      	subs	r3, r1, r7
 8002248:	4699      	mov	r9, r3
 800224a:	465d      	mov	r5, fp
 800224c:	4680      	mov	r8, r0
 800224e:	e608      	b.n	8001e62 <__aeabi_dsub+0xa2>
 8002250:	4666      	mov	r6, ip
 8002252:	431e      	orrs	r6, r3
 8002254:	d100      	bne.n	8002258 <__aeabi_dsub+0x498>
 8002256:	e0be      	b.n	80023d6 <__aeabi_dsub+0x616>
 8002258:	1e56      	subs	r6, r2, #1
 800225a:	2a01      	cmp	r2, #1
 800225c:	d100      	bne.n	8002260 <__aeabi_dsub+0x4a0>
 800225e:	e109      	b.n	8002474 <__aeabi_dsub+0x6b4>
 8002260:	4c8c      	ldr	r4, [pc, #560]	; (8002494 <__aeabi_dsub+0x6d4>)
 8002262:	42a2      	cmp	r2, r4
 8002264:	d100      	bne.n	8002268 <__aeabi_dsub+0x4a8>
 8002266:	e119      	b.n	800249c <__aeabi_dsub+0x6dc>
 8002268:	0032      	movs	r2, r6
 800226a:	e6c1      	b.n	8001ff0 <__aeabi_dsub+0x230>
 800226c:	4642      	mov	r2, r8
 800226e:	2400      	movs	r4, #0
 8002270:	2300      	movs	r3, #0
 8002272:	e648      	b.n	8001f06 <__aeabi_dsub+0x146>
 8002274:	2020      	movs	r0, #32
 8002276:	000c      	movs	r4, r1
 8002278:	1a80      	subs	r0, r0, r2
 800227a:	003e      	movs	r6, r7
 800227c:	4087      	lsls	r7, r0
 800227e:	4084      	lsls	r4, r0
 8002280:	40d6      	lsrs	r6, r2
 8002282:	1e78      	subs	r0, r7, #1
 8002284:	4187      	sbcs	r7, r0
 8002286:	40d1      	lsrs	r1, r2
 8002288:	4334      	orrs	r4, r6
 800228a:	433c      	orrs	r4, r7
 800228c:	448c      	add	ip, r1
 800228e:	e7a4      	b.n	80021da <__aeabi_dsub+0x41a>
 8002290:	4a80      	ldr	r2, [pc, #512]	; (8002494 <__aeabi_dsub+0x6d4>)
 8002292:	4290      	cmp	r0, r2
 8002294:	d100      	bne.n	8002298 <__aeabi_dsub+0x4d8>
 8002296:	e0e9      	b.n	800246c <__aeabi_dsub+0x6ac>
 8002298:	19df      	adds	r7, r3, r7
 800229a:	429f      	cmp	r7, r3
 800229c:	419b      	sbcs	r3, r3
 800229e:	4461      	add	r1, ip
 80022a0:	425b      	negs	r3, r3
 80022a2:	18c9      	adds	r1, r1, r3
 80022a4:	07cc      	lsls	r4, r1, #31
 80022a6:	087f      	lsrs	r7, r7, #1
 80022a8:	084b      	lsrs	r3, r1, #1
 80022aa:	4699      	mov	r9, r3
 80022ac:	4680      	mov	r8, r0
 80022ae:	433c      	orrs	r4, r7
 80022b0:	e6f4      	b.n	800209c <__aeabi_dsub+0x2dc>
 80022b2:	1afc      	subs	r4, r7, r3
 80022b4:	42a7      	cmp	r7, r4
 80022b6:	41bf      	sbcs	r7, r7
 80022b8:	4663      	mov	r3, ip
 80022ba:	427f      	negs	r7, r7
 80022bc:	1ac9      	subs	r1, r1, r3
 80022be:	1bcb      	subs	r3, r1, r7
 80022c0:	4699      	mov	r9, r3
 80022c2:	465d      	mov	r5, fp
 80022c4:	e5d5      	b.n	8001e72 <__aeabi_dsub+0xb2>
 80022c6:	08ff      	lsrs	r7, r7, #3
 80022c8:	074b      	lsls	r3, r1, #29
 80022ca:	465d      	mov	r5, fp
 80022cc:	433b      	orrs	r3, r7
 80022ce:	08cc      	lsrs	r4, r1, #3
 80022d0:	e6ee      	b.n	80020b0 <__aeabi_dsub+0x2f0>
 80022d2:	4662      	mov	r2, ip
 80022d4:	431a      	orrs	r2, r3
 80022d6:	d000      	beq.n	80022da <__aeabi_dsub+0x51a>
 80022d8:	e082      	b.n	80023e0 <__aeabi_dsub+0x620>
 80022da:	000b      	movs	r3, r1
 80022dc:	433b      	orrs	r3, r7
 80022de:	d11b      	bne.n	8002318 <__aeabi_dsub+0x558>
 80022e0:	2480      	movs	r4, #128	; 0x80
 80022e2:	2500      	movs	r5, #0
 80022e4:	0324      	lsls	r4, r4, #12
 80022e6:	e6f9      	b.n	80020dc <__aeabi_dsub+0x31c>
 80022e8:	19dc      	adds	r4, r3, r7
 80022ea:	429c      	cmp	r4, r3
 80022ec:	419b      	sbcs	r3, r3
 80022ee:	4461      	add	r1, ip
 80022f0:	4689      	mov	r9, r1
 80022f2:	425b      	negs	r3, r3
 80022f4:	4499      	add	r9, r3
 80022f6:	464b      	mov	r3, r9
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	d444      	bmi.n	8002386 <__aeabi_dsub+0x5c6>
 80022fc:	2301      	movs	r3, #1
 80022fe:	4698      	mov	r8, r3
 8002300:	e6cc      	b.n	800209c <__aeabi_dsub+0x2dc>
 8002302:	1bdc      	subs	r4, r3, r7
 8002304:	4662      	mov	r2, ip
 8002306:	42a3      	cmp	r3, r4
 8002308:	419b      	sbcs	r3, r3
 800230a:	1a51      	subs	r1, r2, r1
 800230c:	425b      	negs	r3, r3
 800230e:	1acb      	subs	r3, r1, r3
 8002310:	4699      	mov	r9, r3
 8002312:	2301      	movs	r3, #1
 8002314:	4698      	mov	r8, r3
 8002316:	e5a4      	b.n	8001e62 <__aeabi_dsub+0xa2>
 8002318:	08ff      	lsrs	r7, r7, #3
 800231a:	074b      	lsls	r3, r1, #29
 800231c:	465d      	mov	r5, fp
 800231e:	433b      	orrs	r3, r7
 8002320:	08cc      	lsrs	r4, r1, #3
 8002322:	e6d7      	b.n	80020d4 <__aeabi_dsub+0x314>
 8002324:	4662      	mov	r2, ip
 8002326:	431a      	orrs	r2, r3
 8002328:	0014      	movs	r4, r2
 800232a:	1e63      	subs	r3, r4, #1
 800232c:	419c      	sbcs	r4, r3
 800232e:	e679      	b.n	8002024 <__aeabi_dsub+0x264>
 8002330:	0015      	movs	r5, r2
 8002332:	4664      	mov	r4, ip
 8002334:	3d20      	subs	r5, #32
 8002336:	40ec      	lsrs	r4, r5
 8002338:	46a0      	mov	r8, r4
 800233a:	2a20      	cmp	r2, #32
 800233c:	d005      	beq.n	800234a <__aeabi_dsub+0x58a>
 800233e:	2540      	movs	r5, #64	; 0x40
 8002340:	4664      	mov	r4, ip
 8002342:	1aaa      	subs	r2, r5, r2
 8002344:	4094      	lsls	r4, r2
 8002346:	4323      	orrs	r3, r4
 8002348:	469a      	mov	sl, r3
 800234a:	4654      	mov	r4, sl
 800234c:	1e63      	subs	r3, r4, #1
 800234e:	419c      	sbcs	r4, r3
 8002350:	4643      	mov	r3, r8
 8002352:	4323      	orrs	r3, r4
 8002354:	e773      	b.n	800223e <__aeabi_dsub+0x47e>
 8002356:	4662      	mov	r2, ip
 8002358:	431a      	orrs	r2, r3
 800235a:	d023      	beq.n	80023a4 <__aeabi_dsub+0x5e4>
 800235c:	000a      	movs	r2, r1
 800235e:	433a      	orrs	r2, r7
 8002360:	d000      	beq.n	8002364 <__aeabi_dsub+0x5a4>
 8002362:	e0a0      	b.n	80024a6 <__aeabi_dsub+0x6e6>
 8002364:	4662      	mov	r2, ip
 8002366:	08db      	lsrs	r3, r3, #3
 8002368:	0752      	lsls	r2, r2, #29
 800236a:	4313      	orrs	r3, r2
 800236c:	4662      	mov	r2, ip
 800236e:	08d4      	lsrs	r4, r2, #3
 8002370:	e6b0      	b.n	80020d4 <__aeabi_dsub+0x314>
 8002372:	000b      	movs	r3, r1
 8002374:	433b      	orrs	r3, r7
 8002376:	d100      	bne.n	800237a <__aeabi_dsub+0x5ba>
 8002378:	e728      	b.n	80021cc <__aeabi_dsub+0x40c>
 800237a:	08ff      	lsrs	r7, r7, #3
 800237c:	074b      	lsls	r3, r1, #29
 800237e:	465d      	mov	r5, fp
 8002380:	433b      	orrs	r3, r7
 8002382:	08cc      	lsrs	r4, r1, #3
 8002384:	e697      	b.n	80020b6 <__aeabi_dsub+0x2f6>
 8002386:	2302      	movs	r3, #2
 8002388:	4698      	mov	r8, r3
 800238a:	e736      	b.n	80021fa <__aeabi_dsub+0x43a>
 800238c:	1afc      	subs	r4, r7, r3
 800238e:	42a7      	cmp	r7, r4
 8002390:	41bf      	sbcs	r7, r7
 8002392:	4663      	mov	r3, ip
 8002394:	427f      	negs	r7, r7
 8002396:	1ac9      	subs	r1, r1, r3
 8002398:	1bcb      	subs	r3, r1, r7
 800239a:	4699      	mov	r9, r3
 800239c:	2301      	movs	r3, #1
 800239e:	465d      	mov	r5, fp
 80023a0:	4698      	mov	r8, r3
 80023a2:	e55e      	b.n	8001e62 <__aeabi_dsub+0xa2>
 80023a4:	074b      	lsls	r3, r1, #29
 80023a6:	08ff      	lsrs	r7, r7, #3
 80023a8:	433b      	orrs	r3, r7
 80023aa:	08cc      	lsrs	r4, r1, #3
 80023ac:	e692      	b.n	80020d4 <__aeabi_dsub+0x314>
 80023ae:	1bdc      	subs	r4, r3, r7
 80023b0:	4660      	mov	r0, ip
 80023b2:	42a3      	cmp	r3, r4
 80023b4:	41b6      	sbcs	r6, r6
 80023b6:	1a40      	subs	r0, r0, r1
 80023b8:	4276      	negs	r6, r6
 80023ba:	1b80      	subs	r0, r0, r6
 80023bc:	4681      	mov	r9, r0
 80023be:	0200      	lsls	r0, r0, #8
 80023c0:	d560      	bpl.n	8002484 <__aeabi_dsub+0x6c4>
 80023c2:	1afc      	subs	r4, r7, r3
 80023c4:	42a7      	cmp	r7, r4
 80023c6:	41bf      	sbcs	r7, r7
 80023c8:	4663      	mov	r3, ip
 80023ca:	427f      	negs	r7, r7
 80023cc:	1ac9      	subs	r1, r1, r3
 80023ce:	1bcb      	subs	r3, r1, r7
 80023d0:	4699      	mov	r9, r3
 80023d2:	465d      	mov	r5, fp
 80023d4:	e576      	b.n	8001ec4 <__aeabi_dsub+0x104>
 80023d6:	08ff      	lsrs	r7, r7, #3
 80023d8:	074b      	lsls	r3, r1, #29
 80023da:	433b      	orrs	r3, r7
 80023dc:	08cc      	lsrs	r4, r1, #3
 80023de:	e667      	b.n	80020b0 <__aeabi_dsub+0x2f0>
 80023e0:	000a      	movs	r2, r1
 80023e2:	08db      	lsrs	r3, r3, #3
 80023e4:	433a      	orrs	r2, r7
 80023e6:	d100      	bne.n	80023ea <__aeabi_dsub+0x62a>
 80023e8:	e66f      	b.n	80020ca <__aeabi_dsub+0x30a>
 80023ea:	4662      	mov	r2, ip
 80023ec:	0752      	lsls	r2, r2, #29
 80023ee:	4313      	orrs	r3, r2
 80023f0:	4662      	mov	r2, ip
 80023f2:	08d4      	lsrs	r4, r2, #3
 80023f4:	2280      	movs	r2, #128	; 0x80
 80023f6:	0312      	lsls	r2, r2, #12
 80023f8:	4214      	tst	r4, r2
 80023fa:	d007      	beq.n	800240c <__aeabi_dsub+0x64c>
 80023fc:	08c8      	lsrs	r0, r1, #3
 80023fe:	4210      	tst	r0, r2
 8002400:	d104      	bne.n	800240c <__aeabi_dsub+0x64c>
 8002402:	465d      	mov	r5, fp
 8002404:	0004      	movs	r4, r0
 8002406:	08fb      	lsrs	r3, r7, #3
 8002408:	0749      	lsls	r1, r1, #29
 800240a:	430b      	orrs	r3, r1
 800240c:	0f5a      	lsrs	r2, r3, #29
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	08db      	lsrs	r3, r3, #3
 8002412:	0752      	lsls	r2, r2, #29
 8002414:	4313      	orrs	r3, r2
 8002416:	e65d      	b.n	80020d4 <__aeabi_dsub+0x314>
 8002418:	074b      	lsls	r3, r1, #29
 800241a:	08ff      	lsrs	r7, r7, #3
 800241c:	433b      	orrs	r3, r7
 800241e:	08cc      	lsrs	r4, r1, #3
 8002420:	e649      	b.n	80020b6 <__aeabi_dsub+0x2f6>
 8002422:	19dc      	adds	r4, r3, r7
 8002424:	429c      	cmp	r4, r3
 8002426:	419b      	sbcs	r3, r3
 8002428:	4461      	add	r1, ip
 800242a:	4689      	mov	r9, r1
 800242c:	425b      	negs	r3, r3
 800242e:	4499      	add	r9, r3
 8002430:	464b      	mov	r3, r9
 8002432:	021b      	lsls	r3, r3, #8
 8002434:	d400      	bmi.n	8002438 <__aeabi_dsub+0x678>
 8002436:	e631      	b.n	800209c <__aeabi_dsub+0x2dc>
 8002438:	464a      	mov	r2, r9
 800243a:	4b17      	ldr	r3, [pc, #92]	; (8002498 <__aeabi_dsub+0x6d8>)
 800243c:	401a      	ands	r2, r3
 800243e:	2301      	movs	r3, #1
 8002440:	4691      	mov	r9, r2
 8002442:	4698      	mov	r8, r3
 8002444:	e62a      	b.n	800209c <__aeabi_dsub+0x2dc>
 8002446:	0016      	movs	r6, r2
 8002448:	4664      	mov	r4, ip
 800244a:	3e20      	subs	r6, #32
 800244c:	40f4      	lsrs	r4, r6
 800244e:	46a0      	mov	r8, r4
 8002450:	2a20      	cmp	r2, #32
 8002452:	d005      	beq.n	8002460 <__aeabi_dsub+0x6a0>
 8002454:	2640      	movs	r6, #64	; 0x40
 8002456:	4664      	mov	r4, ip
 8002458:	1ab2      	subs	r2, r6, r2
 800245a:	4094      	lsls	r4, r2
 800245c:	4323      	orrs	r3, r4
 800245e:	469a      	mov	sl, r3
 8002460:	4654      	mov	r4, sl
 8002462:	1e63      	subs	r3, r4, #1
 8002464:	419c      	sbcs	r4, r3
 8002466:	4643      	mov	r3, r8
 8002468:	431c      	orrs	r4, r3
 800246a:	e5db      	b.n	8002024 <__aeabi_dsub+0x264>
 800246c:	0002      	movs	r2, r0
 800246e:	2400      	movs	r4, #0
 8002470:	2300      	movs	r3, #0
 8002472:	e548      	b.n	8001f06 <__aeabi_dsub+0x146>
 8002474:	19dc      	adds	r4, r3, r7
 8002476:	42bc      	cmp	r4, r7
 8002478:	41bf      	sbcs	r7, r7
 800247a:	4461      	add	r1, ip
 800247c:	4689      	mov	r9, r1
 800247e:	427f      	negs	r7, r7
 8002480:	44b9      	add	r9, r7
 8002482:	e738      	b.n	80022f6 <__aeabi_dsub+0x536>
 8002484:	464b      	mov	r3, r9
 8002486:	4323      	orrs	r3, r4
 8002488:	d100      	bne.n	800248c <__aeabi_dsub+0x6cc>
 800248a:	e69f      	b.n	80021cc <__aeabi_dsub+0x40c>
 800248c:	e606      	b.n	800209c <__aeabi_dsub+0x2dc>
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	000007fe 	.word	0x000007fe
 8002494:	000007ff 	.word	0x000007ff
 8002498:	ff7fffff 	.word	0xff7fffff
 800249c:	08ff      	lsrs	r7, r7, #3
 800249e:	074b      	lsls	r3, r1, #29
 80024a0:	433b      	orrs	r3, r7
 80024a2:	08cc      	lsrs	r4, r1, #3
 80024a4:	e616      	b.n	80020d4 <__aeabi_dsub+0x314>
 80024a6:	4662      	mov	r2, ip
 80024a8:	08db      	lsrs	r3, r3, #3
 80024aa:	0752      	lsls	r2, r2, #29
 80024ac:	4313      	orrs	r3, r2
 80024ae:	4662      	mov	r2, ip
 80024b0:	08d4      	lsrs	r4, r2, #3
 80024b2:	2280      	movs	r2, #128	; 0x80
 80024b4:	0312      	lsls	r2, r2, #12
 80024b6:	4214      	tst	r4, r2
 80024b8:	d007      	beq.n	80024ca <__aeabi_dsub+0x70a>
 80024ba:	08c8      	lsrs	r0, r1, #3
 80024bc:	4210      	tst	r0, r2
 80024be:	d104      	bne.n	80024ca <__aeabi_dsub+0x70a>
 80024c0:	465d      	mov	r5, fp
 80024c2:	0004      	movs	r4, r0
 80024c4:	08fb      	lsrs	r3, r7, #3
 80024c6:	0749      	lsls	r1, r1, #29
 80024c8:	430b      	orrs	r3, r1
 80024ca:	0f5a      	lsrs	r2, r3, #29
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	0752      	lsls	r2, r2, #29
 80024d0:	08db      	lsrs	r3, r3, #3
 80024d2:	4313      	orrs	r3, r2
 80024d4:	e5fe      	b.n	80020d4 <__aeabi_dsub+0x314>
 80024d6:	2300      	movs	r3, #0
 80024d8:	4a01      	ldr	r2, [pc, #4]	; (80024e0 <__aeabi_dsub+0x720>)
 80024da:	001c      	movs	r4, r3
 80024dc:	e513      	b.n	8001f06 <__aeabi_dsub+0x146>
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	000007ff 	.word	0x000007ff

080024e4 <__aeabi_dcmpun>:
 80024e4:	b570      	push	{r4, r5, r6, lr}
 80024e6:	0005      	movs	r5, r0
 80024e8:	480c      	ldr	r0, [pc, #48]	; (800251c <__aeabi_dcmpun+0x38>)
 80024ea:	031c      	lsls	r4, r3, #12
 80024ec:	0016      	movs	r6, r2
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	030a      	lsls	r2, r1, #12
 80024f2:	0049      	lsls	r1, r1, #1
 80024f4:	0b12      	lsrs	r2, r2, #12
 80024f6:	0d49      	lsrs	r1, r1, #21
 80024f8:	0b24      	lsrs	r4, r4, #12
 80024fa:	0d5b      	lsrs	r3, r3, #21
 80024fc:	4281      	cmp	r1, r0
 80024fe:	d008      	beq.n	8002512 <__aeabi_dcmpun+0x2e>
 8002500:	4a06      	ldr	r2, [pc, #24]	; (800251c <__aeabi_dcmpun+0x38>)
 8002502:	2000      	movs	r0, #0
 8002504:	4293      	cmp	r3, r2
 8002506:	d103      	bne.n	8002510 <__aeabi_dcmpun+0x2c>
 8002508:	0020      	movs	r0, r4
 800250a:	4330      	orrs	r0, r6
 800250c:	1e43      	subs	r3, r0, #1
 800250e:	4198      	sbcs	r0, r3
 8002510:	bd70      	pop	{r4, r5, r6, pc}
 8002512:	2001      	movs	r0, #1
 8002514:	432a      	orrs	r2, r5
 8002516:	d1fb      	bne.n	8002510 <__aeabi_dcmpun+0x2c>
 8002518:	e7f2      	b.n	8002500 <__aeabi_dcmpun+0x1c>
 800251a:	46c0      	nop			; (mov r8, r8)
 800251c:	000007ff 	.word	0x000007ff

08002520 <__aeabi_d2iz>:
 8002520:	000a      	movs	r2, r1
 8002522:	b530      	push	{r4, r5, lr}
 8002524:	4c13      	ldr	r4, [pc, #76]	; (8002574 <__aeabi_d2iz+0x54>)
 8002526:	0053      	lsls	r3, r2, #1
 8002528:	0309      	lsls	r1, r1, #12
 800252a:	0005      	movs	r5, r0
 800252c:	0b09      	lsrs	r1, r1, #12
 800252e:	2000      	movs	r0, #0
 8002530:	0d5b      	lsrs	r3, r3, #21
 8002532:	0fd2      	lsrs	r2, r2, #31
 8002534:	42a3      	cmp	r3, r4
 8002536:	dd04      	ble.n	8002542 <__aeabi_d2iz+0x22>
 8002538:	480f      	ldr	r0, [pc, #60]	; (8002578 <__aeabi_d2iz+0x58>)
 800253a:	4283      	cmp	r3, r0
 800253c:	dd02      	ble.n	8002544 <__aeabi_d2iz+0x24>
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <__aeabi_d2iz+0x5c>)
 8002540:	18d0      	adds	r0, r2, r3
 8002542:	bd30      	pop	{r4, r5, pc}
 8002544:	2080      	movs	r0, #128	; 0x80
 8002546:	0340      	lsls	r0, r0, #13
 8002548:	4301      	orrs	r1, r0
 800254a:	480d      	ldr	r0, [pc, #52]	; (8002580 <__aeabi_d2iz+0x60>)
 800254c:	1ac0      	subs	r0, r0, r3
 800254e:	281f      	cmp	r0, #31
 8002550:	dd08      	ble.n	8002564 <__aeabi_d2iz+0x44>
 8002552:	480c      	ldr	r0, [pc, #48]	; (8002584 <__aeabi_d2iz+0x64>)
 8002554:	1ac3      	subs	r3, r0, r3
 8002556:	40d9      	lsrs	r1, r3
 8002558:	000b      	movs	r3, r1
 800255a:	4258      	negs	r0, r3
 800255c:	2a00      	cmp	r2, #0
 800255e:	d1f0      	bne.n	8002542 <__aeabi_d2iz+0x22>
 8002560:	0018      	movs	r0, r3
 8002562:	e7ee      	b.n	8002542 <__aeabi_d2iz+0x22>
 8002564:	4c08      	ldr	r4, [pc, #32]	; (8002588 <__aeabi_d2iz+0x68>)
 8002566:	40c5      	lsrs	r5, r0
 8002568:	46a4      	mov	ip, r4
 800256a:	4463      	add	r3, ip
 800256c:	4099      	lsls	r1, r3
 800256e:	000b      	movs	r3, r1
 8002570:	432b      	orrs	r3, r5
 8002572:	e7f2      	b.n	800255a <__aeabi_d2iz+0x3a>
 8002574:	000003fe 	.word	0x000003fe
 8002578:	0000041d 	.word	0x0000041d
 800257c:	7fffffff 	.word	0x7fffffff
 8002580:	00000433 	.word	0x00000433
 8002584:	00000413 	.word	0x00000413
 8002588:	fffffbed 	.word	0xfffffbed

0800258c <__aeabi_i2d>:
 800258c:	b570      	push	{r4, r5, r6, lr}
 800258e:	2800      	cmp	r0, #0
 8002590:	d016      	beq.n	80025c0 <__aeabi_i2d+0x34>
 8002592:	17c3      	asrs	r3, r0, #31
 8002594:	18c5      	adds	r5, r0, r3
 8002596:	405d      	eors	r5, r3
 8002598:	0fc4      	lsrs	r4, r0, #31
 800259a:	0028      	movs	r0, r5
 800259c:	f000 f8d4 	bl	8002748 <__clzsi2>
 80025a0:	4a11      	ldr	r2, [pc, #68]	; (80025e8 <__aeabi_i2d+0x5c>)
 80025a2:	1a12      	subs	r2, r2, r0
 80025a4:	280a      	cmp	r0, #10
 80025a6:	dc16      	bgt.n	80025d6 <__aeabi_i2d+0x4a>
 80025a8:	0003      	movs	r3, r0
 80025aa:	002e      	movs	r6, r5
 80025ac:	3315      	adds	r3, #21
 80025ae:	409e      	lsls	r6, r3
 80025b0:	230b      	movs	r3, #11
 80025b2:	1a18      	subs	r0, r3, r0
 80025b4:	40c5      	lsrs	r5, r0
 80025b6:	0552      	lsls	r2, r2, #21
 80025b8:	032d      	lsls	r5, r5, #12
 80025ba:	0b2d      	lsrs	r5, r5, #12
 80025bc:	0d53      	lsrs	r3, r2, #21
 80025be:	e003      	b.n	80025c8 <__aeabi_i2d+0x3c>
 80025c0:	2400      	movs	r4, #0
 80025c2:	2300      	movs	r3, #0
 80025c4:	2500      	movs	r5, #0
 80025c6:	2600      	movs	r6, #0
 80025c8:	051b      	lsls	r3, r3, #20
 80025ca:	432b      	orrs	r3, r5
 80025cc:	07e4      	lsls	r4, r4, #31
 80025ce:	4323      	orrs	r3, r4
 80025d0:	0030      	movs	r0, r6
 80025d2:	0019      	movs	r1, r3
 80025d4:	bd70      	pop	{r4, r5, r6, pc}
 80025d6:	380b      	subs	r0, #11
 80025d8:	4085      	lsls	r5, r0
 80025da:	0552      	lsls	r2, r2, #21
 80025dc:	032d      	lsls	r5, r5, #12
 80025de:	2600      	movs	r6, #0
 80025e0:	0b2d      	lsrs	r5, r5, #12
 80025e2:	0d53      	lsrs	r3, r2, #21
 80025e4:	e7f0      	b.n	80025c8 <__aeabi_i2d+0x3c>
 80025e6:	46c0      	nop			; (mov r8, r8)
 80025e8:	0000041e 	.word	0x0000041e

080025ec <__aeabi_ui2d>:
 80025ec:	b510      	push	{r4, lr}
 80025ee:	1e04      	subs	r4, r0, #0
 80025f0:	d010      	beq.n	8002614 <__aeabi_ui2d+0x28>
 80025f2:	f000 f8a9 	bl	8002748 <__clzsi2>
 80025f6:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <__aeabi_ui2d+0x48>)
 80025f8:	1a1b      	subs	r3, r3, r0
 80025fa:	280a      	cmp	r0, #10
 80025fc:	dc11      	bgt.n	8002622 <__aeabi_ui2d+0x36>
 80025fe:	220b      	movs	r2, #11
 8002600:	0021      	movs	r1, r4
 8002602:	1a12      	subs	r2, r2, r0
 8002604:	40d1      	lsrs	r1, r2
 8002606:	3015      	adds	r0, #21
 8002608:	030a      	lsls	r2, r1, #12
 800260a:	055b      	lsls	r3, r3, #21
 800260c:	4084      	lsls	r4, r0
 800260e:	0b12      	lsrs	r2, r2, #12
 8002610:	0d5b      	lsrs	r3, r3, #21
 8002612:	e001      	b.n	8002618 <__aeabi_ui2d+0x2c>
 8002614:	2300      	movs	r3, #0
 8002616:	2200      	movs	r2, #0
 8002618:	051b      	lsls	r3, r3, #20
 800261a:	4313      	orrs	r3, r2
 800261c:	0020      	movs	r0, r4
 800261e:	0019      	movs	r1, r3
 8002620:	bd10      	pop	{r4, pc}
 8002622:	0022      	movs	r2, r4
 8002624:	380b      	subs	r0, #11
 8002626:	4082      	lsls	r2, r0
 8002628:	055b      	lsls	r3, r3, #21
 800262a:	0312      	lsls	r2, r2, #12
 800262c:	2400      	movs	r4, #0
 800262e:	0b12      	lsrs	r2, r2, #12
 8002630:	0d5b      	lsrs	r3, r3, #21
 8002632:	e7f1      	b.n	8002618 <__aeabi_ui2d+0x2c>
 8002634:	0000041e 	.word	0x0000041e

08002638 <__aeabi_d2f>:
 8002638:	0002      	movs	r2, r0
 800263a:	004b      	lsls	r3, r1, #1
 800263c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263e:	0d5b      	lsrs	r3, r3, #21
 8002640:	030c      	lsls	r4, r1, #12
 8002642:	4e3d      	ldr	r6, [pc, #244]	; (8002738 <__aeabi_d2f+0x100>)
 8002644:	0a64      	lsrs	r4, r4, #9
 8002646:	0f40      	lsrs	r0, r0, #29
 8002648:	1c5f      	adds	r7, r3, #1
 800264a:	0fc9      	lsrs	r1, r1, #31
 800264c:	4304      	orrs	r4, r0
 800264e:	00d5      	lsls	r5, r2, #3
 8002650:	4237      	tst	r7, r6
 8002652:	d00a      	beq.n	800266a <__aeabi_d2f+0x32>
 8002654:	4839      	ldr	r0, [pc, #228]	; (800273c <__aeabi_d2f+0x104>)
 8002656:	181e      	adds	r6, r3, r0
 8002658:	2efe      	cmp	r6, #254	; 0xfe
 800265a:	dd16      	ble.n	800268a <__aeabi_d2f+0x52>
 800265c:	20ff      	movs	r0, #255	; 0xff
 800265e:	2400      	movs	r4, #0
 8002660:	05c0      	lsls	r0, r0, #23
 8002662:	4320      	orrs	r0, r4
 8002664:	07c9      	lsls	r1, r1, #31
 8002666:	4308      	orrs	r0, r1
 8002668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800266a:	2b00      	cmp	r3, #0
 800266c:	d106      	bne.n	800267c <__aeabi_d2f+0x44>
 800266e:	432c      	orrs	r4, r5
 8002670:	d026      	beq.n	80026c0 <__aeabi_d2f+0x88>
 8002672:	2205      	movs	r2, #5
 8002674:	0192      	lsls	r2, r2, #6
 8002676:	0a54      	lsrs	r4, r2, #9
 8002678:	b2d8      	uxtb	r0, r3
 800267a:	e7f1      	b.n	8002660 <__aeabi_d2f+0x28>
 800267c:	4325      	orrs	r5, r4
 800267e:	d0ed      	beq.n	800265c <__aeabi_d2f+0x24>
 8002680:	2080      	movs	r0, #128	; 0x80
 8002682:	03c0      	lsls	r0, r0, #15
 8002684:	4304      	orrs	r4, r0
 8002686:	20ff      	movs	r0, #255	; 0xff
 8002688:	e7ea      	b.n	8002660 <__aeabi_d2f+0x28>
 800268a:	2e00      	cmp	r6, #0
 800268c:	dd1b      	ble.n	80026c6 <__aeabi_d2f+0x8e>
 800268e:	0192      	lsls	r2, r2, #6
 8002690:	1e53      	subs	r3, r2, #1
 8002692:	419a      	sbcs	r2, r3
 8002694:	00e4      	lsls	r4, r4, #3
 8002696:	0f6d      	lsrs	r5, r5, #29
 8002698:	4322      	orrs	r2, r4
 800269a:	432a      	orrs	r2, r5
 800269c:	0753      	lsls	r3, r2, #29
 800269e:	d048      	beq.n	8002732 <__aeabi_d2f+0xfa>
 80026a0:	230f      	movs	r3, #15
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d000      	beq.n	80026aa <__aeabi_d2f+0x72>
 80026a8:	3204      	adds	r2, #4
 80026aa:	2380      	movs	r3, #128	; 0x80
 80026ac:	04db      	lsls	r3, r3, #19
 80026ae:	4013      	ands	r3, r2
 80026b0:	d03f      	beq.n	8002732 <__aeabi_d2f+0xfa>
 80026b2:	1c70      	adds	r0, r6, #1
 80026b4:	2efe      	cmp	r6, #254	; 0xfe
 80026b6:	d0d1      	beq.n	800265c <__aeabi_d2f+0x24>
 80026b8:	0192      	lsls	r2, r2, #6
 80026ba:	0a54      	lsrs	r4, r2, #9
 80026bc:	b2c0      	uxtb	r0, r0
 80026be:	e7cf      	b.n	8002660 <__aeabi_d2f+0x28>
 80026c0:	2000      	movs	r0, #0
 80026c2:	2400      	movs	r4, #0
 80026c4:	e7cc      	b.n	8002660 <__aeabi_d2f+0x28>
 80026c6:	0032      	movs	r2, r6
 80026c8:	3217      	adds	r2, #23
 80026ca:	db22      	blt.n	8002712 <__aeabi_d2f+0xda>
 80026cc:	2080      	movs	r0, #128	; 0x80
 80026ce:	0400      	lsls	r0, r0, #16
 80026d0:	4320      	orrs	r0, r4
 80026d2:	241e      	movs	r4, #30
 80026d4:	1ba4      	subs	r4, r4, r6
 80026d6:	2c1f      	cmp	r4, #31
 80026d8:	dd1d      	ble.n	8002716 <__aeabi_d2f+0xde>
 80026da:	2202      	movs	r2, #2
 80026dc:	4252      	negs	r2, r2
 80026de:	1b96      	subs	r6, r2, r6
 80026e0:	0002      	movs	r2, r0
 80026e2:	40f2      	lsrs	r2, r6
 80026e4:	0016      	movs	r6, r2
 80026e6:	2c20      	cmp	r4, #32
 80026e8:	d004      	beq.n	80026f4 <__aeabi_d2f+0xbc>
 80026ea:	4a15      	ldr	r2, [pc, #84]	; (8002740 <__aeabi_d2f+0x108>)
 80026ec:	4694      	mov	ip, r2
 80026ee:	4463      	add	r3, ip
 80026f0:	4098      	lsls	r0, r3
 80026f2:	4305      	orrs	r5, r0
 80026f4:	002a      	movs	r2, r5
 80026f6:	1e53      	subs	r3, r2, #1
 80026f8:	419a      	sbcs	r2, r3
 80026fa:	4332      	orrs	r2, r6
 80026fc:	2600      	movs	r6, #0
 80026fe:	0753      	lsls	r3, r2, #29
 8002700:	d1ce      	bne.n	80026a0 <__aeabi_d2f+0x68>
 8002702:	2480      	movs	r4, #128	; 0x80
 8002704:	0013      	movs	r3, r2
 8002706:	04e4      	lsls	r4, r4, #19
 8002708:	2001      	movs	r0, #1
 800270a:	4023      	ands	r3, r4
 800270c:	4222      	tst	r2, r4
 800270e:	d1d3      	bne.n	80026b8 <__aeabi_d2f+0x80>
 8002710:	e7b0      	b.n	8002674 <__aeabi_d2f+0x3c>
 8002712:	2300      	movs	r3, #0
 8002714:	e7ad      	b.n	8002672 <__aeabi_d2f+0x3a>
 8002716:	4a0b      	ldr	r2, [pc, #44]	; (8002744 <__aeabi_d2f+0x10c>)
 8002718:	4694      	mov	ip, r2
 800271a:	002a      	movs	r2, r5
 800271c:	40e2      	lsrs	r2, r4
 800271e:	0014      	movs	r4, r2
 8002720:	002a      	movs	r2, r5
 8002722:	4463      	add	r3, ip
 8002724:	409a      	lsls	r2, r3
 8002726:	4098      	lsls	r0, r3
 8002728:	1e55      	subs	r5, r2, #1
 800272a:	41aa      	sbcs	r2, r5
 800272c:	4302      	orrs	r2, r0
 800272e:	4322      	orrs	r2, r4
 8002730:	e7e4      	b.n	80026fc <__aeabi_d2f+0xc4>
 8002732:	0033      	movs	r3, r6
 8002734:	e79e      	b.n	8002674 <__aeabi_d2f+0x3c>
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	000007fe 	.word	0x000007fe
 800273c:	fffffc80 	.word	0xfffffc80
 8002740:	fffffca2 	.word	0xfffffca2
 8002744:	fffffc82 	.word	0xfffffc82

08002748 <__clzsi2>:
 8002748:	211c      	movs	r1, #28
 800274a:	2301      	movs	r3, #1
 800274c:	041b      	lsls	r3, r3, #16
 800274e:	4298      	cmp	r0, r3
 8002750:	d301      	bcc.n	8002756 <__clzsi2+0xe>
 8002752:	0c00      	lsrs	r0, r0, #16
 8002754:	3910      	subs	r1, #16
 8002756:	0a1b      	lsrs	r3, r3, #8
 8002758:	4298      	cmp	r0, r3
 800275a:	d301      	bcc.n	8002760 <__clzsi2+0x18>
 800275c:	0a00      	lsrs	r0, r0, #8
 800275e:	3908      	subs	r1, #8
 8002760:	091b      	lsrs	r3, r3, #4
 8002762:	4298      	cmp	r0, r3
 8002764:	d301      	bcc.n	800276a <__clzsi2+0x22>
 8002766:	0900      	lsrs	r0, r0, #4
 8002768:	3904      	subs	r1, #4
 800276a:	a202      	add	r2, pc, #8	; (adr r2, 8002774 <__clzsi2+0x2c>)
 800276c:	5c10      	ldrb	r0, [r2, r0]
 800276e:	1840      	adds	r0, r0, r1
 8002770:	4770      	bx	lr
 8002772:	46c0      	nop			; (mov r8, r8)
 8002774:	02020304 	.word	0x02020304
 8002778:	01010101 	.word	0x01010101
	...

08002784 <__clzdi2>:
 8002784:	b510      	push	{r4, lr}
 8002786:	2900      	cmp	r1, #0
 8002788:	d103      	bne.n	8002792 <__clzdi2+0xe>
 800278a:	f7ff ffdd 	bl	8002748 <__clzsi2>
 800278e:	3020      	adds	r0, #32
 8002790:	e002      	b.n	8002798 <__clzdi2+0x14>
 8002792:	0008      	movs	r0, r1
 8002794:	f7ff ffd8 	bl	8002748 <__clzsi2>
 8002798:	bd10      	pop	{r4, pc}
 800279a:	46c0      	nop			; (mov r8, r8)

0800279c <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	000a      	movs	r2, r1
 80027a6:	1cfb      	adds	r3, r7, #3
 80027a8:	701a      	strb	r2, [r3, #0]
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 80027aa:	201c      	movs	r0, #28
 80027ac:	f004 fd72 	bl	8007294 <malloc>
 80027b0:	0003      	movs	r3, r0
 80027b2:	60bb      	str	r3, [r7, #8]
    adc_sensor->adc = hadc;
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	601a      	str	r2, [r3, #0]
    adc_sensor->total_ranks = _total_ranks;
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	1cfa      	adds	r2, r7, #3
 80027be:	7812      	ldrb	r2, [r2, #0]
 80027c0:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80027c2:	230f      	movs	r3, #15
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
 80027ca:	e00d      	b.n	80027e8 <new_adc_sensor+0x4c>
        adc_sensor->values[i] = 0;
 80027cc:	210f      	movs	r1, #15
 80027ce:	187b      	adds	r3, r7, r1
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	68ba      	ldr	r2, [r7, #8]
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	18d3      	adds	r3, r2, r3
 80027d8:	3306      	adds	r3, #6
 80027da:	2200      	movs	r2, #0
 80027dc:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80027de:	187b      	adds	r3, r7, r1
 80027e0:	187a      	adds	r2, r7, r1
 80027e2:	7812      	ldrb	r2, [r2, #0]
 80027e4:	3201      	adds	r2, #1
 80027e6:	701a      	strb	r2, [r3, #0]
 80027e8:	230f      	movs	r3, #15
 80027ea:	18fa      	adds	r2, r7, r3
 80027ec:	1cfb      	adds	r3, r7, #3
 80027ee:	7812      	ldrb	r2, [r2, #0]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d3ea      	bcc.n	80027cc <new_adc_sensor+0x30>
    }
    return adc_sensor;
 80027f6:	68bb      	ldr	r3, [r7, #8]
}
 80027f8:	0018      	movs	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	b004      	add	sp, #16
 80027fe:	bd80      	pop	{r7, pc}

08002800 <get_adc_sensor_value>:

// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	000a      	movs	r2, r1
 800280a:	1cfb      	adds	r3, r7, #3
 800280c:	701a      	strb	r2, [r3, #0]
    return adc_sensor->values[rank];
 800280e:	1cfb      	adds	r3, r7, #3
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	18d3      	adds	r3, r2, r3
 8002818:	3306      	adds	r3, #6
 800281a:	881b      	ldrh	r3, [r3, #0]
}
 800281c:	0018      	movs	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	b002      	add	sp, #8
 8002822:	bd80      	pop	{r7, pc}

08002824 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	e00b      	b.n	800284a <update_adc_sensor_values+0x26>
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6818      	ldr	r0, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	1d99      	adds	r1, r3, #6
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	791b      	ldrb	r3, [r3, #4]
 800283e:	001a      	movs	r2, r3
 8002840:	f001 fc6e 	bl	8004120 <HAL_ADC_Start_DMA>
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	3301      	adds	r3, #1
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	791b      	ldrb	r3, [r3, #4]
 800284e:	001a      	movs	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4293      	cmp	r3, r2
 8002854:	dbed      	blt.n	8002832 <update_adc_sensor_values+0xe>
	}
}
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	46c0      	nop			; (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	b004      	add	sp, #16
 800285e:	bd80      	pop	{r7, pc}

08002860 <update_battery_buzzer_logic>:
// EFFECTS: Updates the logic of the battery buzzer.
// It will buzz for 1 second every 3 seconds if no battery.
// It will buzz for 1 second every 5 seconds if extremely low.
// It will buzz for 1 second every 15 seconds if low.
// This function is expected to be called every 2 ms.
void update_battery_buzzer_logic(BatteryBuzzer *battery_buzzer) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
	switch (battery_buzzer->battery_data) {
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	7a1b      	ldrb	r3, [r3, #8]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d04a      	beq.n	8002906 <update_battery_buzzer_logic+0xa6>
 8002870:	dd00      	ble.n	8002874 <update_battery_buzzer_logic+0x14>
 8002872:	e06a      	b.n	800294a <update_battery_buzzer_logic+0xea>
 8002874:	2b00      	cmp	r3, #0
 8002876:	d002      	beq.n	800287e <update_battery_buzzer_logic+0x1e>
 8002878:	2b01      	cmp	r3, #1
 800287a:	d022      	beq.n	80028c2 <update_battery_buzzer_logic+0x62>
 800287c:	e065      	b.n	800294a <update_battery_buzzer_logic+0xea>
	case NO_BATTERY_DATA:
		if (battery_buzzer->ms_since_period_cycle == 0) {
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d105      	bne.n	8002892 <update_battery_buzzer_logic+0x32>
			change_battery_buzzer_noise_val(battery_buzzer, true);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2101      	movs	r1, #1
 800288a:	0018      	movs	r0, r3
 800288c:	f000 f86c 	bl	8002968 <change_battery_buzzer_noise_val>
 8002890:	e00a      	b.n	80028a8 <update_battery_buzzer_logic+0x48>
		}
		else if (battery_buzzer->ms_since_period_cycle == BATTERY_BUZZ_TIME_MS) {
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	23fa      	movs	r3, #250	; 0xfa
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	429a      	cmp	r2, r3
 800289c:	d104      	bne.n	80028a8 <update_battery_buzzer_logic+0x48>
			change_battery_buzzer_noise_val(battery_buzzer, false);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2100      	movs	r1, #0
 80028a2:	0018      	movs	r0, r3
 80028a4:	f000 f860 	bl	8002968 <change_battery_buzzer_noise_val>
		}
		battery_buzzer->ms_since_period_cycle =
				battery_buzzer->ms_since_period_cycle == NO_BATTERY_PERIOD_MS ?
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
						0 : battery_buzzer->ms_since_period_cycle + 2;
 80028ac:	4a2b      	ldr	r2, [pc, #172]	; (800295c <update_battery_buzzer_logic+0xfc>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d003      	beq.n	80028ba <update_battery_buzzer_logic+0x5a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	1c9a      	adds	r2, r3, #2
 80028b8:	e000      	b.n	80028bc <update_battery_buzzer_logic+0x5c>
 80028ba:	2200      	movs	r2, #0
		battery_buzzer->ms_since_period_cycle =
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	605a      	str	r2, [r3, #4]
		break;
 80028c0:	e047      	b.n	8002952 <update_battery_buzzer_logic+0xf2>
	case CRITICALLY_LOW_BATTERY_DATA:
		if (battery_buzzer->ms_since_period_cycle == 0) {
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d105      	bne.n	80028d6 <update_battery_buzzer_logic+0x76>
			change_battery_buzzer_noise_val(battery_buzzer, true);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2101      	movs	r1, #1
 80028ce:	0018      	movs	r0, r3
 80028d0:	f000 f84a 	bl	8002968 <change_battery_buzzer_noise_val>
 80028d4:	e00a      	b.n	80028ec <update_battery_buzzer_logic+0x8c>
		}
		else if (battery_buzzer->ms_since_period_cycle == BATTERY_BUZZ_TIME_MS) {
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	23fa      	movs	r3, #250	; 0xfa
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	429a      	cmp	r2, r3
 80028e0:	d104      	bne.n	80028ec <update_battery_buzzer_logic+0x8c>
			change_battery_buzzer_noise_val(battery_buzzer, false);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2100      	movs	r1, #0
 80028e6:	0018      	movs	r0, r3
 80028e8:	f000 f83e 	bl	8002968 <change_battery_buzzer_noise_val>
		}
		battery_buzzer->ms_since_period_cycle =
				battery_buzzer->ms_since_period_cycle == CRITICALLY_LOW_BATTERY_BUZZ_PERIOD_MS ?
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
						0 : battery_buzzer->ms_since_period_cycle + 2;
 80028f0:	4a1b      	ldr	r2, [pc, #108]	; (8002960 <update_battery_buzzer_logic+0x100>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d003      	beq.n	80028fe <update_battery_buzzer_logic+0x9e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	1c9a      	adds	r2, r3, #2
 80028fc:	e000      	b.n	8002900 <update_battery_buzzer_logic+0xa0>
 80028fe:	2200      	movs	r2, #0
		battery_buzzer->ms_since_period_cycle =
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	605a      	str	r2, [r3, #4]
		break;
 8002904:	e025      	b.n	8002952 <update_battery_buzzer_logic+0xf2>
	case LOW_BATTERY_DATA:
		if (battery_buzzer->ms_since_period_cycle == 0) {
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d105      	bne.n	800291a <update_battery_buzzer_logic+0xba>
			change_battery_buzzer_noise_val(battery_buzzer, true);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2101      	movs	r1, #1
 8002912:	0018      	movs	r0, r3
 8002914:	f000 f828 	bl	8002968 <change_battery_buzzer_noise_val>
 8002918:	e00a      	b.n	8002930 <update_battery_buzzer_logic+0xd0>
		}
		else if (battery_buzzer->ms_since_period_cycle == BATTERY_BUZZ_TIME_MS) {
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	23fa      	movs	r3, #250	; 0xfa
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	429a      	cmp	r2, r3
 8002924:	d104      	bne.n	8002930 <update_battery_buzzer_logic+0xd0>
			change_battery_buzzer_noise_val(battery_buzzer, false);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2100      	movs	r1, #0
 800292a:	0018      	movs	r0, r3
 800292c:	f000 f81c 	bl	8002968 <change_battery_buzzer_noise_val>
		}
		battery_buzzer->ms_since_period_cycle =
				battery_buzzer->ms_since_period_cycle == LOW_BATTERY_BUZZ_PERIOD_MS ?
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
						0 : battery_buzzer->ms_since_period_cycle + 2;
 8002934:	4a0b      	ldr	r2, [pc, #44]	; (8002964 <update_battery_buzzer_logic+0x104>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d003      	beq.n	8002942 <update_battery_buzzer_logic+0xe2>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	1c9a      	adds	r2, r3, #2
 8002940:	e000      	b.n	8002944 <update_battery_buzzer_logic+0xe4>
 8002942:	2200      	movs	r2, #0
		battery_buzzer->ms_since_period_cycle =
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	605a      	str	r2, [r3, #4]
		break;
 8002948:	e003      	b.n	8002952 <update_battery_buzzer_logic+0xf2>
	default:
		battery_buzzer->ms_since_period_cycle = 0;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	605a      	str	r2, [r3, #4]
		break;
 8002950:	46c0      	nop			; (mov r8, r8)
	}
}
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	46bd      	mov	sp, r7
 8002956:	b002      	add	sp, #8
 8002958:	bd80      	pop	{r7, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	00000bb8 	.word	0x00000bb8
 8002960:	00001388 	.word	0x00001388
 8002964:	00003a98 	.word	0x00003a98

08002968 <change_battery_buzzer_noise_val>:
}

// REQUIRES: battery_buzzer is an object and val is if it should be on or off.
// MODIFIES: nothing
// EFFECTS: Changes the output noise of the battery buzzer.
void change_battery_buzzer_noise_val(BatteryBuzzer *battery_buzzer, bool val) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	000a      	movs	r2, r1
 8002972:	1cfb      	adds	r3, r7, #3
 8002974:	701a      	strb	r2, [r3, #0]
	set_pin_value(battery_buzzer->buzzer_pin, val);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	1cfb      	adds	r3, r7, #3
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	0019      	movs	r1, r3
 8002980:	0010      	movs	r0, r2
 8002982:	f000 fce8 	bl	8003356 <set_pin_value>
}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	46bd      	mov	sp, r7
 800298a:	b002      	add	sp, #8
 800298c:	bd80      	pop	{r7, pc}

0800298e <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 800298e:	b580      	push	{r7, lr}
 8002990:	b084      	sub	sp, #16
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8002996:	2014      	movs	r0, #20
 8002998:	f004 fc7c 	bl	8007294 <malloc>
 800299c:	0003      	movs	r3, r0
 800299e:	60fb      	str	r3, [r7, #12]
	wireless->uart = huart;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	601a      	str	r2, [r3, #0]
	return wireless;
 80029a6:	68fb      	ldr	r3, [r7, #12]
}
 80029a8:	0018      	movs	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b004      	add	sp, #16
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <send_wireless_desired_angle>:
// REQUIRES: wireless is a Wireless object
// and desired_angle is the desired angle
// of the arm in degrees
// MODIFIES: Nothing
// EFFECTS: Sends desired angle degrees command over wireless
void send_wireless_desired_angle(Wireless *wireless, int desired_angle) {
 80029b0:	b590      	push	{r4, r7, lr}
 80029b2:	b087      	sub	sp, #28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
	char string[10];
	sprintf((char *)string, "T%iET%iE", desired_angle, desired_angle);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	4907      	ldr	r1, [pc, #28]	; (80029dc <send_wireless_desired_angle+0x2c>)
 80029c0:	240c      	movs	r4, #12
 80029c2:	1938      	adds	r0, r7, r4
 80029c4:	f005 fbf0 	bl	80081a8 <siprintf>
	send_wireless_string_10(wireless, string);
 80029c8:	193a      	adds	r2, r7, r4
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	0011      	movs	r1, r2
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 f8b8 	bl	8002b44 <send_wireless_string_10>
}
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b007      	add	sp, #28
 80029da:	bd90      	pop	{r4, r7, pc}
 80029dc:	0800bd20 	.word	0x0800bd20

080029e0 <parse_wireless_message>:

// REQUIRES: wireless and display are objects
// MODIFIES: Nothing
// EFFECTS: Attempts to parse data based on wireless buffer and returns true if success
bool parse_wireless_message(Wireless *wireless, Display* display, char start_char) {
 80029e0:	b590      	push	{r4, r7, lr}
 80029e2:	b08d      	sub	sp, #52	; 0x34
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	1dfb      	adds	r3, r7, #7
 80029ec:	701a      	strb	r2, [r3, #0]
	int start_of_transmit = -1;
 80029ee:	2301      	movs	r3, #1
 80029f0:	425b      	negs	r3, r3
 80029f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	int end_of_transmit = -1;
 80029f4:	2301      	movs	r3, #1
 80029f6:	425b      	negs	r3, r3
 80029f8:	62bb      	str	r3, [r7, #40]	; 0x28
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 80029fa:	2300      	movs	r3, #0
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
 80029fe:	e01c      	b.n	8002a3a <parse_wireless_message+0x5a>
		if (wireless->uart_buffer[i] == start_char && isdigit(wireless->uart_buffer[i + 1])) {
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	18d3      	adds	r3, r2, r3
 8002a06:	3304      	adds	r3, #4
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	1dfa      	adds	r2, r7, #7
 8002a0c:	7812      	ldrb	r2, [r2, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d110      	bne.n	8002a34 <parse_wireless_message+0x54>
 8002a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a14:	3301      	adds	r3, #1
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	18d3      	adds	r3, r2, r3
 8002a1a:	791b      	ldrb	r3, [r3, #4]
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	4b2c      	ldr	r3, [pc, #176]	; (8002ad0 <parse_wireless_message+0xf0>)
 8002a20:	18d3      	adds	r3, r2, r3
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	001a      	movs	r2, r3
 8002a26:	2304      	movs	r3, #4
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d003      	beq.n	8002a34 <parse_wireless_message+0x54>
			start_of_transmit = i + 1;
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2e:	3301      	adds	r3, #1
 8002a30:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8002a32:	e005      	b.n	8002a40 <parse_wireless_message+0x60>
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	3301      	adds	r3, #1
 8002a38:	627b      	str	r3, [r7, #36]	; 0x24
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d9df      	bls.n	8002a00 <parse_wireless_message+0x20>
		}
	}
	if (start_of_transmit == -1) return false;
 8002a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a42:	3301      	adds	r3, #1
 8002a44:	d101      	bne.n	8002a4a <parse_wireless_message+0x6a>
 8002a46:	2300      	movs	r3, #0
 8002a48:	e03e      	b.n	8002ac8 <parse_wireless_message+0xe8>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a4c:	623b      	str	r3, [r7, #32]
 8002a4e:	e01b      	b.n	8002a88 <parse_wireless_message+0xa8>
		if (wireless->uart_buffer[i] == 'E') {
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	18d3      	adds	r3, r2, r3
 8002a56:	3304      	adds	r3, #4
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	2b45      	cmp	r3, #69	; 0x45
 8002a5c:	d102      	bne.n	8002a64 <parse_wireless_message+0x84>
			end_of_transmit = i;
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8002a62:	e014      	b.n	8002a8e <parse_wireless_message+0xae>
		}
		else {
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	6a3b      	ldr	r3, [r7, #32]
 8002a68:	18d3      	adds	r3, r2, r3
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	1c5a      	adds	r2, r3, #1
 8002a70:	4b17      	ldr	r3, [pc, #92]	; (8002ad0 <parse_wireless_message+0xf0>)
 8002a72:	18d3      	adds	r3, r2, r3
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	001a      	movs	r2, r3
 8002a78:	2304      	movs	r3, #4
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d101      	bne.n	8002a82 <parse_wireless_message+0xa2>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	e022      	b.n	8002ac8 <parse_wireless_message+0xe8>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002a82:	6a3b      	ldr	r3, [r7, #32]
 8002a84:	3301      	adds	r3, #1
 8002a86:	623b      	str	r3, [r7, #32]
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	2b09      	cmp	r3, #9
 8002a8c:	d9e0      	bls.n	8002a50 <parse_wireless_message+0x70>
		}
	}
	if (end_of_transmit == -1) return false;
 8002a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a90:	3301      	adds	r3, #1
 8002a92:	d101      	bne.n	8002a98 <parse_wireless_message+0xb8>
 8002a94:	2300      	movs	r3, #0
 8002a96:	e017      	b.n	8002ac8 <parse_wireless_message+0xe8>

	char contents_string[5];
	int length = end_of_transmit - start_of_transmit;
 8002a98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	61fb      	str	r3, [r7, #28]
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	1d1a      	adds	r2, r3, #4
 8002aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa6:	18d1      	adds	r1, r2, r3
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	2410      	movs	r4, #16
 8002aac:	193b      	adds	r3, r7, r4
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f004 fbfa 	bl	80072a8 <memcpy>

	int content = atoi(contents_string);
 8002ab4:	193b      	adds	r3, r7, r4
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f004 fbbc 	bl	8007234 <atoi>
 8002abc:	0003      	movs	r3, r0
 8002abe:	61bb      	str	r3, [r7, #24]

	wireless->message_contents = content;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	611a      	str	r2, [r3, #16]

	return true;
 8002ac6:	2301      	movs	r3, #1
}
 8002ac8:	0018      	movs	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b00d      	add	sp, #52	; 0x34
 8002ace:	bd90      	pop	{r4, r7, pc}
 8002ad0:	0800be74 	.word	0x0800be74

08002ad4 <receive_wireless>:

// REQUIRES: wireless and display are objects
// MODIFIES: Nothing
// EFFECTS: Receives the wireless speed and changes the display based on it
void receive_wireless(Wireless *wireless, Display* display) {
 8002ad4:	b5b0      	push	{r4, r5, r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
	HAL_UART_Receive(wireless->uart, wireless->uart_buffer, sizeof(wireless->uart_buffer), 100);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6818      	ldr	r0, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	1d19      	adds	r1, r3, #4
 8002ae6:	2364      	movs	r3, #100	; 0x64
 8002ae8:	220a      	movs	r2, #10
 8002aea:	f003 fd65 	bl	80065b8 <HAL_UART_Receive>

	bool speed_success =  parse_wireless_message(wireless, display, 'S');
 8002aee:	250f      	movs	r5, #15
 8002af0:	197c      	adds	r4, r7, r5
 8002af2:	6839      	ldr	r1, [r7, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2253      	movs	r2, #83	; 0x53
 8002af8:	0018      	movs	r0, r3
 8002afa:	f7ff ff71 	bl	80029e0 <parse_wireless_message>
 8002afe:	0003      	movs	r3, r0
 8002b00:	7023      	strb	r3, [r4, #0]
	if (speed_success) {
 8002b02:	197b      	adds	r3, r7, r5
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d118      	bne.n	8002b3c <receive_wireless+0x68>
		//
//		update_display_number(display, wireless->message_contents);
		return;
	}

	bool battery_data_success = parse_wireless_message(wireless, display, 'B');
 8002b0a:	250e      	movs	r5, #14
 8002b0c:	197c      	adds	r4, r7, r5
 8002b0e:	6839      	ldr	r1, [r7, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2242      	movs	r2, #66	; 0x42
 8002b14:	0018      	movs	r0, r3
 8002b16:	f7ff ff63 	bl	80029e0 <parse_wireless_message>
 8002b1a:	0003      	movs	r3, r0
 8002b1c:	7023      	strb	r3, [r4, #0]
	if (battery_data_success) {
 8002b1e:	197b      	adds	r3, r7, r5
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00b      	beq.n	8002b3e <receive_wireless+0x6a>
		// TODO - Eventually it will have to be speed instead and this will have to be the buzzer.
		int battery_data = wireless->message_contents;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	60bb      	str	r3, [r7, #8]
		update_display_number(display, battery_data);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	0011      	movs	r1, r2
 8002b34:	0018      	movs	r0, r3
 8002b36:	f000 f87b 	bl	8002c30 <update_display_number>
		return;
 8002b3a:	e000      	b.n	8002b3e <receive_wireless+0x6a>
		return;
 8002b3c:	46c0      	nop			; (mov r8, r8)
	}

}
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b004      	add	sp, #16
 8002b42:	bdb0      	pop	{r4, r5, r7, pc}

08002b44 <send_wireless_string_10>:

// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
	HAL_Delay(50);
 8002b4e:	2032      	movs	r0, #50	; 0x32
 8002b50:	f000 ffd2 	bl	8003af8 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6818      	ldr	r0, [r3, #0]
 8002b58:	6839      	ldr	r1, [r7, #0]
 8002b5a:	23c8      	movs	r3, #200	; 0xc8
 8002b5c:	220a      	movs	r2, #10
 8002b5e:	f003 fc8f 	bl	8006480 <HAL_UART_Transmit>
	HAL_Delay(50);
 8002b62:	2032      	movs	r0, #50	; 0x32
 8002b64:	f000 ffc8 	bl	8003af8 <HAL_Delay>
}
 8002b68:	46c0      	nop			; (mov r8, r8)
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b002      	add	sp, #8
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <new_display>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _shift_register is a ShiftRegister object
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Display object
Display *new_display(ShiftRegister *_shift_register) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
	Display *display = (Display*) malloc(sizeof(Display));
 8002b78:	202c      	movs	r0, #44	; 0x2c
 8002b7a:	f004 fb8b 	bl	8007294 <malloc>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	60fb      	str	r3, [r7, #12]
	display->shift_register = _shift_register;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	601a      	str	r2, [r3, #0]

	// These numbers are like this because our actual schematic and pins were off,
	// so this is a software fix.
	display->left_display_numbers[0] = 0b0000000001000000;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2240      	movs	r2, #64	; 0x40
 8002b8c:	809a      	strh	r2, [r3, #4]
	display->left_display_numbers[1] = 0b0000011101110000;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	22ee      	movs	r2, #238	; 0xee
 8002b92:	00d2      	lsls	r2, r2, #3
 8002b94:	80da      	strh	r2, [r3, #6]
	display->left_display_numbers[2] = 0b0000100000100000;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2282      	movs	r2, #130	; 0x82
 8002b9a:	0112      	lsls	r2, r2, #4
 8002b9c:	811a      	strh	r2, [r3, #8]
	display->left_display_numbers[3] = 0b0000001000100000;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2288      	movs	r2, #136	; 0x88
 8002ba2:	0092      	lsls	r2, r2, #2
 8002ba4:	815a      	strh	r2, [r3, #10]
	display->left_display_numbers[4] = 0b0000011000010000;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	22c2      	movs	r2, #194	; 0xc2
 8002baa:	00d2      	lsls	r2, r2, #3
 8002bac:	819a      	strh	r2, [r3, #12]
	display->left_display_numbers[5] = 0b0000001000001000;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2282      	movs	r2, #130	; 0x82
 8002bb2:	0092      	lsls	r2, r2, #2
 8002bb4:	81da      	strh	r2, [r3, #14]
	display->left_display_numbers[6] = 0b0000000000001000;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2208      	movs	r2, #8
 8002bba:	821a      	strh	r2, [r3, #16]
	display->left_display_numbers[7] = 0b0000011001100000;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	22cc      	movs	r2, #204	; 0xcc
 8002bc0:	00d2      	lsls	r2, r2, #3
 8002bc2:	825a      	strh	r2, [r3, #18]
	display->left_display_numbers[8] = 0b0000000000000000;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	829a      	strh	r2, [r3, #20]
	display->left_display_numbers[9] = 0b0000001000000000;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2280      	movs	r2, #128	; 0x80
 8002bce:	0092      	lsls	r2, r2, #2
 8002bd0:	82da      	strh	r2, [r3, #22]

	display->right_display_numbers[0] = 0b0000000000000100;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2204      	movs	r2, #4
 8002bd6:	831a      	strh	r2, [r3, #24]
	display->right_display_numbers[1] = 0b0011000000000111;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a10      	ldr	r2, [pc, #64]	; (8002c1c <new_display+0xac>)
 8002bdc:	835a      	strh	r2, [r3, #26]
	display->right_display_numbers[2] = 0b0100000000000010;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	4a0f      	ldr	r2, [pc, #60]	; (8002c20 <new_display+0xb0>)
 8002be2:	839a      	strh	r2, [r3, #28]
	display->right_display_numbers[3] = 0b0001000000000010;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4a0f      	ldr	r2, [pc, #60]	; (8002c24 <new_display+0xb4>)
 8002be8:	83da      	strh	r2, [r3, #30]
	display->right_display_numbers[4] = 0b0011000000000001;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4a0e      	ldr	r2, [pc, #56]	; (8002c28 <new_display+0xb8>)
 8002bee:	841a      	strh	r2, [r3, #32]
	display->right_display_numbers[5] = 0b0001000010000000;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2284      	movs	r2, #132	; 0x84
 8002bf4:	0152      	lsls	r2, r2, #5
 8002bf6:	845a      	strh	r2, [r3, #34]	; 0x22
	display->right_display_numbers[6] = 0b0000000010000000;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2280      	movs	r2, #128	; 0x80
 8002bfc:	849a      	strh	r2, [r3, #36]	; 0x24
	display->right_display_numbers[7] = 0b0011000000000110;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4a0a      	ldr	r2, [pc, #40]	; (8002c2c <new_display+0xbc>)
 8002c02:	84da      	strh	r2, [r3, #38]	; 0x26
	display->right_display_numbers[8] = 0b0000000000000000;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	851a      	strh	r2, [r3, #40]	; 0x28
	display->right_display_numbers[9] = 0b0001000000000000;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2280      	movs	r2, #128	; 0x80
 8002c0e:	0152      	lsls	r2, r2, #5
 8002c10:	855a      	strh	r2, [r3, #42]	; 0x2a

	return display;
 8002c12:	68fb      	ldr	r3, [r7, #12]
}
 8002c14:	0018      	movs	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	b004      	add	sp, #16
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	00003007 	.word	0x00003007
 8002c20:	00004002 	.word	0x00004002
 8002c24:	00001002 	.word	0x00001002
 8002c28:	00003001 	.word	0x00003001
 8002c2c:	00003006 	.word	0x00003006

08002c30 <update_display_number>:

// REQUIRES: Display is a Display object and number is an integer 0 to 99
// MODIFIES: outputs of ports and pins
// EFFECTS: displays number to particular display
void update_display_number(Display *display, uint16_t number) {
 8002c30:	b590      	push	{r4, r7, lr}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	000a      	movs	r2, r1
 8002c3a:	1cbb      	adds	r3, r7, #2
 8002c3c:	801a      	strh	r2, [r3, #0]
	uint16_t numbers_to_insert = display->left_display_numbers[(number / 10) % 10];
 8002c3e:	1cbb      	adds	r3, r7, #2
 8002c40:	881b      	ldrh	r3, [r3, #0]
 8002c42:	210a      	movs	r1, #10
 8002c44:	0018      	movs	r0, r3
 8002c46:	f7fd fa79 	bl	800013c <__udivsi3>
 8002c4a:	0003      	movs	r3, r0
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	210a      	movs	r1, #10
 8002c50:	0018      	movs	r0, r3
 8002c52:	f7fd faf9 	bl	8000248 <__aeabi_uidivmod>
 8002c56:	000b      	movs	r3, r1
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	001a      	movs	r2, r3
 8002c5c:	240c      	movs	r4, #12
 8002c5e:	193b      	adds	r3, r7, r4
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	0052      	lsls	r2, r2, #1
 8002c64:	188a      	adds	r2, r1, r2
 8002c66:	3204      	adds	r2, #4
 8002c68:	8812      	ldrh	r2, [r2, #0]
 8002c6a:	801a      	strh	r2, [r3, #0]
	numbers_to_insert |= display->right_display_numbers[number % 10];
 8002c6c:	1cbb      	adds	r3, r7, #2
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	210a      	movs	r1, #10
 8002c72:	0018      	movs	r0, r3
 8002c74:	f7fd fae8 	bl	8000248 <__aeabi_uidivmod>
 8002c78:	000b      	movs	r3, r1
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	001a      	movs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	320c      	adds	r2, #12
 8002c82:	0052      	lsls	r2, r2, #1
 8002c84:	5ad1      	ldrh	r1, [r2, r3]
 8002c86:	193b      	adds	r3, r7, r4
 8002c88:	193a      	adds	r2, r7, r4
 8002c8a:	8812      	ldrh	r2, [r2, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	801a      	strh	r2, [r3, #0]

	for (uint8_t j = 0; j < 16; ++j) {
 8002c90:	230f      	movs	r3, #15
 8002c92:	18fb      	adds	r3, r7, r3
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
 8002c98:	e01c      	b.n	8002cd4 <update_display_number+0xa4>
		uint8_t shift_val = (numbers_to_insert & (0b1 << (j))) >> (j);
 8002c9a:	230c      	movs	r3, #12
 8002c9c:	18fb      	adds	r3, r7, r3
 8002c9e:	881b      	ldrh	r3, [r3, #0]
 8002ca0:	240f      	movs	r4, #15
 8002ca2:	193a      	adds	r2, r7, r4
 8002ca4:	7812      	ldrb	r2, [r2, #0]
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	4091      	lsls	r1, r2
 8002caa:	000a      	movs	r2, r1
 8002cac:	401a      	ands	r2, r3
 8002cae:	193b      	adds	r3, r7, r4
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	411a      	asrs	r2, r3
 8002cb4:	210b      	movs	r1, #11
 8002cb6:	187b      	adds	r3, r7, r1
 8002cb8:	701a      	strb	r2, [r3, #0]
		shift_shift_register(display->shift_register, shift_val);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	187b      	adds	r3, r7, r1
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	0019      	movs	r1, r3
 8002cc4:	0010      	movs	r0, r2
 8002cc6:	f000 fba6 	bl	8003416 <shift_shift_register>
	for (uint8_t j = 0; j < 16; ++j) {
 8002cca:	193b      	adds	r3, r7, r4
 8002ccc:	193a      	adds	r2, r7, r4
 8002cce:	7812      	ldrb	r2, [r2, #0]
 8002cd0:	3201      	adds	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
 8002cd4:	230f      	movs	r3, #15
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b0f      	cmp	r3, #15
 8002cdc:	d9dd      	bls.n	8002c9a <update_display_number+0x6a>
	}
}
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	46c0      	nop			; (mov r8, r8)
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	b005      	add	sp, #20
 8002ce6:	bd90      	pop	{r4, r7, pc}

08002ce8 <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 8002cf0:	2004      	movs	r0, #4
 8002cf2:	f004 facf 	bl	8007294 <malloc>
 8002cf6:	0003      	movs	r3, r0
 8002cf8:	60fb      	str	r3, [r7, #12]
	interrupt_timer->timer = _timer;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	601a      	str	r2, [r3, #0]
	return interrupt_timer;
 8002d00:	68fb      	ldr	r3, [r7, #12]
}
 8002d02:	0018      	movs	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b004      	add	sp, #16
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	0018      	movs	r0, r3
 8002d18:	f003 f928 	bl	8005f6c <HAL_TIM_Base_Start_IT>
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b002      	add	sp, #8
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
	if (htim == fast_interrupt_timer->timer) {
		// called every 1 ms
	}
	if (htim == slow_interrupt_timer->timer) {
 8002d2c:	4b07      	ldr	r3, [pc, #28]	; (8002d4c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d104      	bne.n	8002d42 <HAL_TIM_PeriodElapsedCallback+0x1e>
		// called every 2 ms
		update_battery_buzzer_logic(battery_buzzer);
 8002d38:	4b05      	ldr	r3, [pc, #20]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7ff fd8f 	bl	8002860 <update_battery_buzzer_logic>
	}
}
 8002d42:	46c0      	nop			; (mov r8, r8)
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b002      	add	sp, #8
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			; (mov r8, r8)
 8002d4c:	20000420 	.word	0x20000420
 8002d50:	200003ec 	.word	0x200003ec

08002d54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d54:	b590      	push	{r4, r7, lr}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	shift_ser = new_pin_data(SHIFT_SER_GPIO_Port, SHIFT_SER_Pin);
 8002d5a:	23a0      	movs	r3, #160	; 0xa0
 8002d5c:	05db      	lsls	r3, r3, #23
 8002d5e:	2110      	movs	r1, #16
 8002d60:	0018      	movs	r0, r3
 8002d62:	f000 fae0 	bl	8003326 <new_pin_data>
 8002d66:	0002      	movs	r2, r0
 8002d68:	4b60      	ldr	r3, [pc, #384]	; (8002eec <main+0x198>)
 8002d6a:	601a      	str	r2, [r3, #0]
	shift_srclk = new_pin_data(SHIFT_SRCLK_GPIO_Port, SHIFT_SRCLK_Pin);
 8002d6c:	23a0      	movs	r3, #160	; 0xa0
 8002d6e:	05db      	lsls	r3, r3, #23
 8002d70:	2120      	movs	r1, #32
 8002d72:	0018      	movs	r0, r3
 8002d74:	f000 fad7 	bl	8003326 <new_pin_data>
 8002d78:	0002      	movs	r2, r0
 8002d7a:	4b5d      	ldr	r3, [pc, #372]	; (8002ef0 <main+0x19c>)
 8002d7c:	601a      	str	r2, [r3, #0]
	shift_not_srclk = new_pin_data(SHIFT_NOT_SRCLK_GPIO_Port, SHIFT_NOT_SRCLK_Pin);
 8002d7e:	23a0      	movs	r3, #160	; 0xa0
 8002d80:	05db      	lsls	r3, r3, #23
 8002d82:	2140      	movs	r1, #64	; 0x40
 8002d84:	0018      	movs	r0, r3
 8002d86:	f000 face 	bl	8003326 <new_pin_data>
 8002d8a:	0002      	movs	r2, r0
 8002d8c:	4b59      	ldr	r3, [pc, #356]	; (8002ef4 <main+0x1a0>)
 8002d8e:	601a      	str	r2, [r3, #0]
	shift_rclk = new_pin_data(SHIFT_RCLK_GPIO_Port, SHIFT_RCLK_Pin);
 8002d90:	23a0      	movs	r3, #160	; 0xa0
 8002d92:	05db      	lsls	r3, r3, #23
 8002d94:	2180      	movs	r1, #128	; 0x80
 8002d96:	0018      	movs	r0, r3
 8002d98:	f000 fac5 	bl	8003326 <new_pin_data>
 8002d9c:	0002      	movs	r2, r0
 8002d9e:	4b56      	ldr	r3, [pc, #344]	; (8002ef8 <main+0x1a4>)
 8002da0:	601a      	str	r2, [r3, #0]
	shift_not_oe = new_pin_data(SHIFT_NOT_OE_GPIO_Port, SHIFT_NOT_OE_Pin);
 8002da2:	4b56      	ldr	r3, [pc, #344]	; (8002efc <main+0x1a8>)
 8002da4:	2101      	movs	r1, #1
 8002da6:	0018      	movs	r0, r3
 8002da8:	f000 fabd 	bl	8003326 <new_pin_data>
 8002dac:	0002      	movs	r2, r0
 8002dae:	4b54      	ldr	r3, [pc, #336]	; (8002f00 <main+0x1ac>)
 8002db0:	601a      	str	r2, [r3, #0]
	buzzer = new_pin_data(BATTERY_OUTPUT_GPIO_Port, BATTERY_OUTPUT_Pin);
 8002db2:	23a0      	movs	r3, #160	; 0xa0
 8002db4:	05db      	lsls	r3, r3, #23
 8002db6:	2108      	movs	r1, #8
 8002db8:	0018      	movs	r0, r3
 8002dba:	f000 fab4 	bl	8003326 <new_pin_data>
 8002dbe:	0002      	movs	r2, r0
 8002dc0:	4b50      	ldr	r3, [pc, #320]	; (8002f04 <main+0x1b0>)
 8002dc2:	601a      	str	r2, [r3, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002dc4:	4b50      	ldr	r3, [pc, #320]	; (8002f08 <main+0x1b4>)
 8002dc6:	2104      	movs	r1, #4
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f000 faac 	bl	8003326 <new_pin_data>
 8002dce:	0002      	movs	r2, r0
 8002dd0:	4b4e      	ldr	r3, [pc, #312]	; (8002f0c <main+0x1b8>)
 8002dd2:	601a      	str	r2, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8002dd4:	4b4e      	ldr	r3, [pc, #312]	; (8002f10 <main+0x1bc>)
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	f7ff ff86 	bl	8002ce8 <new_interrupt_timer>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	4b4d      	ldr	r3, [pc, #308]	; (8002f14 <main+0x1c0>)
 8002de0:	601a      	str	r2, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 8002de2:	4b4d      	ldr	r3, [pc, #308]	; (8002f18 <main+0x1c4>)
 8002de4:	0018      	movs	r0, r3
 8002de6:	f7ff ff7f 	bl	8002ce8 <new_interrupt_timer>
 8002dea:	0002      	movs	r2, r0
 8002dec:	4b4b      	ldr	r3, [pc, #300]	; (8002f1c <main+0x1c8>)
 8002dee:	601a      	str	r2, [r3, #0]
	adc_sensor = new_adc_sensor(&hadc1, 1);
 8002df0:	4b4b      	ldr	r3, [pc, #300]	; (8002f20 <main+0x1cc>)
 8002df2:	2101      	movs	r1, #1
 8002df4:	0018      	movs	r0, r3
 8002df6:	f7ff fcd1 	bl	800279c <new_adc_sensor>
 8002dfa:	0002      	movs	r2, r0
 8002dfc:	4b49      	ldr	r3, [pc, #292]	; (8002f24 <main+0x1d0>)
 8002dfe:	601a      	str	r2, [r3, #0]
	potentiometer = new_potentiometer(adc_sensor, 0);
 8002e00:	4b48      	ldr	r3, [pc, #288]	; (8002f24 <main+0x1d0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2100      	movs	r1, #0
 8002e06:	0018      	movs	r0, r3
 8002e08:	f000 fabc 	bl	8003384 <new_potentiometer>
 8002e0c:	0002      	movs	r2, r0
 8002e0e:	4b46      	ldr	r3, [pc, #280]	; (8002f28 <main+0x1d4>)
 8002e10:	601a      	str	r2, [r3, #0]
	shift_register = new_shift_register(
 8002e12:	4b36      	ldr	r3, [pc, #216]	; (8002eec <main+0x198>)
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	4b36      	ldr	r3, [pc, #216]	; (8002ef0 <main+0x19c>)
 8002e18:	6819      	ldr	r1, [r3, #0]
 8002e1a:	4b36      	ldr	r3, [pc, #216]	; (8002ef4 <main+0x1a0>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	4b36      	ldr	r3, [pc, #216]	; (8002ef8 <main+0x1a4>)
 8002e20:	681c      	ldr	r4, [r3, #0]
 8002e22:	4b37      	ldr	r3, [pc, #220]	; (8002f00 <main+0x1ac>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	0023      	movs	r3, r4
 8002e2a:	f000 fad4 	bl	80033d6 <new_shift_register>
 8002e2e:	0002      	movs	r2, r0
 8002e30:	4b3e      	ldr	r3, [pc, #248]	; (8002f2c <main+0x1d8>)
 8002e32:	601a      	str	r2, [r3, #0]
			shift_ser,
			shift_srclk,
			shift_not_srclk,
			shift_rclk,
			shift_not_oe);
	display = new_display(shift_register);
 8002e34:	4b3d      	ldr	r3, [pc, #244]	; (8002f2c <main+0x1d8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f7ff fe99 	bl	8002b70 <new_display>
 8002e3e:	0002      	movs	r2, r0
 8002e40:	4b3b      	ldr	r3, [pc, #236]	; (8002f30 <main+0x1dc>)
 8002e42:	601a      	str	r2, [r3, #0]
	trigger = new_trigger(potentiometer);
 8002e44:	4b38      	ldr	r3, [pc, #224]	; (8002f28 <main+0x1d4>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f000 fd76 	bl	800393a <new_trigger>
 8002e4e:	0002      	movs	r2, r0
 8002e50:	4b38      	ldr	r3, [pc, #224]	; (8002f34 <main+0x1e0>)
 8002e52:	601a      	str	r2, [r3, #0]
	wireless = new_wireless(&huart1);
 8002e54:	4b38      	ldr	r3, [pc, #224]	; (8002f38 <main+0x1e4>)
 8002e56:	0018      	movs	r0, r3
 8002e58:	f7ff fd99 	bl	800298e <new_wireless>
 8002e5c:	0002      	movs	r2, r0
 8002e5e:	4b37      	ldr	r3, [pc, #220]	; (8002f3c <main+0x1e8>)
 8002e60:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e62:	f000 fdc3 	bl	80039ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e66:	f000 f86b 	bl	8002f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e6a:	f000 f9d3 	bl	8003214 <MX_GPIO_Init>
  MX_DMA_Init();
 8002e6e:	f000 f9b3 	bl	80031d8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002e72:	f000 f963 	bl	800313c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002e76:	f000 f8ab 	bl	8002fd0 <MX_ADC1_Init>
  MX_TIM14_Init();
 8002e7a:	f000 f913 	bl	80030a4 <MX_TIM14_Init>
  MX_TIM16_Init();
 8002e7e:	f000 f935 	bl	80030ec <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  start_interrupt_timer(fast_interrupt_timer);
 8002e82:	4b26      	ldr	r3, [pc, #152]	; (8002f1c <main+0x1c8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	0018      	movs	r0, r3
 8002e88:	f7ff ff3f 	bl	8002d0a <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 8002e8c:	4b21      	ldr	r3, [pc, #132]	; (8002f14 <main+0x1c0>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	0018      	movs	r0, r3
 8002e92:	f7ff ff3a 	bl	8002d0a <start_interrupt_timer>
  update_display_number(display, 0);
 8002e96:	4b26      	ldr	r3, [pc, #152]	; (8002f30 <main+0x1dc>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f7ff fec7 	bl	8002c30 <update_display_number>

    /* USER CODE BEGIN 3 */



	  receive_wireless(wireless, display);
 8002ea2:	4b26      	ldr	r3, [pc, #152]	; (8002f3c <main+0x1e8>)
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <main+0x1dc>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	0019      	movs	r1, r3
 8002eac:	0010      	movs	r0, r2
 8002eae:	f7ff fe11 	bl	8002ad4 <receive_wireless>

	  update_adc_sensor_values(adc_sensor);
 8002eb2:	4b1c      	ldr	r3, [pc, #112]	; (8002f24 <main+0x1d0>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	f7ff fcb4 	bl	8002824 <update_adc_sensor_values>
	  int desired_angle = (int)get_trigger_input(trigger);
 8002ebc:	4b1d      	ldr	r3, [pc, #116]	; (8002f34 <main+0x1e0>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f000 fd4b 	bl	800395c <get_trigger_input>
 8002ec6:	1c03      	adds	r3, r0, #0
 8002ec8:	1c18      	adds	r0, r3, #0
 8002eca:	f7fd fd6d 	bl	80009a8 <__aeabi_f2iz>
 8002ece:	0003      	movs	r3, r0
 8002ed0:	607b      	str	r3, [r7, #4]
	  send_wireless_desired_angle(wireless, desired_angle);
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <main+0x1e8>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	0011      	movs	r1, r2
 8002eda:	0018      	movs	r0, r3
 8002edc:	f7ff fd68 	bl	80029b0 <send_wireless_desired_angle>

	  // ONLY FOR DEBUG

	  HAL_Delay(2000);
 8002ee0:	23fa      	movs	r3, #250	; 0xfa
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f000 fe07 	bl	8003af8 <HAL_Delay>
  {
 8002eea:	e7da      	b.n	8002ea2 <main+0x14e>
 8002eec:	20000404 	.word	0x20000404
 8002ef0:	20000408 	.word	0x20000408
 8002ef4:	2000040c 	.word	0x2000040c
 8002ef8:	20000410 	.word	0x20000410
 8002efc:	50000400 	.word	0x50000400
 8002f00:	20000414 	.word	0x20000414
 8002f04:	20000418 	.word	0x20000418
 8002f08:	50001400 	.word	0x50001400
 8002f0c:	2000041c 	.word	0x2000041c
 8002f10:	200002bc 	.word	0x200002bc
 8002f14:	20000420 	.word	0x20000420
 8002f18:	20000308 	.word	0x20000308
 8002f1c:	20000424 	.word	0x20000424
 8002f20:	200001fc 	.word	0x200001fc
 8002f24:	200003e8 	.word	0x200003e8
 8002f28:	200003f4 	.word	0x200003f4
 8002f2c:	200003f8 	.word	0x200003f8
 8002f30:	200003f0 	.word	0x200003f0
 8002f34:	200003fc 	.word	0x200003fc
 8002f38:	20000354 	.word	0x20000354
 8002f3c:	20000400 	.word	0x20000400

08002f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f40:	b590      	push	{r4, r7, lr}
 8002f42:	b093      	sub	sp, #76	; 0x4c
 8002f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f46:	2410      	movs	r4, #16
 8002f48:	193b      	adds	r3, r7, r4
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	2338      	movs	r3, #56	; 0x38
 8002f4e:	001a      	movs	r2, r3
 8002f50:	2100      	movs	r1, #0
 8002f52:	f004 f9b2 	bl	80072ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f56:	003b      	movs	r3, r7
 8002f58:	0018      	movs	r0, r3
 8002f5a:	2310      	movs	r3, #16
 8002f5c:	001a      	movs	r2, r3
 8002f5e:	2100      	movs	r1, #0
 8002f60:	f004 f9ab 	bl	80072ba <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f64:	2380      	movs	r3, #128	; 0x80
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f002 f91d 	bl	80051a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f6e:	193b      	adds	r3, r7, r4
 8002f70:	2202      	movs	r2, #2
 8002f72:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f74:	193b      	adds	r3, r7, r4
 8002f76:	2280      	movs	r2, #128	; 0x80
 8002f78:	0052      	lsls	r2, r2, #1
 8002f7a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002f7c:	193b      	adds	r3, r7, r4
 8002f7e:	2200      	movs	r2, #0
 8002f80:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f82:	193b      	adds	r3, r7, r4
 8002f84:	2240      	movs	r2, #64	; 0x40
 8002f86:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f88:	193b      	adds	r3, r7, r4
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f8e:	193b      	adds	r3, r7, r4
 8002f90:	0018      	movs	r0, r3
 8002f92:	f002 f955 	bl	8005240 <HAL_RCC_OscConfig>
 8002f96:	1e03      	subs	r3, r0, #0
 8002f98:	d001      	beq.n	8002f9e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002f9a:	f000 f9bf 	bl	800331c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f9e:	003b      	movs	r3, r7
 8002fa0:	2207      	movs	r2, #7
 8002fa2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002fa4:	003b      	movs	r3, r7
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002faa:	003b      	movs	r3, r7
 8002fac:	2200      	movs	r2, #0
 8002fae:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fb0:	003b      	movs	r3, r7
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002fb6:	003b      	movs	r3, r7
 8002fb8:	2100      	movs	r1, #0
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f002 fc5a 	bl	8005874 <HAL_RCC_ClockConfig>
 8002fc0:	1e03      	subs	r3, r0, #0
 8002fc2:	d001      	beq.n	8002fc8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002fc4:	f000 f9aa 	bl	800331c <Error_Handler>
  }
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	b013      	add	sp, #76	; 0x4c
 8002fce:	bd90      	pop	{r4, r7, pc}

08002fd0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002fd6:	1d3b      	adds	r3, r7, #4
 8002fd8:	0018      	movs	r0, r3
 8002fda:	230c      	movs	r3, #12
 8002fdc:	001a      	movs	r2, r3
 8002fde:	2100      	movs	r1, #0
 8002fe0:	f004 f96b 	bl	80072ba <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002fe4:	4b2d      	ldr	r3, [pc, #180]	; (800309c <MX_ADC1_Init+0xcc>)
 8002fe6:	4a2e      	ldr	r2, [pc, #184]	; (80030a0 <MX_ADC1_Init+0xd0>)
 8002fe8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002fea:	4b2c      	ldr	r3, [pc, #176]	; (800309c <MX_ADC1_Init+0xcc>)
 8002fec:	2280      	movs	r2, #128	; 0x80
 8002fee:	05d2      	lsls	r2, r2, #23
 8002ff0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8002ff2:	4b2a      	ldr	r3, [pc, #168]	; (800309c <MX_ADC1_Init+0xcc>)
 8002ff4:	2218      	movs	r2, #24
 8002ff6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ff8:	4b28      	ldr	r3, [pc, #160]	; (800309c <MX_ADC1_Init+0xcc>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002ffe:	4b27      	ldr	r3, [pc, #156]	; (800309c <MX_ADC1_Init+0xcc>)
 8003000:	2200      	movs	r2, #0
 8003002:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003004:	4b25      	ldr	r3, [pc, #148]	; (800309c <MX_ADC1_Init+0xcc>)
 8003006:	2204      	movs	r2, #4
 8003008:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800300a:	4b24      	ldr	r3, [pc, #144]	; (800309c <MX_ADC1_Init+0xcc>)
 800300c:	2200      	movs	r2, #0
 800300e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003010:	4b22      	ldr	r3, [pc, #136]	; (800309c <MX_ADC1_Init+0xcc>)
 8003012:	2200      	movs	r2, #0
 8003014:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <MX_ADC1_Init+0xcc>)
 8003018:	2200      	movs	r2, #0
 800301a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800301c:	4b1f      	ldr	r3, [pc, #124]	; (800309c <MX_ADC1_Init+0xcc>)
 800301e:	2201      	movs	r2, #1
 8003020:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8003022:	4b1e      	ldr	r3, [pc, #120]	; (800309c <MX_ADC1_Init+0xcc>)
 8003024:	2220      	movs	r2, #32
 8003026:	2101      	movs	r1, #1
 8003028:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <MX_ADC1_Init+0xcc>)
 800302c:	2200      	movs	r2, #0
 800302e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003030:	4b1a      	ldr	r3, [pc, #104]	; (800309c <MX_ADC1_Init+0xcc>)
 8003032:	2200      	movs	r2, #0
 8003034:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003036:	4b19      	ldr	r3, [pc, #100]	; (800309c <MX_ADC1_Init+0xcc>)
 8003038:	222c      	movs	r2, #44	; 0x2c
 800303a:	2100      	movs	r1, #0
 800303c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800303e:	4b17      	ldr	r3, [pc, #92]	; (800309c <MX_ADC1_Init+0xcc>)
 8003040:	2200      	movs	r2, #0
 8003042:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003044:	4b15      	ldr	r3, [pc, #84]	; (800309c <MX_ADC1_Init+0xcc>)
 8003046:	2200      	movs	r2, #0
 8003048:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800304a:	4b14      	ldr	r3, [pc, #80]	; (800309c <MX_ADC1_Init+0xcc>)
 800304c:	2200      	movs	r2, #0
 800304e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003050:	4b12      	ldr	r3, [pc, #72]	; (800309c <MX_ADC1_Init+0xcc>)
 8003052:	223c      	movs	r2, #60	; 0x3c
 8003054:	2100      	movs	r1, #0
 8003056:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003058:	4b10      	ldr	r3, [pc, #64]	; (800309c <MX_ADC1_Init+0xcc>)
 800305a:	2200      	movs	r2, #0
 800305c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800305e:	4b0f      	ldr	r3, [pc, #60]	; (800309c <MX_ADC1_Init+0xcc>)
 8003060:	0018      	movs	r0, r3
 8003062:	f000 feb5 	bl	8003dd0 <HAL_ADC_Init>
 8003066:	1e03      	subs	r3, r0, #0
 8003068:	d001      	beq.n	800306e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800306a:	f000 f957 	bl	800331c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800306e:	1d3b      	adds	r3, r7, #4
 8003070:	2201      	movs	r2, #1
 8003072:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003074:	1d3b      	adds	r3, r7, #4
 8003076:	2200      	movs	r2, #0
 8003078:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800307a:	1d3b      	adds	r3, r7, #4
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003080:	1d3a      	adds	r2, r7, #4
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <MX_ADC1_Init+0xcc>)
 8003084:	0011      	movs	r1, r2
 8003086:	0018      	movs	r0, r3
 8003088:	f001 f8f0 	bl	800426c <HAL_ADC_ConfigChannel>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d001      	beq.n	8003094 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8003090:	f000 f944 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003094:	46c0      	nop			; (mov r8, r8)
 8003096:	46bd      	mov	sp, r7
 8003098:	b004      	add	sp, #16
 800309a:	bd80      	pop	{r7, pc}
 800309c:	200001fc 	.word	0x200001fc
 80030a0:	40012400 	.word	0x40012400

080030a4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80030a8:	4b0e      	ldr	r3, [pc, #56]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030aa:	4a0f      	ldr	r2, [pc, #60]	; (80030e8 <MX_TIM14_Init+0x44>)
 80030ac:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 15;
 80030ae:	4b0d      	ldr	r3, [pc, #52]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030b0:	220f      	movs	r2, #15
 80030b2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030b4:	4b0b      	ldr	r3, [pc, #44]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = SLOW_PERIOD;
 80030ba:	4b0a      	ldr	r3, [pc, #40]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030bc:	22fa      	movs	r2, #250	; 0xfa
 80030be:	00d2      	lsls	r2, r2, #3
 80030c0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030c2:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030c8:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80030ce:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <MX_TIM14_Init+0x40>)
 80030d0:	0018      	movs	r0, r3
 80030d2:	f002 fef3 	bl	8005ebc <HAL_TIM_Base_Init>
 80030d6:	1e03      	subs	r3, r0, #0
 80030d8:	d001      	beq.n	80030de <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80030da:	f000 f91f 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	200002bc 	.word	0x200002bc
 80030e8:	40002000 	.word	0x40002000

080030ec <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80030f0:	4b10      	ldr	r3, [pc, #64]	; (8003134 <MX_TIM16_Init+0x48>)
 80030f2:	4a11      	ldr	r2, [pc, #68]	; (8003138 <MX_TIM16_Init+0x4c>)
 80030f4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15;
 80030f6:	4b0f      	ldr	r3, [pc, #60]	; (8003134 <MX_TIM16_Init+0x48>)
 80030f8:	220f      	movs	r2, #15
 80030fa:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030fc:	4b0d      	ldr	r3, [pc, #52]	; (8003134 <MX_TIM16_Init+0x48>)
 80030fe:	2200      	movs	r2, #0
 8003100:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = FAST_PERIOD;
 8003102:	4b0c      	ldr	r3, [pc, #48]	; (8003134 <MX_TIM16_Init+0x48>)
 8003104:	22fa      	movs	r2, #250	; 0xfa
 8003106:	0092      	lsls	r2, r2, #2
 8003108:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800310a:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <MX_TIM16_Init+0x48>)
 800310c:	2200      	movs	r2, #0
 800310e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003110:	4b08      	ldr	r3, [pc, #32]	; (8003134 <MX_TIM16_Init+0x48>)
 8003112:	2200      	movs	r2, #0
 8003114:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003116:	4b07      	ldr	r3, [pc, #28]	; (8003134 <MX_TIM16_Init+0x48>)
 8003118:	2200      	movs	r2, #0
 800311a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800311c:	4b05      	ldr	r3, [pc, #20]	; (8003134 <MX_TIM16_Init+0x48>)
 800311e:	0018      	movs	r0, r3
 8003120:	f002 fecc 	bl	8005ebc <HAL_TIM_Base_Init>
 8003124:	1e03      	subs	r3, r0, #0
 8003126:	d001      	beq.n	800312c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003128:	f000 f8f8 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800312c:	46c0      	nop			; (mov r8, r8)
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	20000308 	.word	0x20000308
 8003138:	40014400 	.word	0x40014400

0800313c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003140:	4b23      	ldr	r3, [pc, #140]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003142:	4a24      	ldr	r2, [pc, #144]	; (80031d4 <MX_USART1_UART_Init+0x98>)
 8003144:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003146:	4b22      	ldr	r3, [pc, #136]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003148:	2296      	movs	r2, #150	; 0x96
 800314a:	0192      	lsls	r2, r2, #6
 800314c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800314e:	4b20      	ldr	r3, [pc, #128]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003150:	2200      	movs	r2, #0
 8003152:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003154:	4b1e      	ldr	r3, [pc, #120]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003156:	2200      	movs	r2, #0
 8003158:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800315a:	4b1d      	ldr	r3, [pc, #116]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 800315c:	2200      	movs	r2, #0
 800315e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003160:	4b1b      	ldr	r3, [pc, #108]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003162:	220c      	movs	r2, #12
 8003164:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003166:	4b1a      	ldr	r3, [pc, #104]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003168:	2200      	movs	r2, #0
 800316a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800316c:	4b18      	ldr	r3, [pc, #96]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 800316e:	2200      	movs	r2, #0
 8003170:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003172:	4b17      	ldr	r3, [pc, #92]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003174:	2200      	movs	r2, #0
 8003176:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003178:	4b15      	ldr	r3, [pc, #84]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 800317a:	2200      	movs	r2, #0
 800317c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800317e:	4b14      	ldr	r3, [pc, #80]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003180:	2200      	movs	r2, #0
 8003182:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003184:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003186:	0018      	movs	r0, r3
 8003188:	f003 f924 	bl	80063d4 <HAL_UART_Init>
 800318c:	1e03      	subs	r3, r0, #0
 800318e:	d001      	beq.n	8003194 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003190:	f000 f8c4 	bl	800331c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003194:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 8003196:	2100      	movs	r1, #0
 8003198:	0018      	movs	r0, r3
 800319a:	f003 ff6b 	bl	8007074 <HAL_UARTEx_SetTxFifoThreshold>
 800319e:	1e03      	subs	r3, r0, #0
 80031a0:	d001      	beq.n	80031a6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80031a2:	f000 f8bb 	bl	800331c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031a6:	4b0a      	ldr	r3, [pc, #40]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 80031a8:	2100      	movs	r1, #0
 80031aa:	0018      	movs	r0, r3
 80031ac:	f003 ffa2 	bl	80070f4 <HAL_UARTEx_SetRxFifoThreshold>
 80031b0:	1e03      	subs	r3, r0, #0
 80031b2:	d001      	beq.n	80031b8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80031b4:	f000 f8b2 	bl	800331c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80031b8:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <MX_USART1_UART_Init+0x94>)
 80031ba:	0018      	movs	r0, r3
 80031bc:	f003 ff20 	bl	8007000 <HAL_UARTEx_DisableFifoMode>
 80031c0:	1e03      	subs	r3, r0, #0
 80031c2:	d001      	beq.n	80031c8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80031c4:	f000 f8aa 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031c8:	46c0      	nop			; (mov r8, r8)
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	46c0      	nop			; (mov r8, r8)
 80031d0:	20000354 	.word	0x20000354
 80031d4:	40013800 	.word	0x40013800

080031d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031de:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <MX_DMA_Init+0x38>)
 80031e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031e2:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <MX_DMA_Init+0x38>)
 80031e4:	2101      	movs	r1, #1
 80031e6:	430a      	orrs	r2, r1
 80031e8:	639a      	str	r2, [r3, #56]	; 0x38
 80031ea:	4b09      	ldr	r3, [pc, #36]	; (8003210 <MX_DMA_Init+0x38>)
 80031ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ee:	2201      	movs	r2, #1
 80031f0:	4013      	ands	r3, r2
 80031f2:	607b      	str	r3, [r7, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031f6:	2200      	movs	r2, #0
 80031f8:	2100      	movs	r1, #0
 80031fa:	2009      	movs	r0, #9
 80031fc:	f001 fbce 	bl	800499c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003200:	2009      	movs	r0, #9
 8003202:	f001 fbe0 	bl	80049c6 <HAL_NVIC_EnableIRQ>

}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	46bd      	mov	sp, r7
 800320a:	b002      	add	sp, #8
 800320c:	bd80      	pop	{r7, pc}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	40021000 	.word	0x40021000

08003214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003214:	b590      	push	{r4, r7, lr}
 8003216:	b089      	sub	sp, #36	; 0x24
 8003218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800321a:	240c      	movs	r4, #12
 800321c:	193b      	adds	r3, r7, r4
 800321e:	0018      	movs	r0, r3
 8003220:	2314      	movs	r3, #20
 8003222:	001a      	movs	r2, r3
 8003224:	2100      	movs	r1, #0
 8003226:	f004 f848 	bl	80072ba <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800322a:	4b39      	ldr	r3, [pc, #228]	; (8003310 <MX_GPIO_Init+0xfc>)
 800322c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800322e:	4b38      	ldr	r3, [pc, #224]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003230:	2102      	movs	r1, #2
 8003232:	430a      	orrs	r2, r1
 8003234:	635a      	str	r2, [r3, #52]	; 0x34
 8003236:	4b36      	ldr	r3, [pc, #216]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800323a:	2202      	movs	r2, #2
 800323c:	4013      	ands	r3, r2
 800323e:	60bb      	str	r3, [r7, #8]
 8003240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003242:	4b33      	ldr	r3, [pc, #204]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003244:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003246:	4b32      	ldr	r3, [pc, #200]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003248:	2120      	movs	r1, #32
 800324a:	430a      	orrs	r2, r1
 800324c:	635a      	str	r2, [r3, #52]	; 0x34
 800324e:	4b30      	ldr	r3, [pc, #192]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003252:	2220      	movs	r2, #32
 8003254:	4013      	ands	r3, r2
 8003256:	607b      	str	r3, [r7, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800325a:	4b2d      	ldr	r3, [pc, #180]	; (8003310 <MX_GPIO_Init+0xfc>)
 800325c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800325e:	4b2c      	ldr	r3, [pc, #176]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003260:	2101      	movs	r1, #1
 8003262:	430a      	orrs	r2, r1
 8003264:	635a      	str	r2, [r3, #52]	; 0x34
 8003266:	4b2a      	ldr	r3, [pc, #168]	; (8003310 <MX_GPIO_Init+0xfc>)
 8003268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800326a:	2201      	movs	r2, #1
 800326c:	4013      	ands	r3, r2
 800326e:	603b      	str	r3, [r7, #0]
 8003270:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 8003272:	4b28      	ldr	r3, [pc, #160]	; (8003314 <MX_GPIO_Init+0x100>)
 8003274:	2200      	movs	r2, #0
 8003276:	2104      	movs	r1, #4
 8003278:	0018      	movs	r0, r3
 800327a:	f001 ff77 	bl	800516c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|BATTERY_OUTPUT_Pin|SHIFT_SER_Pin|SHIFT_SRCLK_Pin
 800327e:	23a0      	movs	r3, #160	; 0xa0
 8003280:	05db      	lsls	r3, r3, #23
 8003282:	2200      	movs	r2, #0
 8003284:	21fa      	movs	r1, #250	; 0xfa
 8003286:	0018      	movs	r0, r3
 8003288:	f001 ff70 	bl	800516c <HAL_GPIO_WritePin>
                          |SHIFT_NOT_SRCLK_Pin|SHIFT_RCLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_NOT_OE_GPIO_Port, SHIFT_NOT_OE_Pin, GPIO_PIN_RESET);
 800328c:	4b22      	ldr	r3, [pc, #136]	; (8003318 <MX_GPIO_Init+0x104>)
 800328e:	2200      	movs	r2, #0
 8003290:	2101      	movs	r1, #1
 8003292:	0018      	movs	r0, r3
 8003294:	f001 ff6a 	bl	800516c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003298:	193b      	adds	r3, r7, r4
 800329a:	2204      	movs	r2, #4
 800329c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800329e:	193b      	adds	r3, r7, r4
 80032a0:	2201      	movs	r2, #1
 80032a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a4:	193b      	adds	r3, r7, r4
 80032a6:	2200      	movs	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032aa:	193b      	adds	r3, r7, r4
 80032ac:	2200      	movs	r2, #0
 80032ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 80032b0:	193b      	adds	r3, r7, r4
 80032b2:	4a18      	ldr	r2, [pc, #96]	; (8003314 <MX_GPIO_Init+0x100>)
 80032b4:	0019      	movs	r1, r3
 80032b6:	0010      	movs	r0, r2
 80032b8:	f001 fdf4 	bl	8004ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin BATTERY_OUTPUT_Pin SHIFT_SER_Pin SHIFT_SRCLK_Pin
                           SHIFT_NOT_SRCLK_Pin SHIFT_RCLK_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|BATTERY_OUTPUT_Pin|SHIFT_SER_Pin|SHIFT_SRCLK_Pin
 80032bc:	193b      	adds	r3, r7, r4
 80032be:	22fa      	movs	r2, #250	; 0xfa
 80032c0:	601a      	str	r2, [r3, #0]
                          |SHIFT_NOT_SRCLK_Pin|SHIFT_RCLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032c2:	193b      	adds	r3, r7, r4
 80032c4:	2201      	movs	r2, #1
 80032c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c8:	193b      	adds	r3, r7, r4
 80032ca:	2200      	movs	r2, #0
 80032cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ce:	193b      	adds	r3, r7, r4
 80032d0:	2200      	movs	r2, #0
 80032d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d4:	193a      	adds	r2, r7, r4
 80032d6:	23a0      	movs	r3, #160	; 0xa0
 80032d8:	05db      	lsls	r3, r3, #23
 80032da:	0011      	movs	r1, r2
 80032dc:	0018      	movs	r0, r3
 80032de:	f001 fde1 	bl	8004ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_NOT_OE_Pin */
  GPIO_InitStruct.Pin = SHIFT_NOT_OE_Pin;
 80032e2:	0021      	movs	r1, r4
 80032e4:	187b      	adds	r3, r7, r1
 80032e6:	2201      	movs	r2, #1
 80032e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032ea:	187b      	adds	r3, r7, r1
 80032ec:	2201      	movs	r2, #1
 80032ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f0:	187b      	adds	r3, r7, r1
 80032f2:	2200      	movs	r2, #0
 80032f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f6:	187b      	adds	r3, r7, r1
 80032f8:	2200      	movs	r2, #0
 80032fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_NOT_OE_GPIO_Port, &GPIO_InitStruct);
 80032fc:	187b      	adds	r3, r7, r1
 80032fe:	4a06      	ldr	r2, [pc, #24]	; (8003318 <MX_GPIO_Init+0x104>)
 8003300:	0019      	movs	r1, r3
 8003302:	0010      	movs	r0, r2
 8003304:	f001 fdce 	bl	8004ea4 <HAL_GPIO_Init>

}
 8003308:	46c0      	nop			; (mov r8, r8)
 800330a:	46bd      	mov	sp, r7
 800330c:	b009      	add	sp, #36	; 0x24
 800330e:	bd90      	pop	{r4, r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	50001400 	.word	0x50001400
 8003318:	50000400 	.word	0x50000400

0800331c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003320:	b672      	cpsid	i
}
 8003322:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003324:	e7fe      	b.n	8003324 <Error_Handler+0x8>

08003326 <new_pin_data>:

// REQUIRES: _port and _pin corresponds to
// the port and pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin) {
 8003326:	b580      	push	{r7, lr}
 8003328:	b084      	sub	sp, #16
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
 800332e:	000a      	movs	r2, r1
 8003330:	1cbb      	adds	r3, r7, #2
 8003332:	801a      	strh	r2, [r3, #0]
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003334:	2008      	movs	r0, #8
 8003336:	f003 ffad 	bl	8007294 <malloc>
 800333a:	0003      	movs	r3, r0
 800333c:	60fb      	str	r3, [r7, #12]
	pin_data->port = _port;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	601a      	str	r2, [r3, #0]
    pin_data->pin = _pin;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	1cba      	adds	r2, r7, #2
 8003348:	8812      	ldrh	r2, [r2, #0]
 800334a:	809a      	strh	r2, [r3, #4]
	return pin_data;
 800334c:	68fb      	ldr	r3, [r7, #12]
}
 800334e:	0018      	movs	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	b004      	add	sp, #16
 8003354:	bd80      	pop	{r7, pc}

08003356 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	000a      	movs	r2, r1
 8003360:	1cfb      	adds	r3, r7, #3
 8003362:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	8899      	ldrh	r1, [r3, #4]
 800336c:	1cfb      	adds	r3, r7, #3
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	1e5a      	subs	r2, r3, #1
 8003372:	4193      	sbcs	r3, r2
 8003374:	b2db      	uxtb	r3, r3
 8003376:	001a      	movs	r2, r3
 8003378:	f001 fef8 	bl	800516c <HAL_GPIO_WritePin>
}
 800337c:	46c0      	nop			; (mov r8, r8)
 800337e:	46bd      	mov	sp, r7
 8003380:	b002      	add	sp, #8
 8003382:	bd80      	pop	{r7, pc}

08003384 <new_potentiometer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Potentiometer object
Potentiometer *new_potentiometer(ADCSensor *_adc_sensor, uint8_t _rank) {
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	000a      	movs	r2, r1
 800338e:	1cfb      	adds	r3, r7, #3
 8003390:	701a      	strb	r2, [r3, #0]
    Potentiometer *potentiometer = (Potentiometer*) malloc(sizeof(Potentiometer));
 8003392:	2008      	movs	r0, #8
 8003394:	f003 ff7e 	bl	8007294 <malloc>
 8003398:	0003      	movs	r3, r0
 800339a:	60fb      	str	r3, [r7, #12]
    potentiometer->adc_sensor = _adc_sensor;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	601a      	str	r2, [r3, #0]
    potentiometer->rank = _rank;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1cfa      	adds	r2, r7, #3
 80033a6:	7812      	ldrb	r2, [r2, #0]
 80033a8:	711a      	strb	r2, [r3, #4]
    return potentiometer;
 80033aa:	68fb      	ldr	r3, [r7, #12]
}
 80033ac:	0018      	movs	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b004      	add	sp, #16
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <get_potentiometer_input>:

// REQUIRES: potentiometer is a Potentiometer object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint32_t get_potentiometer_input(Potentiometer *potentiometer) {
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
    return get_adc_sensor_value(potentiometer->adc_sensor, potentiometer->rank);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	791b      	ldrb	r3, [r3, #4]
 80033c4:	0019      	movs	r1, r3
 80033c6:	0010      	movs	r0, r2
 80033c8:	f7ff fa1a 	bl	8002800 <get_adc_sensor_value>
 80033cc:	0003      	movs	r3, r0
}
 80033ce:	0018      	movs	r0, r3
 80033d0:	46bd      	mov	sp, r7
 80033d2:	b002      	add	sp, #8
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <new_shift_register>:
ShiftRegister *new_shift_register(
		PinData *_ser_pin,
		PinData *_srclk_pin,
		PinData *_not_srclk_pin,
		PinData *_rclk_pin,
		PinData *_not_oe_pin) {
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b086      	sub	sp, #24
 80033da:	af00      	add	r7, sp, #0
 80033dc:	60f8      	str	r0, [r7, #12]
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	603b      	str	r3, [r7, #0]
	ShiftRegister *shift_register = (ShiftRegister*) malloc(sizeof(ShiftRegister));
 80033e4:	2014      	movs	r0, #20
 80033e6:	f003 ff55 	bl	8007294 <malloc>
 80033ea:	0003      	movs	r3, r0
 80033ec:	617b      	str	r3, [r7, #20]
	shift_register->ser_pin = _ser_pin;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	601a      	str	r2, [r3, #0]
	shift_register->srclk_pin = _srclk_pin;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	605a      	str	r2, [r3, #4]
	shift_register->not_srclk_pin = _not_srclk_pin;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
	shift_register->rclk_pin = _rclk_pin;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	60da      	str	r2, [r3, #12]
	shift_register->not_oe_pin = _not_oe_pin;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	6a3a      	ldr	r2, [r7, #32]
 800340a:	611a      	str	r2, [r3, #16]
	return shift_register;
 800340c:	697b      	ldr	r3, [r7, #20]
}
 800340e:	0018      	movs	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	b006      	add	sp, #24
 8003414:	bd80      	pop	{r7, pc}

08003416 <shift_shift_register>:

// REQUIRES: shift_register is a ShiftRegister object and value is either 0 or 1
// MODIFIES: outputs of ports and pins
// EFFECTS: shift value into register
void shift_shift_register(ShiftRegister *shift_register, uint8_t value) {
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	000a      	movs	r2, r1
 8003420:	1cfb      	adds	r3, r7, #3
 8003422:	701a      	strb	r2, [r3, #0]
	set_pin_value(shift_register->ser_pin, 1);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2101      	movs	r1, #1
 800342a:	0018      	movs	r0, r3
 800342c:	f7ff ff93 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->ser_pin, value);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	1cfb      	adds	r3, r7, #3
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	0019      	movs	r1, r3
 800343a:	0010      	movs	r0, r2
 800343c:	f7ff ff8b 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->not_srclk_pin, 1);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2101      	movs	r1, #1
 8003446:	0018      	movs	r0, r3
 8003448:	f7ff ff85 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->srclk_pin, 1);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2101      	movs	r1, #1
 8003452:	0018      	movs	r0, r3
 8003454:	f7ff ff7f 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->srclk_pin, 0);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2100      	movs	r1, #0
 800345e:	0018      	movs	r0, r3
 8003460:	f7ff ff79 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->rclk_pin, 1);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	2101      	movs	r1, #1
 800346a:	0018      	movs	r0, r3
 800346c:	f7ff ff73 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->rclk_pin, 0);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	2100      	movs	r1, #0
 8003476:	0018      	movs	r0, r3
 8003478:	f7ff ff6d 	bl	8003356 <set_pin_value>
	set_pin_value(shift_register->ser_pin, 0);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2100      	movs	r1, #0
 8003482:	0018      	movs	r0, r3
 8003484:	f7ff ff67 	bl	8003356 <set_pin_value>
}
 8003488:	46c0      	nop			; (mov r8, r8)
 800348a:	46bd      	mov	sp, r7
 800348c:	b002      	add	sp, #8
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003496:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <HAL_MspInit+0x44>)
 8003498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800349a:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <HAL_MspInit+0x44>)
 800349c:	2101      	movs	r1, #1
 800349e:	430a      	orrs	r2, r1
 80034a0:	641a      	str	r2, [r3, #64]	; 0x40
 80034a2:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <HAL_MspInit+0x44>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	2201      	movs	r2, #1
 80034a8:	4013      	ands	r3, r2
 80034aa:	607b      	str	r3, [r7, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034ae:	4b09      	ldr	r3, [pc, #36]	; (80034d4 <HAL_MspInit+0x44>)
 80034b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034b2:	4b08      	ldr	r3, [pc, #32]	; (80034d4 <HAL_MspInit+0x44>)
 80034b4:	2180      	movs	r1, #128	; 0x80
 80034b6:	0549      	lsls	r1, r1, #21
 80034b8:	430a      	orrs	r2, r1
 80034ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80034bc:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <HAL_MspInit+0x44>)
 80034be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034c0:	2380      	movs	r3, #128	; 0x80
 80034c2:	055b      	lsls	r3, r3, #21
 80034c4:	4013      	ands	r3, r2
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	46bd      	mov	sp, r7
 80034ce:	b002      	add	sp, #8
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	40021000 	.word	0x40021000

080034d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b095      	sub	sp, #84	; 0x54
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e0:	233c      	movs	r3, #60	; 0x3c
 80034e2:	18fb      	adds	r3, r7, r3
 80034e4:	0018      	movs	r0, r3
 80034e6:	2314      	movs	r3, #20
 80034e8:	001a      	movs	r2, r3
 80034ea:	2100      	movs	r1, #0
 80034ec:	f003 fee5 	bl	80072ba <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034f0:	2414      	movs	r4, #20
 80034f2:	193b      	adds	r3, r7, r4
 80034f4:	0018      	movs	r0, r3
 80034f6:	2328      	movs	r3, #40	; 0x28
 80034f8:	001a      	movs	r2, r3
 80034fa:	2100      	movs	r1, #0
 80034fc:	f003 fedd 	bl	80072ba <memset>
  if(hadc->Instance==ADC1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a35      	ldr	r2, [pc, #212]	; (80035dc <HAL_ADC_MspInit+0x104>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d164      	bne.n	80035d4 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800350a:	193b      	adds	r3, r7, r4
 800350c:	2280      	movs	r2, #128	; 0x80
 800350e:	01d2      	lsls	r2, r2, #7
 8003510:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003512:	193b      	adds	r3, r7, r4
 8003514:	2200      	movs	r2, #0
 8003516:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003518:	193b      	adds	r3, r7, r4
 800351a:	0018      	movs	r0, r3
 800351c:	f002 fb54 	bl	8005bc8 <HAL_RCCEx_PeriphCLKConfig>
 8003520:	1e03      	subs	r3, r0, #0
 8003522:	d001      	beq.n	8003528 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003524:	f7ff fefa 	bl	800331c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003528:	4b2d      	ldr	r3, [pc, #180]	; (80035e0 <HAL_ADC_MspInit+0x108>)
 800352a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800352c:	4b2c      	ldr	r3, [pc, #176]	; (80035e0 <HAL_ADC_MspInit+0x108>)
 800352e:	2180      	movs	r1, #128	; 0x80
 8003530:	0349      	lsls	r1, r1, #13
 8003532:	430a      	orrs	r2, r1
 8003534:	641a      	str	r2, [r3, #64]	; 0x40
 8003536:	4b2a      	ldr	r3, [pc, #168]	; (80035e0 <HAL_ADC_MspInit+0x108>)
 8003538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	035b      	lsls	r3, r3, #13
 800353e:	4013      	ands	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
 8003542:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003544:	4b26      	ldr	r3, [pc, #152]	; (80035e0 <HAL_ADC_MspInit+0x108>)
 8003546:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003548:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <HAL_ADC_MspInit+0x108>)
 800354a:	2101      	movs	r1, #1
 800354c:	430a      	orrs	r2, r1
 800354e:	635a      	str	r2, [r3, #52]	; 0x34
 8003550:	4b23      	ldr	r3, [pc, #140]	; (80035e0 <HAL_ADC_MspInit+0x108>)
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	2201      	movs	r2, #1
 8003556:	4013      	ands	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = TRIGGER_POTENTIOMETER_ADC_Pin;
 800355c:	213c      	movs	r1, #60	; 0x3c
 800355e:	187b      	adds	r3, r7, r1
 8003560:	2201      	movs	r2, #1
 8003562:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003564:	187b      	adds	r3, r7, r1
 8003566:	2203      	movs	r2, #3
 8003568:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356a:	187b      	adds	r3, r7, r1
 800356c:	2200      	movs	r2, #0
 800356e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(TRIGGER_POTENTIOMETER_ADC_GPIO_Port, &GPIO_InitStruct);
 8003570:	187a      	adds	r2, r7, r1
 8003572:	23a0      	movs	r3, #160	; 0xa0
 8003574:	05db      	lsls	r3, r3, #23
 8003576:	0011      	movs	r1, r2
 8003578:	0018      	movs	r0, r3
 800357a:	f001 fc93 	bl	8004ea4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800357e:	4b19      	ldr	r3, [pc, #100]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 8003580:	4a19      	ldr	r2, [pc, #100]	; (80035e8 <HAL_ADC_MspInit+0x110>)
 8003582:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003584:	4b17      	ldr	r3, [pc, #92]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 8003586:	2205      	movs	r2, #5
 8003588:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800358a:	4b16      	ldr	r3, [pc, #88]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 800358c:	2200      	movs	r2, #0
 800358e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003590:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 8003592:	2200      	movs	r2, #0
 8003594:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003596:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 8003598:	2280      	movs	r2, #128	; 0x80
 800359a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800359c:	4b11      	ldr	r3, [pc, #68]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 800359e:	2280      	movs	r2, #128	; 0x80
 80035a0:	0052      	lsls	r2, r2, #1
 80035a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035a4:	4b0f      	ldr	r3, [pc, #60]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 80035a6:	2280      	movs	r2, #128	; 0x80
 80035a8:	00d2      	lsls	r2, r2, #3
 80035aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80035ac:	4b0d      	ldr	r3, [pc, #52]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 80035ae:	2220      	movs	r2, #32
 80035b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80035b2:	4b0c      	ldr	r3, [pc, #48]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 80035ba:	0018      	movs	r0, r3
 80035bc:	f001 fa20 	bl	8004a00 <HAL_DMA_Init>
 80035c0:	1e03      	subs	r3, r0, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 80035c4:	f7ff feaa 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a06      	ldr	r2, [pc, #24]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 80035cc:	651a      	str	r2, [r3, #80]	; 0x50
 80035ce:	4b05      	ldr	r3, [pc, #20]	; (80035e4 <HAL_ADC_MspInit+0x10c>)
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80035d4:	46c0      	nop			; (mov r8, r8)
 80035d6:	46bd      	mov	sp, r7
 80035d8:	b015      	add	sp, #84	; 0x54
 80035da:	bd90      	pop	{r4, r7, pc}
 80035dc:	40012400 	.word	0x40012400
 80035e0:	40021000 	.word	0x40021000
 80035e4:	20000260 	.word	0x20000260
 80035e8:	40020008 	.word	0x40020008

080035ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a1c      	ldr	r2, [pc, #112]	; (800366c <HAL_TIM_Base_MspInit+0x80>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d116      	bne.n	800362c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80035fe:	4b1c      	ldr	r3, [pc, #112]	; (8003670 <HAL_TIM_Base_MspInit+0x84>)
 8003600:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003602:	4b1b      	ldr	r3, [pc, #108]	; (8003670 <HAL_TIM_Base_MspInit+0x84>)
 8003604:	2180      	movs	r1, #128	; 0x80
 8003606:	0209      	lsls	r1, r1, #8
 8003608:	430a      	orrs	r2, r1
 800360a:	641a      	str	r2, [r3, #64]	; 0x40
 800360c:	4b18      	ldr	r3, [pc, #96]	; (8003670 <HAL_TIM_Base_MspInit+0x84>)
 800360e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003610:	2380      	movs	r3, #128	; 0x80
 8003612:	021b      	lsls	r3, r3, #8
 8003614:	4013      	ands	r3, r2
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800361a:	2200      	movs	r2, #0
 800361c:	2100      	movs	r1, #0
 800361e:	2013      	movs	r0, #19
 8003620:	f001 f9bc 	bl	800499c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003624:	2013      	movs	r0, #19
 8003626:	f001 f9ce 	bl	80049c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800362a:	e01a      	b.n	8003662 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM16)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a10      	ldr	r2, [pc, #64]	; (8003674 <HAL_TIM_Base_MspInit+0x88>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d115      	bne.n	8003662 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003636:	4b0e      	ldr	r3, [pc, #56]	; (8003670 <HAL_TIM_Base_MspInit+0x84>)
 8003638:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800363a:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <HAL_TIM_Base_MspInit+0x84>)
 800363c:	2180      	movs	r1, #128	; 0x80
 800363e:	0289      	lsls	r1, r1, #10
 8003640:	430a      	orrs	r2, r1
 8003642:	641a      	str	r2, [r3, #64]	; 0x40
 8003644:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <HAL_TIM_Base_MspInit+0x84>)
 8003646:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003648:	2380      	movs	r3, #128	; 0x80
 800364a:	029b      	lsls	r3, r3, #10
 800364c:	4013      	ands	r3, r2
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003652:	2200      	movs	r2, #0
 8003654:	2100      	movs	r1, #0
 8003656:	2015      	movs	r0, #21
 8003658:	f001 f9a0 	bl	800499c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800365c:	2015      	movs	r0, #21
 800365e:	f001 f9b2 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 8003662:	46c0      	nop			; (mov r8, r8)
 8003664:	46bd      	mov	sp, r7
 8003666:	b004      	add	sp, #16
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	40002000 	.word	0x40002000
 8003670:	40021000 	.word	0x40021000
 8003674:	40014400 	.word	0x40014400

08003678 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003678:	b590      	push	{r4, r7, lr}
 800367a:	b095      	sub	sp, #84	; 0x54
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003680:	233c      	movs	r3, #60	; 0x3c
 8003682:	18fb      	adds	r3, r7, r3
 8003684:	0018      	movs	r0, r3
 8003686:	2314      	movs	r3, #20
 8003688:	001a      	movs	r2, r3
 800368a:	2100      	movs	r1, #0
 800368c:	f003 fe15 	bl	80072ba <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003690:	2414      	movs	r4, #20
 8003692:	193b      	adds	r3, r7, r4
 8003694:	0018      	movs	r0, r3
 8003696:	2328      	movs	r3, #40	; 0x28
 8003698:	001a      	movs	r2, r3
 800369a:	2100      	movs	r1, #0
 800369c:	f003 fe0d 	bl	80072ba <memset>
  if(huart->Instance==USART1)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a22      	ldr	r2, [pc, #136]	; (8003730 <HAL_UART_MspInit+0xb8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d13d      	bne.n	8003726 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80036aa:	193b      	adds	r3, r7, r4
 80036ac:	2201      	movs	r2, #1
 80036ae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80036b0:	193b      	adds	r3, r7, r4
 80036b2:	2200      	movs	r2, #0
 80036b4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036b6:	193b      	adds	r3, r7, r4
 80036b8:	0018      	movs	r0, r3
 80036ba:	f002 fa85 	bl	8005bc8 <HAL_RCCEx_PeriphCLKConfig>
 80036be:	1e03      	subs	r3, r0, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80036c2:	f7ff fe2b 	bl	800331c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036c6:	4b1b      	ldr	r3, [pc, #108]	; (8003734 <HAL_UART_MspInit+0xbc>)
 80036c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036ca:	4b1a      	ldr	r3, [pc, #104]	; (8003734 <HAL_UART_MspInit+0xbc>)
 80036cc:	2180      	movs	r1, #128	; 0x80
 80036ce:	01c9      	lsls	r1, r1, #7
 80036d0:	430a      	orrs	r2, r1
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40
 80036d4:	4b17      	ldr	r3, [pc, #92]	; (8003734 <HAL_UART_MspInit+0xbc>)
 80036d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d8:	2380      	movs	r3, #128	; 0x80
 80036da:	01db      	lsls	r3, r3, #7
 80036dc:	4013      	ands	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036e2:	4b14      	ldr	r3, [pc, #80]	; (8003734 <HAL_UART_MspInit+0xbc>)
 80036e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036e6:	4b13      	ldr	r3, [pc, #76]	; (8003734 <HAL_UART_MspInit+0xbc>)
 80036e8:	2102      	movs	r1, #2
 80036ea:	430a      	orrs	r2, r1
 80036ec:	635a      	str	r2, [r3, #52]	; 0x34
 80036ee:	4b11      	ldr	r3, [pc, #68]	; (8003734 <HAL_UART_MspInit+0xbc>)
 80036f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f2:	2202      	movs	r2, #2
 80036f4:	4013      	ands	r3, r2
 80036f6:	60fb      	str	r3, [r7, #12]
 80036f8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 80036fa:	213c      	movs	r1, #60	; 0x3c
 80036fc:	187b      	adds	r3, r7, r1
 80036fe:	22c0      	movs	r2, #192	; 0xc0
 8003700:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003702:	187b      	adds	r3, r7, r1
 8003704:	2202      	movs	r2, #2
 8003706:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003708:	187b      	adds	r3, r7, r1
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370e:	187b      	adds	r3, r7, r1
 8003710:	2200      	movs	r2, #0
 8003712:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003714:	187b      	adds	r3, r7, r1
 8003716:	2200      	movs	r2, #0
 8003718:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800371a:	187b      	adds	r3, r7, r1
 800371c:	4a06      	ldr	r2, [pc, #24]	; (8003738 <HAL_UART_MspInit+0xc0>)
 800371e:	0019      	movs	r1, r3
 8003720:	0010      	movs	r0, r2
 8003722:	f001 fbbf 	bl	8004ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	46bd      	mov	sp, r7
 800372a:	b015      	add	sp, #84	; 0x54
 800372c:	bd90      	pop	{r4, r7, pc}
 800372e:	46c0      	nop			; (mov r8, r8)
 8003730:	40013800 	.word	0x40013800
 8003734:	40021000 	.word	0x40021000
 8003738:	50000400 	.word	0x50000400

0800373c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003740:	e7fe      	b.n	8003740 <NMI_Handler+0x4>

08003742 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003746:	e7fe      	b.n	8003746 <HardFault_Handler+0x4>

08003748 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800374c:	46c0      	nop			; (mov r8, r8)
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003760:	f000 f9ae 	bl	8003ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003764:	46c0      	nop			; (mov r8, r8)
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003770:	4b03      	ldr	r3, [pc, #12]	; (8003780 <DMA1_Channel1_IRQHandler+0x14>)
 8003772:	0018      	movs	r0, r3
 8003774:	f001 fa54 	bl	8004c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003778:	46c0      	nop			; (mov r8, r8)
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	46c0      	nop			; (mov r8, r8)
 8003780:	20000260 	.word	0x20000260

08003784 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003788:	4b03      	ldr	r3, [pc, #12]	; (8003798 <TIM14_IRQHandler+0x14>)
 800378a:	0018      	movs	r0, r3
 800378c:	f002 fc42 	bl	8006014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003790:	46c0      	nop			; (mov r8, r8)
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	200002bc 	.word	0x200002bc

0800379c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80037a0:	4b03      	ldr	r3, [pc, #12]	; (80037b0 <TIM16_IRQHandler+0x14>)
 80037a2:	0018      	movs	r0, r3
 80037a4:	f002 fc36 	bl	8006014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80037a8:	46c0      	nop			; (mov r8, r8)
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	20000308 	.word	0x20000308

080037b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
	return 1;
 80037b8:	2301      	movs	r3, #1
}
 80037ba:	0018      	movs	r0, r3
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <_kill>:

int _kill(int pid, int sig)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037ca:	f003 fd39 	bl	8007240 <__errno>
 80037ce:	0003      	movs	r3, r0
 80037d0:	2216      	movs	r2, #22
 80037d2:	601a      	str	r2, [r3, #0]
	return -1;
 80037d4:	2301      	movs	r3, #1
 80037d6:	425b      	negs	r3, r3
}
 80037d8:	0018      	movs	r0, r3
 80037da:	46bd      	mov	sp, r7
 80037dc:	b002      	add	sp, #8
 80037de:	bd80      	pop	{r7, pc}

080037e0 <_exit>:

void _exit (int status)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80037e8:	2301      	movs	r3, #1
 80037ea:	425a      	negs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	0011      	movs	r1, r2
 80037f0:	0018      	movs	r0, r3
 80037f2:	f7ff ffe5 	bl	80037c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80037f6:	e7fe      	b.n	80037f6 <_exit+0x16>

080037f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	e00a      	b.n	8003820 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800380a:	e000      	b.n	800380e <_read+0x16>
 800380c:	bf00      	nop
 800380e:	0001      	movs	r1, r0
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	1c5a      	adds	r2, r3, #1
 8003814:	60ba      	str	r2, [r7, #8]
 8003816:	b2ca      	uxtb	r2, r1
 8003818:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	3301      	adds	r3, #1
 800381e:	617b      	str	r3, [r7, #20]
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	429a      	cmp	r2, r3
 8003826:	dbf0      	blt.n	800380a <_read+0x12>
	}

return len;
 8003828:	687b      	ldr	r3, [r7, #4]
}
 800382a:	0018      	movs	r0, r3
 800382c:	46bd      	mov	sp, r7
 800382e:	b006      	add	sp, #24
 8003830:	bd80      	pop	{r7, pc}

08003832 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b086      	sub	sp, #24
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
 8003842:	e009      	b.n	8003858 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	1c5a      	adds	r2, r3, #1
 8003848:	60ba      	str	r2, [r7, #8]
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	0018      	movs	r0, r3
 800384e:	e000      	b.n	8003852 <_write+0x20>
 8003850:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	3301      	adds	r3, #1
 8003856:	617b      	str	r3, [r7, #20]
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	429a      	cmp	r2, r3
 800385e:	dbf1      	blt.n	8003844 <_write+0x12>
	}
	return len;
 8003860:	687b      	ldr	r3, [r7, #4]
}
 8003862:	0018      	movs	r0, r3
 8003864:	46bd      	mov	sp, r7
 8003866:	b006      	add	sp, #24
 8003868:	bd80      	pop	{r7, pc}

0800386a <_close>:

int _close(int file)
{
 800386a:	b580      	push	{r7, lr}
 800386c:	b082      	sub	sp, #8
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
	return -1;
 8003872:	2301      	movs	r3, #1
 8003874:	425b      	negs	r3, r3
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	b002      	add	sp, #8
 800387c:	bd80      	pop	{r7, pc}

0800387e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b082      	sub	sp, #8
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
 8003886:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2280      	movs	r2, #128	; 0x80
 800388c:	0192      	lsls	r2, r2, #6
 800388e:	605a      	str	r2, [r3, #4]
	return 0;
 8003890:	2300      	movs	r3, #0
}
 8003892:	0018      	movs	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	b002      	add	sp, #8
 8003898:	bd80      	pop	{r7, pc}

0800389a <_isatty>:

int _isatty(int file)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b082      	sub	sp, #8
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
	return 1;
 80038a2:	2301      	movs	r3, #1
}
 80038a4:	0018      	movs	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b002      	add	sp, #8
 80038aa:	bd80      	pop	{r7, pc}

080038ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
	return 0;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	0018      	movs	r0, r3
 80038bc:	46bd      	mov	sp, r7
 80038be:	b004      	add	sp, #16
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038cc:	4a14      	ldr	r2, [pc, #80]	; (8003920 <_sbrk+0x5c>)
 80038ce:	4b15      	ldr	r3, [pc, #84]	; (8003924 <_sbrk+0x60>)
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038d8:	4b13      	ldr	r3, [pc, #76]	; (8003928 <_sbrk+0x64>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d102      	bne.n	80038e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038e0:	4b11      	ldr	r3, [pc, #68]	; (8003928 <_sbrk+0x64>)
 80038e2:	4a12      	ldr	r2, [pc, #72]	; (800392c <_sbrk+0x68>)
 80038e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038e6:	4b10      	ldr	r3, [pc, #64]	; (8003928 <_sbrk+0x64>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	18d3      	adds	r3, r2, r3
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d207      	bcs.n	8003904 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038f4:	f003 fca4 	bl	8007240 <__errno>
 80038f8:	0003      	movs	r3, r0
 80038fa:	220c      	movs	r2, #12
 80038fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038fe:	2301      	movs	r3, #1
 8003900:	425b      	negs	r3, r3
 8003902:	e009      	b.n	8003918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003904:	4b08      	ldr	r3, [pc, #32]	; (8003928 <_sbrk+0x64>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800390a:	4b07      	ldr	r3, [pc, #28]	; (8003928 <_sbrk+0x64>)
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	18d2      	adds	r2, r2, r3
 8003912:	4b05      	ldr	r3, [pc, #20]	; (8003928 <_sbrk+0x64>)
 8003914:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003916:	68fb      	ldr	r3, [r7, #12]
}
 8003918:	0018      	movs	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	b006      	add	sp, #24
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20002000 	.word	0x20002000
 8003924:	00000400 	.word	0x00000400
 8003928:	20000428 	.word	0x20000428
 800392c:	20000440 	.word	0x20000440

08003930 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003934:	46c0      	nop			; (mov r8, r8)
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <new_trigger>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _potentiometer is a Potentiometer object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Trigger object
Trigger *new_trigger(Potentiometer *_potentiometer) {
 800393a:	b580      	push	{r7, lr}
 800393c:	b084      	sub	sp, #16
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
	Trigger *trigger = (Trigger*) malloc(sizeof(Trigger));
 8003942:	2004      	movs	r0, #4
 8003944:	f003 fca6 	bl	8007294 <malloc>
 8003948:	0003      	movs	r3, r0
 800394a:	60fb      	str	r3, [r7, #12]
	trigger->potentiometer = _potentiometer;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	601a      	str	r2, [r3, #0]
	return trigger;
 8003952:	68fb      	ldr	r3, [r7, #12]
}
 8003954:	0018      	movs	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	b004      	add	sp, #16
 800395a:	bd80      	pop	{r7, pc}

0800395c <get_trigger_input>:

// REQUIRES: trigger is a Trigger object
// MODIFIES: nothing
// EFFECTS: Returns the currently desired angle being commanded
// by user based on trigger
float get_trigger_input(Trigger *trigger) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
	uint32_t raw_counts = get_potentiometer_input(trigger->potentiometer);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	0018      	movs	r0, r3
 800396a:	f7ff fd23 	bl	80033b4 <get_potentiometer_input>
 800396e:	0003      	movs	r3, r0
 8003970:	617b      	str	r3, [r7, #20]
	float degrees = raw_counts * TRIGGER_DEGREES_PER_POTENTIOMETER_COUNTS;
 8003972:	6978      	ldr	r0, [r7, #20]
 8003974:	f7fd f838 	bl	80009e8 <__aeabi_ui2f>
 8003978:	1c03      	adds	r3, r0, #0
 800397a:	4906      	ldr	r1, [pc, #24]	; (8003994 <get_trigger_input+0x38>)
 800397c:	1c18      	adds	r0, r3, #0
 800397e:	f7fc feed 	bl	800075c <__aeabi_fmul>
 8003982:	1c03      	adds	r3, r0, #0
 8003984:	613b      	str	r3, [r7, #16]
	float degrees_corrected = degrees - TRIGGER_OFFSET_DEGREES;
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	60fb      	str	r3, [r7, #12]
	return degrees_corrected;
 800398a:	68fb      	ldr	r3, [r7, #12]
}
 800398c:	1c18      	adds	r0, r3, #0
 800398e:	46bd      	mov	sp, r7
 8003990:	b006      	add	sp, #24
 8003992:	bd80      	pop	{r7, pc}
 8003994:	3fb40000 	.word	0x3fb40000

08003998 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003998:	480d      	ldr	r0, [pc, #52]	; (80039d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800399a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800399c:	f7ff ffc8 	bl	8003930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039a0:	480c      	ldr	r0, [pc, #48]	; (80039d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80039a2:	490d      	ldr	r1, [pc, #52]	; (80039d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80039a4:	4a0d      	ldr	r2, [pc, #52]	; (80039dc <LoopForever+0xe>)
  movs r3, #0
 80039a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039a8:	e002      	b.n	80039b0 <LoopCopyDataInit>

080039aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039ae:	3304      	adds	r3, #4

080039b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039b4:	d3f9      	bcc.n	80039aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039b6:	4a0a      	ldr	r2, [pc, #40]	; (80039e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80039b8:	4c0a      	ldr	r4, [pc, #40]	; (80039e4 <LoopForever+0x16>)
  movs r3, #0
 80039ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039bc:	e001      	b.n	80039c2 <LoopFillZerobss>

080039be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039c0:	3204      	adds	r2, #4

080039c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039c4:	d3fb      	bcc.n	80039be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80039c6:	f003 fc41 	bl	800724c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80039ca:	f7ff f9c3 	bl	8002d54 <main>

080039ce <LoopForever>:

LoopForever:
  b LoopForever
 80039ce:	e7fe      	b.n	80039ce <LoopForever>
  ldr   r0, =_estack
 80039d0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80039d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039d8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80039dc:	0800c32c 	.word	0x0800c32c
  ldr r2, =_sbss
 80039e0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80039e4:	20000440 	.word	0x20000440

080039e8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80039e8:	e7fe      	b.n	80039e8 <ADC1_IRQHandler>
	...

080039ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80039f2:	1dfb      	adds	r3, r7, #7
 80039f4:	2200      	movs	r2, #0
 80039f6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039f8:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <HAL_Init+0x3c>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <HAL_Init+0x3c>)
 80039fe:	2180      	movs	r1, #128	; 0x80
 8003a00:	0049      	lsls	r1, r1, #1
 8003a02:	430a      	orrs	r2, r1
 8003a04:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a06:	2003      	movs	r0, #3
 8003a08:	f000 f810 	bl	8003a2c <HAL_InitTick>
 8003a0c:	1e03      	subs	r3, r0, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003a10:	1dfb      	adds	r3, r7, #7
 8003a12:	2201      	movs	r2, #1
 8003a14:	701a      	strb	r2, [r3, #0]
 8003a16:	e001      	b.n	8003a1c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003a18:	f7ff fd3a 	bl	8003490 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a1c:	1dfb      	adds	r3, r7, #7
 8003a1e:	781b      	ldrb	r3, [r3, #0]
}
 8003a20:	0018      	movs	r0, r3
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b002      	add	sp, #8
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40022000 	.word	0x40022000

08003a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a2c:	b590      	push	{r4, r7, lr}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003a34:	230f      	movs	r3, #15
 8003a36:	18fb      	adds	r3, r7, r3
 8003a38:	2200      	movs	r2, #0
 8003a3a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003a3c:	4b1d      	ldr	r3, [pc, #116]	; (8003ab4 <HAL_InitTick+0x88>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d02b      	beq.n	8003a9c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003a44:	4b1c      	ldr	r3, [pc, #112]	; (8003ab8 <HAL_InitTick+0x8c>)
 8003a46:	681c      	ldr	r4, [r3, #0]
 8003a48:	4b1a      	ldr	r3, [pc, #104]	; (8003ab4 <HAL_InitTick+0x88>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	0019      	movs	r1, r3
 8003a4e:	23fa      	movs	r3, #250	; 0xfa
 8003a50:	0098      	lsls	r0, r3, #2
 8003a52:	f7fc fb73 	bl	800013c <__udivsi3>
 8003a56:	0003      	movs	r3, r0
 8003a58:	0019      	movs	r1, r3
 8003a5a:	0020      	movs	r0, r4
 8003a5c:	f7fc fb6e 	bl	800013c <__udivsi3>
 8003a60:	0003      	movs	r3, r0
 8003a62:	0018      	movs	r0, r3
 8003a64:	f000 ffbf 	bl	80049e6 <HAL_SYSTICK_Config>
 8003a68:	1e03      	subs	r3, r0, #0
 8003a6a:	d112      	bne.n	8003a92 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b03      	cmp	r3, #3
 8003a70:	d80a      	bhi.n	8003a88 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a72:	6879      	ldr	r1, [r7, #4]
 8003a74:	2301      	movs	r3, #1
 8003a76:	425b      	negs	r3, r3
 8003a78:	2200      	movs	r2, #0
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f000 ff8e 	bl	800499c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a80:	4b0e      	ldr	r3, [pc, #56]	; (8003abc <HAL_InitTick+0x90>)
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	601a      	str	r2, [r3, #0]
 8003a86:	e00d      	b.n	8003aa4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003a88:	230f      	movs	r3, #15
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	701a      	strb	r2, [r3, #0]
 8003a90:	e008      	b.n	8003aa4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a92:	230f      	movs	r3, #15
 8003a94:	18fb      	adds	r3, r7, r3
 8003a96:	2201      	movs	r2, #1
 8003a98:	701a      	strb	r2, [r3, #0]
 8003a9a:	e003      	b.n	8003aa4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a9c:	230f      	movs	r3, #15
 8003a9e:	18fb      	adds	r3, r7, r3
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003aa4:	230f      	movs	r3, #15
 8003aa6:	18fb      	adds	r3, r7, r3
 8003aa8:	781b      	ldrb	r3, [r3, #0]
}
 8003aaa:	0018      	movs	r0, r3
 8003aac:	46bd      	mov	sp, r7
 8003aae:	b005      	add	sp, #20
 8003ab0:	bd90      	pop	{r4, r7, pc}
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	20000008 	.word	0x20000008
 8003ab8:	20000000 	.word	0x20000000
 8003abc:	20000004 	.word	0x20000004

08003ac0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <HAL_IncTick+0x1c>)
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	001a      	movs	r2, r3
 8003aca:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <HAL_IncTick+0x20>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	18d2      	adds	r2, r2, r3
 8003ad0:	4b03      	ldr	r3, [pc, #12]	; (8003ae0 <HAL_IncTick+0x20>)
 8003ad2:	601a      	str	r2, [r3, #0]
}
 8003ad4:	46c0      	nop			; (mov r8, r8)
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	20000008 	.word	0x20000008
 8003ae0:	2000042c 	.word	0x2000042c

08003ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ae8:	4b02      	ldr	r3, [pc, #8]	; (8003af4 <HAL_GetTick+0x10>)
 8003aea:	681b      	ldr	r3, [r3, #0]
}
 8003aec:	0018      	movs	r0, r3
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	2000042c 	.word	0x2000042c

08003af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b00:	f7ff fff0 	bl	8003ae4 <HAL_GetTick>
 8003b04:	0003      	movs	r3, r0
 8003b06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	d005      	beq.n	8003b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <HAL_Delay+0x44>)
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	001a      	movs	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	189b      	adds	r3, r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b1e:	46c0      	nop			; (mov r8, r8)
 8003b20:	f7ff ffe0 	bl	8003ae4 <HAL_GetTick>
 8003b24:	0002      	movs	r2, r0
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d8f7      	bhi.n	8003b20 <HAL_Delay+0x28>
  {
  }
}
 8003b30:	46c0      	nop			; (mov r8, r8)
 8003b32:	46c0      	nop			; (mov r8, r8)
 8003b34:	46bd      	mov	sp, r7
 8003b36:	b004      	add	sp, #16
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	20000008 	.word	0x20000008

08003b40 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a05      	ldr	r2, [pc, #20]	; (8003b64 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003b50:	401a      	ands	r2, r3
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	431a      	orrs	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	601a      	str	r2, [r3, #0]
}
 8003b5a:	46c0      	nop			; (mov r8, r8)
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b002      	add	sp, #8
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			; (mov r8, r8)
 8003b64:	fe3fffff 	.word	0xfe3fffff

08003b68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	23e0      	movs	r3, #224	; 0xe0
 8003b76:	045b      	lsls	r3, r3, #17
 8003b78:	4013      	ands	r3, r2
}
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	b002      	add	sp, #8
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	60f8      	str	r0, [r7, #12]
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	2104      	movs	r1, #4
 8003b96:	400a      	ands	r2, r1
 8003b98:	2107      	movs	r1, #7
 8003b9a:	4091      	lsls	r1, r2
 8003b9c:	000a      	movs	r2, r1
 8003b9e:	43d2      	mvns	r2, r2
 8003ba0:	401a      	ands	r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2104      	movs	r1, #4
 8003ba6:	400b      	ands	r3, r1
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4099      	lsls	r1, r3
 8003bac:	000b      	movs	r3, r1
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003bb4:	46c0      	nop			; (mov r8, r8)
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	b004      	add	sp, #16
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	683a      	ldr	r2, [r7, #0]
 8003bcc:	2104      	movs	r1, #4
 8003bce:	400a      	ands	r2, r1
 8003bd0:	2107      	movs	r1, #7
 8003bd2:	4091      	lsls	r1, r2
 8003bd4:	000a      	movs	r2, r1
 8003bd6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	2104      	movs	r1, #4
 8003bdc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003bde:	40da      	lsrs	r2, r3
 8003be0:	0013      	movs	r3, r2
}
 8003be2:	0018      	movs	r0, r3
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b002      	add	sp, #8
 8003be8:	bd80      	pop	{r7, pc}

08003bea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b082      	sub	sp, #8
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	23c0      	movs	r3, #192	; 0xc0
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d101      	bne.n	8003c02 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e000      	b.n	8003c04 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	0018      	movs	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b002      	add	sp, #8
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	211f      	movs	r1, #31
 8003c20:	400a      	ands	r2, r1
 8003c22:	210f      	movs	r1, #15
 8003c24:	4091      	lsls	r1, r2
 8003c26:	000a      	movs	r2, r1
 8003c28:	43d2      	mvns	r2, r2
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	0e9b      	lsrs	r3, r3, #26
 8003c30:	210f      	movs	r1, #15
 8003c32:	4019      	ands	r1, r3
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	201f      	movs	r0, #31
 8003c38:	4003      	ands	r3, r0
 8003c3a:	4099      	lsls	r1, r3
 8003c3c:	000b      	movs	r3, r1
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003c44:	46c0      	nop			; (mov r8, r8)
 8003c46:	46bd      	mov	sp, r7
 8003c48:	b004      	add	sp, #16
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	035b      	lsls	r3, r3, #13
 8003c5e:	0b5b      	lsrs	r3, r3, #13
 8003c60:	431a      	orrs	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c66:	46c0      	nop			; (mov r8, r8)
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b002      	add	sp, #8
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	0352      	lsls	r2, r2, #13
 8003c80:	0b52      	lsrs	r2, r2, #13
 8003c82:	43d2      	mvns	r2, r2
 8003c84:	401a      	ands	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	b002      	add	sp, #8
 8003c90:	bd80      	pop	{r7, pc}
	...

08003c94 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	0212      	lsls	r2, r2, #8
 8003ca8:	43d2      	mvns	r2, r2
 8003caa:	401a      	ands	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	021b      	lsls	r3, r3, #8
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	400b      	ands	r3, r1
 8003cb4:	4904      	ldr	r1, [pc, #16]	; (8003cc8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003cb6:	400b      	ands	r3, r1
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b004      	add	sp, #16
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	07ffff00 	.word	0x07ffff00

08003ccc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	4a05      	ldr	r2, [pc, #20]	; (8003cf0 <LL_ADC_EnableInternalRegulator+0x24>)
 8003cda:	4013      	ands	r3, r2
 8003cdc:	2280      	movs	r2, #128	; 0x80
 8003cde:	0552      	lsls	r2, r2, #21
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	b002      	add	sp, #8
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	6fffffe8 	.word	0x6fffffe8

08003cf4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	055b      	lsls	r3, r3, #21
 8003d04:	401a      	ands	r2, r3
 8003d06:	2380      	movs	r3, #128	; 0x80
 8003d08:	055b      	lsls	r3, r3, #21
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d101      	bne.n	8003d12 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	0018      	movs	r0, r3
 8003d16:	46bd      	mov	sp, r7
 8003d18:	b002      	add	sp, #8
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	4a04      	ldr	r2, [pc, #16]	; (8003d3c <LL_ADC_Enable+0x20>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b002      	add	sp, #8
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	7fffffe8 	.word	0x7fffffe8

08003d40 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	4a04      	ldr	r2, [pc, #16]	; (8003d60 <LL_ADC_Disable+0x20>)
 8003d4e:	4013      	ands	r3, r2
 8003d50:	2202      	movs	r2, #2
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003d58:	46c0      	nop			; (mov r8, r8)
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	b002      	add	sp, #8
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	7fffffe8 	.word	0x7fffffe8

08003d64 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	2201      	movs	r2, #1
 8003d72:	4013      	ands	r3, r2
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <LL_ADC_IsEnabled+0x18>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <LL_ADC_IsEnabled+0x1a>
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b002      	add	sp, #8
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4a04      	ldr	r2, [pc, #16]	; (8003da8 <LL_ADC_REG_StartConversion+0x20>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	2204      	movs	r2, #4
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003da0:	46c0      	nop			; (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b002      	add	sp, #8
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	7fffffe8 	.word	0x7fffffe8

08003dac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2204      	movs	r2, #4
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d101      	bne.n	8003dc4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e000      	b.n	8003dc6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	b002      	add	sp, #8
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dd8:	231f      	movs	r3, #31
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e17f      	b.n	80040f6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	0018      	movs	r0, r3
 8003e02:	f7ff fb69 	bl	80034d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2254      	movs	r2, #84	; 0x54
 8003e10:	2100      	movs	r1, #0
 8003e12:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f7ff ff6b 	bl	8003cf4 <LL_ADC_IsInternalRegulatorEnabled>
 8003e1e:	1e03      	subs	r3, r0, #0
 8003e20:	d115      	bne.n	8003e4e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	0018      	movs	r0, r3
 8003e28:	f7ff ff50 	bl	8003ccc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e2c:	4bb4      	ldr	r3, [pc, #720]	; (8004100 <HAL_ADC_Init+0x330>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	49b4      	ldr	r1, [pc, #720]	; (8004104 <HAL_ADC_Init+0x334>)
 8003e32:	0018      	movs	r0, r3
 8003e34:	f7fc f982 	bl	800013c <__udivsi3>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003e40:	e002      	b.n	8003e48 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1f9      	bne.n	8003e42 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	0018      	movs	r0, r3
 8003e54:	f7ff ff4e 	bl	8003cf4 <LL_ADC_IsInternalRegulatorEnabled>
 8003e58:	1e03      	subs	r3, r0, #0
 8003e5a:	d10f      	bne.n	8003e7c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e60:	2210      	movs	r2, #16
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e74:	231f      	movs	r3, #31
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	2201      	movs	r2, #1
 8003e7a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	0018      	movs	r0, r3
 8003e82:	f7ff ff93 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 8003e86:	0003      	movs	r3, r0
 8003e88:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e8e:	2210      	movs	r2, #16
 8003e90:	4013      	ands	r3, r2
 8003e92:	d000      	beq.n	8003e96 <HAL_ADC_Init+0xc6>
 8003e94:	e122      	b.n	80040dc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d000      	beq.n	8003e9e <HAL_ADC_Init+0xce>
 8003e9c:	e11e      	b.n	80040dc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea2:	4a99      	ldr	r2, [pc, #612]	; (8004108 <HAL_ADC_Init+0x338>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7ff ff56 	bl	8003d64 <LL_ADC_IsEnabled>
 8003eb8:	1e03      	subs	r3, r0, #0
 8003eba:	d000      	beq.n	8003ebe <HAL_ADC_Init+0xee>
 8003ebc:	e0ad      	b.n	800401a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	7e1b      	ldrb	r3, [r3, #24]
 8003ec6:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ec8:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	7e5b      	ldrb	r3, [r3, #25]
 8003ece:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003ed0:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	7e9b      	ldrb	r3, [r3, #26]
 8003ed6:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003ed8:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_ADC_Init+0x118>
 8003ee2:	2380      	movs	r3, #128	; 0x80
 8003ee4:	015b      	lsls	r3, r3, #5
 8003ee6:	e000      	b.n	8003eea <HAL_ADC_Init+0x11a>
 8003ee8:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003eea:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003ef0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	da04      	bge.n	8003f04 <HAL_ADC_Init+0x134>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	085b      	lsrs	r3, r3, #1
 8003f02:	e001      	b.n	8003f08 <HAL_ADC_Init+0x138>
 8003f04:	2380      	movs	r3, #128	; 0x80
 8003f06:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8003f08:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	212c      	movs	r1, #44	; 0x2c
 8003f0e:	5c5b      	ldrb	r3, [r3, r1]
 8003f10:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003f12:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	5c9b      	ldrb	r3, [r3, r2]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d115      	bne.n	8003f50 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	7e9b      	ldrb	r3, [r3, #26]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d105      	bne.n	8003f38 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	2280      	movs	r2, #128	; 0x80
 8003f30:	0252      	lsls	r2, r2, #9
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
 8003f36:	e00b      	b.n	8003f50 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f48:	2201      	movs	r2, #1
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00a      	beq.n	8003f6e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f5c:	23e0      	movs	r3, #224	; 0xe0
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003f66:	4313      	orrs	r3, r2
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	4a65      	ldr	r2, [pc, #404]	; (800410c <HAL_ADC_Init+0x33c>)
 8003f76:	4013      	ands	r3, r2
 8003f78:	0019      	movs	r1, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	0f9b      	lsrs	r3, r3, #30
 8003f8a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003f90:	4313      	orrs	r3, r2
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	223c      	movs	r2, #60	; 0x3c
 8003f9c:	5c9b      	ldrb	r3, [r3, r2]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d111      	bne.n	8003fc6 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	0f9b      	lsrs	r3, r3, #30
 8003fa8:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003fae:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003fb4:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003fba:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	4a50      	ldr	r2, [pc, #320]	; (8004110 <HAL_ADC_Init+0x340>)
 8003fce:	4013      	ands	r3, r2
 8003fd0:	0019      	movs	r1, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	23c0      	movs	r3, #192	; 0xc0
 8003fe2:	061b      	lsls	r3, r3, #24
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d018      	beq.n	800401a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003fec:	2380      	movs	r3, #128	; 0x80
 8003fee:	05db      	lsls	r3, r3, #23
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d012      	beq.n	800401a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003ff8:	2380      	movs	r3, #128	; 0x80
 8003ffa:	061b      	lsls	r3, r3, #24
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d00c      	beq.n	800401a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004000:	4b44      	ldr	r3, [pc, #272]	; (8004114 <HAL_ADC_Init+0x344>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a44      	ldr	r2, [pc, #272]	; (8004118 <HAL_ADC_Init+0x348>)
 8004006:	4013      	ands	r3, r2
 8004008:	0019      	movs	r1, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	23f0      	movs	r3, #240	; 0xf0
 8004010:	039b      	lsls	r3, r3, #14
 8004012:	401a      	ands	r2, r3
 8004014:	4b3f      	ldr	r3, [pc, #252]	; (8004114 <HAL_ADC_Init+0x344>)
 8004016:	430a      	orrs	r2, r1
 8004018:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6818      	ldr	r0, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004022:	001a      	movs	r2, r3
 8004024:	2100      	movs	r1, #0
 8004026:	f7ff fdac 	bl	8003b82 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004032:	493a      	ldr	r1, [pc, #232]	; (800411c <HAL_ADC_Init+0x34c>)
 8004034:	001a      	movs	r2, r3
 8004036:	f7ff fda4 	bl	8003b82 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d109      	bne.n	8004056 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2110      	movs	r1, #16
 800404e:	4249      	negs	r1, r1
 8004050:	430a      	orrs	r2, r1
 8004052:	629a      	str	r2, [r3, #40]	; 0x28
 8004054:	e018      	b.n	8004088 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691a      	ldr	r2, [r3, #16]
 800405a:	2380      	movs	r3, #128	; 0x80
 800405c:	039b      	lsls	r3, r3, #14
 800405e:	429a      	cmp	r2, r3
 8004060:	d112      	bne.n	8004088 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	3b01      	subs	r3, #1
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	221c      	movs	r2, #28
 8004072:	4013      	ands	r3, r2
 8004074:	2210      	movs	r2, #16
 8004076:	4252      	negs	r2, r2
 8004078:	409a      	lsls	r2, r3
 800407a:	0011      	movs	r1, r2
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2100      	movs	r1, #0
 800408e:	0018      	movs	r0, r3
 8004090:	f7ff fd94 	bl	8003bbc <LL_ADC_GetSamplingTimeCommonChannels>
 8004094:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800409a:	429a      	cmp	r2, r3
 800409c:	d10b      	bne.n	80040b6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040a8:	2203      	movs	r2, #3
 80040aa:	4393      	bics	r3, r2
 80040ac:	2201      	movs	r2, #1
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80040b4:	e01c      	b.n	80040f0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ba:	2212      	movs	r2, #18
 80040bc:	4393      	bics	r3, r2
 80040be:	2210      	movs	r2, #16
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ca:	2201      	movs	r2, #1
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80040d2:	231f      	movs	r3, #31
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	2201      	movs	r2, #1
 80040d8:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80040da:	e009      	b.n	80040f0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e0:	2210      	movs	r2, #16
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80040e8:	231f      	movs	r3, #31
 80040ea:	18fb      	adds	r3, r7, r3
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80040f0:	231f      	movs	r3, #31
 80040f2:	18fb      	adds	r3, r7, r3
 80040f4:	781b      	ldrb	r3, [r3, #0]
}
 80040f6:	0018      	movs	r0, r3
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b008      	add	sp, #32
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	20000000 	.word	0x20000000
 8004104:	00030d40 	.word	0x00030d40
 8004108:	fffffefd 	.word	0xfffffefd
 800410c:	fffe0201 	.word	0xfffe0201
 8004110:	1ffffc02 	.word	0x1ffffc02
 8004114:	40012708 	.word	0x40012708
 8004118:	ffc3ffff 	.word	0xffc3ffff
 800411c:	07ffff04 	.word	0x07ffff04

08004120 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004120:	b5b0      	push	{r4, r5, r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	0018      	movs	r0, r3
 8004132:	f7ff fe3b 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 8004136:	1e03      	subs	r3, r0, #0
 8004138:	d16c      	bne.n	8004214 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2254      	movs	r2, #84	; 0x54
 800413e:	5c9b      	ldrb	r3, [r3, r2]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_ADC_Start_DMA+0x28>
 8004144:	2302      	movs	r3, #2
 8004146:	e06c      	b.n	8004222 <HAL_ADC_Start_DMA+0x102>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2254      	movs	r2, #84	; 0x54
 800414c:	2101      	movs	r1, #1
 800414e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	2201      	movs	r2, #1
 8004158:	4013      	ands	r3, r2
 800415a:	d113      	bne.n	8004184 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	0018      	movs	r0, r3
 8004162:	f7ff fdff 	bl	8003d64 <LL_ADC_IsEnabled>
 8004166:	1e03      	subs	r3, r0, #0
 8004168:	d004      	beq.n	8004174 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	0018      	movs	r0, r3
 8004170:	f7ff fde6 	bl	8003d40 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2101      	movs	r1, #1
 8004180:	430a      	orrs	r2, r1
 8004182:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004184:	2517      	movs	r5, #23
 8004186:	197c      	adds	r4, r7, r5
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	0018      	movs	r0, r3
 800418c:	f000 fa46 	bl	800461c <ADC_Enable>
 8004190:	0003      	movs	r3, r0
 8004192:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004194:	002c      	movs	r4, r5
 8004196:	193b      	adds	r3, r7, r4
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d13e      	bne.n	800421c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a2:	4a22      	ldr	r2, [pc, #136]	; (800422c <HAL_ADC_Start_DMA+0x10c>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	2280      	movs	r2, #128	; 0x80
 80041a8:	0052      	lsls	r2, r2, #1
 80041aa:	431a      	orrs	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041ba:	4a1d      	ldr	r2, [pc, #116]	; (8004230 <HAL_ADC_Start_DMA+0x110>)
 80041bc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c2:	4a1c      	ldr	r2, [pc, #112]	; (8004234 <HAL_ADC_Start_DMA+0x114>)
 80041c4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041ca:	4a1b      	ldr	r2, [pc, #108]	; (8004238 <HAL_ADC_Start_DMA+0x118>)
 80041cc:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	221c      	movs	r2, #28
 80041d4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2254      	movs	r2, #84	; 0x54
 80041da:	2100      	movs	r1, #0
 80041dc:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2110      	movs	r1, #16
 80041ea:	430a      	orrs	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3340      	adds	r3, #64	; 0x40
 80041f8:	0019      	movs	r1, r3
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	193c      	adds	r4, r7, r4
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f000 fc88 	bl	8004b14 <HAL_DMA_Start_IT>
 8004204:	0003      	movs	r3, r0
 8004206:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	0018      	movs	r0, r3
 800420e:	f7ff fdbb 	bl	8003d88 <LL_ADC_REG_StartConversion>
 8004212:	e003      	b.n	800421c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004214:	2317      	movs	r3, #23
 8004216:	18fb      	adds	r3, r7, r3
 8004218:	2202      	movs	r2, #2
 800421a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800421c:	2317      	movs	r3, #23
 800421e:	18fb      	adds	r3, r7, r3
 8004220:	781b      	ldrb	r3, [r3, #0]
}
 8004222:	0018      	movs	r0, r3
 8004224:	46bd      	mov	sp, r7
 8004226:	b006      	add	sp, #24
 8004228:	bdb0      	pop	{r4, r5, r7, pc}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	fffff0fe 	.word	0xfffff0fe
 8004230:	08004729 	.word	0x08004729
 8004234:	080047f1 	.word	0x080047f1
 8004238:	0800480f 	.word	0x0800480f

0800423c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004244:	46c0      	nop			; (mov r8, r8)
 8004246:	46bd      	mov	sp, r7
 8004248:	b002      	add	sp, #8
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	46bd      	mov	sp, r7
 8004258:	b002      	add	sp, #8
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004264:	46c0      	nop			; (mov r8, r8)
 8004266:	46bd      	mov	sp, r7
 8004268:	b002      	add	sp, #8
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004276:	2317      	movs	r3, #23
 8004278:	18fb      	adds	r3, r7, r3
 800427a:	2200      	movs	r2, #0
 800427c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2254      	movs	r2, #84	; 0x54
 8004286:	5c9b      	ldrb	r3, [r3, r2]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d101      	bne.n	8004290 <HAL_ADC_ConfigChannel+0x24>
 800428c:	2302      	movs	r3, #2
 800428e:	e1c0      	b.n	8004612 <HAL_ADC_ConfigChannel+0x3a6>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2254      	movs	r2, #84	; 0x54
 8004294:	2101      	movs	r1, #1
 8004296:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	0018      	movs	r0, r3
 800429e:	f7ff fd85 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 80042a2:	1e03      	subs	r3, r0, #0
 80042a4:	d000      	beq.n	80042a8 <HAL_ADC_ConfigChannel+0x3c>
 80042a6:	e1a3      	b.n	80045f0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d100      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x46>
 80042b0:	e143      	b.n	800453a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691a      	ldr	r2, [r3, #16]
 80042b6:	2380      	movs	r3, #128	; 0x80
 80042b8:	061b      	lsls	r3, r3, #24
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d004      	beq.n	80042c8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042c2:	4ac1      	ldr	r2, [pc, #772]	; (80045c8 <HAL_ADC_ConfigChannel+0x35c>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d108      	bne.n	80042da <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	0019      	movs	r1, r3
 80042d2:	0010      	movs	r0, r2
 80042d4:	f7ff fcba 	bl	8003c4c <LL_ADC_REG_SetSequencerChAdd>
 80042d8:	e0c9      	b.n	800446e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	211f      	movs	r1, #31
 80042e4:	400b      	ands	r3, r1
 80042e6:	210f      	movs	r1, #15
 80042e8:	4099      	lsls	r1, r3
 80042ea:	000b      	movs	r3, r1
 80042ec:	43db      	mvns	r3, r3
 80042ee:	4013      	ands	r3, r2
 80042f0:	0019      	movs	r1, r3
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	035b      	lsls	r3, r3, #13
 80042f8:	0b5b      	lsrs	r3, r3, #13
 80042fa:	d105      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x9c>
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	0e9b      	lsrs	r3, r3, #26
 8004302:	221f      	movs	r2, #31
 8004304:	4013      	ands	r3, r2
 8004306:	e098      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2201      	movs	r2, #1
 800430e:	4013      	ands	r3, r2
 8004310:	d000      	beq.n	8004314 <HAL_ADC_ConfigChannel+0xa8>
 8004312:	e091      	b.n	8004438 <HAL_ADC_ConfigChannel+0x1cc>
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2202      	movs	r2, #2
 800431a:	4013      	ands	r3, r2
 800431c:	d000      	beq.n	8004320 <HAL_ADC_ConfigChannel+0xb4>
 800431e:	e089      	b.n	8004434 <HAL_ADC_ConfigChannel+0x1c8>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2204      	movs	r2, #4
 8004326:	4013      	ands	r3, r2
 8004328:	d000      	beq.n	800432c <HAL_ADC_ConfigChannel+0xc0>
 800432a:	e081      	b.n	8004430 <HAL_ADC_ConfigChannel+0x1c4>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2208      	movs	r2, #8
 8004332:	4013      	ands	r3, r2
 8004334:	d000      	beq.n	8004338 <HAL_ADC_ConfigChannel+0xcc>
 8004336:	e079      	b.n	800442c <HAL_ADC_ConfigChannel+0x1c0>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2210      	movs	r2, #16
 800433e:	4013      	ands	r3, r2
 8004340:	d000      	beq.n	8004344 <HAL_ADC_ConfigChannel+0xd8>
 8004342:	e071      	b.n	8004428 <HAL_ADC_ConfigChannel+0x1bc>
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2220      	movs	r2, #32
 800434a:	4013      	ands	r3, r2
 800434c:	d000      	beq.n	8004350 <HAL_ADC_ConfigChannel+0xe4>
 800434e:	e069      	b.n	8004424 <HAL_ADC_ConfigChannel+0x1b8>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2240      	movs	r2, #64	; 0x40
 8004356:	4013      	ands	r3, r2
 8004358:	d000      	beq.n	800435c <HAL_ADC_ConfigChannel+0xf0>
 800435a:	e061      	b.n	8004420 <HAL_ADC_ConfigChannel+0x1b4>
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2280      	movs	r2, #128	; 0x80
 8004362:	4013      	ands	r3, r2
 8004364:	d000      	beq.n	8004368 <HAL_ADC_ConfigChannel+0xfc>
 8004366:	e059      	b.n	800441c <HAL_ADC_ConfigChannel+0x1b0>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	4013      	ands	r3, r2
 8004372:	d151      	bne.n	8004418 <HAL_ADC_ConfigChannel+0x1ac>
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	2380      	movs	r3, #128	; 0x80
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4013      	ands	r3, r2
 800437e:	d149      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x1a8>
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	2380      	movs	r3, #128	; 0x80
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	4013      	ands	r3, r2
 800438a:	d141      	bne.n	8004410 <HAL_ADC_ConfigChannel+0x1a4>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	011b      	lsls	r3, r3, #4
 8004394:	4013      	ands	r3, r2
 8004396:	d139      	bne.n	800440c <HAL_ADC_ConfigChannel+0x1a0>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	2380      	movs	r3, #128	; 0x80
 800439e:	015b      	lsls	r3, r3, #5
 80043a0:	4013      	ands	r3, r2
 80043a2:	d131      	bne.n	8004408 <HAL_ADC_ConfigChannel+0x19c>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	2380      	movs	r3, #128	; 0x80
 80043aa:	019b      	lsls	r3, r3, #6
 80043ac:	4013      	ands	r3, r2
 80043ae:	d129      	bne.n	8004404 <HAL_ADC_ConfigChannel+0x198>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	2380      	movs	r3, #128	; 0x80
 80043b6:	01db      	lsls	r3, r3, #7
 80043b8:	4013      	ands	r3, r2
 80043ba:	d121      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x194>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	2380      	movs	r3, #128	; 0x80
 80043c2:	021b      	lsls	r3, r3, #8
 80043c4:	4013      	ands	r3, r2
 80043c6:	d119      	bne.n	80043fc <HAL_ADC_ConfigChannel+0x190>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	2380      	movs	r3, #128	; 0x80
 80043ce:	025b      	lsls	r3, r3, #9
 80043d0:	4013      	ands	r3, r2
 80043d2:	d111      	bne.n	80043f8 <HAL_ADC_ConfigChannel+0x18c>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	2380      	movs	r3, #128	; 0x80
 80043da:	029b      	lsls	r3, r3, #10
 80043dc:	4013      	ands	r3, r2
 80043de:	d109      	bne.n	80043f4 <HAL_ADC_ConfigChannel+0x188>
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	2380      	movs	r3, #128	; 0x80
 80043e6:	02db      	lsls	r3, r3, #11
 80043e8:	4013      	ands	r3, r2
 80043ea:	d001      	beq.n	80043f0 <HAL_ADC_ConfigChannel+0x184>
 80043ec:	2312      	movs	r3, #18
 80043ee:	e024      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 80043f0:	2300      	movs	r3, #0
 80043f2:	e022      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 80043f4:	2311      	movs	r3, #17
 80043f6:	e020      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 80043f8:	2310      	movs	r3, #16
 80043fa:	e01e      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 80043fc:	230f      	movs	r3, #15
 80043fe:	e01c      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004400:	230e      	movs	r3, #14
 8004402:	e01a      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004404:	230d      	movs	r3, #13
 8004406:	e018      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004408:	230c      	movs	r3, #12
 800440a:	e016      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 800440c:	230b      	movs	r3, #11
 800440e:	e014      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004410:	230a      	movs	r3, #10
 8004412:	e012      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004414:	2309      	movs	r3, #9
 8004416:	e010      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004418:	2308      	movs	r3, #8
 800441a:	e00e      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 800441c:	2307      	movs	r3, #7
 800441e:	e00c      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004420:	2306      	movs	r3, #6
 8004422:	e00a      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004424:	2305      	movs	r3, #5
 8004426:	e008      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004428:	2304      	movs	r3, #4
 800442a:	e006      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 800442c:	2303      	movs	r3, #3
 800442e:	e004      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004430:	2302      	movs	r3, #2
 8004432:	e002      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004434:	2301      	movs	r3, #1
 8004436:	e000      	b.n	800443a <HAL_ADC_ConfigChannel+0x1ce>
 8004438:	2300      	movs	r3, #0
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	6852      	ldr	r2, [r2, #4]
 800443e:	201f      	movs	r0, #31
 8004440:	4002      	ands	r2, r0
 8004442:	4093      	lsls	r3, r2
 8004444:	000a      	movs	r2, r1
 8004446:	431a      	orrs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	089b      	lsrs	r3, r3, #2
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	429a      	cmp	r2, r3
 800445a:	d808      	bhi.n	800446e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	6859      	ldr	r1, [r3, #4]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	001a      	movs	r2, r3
 800446a:	f7ff fbcf 	bl	8003c0c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6819      	ldr	r1, [r3, #0]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	001a      	movs	r2, r3
 800447c:	f7ff fc0a 	bl	8003c94 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	db00      	blt.n	800448a <HAL_ADC_ConfigChannel+0x21e>
 8004488:	e0bc      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800448a:	4b50      	ldr	r3, [pc, #320]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 800448c:	0018      	movs	r0, r3
 800448e:	f7ff fb6b 	bl	8003b68 <LL_ADC_GetCommonPathInternalCh>
 8004492:	0003      	movs	r3, r0
 8004494:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a4d      	ldr	r2, [pc, #308]	; (80045d0 <HAL_ADC_ConfigChannel+0x364>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d122      	bne.n	80044e6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	2380      	movs	r3, #128	; 0x80
 80044a4:	041b      	lsls	r3, r3, #16
 80044a6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80044a8:	d11d      	bne.n	80044e6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	2280      	movs	r2, #128	; 0x80
 80044ae:	0412      	lsls	r2, r2, #16
 80044b0:	4313      	orrs	r3, r2
 80044b2:	4a46      	ldr	r2, [pc, #280]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 80044b4:	0019      	movs	r1, r3
 80044b6:	0010      	movs	r0, r2
 80044b8:	f7ff fb42 	bl	8003b40 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044bc:	4b45      	ldr	r3, [pc, #276]	; (80045d4 <HAL_ADC_ConfigChannel+0x368>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4945      	ldr	r1, [pc, #276]	; (80045d8 <HAL_ADC_ConfigChannel+0x36c>)
 80044c2:	0018      	movs	r0, r3
 80044c4:	f7fb fe3a 	bl	800013c <__udivsi3>
 80044c8:	0003      	movs	r3, r0
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	0013      	movs	r3, r2
 80044ce:	005b      	lsls	r3, r3, #1
 80044d0:	189b      	adds	r3, r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80044d6:	e002      	b.n	80044de <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	3b01      	subs	r3, #1
 80044dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1f9      	bne.n	80044d8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80044e4:	e08e      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a3c      	ldr	r2, [pc, #240]	; (80045dc <HAL_ADC_ConfigChannel+0x370>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d10e      	bne.n	800450e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	045b      	lsls	r3, r3, #17
 80044f6:	4013      	ands	r3, r2
 80044f8:	d109      	bne.n	800450e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	2280      	movs	r2, #128	; 0x80
 80044fe:	0452      	lsls	r2, r2, #17
 8004500:	4313      	orrs	r3, r2
 8004502:	4a32      	ldr	r2, [pc, #200]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 8004504:	0019      	movs	r1, r3
 8004506:	0010      	movs	r0, r2
 8004508:	f7ff fb1a 	bl	8003b40 <LL_ADC_SetCommonPathInternalCh>
 800450c:	e07a      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a33      	ldr	r2, [pc, #204]	; (80045e0 <HAL_ADC_ConfigChannel+0x374>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d000      	beq.n	800451a <HAL_ADC_ConfigChannel+0x2ae>
 8004518:	e074      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	2380      	movs	r3, #128	; 0x80
 800451e:	03db      	lsls	r3, r3, #15
 8004520:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004522:	d000      	beq.n	8004526 <HAL_ADC_ConfigChannel+0x2ba>
 8004524:	e06e      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	2280      	movs	r2, #128	; 0x80
 800452a:	03d2      	lsls	r2, r2, #15
 800452c:	4313      	orrs	r3, r2
 800452e:	4a27      	ldr	r2, [pc, #156]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 8004530:	0019      	movs	r1, r3
 8004532:	0010      	movs	r0, r2
 8004534:	f7ff fb04 	bl	8003b40 <LL_ADC_SetCommonPathInternalCh>
 8004538:	e064      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691a      	ldr	r2, [r3, #16]
 800453e:	2380      	movs	r3, #128	; 0x80
 8004540:	061b      	lsls	r3, r3, #24
 8004542:	429a      	cmp	r2, r3
 8004544:	d004      	beq.n	8004550 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800454a:	4a1f      	ldr	r2, [pc, #124]	; (80045c8 <HAL_ADC_ConfigChannel+0x35c>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d107      	bne.n	8004560 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	0019      	movs	r1, r3
 800455a:	0010      	movs	r0, r2
 800455c:	f7ff fb87 	bl	8003c6e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	da4d      	bge.n	8004604 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004568:	4b18      	ldr	r3, [pc, #96]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 800456a:	0018      	movs	r0, r3
 800456c:	f7ff fafc 	bl	8003b68 <LL_ADC_GetCommonPathInternalCh>
 8004570:	0003      	movs	r3, r0
 8004572:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a15      	ldr	r2, [pc, #84]	; (80045d0 <HAL_ADC_ConfigChannel+0x364>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d108      	bne.n	8004590 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	4a18      	ldr	r2, [pc, #96]	; (80045e4 <HAL_ADC_ConfigChannel+0x378>)
 8004582:	4013      	ands	r3, r2
 8004584:	4a11      	ldr	r2, [pc, #68]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 8004586:	0019      	movs	r1, r3
 8004588:	0010      	movs	r0, r2
 800458a:	f7ff fad9 	bl	8003b40 <LL_ADC_SetCommonPathInternalCh>
 800458e:	e039      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a11      	ldr	r2, [pc, #68]	; (80045dc <HAL_ADC_ConfigChannel+0x370>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d108      	bne.n	80045ac <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	4a12      	ldr	r2, [pc, #72]	; (80045e8 <HAL_ADC_ConfigChannel+0x37c>)
 800459e:	4013      	ands	r3, r2
 80045a0:	4a0a      	ldr	r2, [pc, #40]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 80045a2:	0019      	movs	r1, r3
 80045a4:	0010      	movs	r0, r2
 80045a6:	f7ff facb 	bl	8003b40 <LL_ADC_SetCommonPathInternalCh>
 80045aa:	e02b      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a0b      	ldr	r2, [pc, #44]	; (80045e0 <HAL_ADC_ConfigChannel+0x374>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d126      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	4a0c      	ldr	r2, [pc, #48]	; (80045ec <HAL_ADC_ConfigChannel+0x380>)
 80045ba:	4013      	ands	r3, r2
 80045bc:	4a03      	ldr	r2, [pc, #12]	; (80045cc <HAL_ADC_ConfigChannel+0x360>)
 80045be:	0019      	movs	r1, r3
 80045c0:	0010      	movs	r0, r2
 80045c2:	f7ff fabd 	bl	8003b40 <LL_ADC_SetCommonPathInternalCh>
 80045c6:	e01d      	b.n	8004604 <HAL_ADC_ConfigChannel+0x398>
 80045c8:	80000004 	.word	0x80000004
 80045cc:	40012708 	.word	0x40012708
 80045d0:	b0001000 	.word	0xb0001000
 80045d4:	20000000 	.word	0x20000000
 80045d8:	00030d40 	.word	0x00030d40
 80045dc:	b8004000 	.word	0xb8004000
 80045e0:	b4002000 	.word	0xb4002000
 80045e4:	ff7fffff 	.word	0xff7fffff
 80045e8:	feffffff 	.word	0xfeffffff
 80045ec:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f4:	2220      	movs	r2, #32
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80045fc:	2317      	movs	r3, #23
 80045fe:	18fb      	adds	r3, r7, r3
 8004600:	2201      	movs	r2, #1
 8004602:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2254      	movs	r2, #84	; 0x54
 8004608:	2100      	movs	r1, #0
 800460a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800460c:	2317      	movs	r3, #23
 800460e:	18fb      	adds	r3, r7, r3
 8004610:	781b      	ldrb	r3, [r3, #0]
}
 8004612:	0018      	movs	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	b006      	add	sp, #24
 8004618:	bd80      	pop	{r7, pc}
 800461a:	46c0      	nop			; (mov r8, r8)

0800461c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004624:	2300      	movs	r3, #0
 8004626:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	0018      	movs	r0, r3
 800462e:	f7ff fb99 	bl	8003d64 <LL_ADC_IsEnabled>
 8004632:	1e03      	subs	r3, r0, #0
 8004634:	d000      	beq.n	8004638 <ADC_Enable+0x1c>
 8004636:	e069      	b.n	800470c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	4a36      	ldr	r2, [pc, #216]	; (8004718 <ADC_Enable+0xfc>)
 8004640:	4013      	ands	r3, r2
 8004642:	d00d      	beq.n	8004660 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004648:	2210      	movs	r2, #16
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004654:	2201      	movs	r2, #1
 8004656:	431a      	orrs	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e056      	b.n	800470e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	0018      	movs	r0, r3
 8004666:	f7ff fb59 	bl	8003d1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 800466a:	4b2c      	ldr	r3, [pc, #176]	; (800471c <ADC_Enable+0x100>)
 800466c:	0018      	movs	r0, r3
 800466e:	f7ff fa7b 	bl	8003b68 <LL_ADC_GetCommonPathInternalCh>
 8004672:	0002      	movs	r2, r0
 8004674:	2380      	movs	r3, #128	; 0x80
 8004676:	041b      	lsls	r3, r3, #16
 8004678:	4013      	ands	r3, r2
 800467a:	d00f      	beq.n	800469c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800467c:	4b28      	ldr	r3, [pc, #160]	; (8004720 <ADC_Enable+0x104>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4928      	ldr	r1, [pc, #160]	; (8004724 <ADC_Enable+0x108>)
 8004682:	0018      	movs	r0, r3
 8004684:	f7fb fd5a 	bl	800013c <__udivsi3>
 8004688:	0003      	movs	r3, r0
 800468a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 800468c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800468e:	e002      	b.n	8004696 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	3b01      	subs	r3, #1
 8004694:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1f9      	bne.n	8004690 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	7e5b      	ldrb	r3, [r3, #25]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d033      	beq.n	800470c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80046a4:	f7ff fa1e 	bl	8003ae4 <HAL_GetTick>
 80046a8:	0003      	movs	r3, r0
 80046aa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046ac:	e027      	b.n	80046fe <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	0018      	movs	r0, r3
 80046b4:	f7ff fb56 	bl	8003d64 <LL_ADC_IsEnabled>
 80046b8:	1e03      	subs	r3, r0, #0
 80046ba:	d104      	bne.n	80046c6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7ff fb2b 	bl	8003d1c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80046c6:	f7ff fa0d 	bl	8003ae4 <HAL_GetTick>
 80046ca:	0002      	movs	r2, r0
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d914      	bls.n	80046fe <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2201      	movs	r2, #1
 80046dc:	4013      	ands	r3, r2
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d00d      	beq.n	80046fe <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046e6:	2210      	movs	r2, #16
 80046e8:	431a      	orrs	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f2:	2201      	movs	r2, #1
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e007      	b.n	800470e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2201      	movs	r2, #1
 8004706:	4013      	ands	r3, r2
 8004708:	2b01      	cmp	r3, #1
 800470a:	d1d0      	bne.n	80046ae <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	0018      	movs	r0, r3
 8004710:	46bd      	mov	sp, r7
 8004712:	b004      	add	sp, #16
 8004714:	bd80      	pop	{r7, pc}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	80000017 	.word	0x80000017
 800471c:	40012708 	.word	0x40012708
 8004720:	20000000 	.word	0x20000000
 8004724:	00030d40 	.word	0x00030d40

08004728 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004734:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800473a:	2250      	movs	r2, #80	; 0x50
 800473c:	4013      	ands	r3, r2
 800473e:	d141      	bne.n	80047c4 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004744:	2280      	movs	r2, #128	; 0x80
 8004746:	0092      	lsls	r2, r2, #2
 8004748:	431a      	orrs	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	0018      	movs	r0, r3
 8004754:	f7ff fa49 	bl	8003bea <LL_ADC_REG_IsTriggerSourceSWStart>
 8004758:	1e03      	subs	r3, r0, #0
 800475a:	d02e      	beq.n	80047ba <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	7e9b      	ldrb	r3, [r3, #26]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d12a      	bne.n	80047ba <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2208      	movs	r2, #8
 800476c:	4013      	ands	r3, r2
 800476e:	2b08      	cmp	r3, #8
 8004770:	d123      	bne.n	80047ba <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	0018      	movs	r0, r3
 8004778:	f7ff fb18 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 800477c:	1e03      	subs	r3, r0, #0
 800477e:	d110      	bne.n	80047a2 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	210c      	movs	r1, #12
 800478c:	438a      	bics	r2, r1
 800478e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004794:	4a15      	ldr	r2, [pc, #84]	; (80047ec <ADC_DMAConvCplt+0xc4>)
 8004796:	4013      	ands	r3, r2
 8004798:	2201      	movs	r2, #1
 800479a:	431a      	orrs	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	659a      	str	r2, [r3, #88]	; 0x58
 80047a0:	e00b      	b.n	80047ba <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a6:	2220      	movs	r2, #32
 80047a8:	431a      	orrs	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b2:	2201      	movs	r2, #1
 80047b4:	431a      	orrs	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	0018      	movs	r0, r3
 80047be:	f7ff fd3d 	bl	800423c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047c2:	e00f      	b.n	80047e4 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c8:	2210      	movs	r2, #16
 80047ca:	4013      	ands	r3, r2
 80047cc:	d004      	beq.n	80047d8 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	0018      	movs	r0, r3
 80047d2:	f7ff fd43 	bl	800425c <HAL_ADC_ErrorCallback>
}
 80047d6:	e005      	b.n	80047e4 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	0010      	movs	r0, r2
 80047e2:	4798      	blx	r3
}
 80047e4:	46c0      	nop			; (mov r8, r8)
 80047e6:	46bd      	mov	sp, r7
 80047e8:	b004      	add	sp, #16
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	fffffefe 	.word	0xfffffefe

080047f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	0018      	movs	r0, r3
 8004802:	f7ff fd23 	bl	800424c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	46bd      	mov	sp, r7
 800480a:	b004      	add	sp, #16
 800480c:	bd80      	pop	{r7, pc}

0800480e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b084      	sub	sp, #16
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004820:	2240      	movs	r2, #64	; 0x40
 8004822:	431a      	orrs	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800482c:	2204      	movs	r2, #4
 800482e:	431a      	orrs	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	0018      	movs	r0, r3
 8004838:	f7ff fd10 	bl	800425c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800483c:	46c0      	nop			; (mov r8, r8)
 800483e:	46bd      	mov	sp, r7
 8004840:	b004      	add	sp, #16
 8004842:	bd80      	pop	{r7, pc}

08004844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	0002      	movs	r2, r0
 800484c:	1dfb      	adds	r3, r7, #7
 800484e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004850:	1dfb      	adds	r3, r7, #7
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	2b7f      	cmp	r3, #127	; 0x7f
 8004856:	d809      	bhi.n	800486c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004858:	1dfb      	adds	r3, r7, #7
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	001a      	movs	r2, r3
 800485e:	231f      	movs	r3, #31
 8004860:	401a      	ands	r2, r3
 8004862:	4b04      	ldr	r3, [pc, #16]	; (8004874 <__NVIC_EnableIRQ+0x30>)
 8004864:	2101      	movs	r1, #1
 8004866:	4091      	lsls	r1, r2
 8004868:	000a      	movs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800486c:	46c0      	nop			; (mov r8, r8)
 800486e:	46bd      	mov	sp, r7
 8004870:	b002      	add	sp, #8
 8004872:	bd80      	pop	{r7, pc}
 8004874:	e000e100 	.word	0xe000e100

08004878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004878:	b590      	push	{r4, r7, lr}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	0002      	movs	r2, r0
 8004880:	6039      	str	r1, [r7, #0]
 8004882:	1dfb      	adds	r3, r7, #7
 8004884:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004886:	1dfb      	adds	r3, r7, #7
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	2b7f      	cmp	r3, #127	; 0x7f
 800488c:	d828      	bhi.n	80048e0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800488e:	4a2f      	ldr	r2, [pc, #188]	; (800494c <__NVIC_SetPriority+0xd4>)
 8004890:	1dfb      	adds	r3, r7, #7
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	b25b      	sxtb	r3, r3
 8004896:	089b      	lsrs	r3, r3, #2
 8004898:	33c0      	adds	r3, #192	; 0xc0
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	589b      	ldr	r3, [r3, r2]
 800489e:	1dfa      	adds	r2, r7, #7
 80048a0:	7812      	ldrb	r2, [r2, #0]
 80048a2:	0011      	movs	r1, r2
 80048a4:	2203      	movs	r2, #3
 80048a6:	400a      	ands	r2, r1
 80048a8:	00d2      	lsls	r2, r2, #3
 80048aa:	21ff      	movs	r1, #255	; 0xff
 80048ac:	4091      	lsls	r1, r2
 80048ae:	000a      	movs	r2, r1
 80048b0:	43d2      	mvns	r2, r2
 80048b2:	401a      	ands	r2, r3
 80048b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	019b      	lsls	r3, r3, #6
 80048ba:	22ff      	movs	r2, #255	; 0xff
 80048bc:	401a      	ands	r2, r3
 80048be:	1dfb      	adds	r3, r7, #7
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	0018      	movs	r0, r3
 80048c4:	2303      	movs	r3, #3
 80048c6:	4003      	ands	r3, r0
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80048cc:	481f      	ldr	r0, [pc, #124]	; (800494c <__NVIC_SetPriority+0xd4>)
 80048ce:	1dfb      	adds	r3, r7, #7
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	b25b      	sxtb	r3, r3
 80048d4:	089b      	lsrs	r3, r3, #2
 80048d6:	430a      	orrs	r2, r1
 80048d8:	33c0      	adds	r3, #192	; 0xc0
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80048de:	e031      	b.n	8004944 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80048e0:	4a1b      	ldr	r2, [pc, #108]	; (8004950 <__NVIC_SetPriority+0xd8>)
 80048e2:	1dfb      	adds	r3, r7, #7
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	0019      	movs	r1, r3
 80048e8:	230f      	movs	r3, #15
 80048ea:	400b      	ands	r3, r1
 80048ec:	3b08      	subs	r3, #8
 80048ee:	089b      	lsrs	r3, r3, #2
 80048f0:	3306      	adds	r3, #6
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	18d3      	adds	r3, r2, r3
 80048f6:	3304      	adds	r3, #4
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	1dfa      	adds	r2, r7, #7
 80048fc:	7812      	ldrb	r2, [r2, #0]
 80048fe:	0011      	movs	r1, r2
 8004900:	2203      	movs	r2, #3
 8004902:	400a      	ands	r2, r1
 8004904:	00d2      	lsls	r2, r2, #3
 8004906:	21ff      	movs	r1, #255	; 0xff
 8004908:	4091      	lsls	r1, r2
 800490a:	000a      	movs	r2, r1
 800490c:	43d2      	mvns	r2, r2
 800490e:	401a      	ands	r2, r3
 8004910:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	019b      	lsls	r3, r3, #6
 8004916:	22ff      	movs	r2, #255	; 0xff
 8004918:	401a      	ands	r2, r3
 800491a:	1dfb      	adds	r3, r7, #7
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	0018      	movs	r0, r3
 8004920:	2303      	movs	r3, #3
 8004922:	4003      	ands	r3, r0
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004928:	4809      	ldr	r0, [pc, #36]	; (8004950 <__NVIC_SetPriority+0xd8>)
 800492a:	1dfb      	adds	r3, r7, #7
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	001c      	movs	r4, r3
 8004930:	230f      	movs	r3, #15
 8004932:	4023      	ands	r3, r4
 8004934:	3b08      	subs	r3, #8
 8004936:	089b      	lsrs	r3, r3, #2
 8004938:	430a      	orrs	r2, r1
 800493a:	3306      	adds	r3, #6
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	18c3      	adds	r3, r0, r3
 8004940:	3304      	adds	r3, #4
 8004942:	601a      	str	r2, [r3, #0]
}
 8004944:	46c0      	nop			; (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b003      	add	sp, #12
 800494a:	bd90      	pop	{r4, r7, pc}
 800494c:	e000e100 	.word	0xe000e100
 8004950:	e000ed00 	.word	0xe000ed00

08004954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	1e5a      	subs	r2, r3, #1
 8004960:	2380      	movs	r3, #128	; 0x80
 8004962:	045b      	lsls	r3, r3, #17
 8004964:	429a      	cmp	r2, r3
 8004966:	d301      	bcc.n	800496c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004968:	2301      	movs	r3, #1
 800496a:	e010      	b.n	800498e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800496c:	4b0a      	ldr	r3, [pc, #40]	; (8004998 <SysTick_Config+0x44>)
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	3a01      	subs	r2, #1
 8004972:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004974:	2301      	movs	r3, #1
 8004976:	425b      	negs	r3, r3
 8004978:	2103      	movs	r1, #3
 800497a:	0018      	movs	r0, r3
 800497c:	f7ff ff7c 	bl	8004878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004980:	4b05      	ldr	r3, [pc, #20]	; (8004998 <SysTick_Config+0x44>)
 8004982:	2200      	movs	r2, #0
 8004984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004986:	4b04      	ldr	r3, [pc, #16]	; (8004998 <SysTick_Config+0x44>)
 8004988:	2207      	movs	r2, #7
 800498a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800498c:	2300      	movs	r3, #0
}
 800498e:	0018      	movs	r0, r3
 8004990:	46bd      	mov	sp, r7
 8004992:	b002      	add	sp, #8
 8004994:	bd80      	pop	{r7, pc}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	e000e010 	.word	0xe000e010

0800499c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
 80049a6:	210f      	movs	r1, #15
 80049a8:	187b      	adds	r3, r7, r1
 80049aa:	1c02      	adds	r2, r0, #0
 80049ac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	187b      	adds	r3, r7, r1
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	b25b      	sxtb	r3, r3
 80049b6:	0011      	movs	r1, r2
 80049b8:	0018      	movs	r0, r3
 80049ba:	f7ff ff5d 	bl	8004878 <__NVIC_SetPriority>
}
 80049be:	46c0      	nop			; (mov r8, r8)
 80049c0:	46bd      	mov	sp, r7
 80049c2:	b004      	add	sp, #16
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b082      	sub	sp, #8
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	0002      	movs	r2, r0
 80049ce:	1dfb      	adds	r3, r7, #7
 80049d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049d2:	1dfb      	adds	r3, r7, #7
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b25b      	sxtb	r3, r3
 80049d8:	0018      	movs	r0, r3
 80049da:	f7ff ff33 	bl	8004844 <__NVIC_EnableIRQ>
}
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	46bd      	mov	sp, r7
 80049e2:	b002      	add	sp, #8
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b082      	sub	sp, #8
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	0018      	movs	r0, r3
 80049f2:	f7ff ffaf 	bl	8004954 <SysTick_Config>
 80049f6:	0003      	movs	r3, r0
}
 80049f8:	0018      	movs	r0, r3
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b002      	add	sp, #8
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e077      	b.n	8004b02 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a3d      	ldr	r2, [pc, #244]	; (8004b0c <HAL_DMA_Init+0x10c>)
 8004a18:	4694      	mov	ip, r2
 8004a1a:	4463      	add	r3, ip
 8004a1c:	2114      	movs	r1, #20
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f7fb fb8c 	bl	800013c <__udivsi3>
 8004a24:	0003      	movs	r3, r0
 8004a26:	009a      	lsls	r2, r3, #2
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2225      	movs	r2, #37	; 0x25
 8004a30:	2102      	movs	r1, #2
 8004a32:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4934      	ldr	r1, [pc, #208]	; (8004b10 <HAL_DMA_Init+0x110>)
 8004a40:	400a      	ands	r2, r1
 8004a42:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6819      	ldr	r1, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	431a      	orrs	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f000 f9c1 	bl	8004e04 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	2380      	movs	r3, #128	; 0x80
 8004a88:	01db      	lsls	r3, r3, #7
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d102      	bne.n	8004a94 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a9c:	213f      	movs	r1, #63	; 0x3f
 8004a9e:	400a      	ands	r2, r1
 8004aa0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004aaa:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d011      	beq.n	8004ad8 <HAL_DMA_Init+0xd8>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b04      	cmp	r3, #4
 8004aba:	d80d      	bhi.n	8004ad8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	0018      	movs	r0, r3
 8004ac0:	f000 f9cc 	bl	8004e5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004ad4:	605a      	str	r2, [r3, #4]
 8004ad6:	e008      	b.n	8004aea <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2225      	movs	r2, #37	; 0x25
 8004af4:	2101      	movs	r1, #1
 8004af6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2224      	movs	r2, #36	; 0x24
 8004afc:	2100      	movs	r1, #0
 8004afe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	0018      	movs	r0, r3
 8004b04:	46bd      	mov	sp, r7
 8004b06:	b002      	add	sp, #8
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	46c0      	nop			; (mov r8, r8)
 8004b0c:	bffdfff8 	.word	0xbffdfff8
 8004b10:	ffff800f 	.word	0xffff800f

08004b14 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b22:	2317      	movs	r3, #23
 8004b24:	18fb      	adds	r3, r7, r3
 8004b26:	2200      	movs	r2, #0
 8004b28:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2224      	movs	r2, #36	; 0x24
 8004b2e:	5c9b      	ldrb	r3, [r3, r2]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d101      	bne.n	8004b38 <HAL_DMA_Start_IT+0x24>
 8004b34:	2302      	movs	r3, #2
 8004b36:	e06f      	b.n	8004c18 <HAL_DMA_Start_IT+0x104>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2224      	movs	r2, #36	; 0x24
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2225      	movs	r2, #37	; 0x25
 8004b44:	5c9b      	ldrb	r3, [r3, r2]
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d157      	bne.n	8004bfc <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2225      	movs	r2, #37	; 0x25
 8004b50:	2102      	movs	r1, #2
 8004b52:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2101      	movs	r1, #1
 8004b66:	438a      	bics	r2, r1
 8004b68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	68b9      	ldr	r1, [r7, #8]
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 f907 	bl	8004d84 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d008      	beq.n	8004b90 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	210e      	movs	r1, #14
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	e00f      	b.n	8004bb0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2104      	movs	r1, #4
 8004b9c:	438a      	bics	r2, r1
 8004b9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	210a      	movs	r1, #10
 8004bac:	430a      	orrs	r2, r1
 8004bae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	2380      	movs	r3, #128	; 0x80
 8004bb8:	025b      	lsls	r3, r3, #9
 8004bba:	4013      	ands	r3, r2
 8004bbc:	d008      	beq.n	8004bd0 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc8:	2180      	movs	r1, #128	; 0x80
 8004bca:	0049      	lsls	r1, r1, #1
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d008      	beq.n	8004bea <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004be2:	2180      	movs	r1, #128	; 0x80
 8004be4:	0049      	lsls	r1, r1, #1
 8004be6:	430a      	orrs	r2, r1
 8004be8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	e00a      	b.n	8004c12 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2280      	movs	r2, #128	; 0x80
 8004c00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2224      	movs	r2, #36	; 0x24
 8004c06:	2100      	movs	r1, #0
 8004c08:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8004c0a:	2317      	movs	r3, #23
 8004c0c:	18fb      	adds	r3, r7, r3
 8004c0e:	2201      	movs	r2, #1
 8004c10:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004c12:	2317      	movs	r3, #23
 8004c14:	18fb      	adds	r3, r7, r3
 8004c16:	781b      	ldrb	r3, [r3, #0]
}
 8004c18:	0018      	movs	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b006      	add	sp, #24
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8004c28:	4b55      	ldr	r3, [pc, #340]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3a:	221c      	movs	r2, #28
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2204      	movs	r2, #4
 8004c40:	409a      	lsls	r2, r3
 8004c42:	0013      	movs	r3, r2
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4013      	ands	r3, r2
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x7a>
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	4013      	ands	r3, r2
 8004c50:	d023      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	d107      	bne.n	8004c6e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2104      	movs	r1, #4
 8004c6a:	438a      	bics	r2, r1
 8004c6c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004c6e:	4b44      	ldr	r3, [pc, #272]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004c70:	6859      	ldr	r1, [r3, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	221c      	movs	r2, #28
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	409a      	lsls	r2, r3
 8004c7e:	4b40      	ldr	r3, [pc, #256]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004c80:	430a      	orrs	r2, r1
 8004c82:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d100      	bne.n	8004c8e <HAL_DMA_IRQHandler+0x6e>
 8004c8c:	e073      	b.n	8004d76 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	0010      	movs	r0, r2
 8004c96:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004c98:	e06d      	b.n	8004d76 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	221c      	movs	r2, #28
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	409a      	lsls	r2, r3
 8004ca6:	0013      	movs	r3, r2
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	4013      	ands	r3, r2
 8004cac:	d02e      	beq.n	8004d0c <HAL_DMA_IRQHandler+0xec>
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	d02a      	beq.n	8004d0c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d10b      	bne.n	8004cda <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	210a      	movs	r1, #10
 8004cce:	438a      	bics	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2225      	movs	r2, #37	; 0x25
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004cda:	4b29      	ldr	r3, [pc, #164]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004cdc:	6859      	ldr	r1, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	221c      	movs	r2, #28
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	409a      	lsls	r2, r3
 8004cea:	4b25      	ldr	r3, [pc, #148]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004cec:	430a      	orrs	r2, r1
 8004cee:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2224      	movs	r2, #36	; 0x24
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d03a      	beq.n	8004d76 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	0010      	movs	r0, r2
 8004d08:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004d0a:	e034      	b.n	8004d76 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	221c      	movs	r2, #28
 8004d12:	4013      	ands	r3, r2
 8004d14:	2208      	movs	r2, #8
 8004d16:	409a      	lsls	r2, r3
 8004d18:	0013      	movs	r3, r2
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	d02b      	beq.n	8004d78 <HAL_DMA_IRQHandler+0x158>
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	2208      	movs	r2, #8
 8004d24:	4013      	ands	r3, r2
 8004d26:	d027      	beq.n	8004d78 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	210e      	movs	r1, #14
 8004d34:	438a      	bics	r2, r1
 8004d36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004d38:	4b11      	ldr	r3, [pc, #68]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004d3a:	6859      	ldr	r1, [r3, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d40:	221c      	movs	r2, #28
 8004d42:	4013      	ands	r3, r2
 8004d44:	2201      	movs	r2, #1
 8004d46:	409a      	lsls	r2, r3
 8004d48:	4b0d      	ldr	r3, [pc, #52]	; (8004d80 <HAL_DMA_IRQHandler+0x160>)
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2225      	movs	r2, #37	; 0x25
 8004d58:	2101      	movs	r1, #1
 8004d5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2224      	movs	r2, #36	; 0x24
 8004d60:	2100      	movs	r1, #0
 8004d62:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d005      	beq.n	8004d78 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	0010      	movs	r0, r2
 8004d74:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004d76:	46c0      	nop			; (mov r8, r8)
 8004d78:	46c0      	nop			; (mov r8, r8)
}
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	b004      	add	sp, #16
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40020000 	.word	0x40020000

08004d84 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
 8004d90:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004d9a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d004      	beq.n	8004dae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004dac:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004dae:	4b14      	ldr	r3, [pc, #80]	; (8004e00 <DMA_SetConfig+0x7c>)
 8004db0:	6859      	ldr	r1, [r3, #4]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	221c      	movs	r2, #28
 8004db8:	4013      	ands	r3, r2
 8004dba:	2201      	movs	r2, #1
 8004dbc:	409a      	lsls	r2, r3
 8004dbe:	4b10      	ldr	r3, [pc, #64]	; (8004e00 <DMA_SetConfig+0x7c>)
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	2b10      	cmp	r3, #16
 8004dd2:	d108      	bne.n	8004de6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004de4:	e007      	b.n	8004df6 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	60da      	str	r2, [r3, #12]
}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	b004      	add	sp, #16
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	40020000 	.word	0x40020000

08004e04 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e10:	089b      	lsrs	r3, r3, #2
 8004e12:	4a10      	ldr	r2, [pc, #64]	; (8004e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004e14:	4694      	mov	ip, r2
 8004e16:	4463      	add	r3, ip
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	001a      	movs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	001a      	movs	r2, r3
 8004e26:	23ff      	movs	r3, #255	; 0xff
 8004e28:	4013      	ands	r3, r2
 8004e2a:	3b08      	subs	r3, #8
 8004e2c:	2114      	movs	r1, #20
 8004e2e:	0018      	movs	r0, r3
 8004e30:	f7fb f984 	bl	800013c <__udivsi3>
 8004e34:	0003      	movs	r3, r0
 8004e36:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a07      	ldr	r2, [pc, #28]	; (8004e58 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004e3c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	221f      	movs	r2, #31
 8004e42:	4013      	ands	r3, r2
 8004e44:	2201      	movs	r2, #1
 8004e46:	409a      	lsls	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004e4c:	46c0      	nop			; (mov r8, r8)
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	b004      	add	sp, #16
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	10008200 	.word	0x10008200
 8004e58:	40020880 	.word	0x40020880

08004e5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	223f      	movs	r2, #63	; 0x3f
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	4a0a      	ldr	r2, [pc, #40]	; (8004e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004e72:	4694      	mov	ip, r2
 8004e74:	4463      	add	r3, ip
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	001a      	movs	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a07      	ldr	r2, [pc, #28]	; (8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004e82:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	2203      	movs	r2, #3
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	409a      	lsls	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004e94:	46c0      	nop			; (mov r8, r8)
 8004e96:	46bd      	mov	sp, r7
 8004e98:	b004      	add	sp, #16
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	1000823f 	.word	0x1000823f
 8004ea0:	40020940 	.word	0x40020940

08004ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004eb2:	e147      	b.n	8005144 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2101      	movs	r1, #1
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	4091      	lsls	r1, r2
 8004ebe:	000a      	movs	r2, r1
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d100      	bne.n	8004ecc <HAL_GPIO_Init+0x28>
 8004eca:	e138      	b.n	800513e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d005      	beq.n	8004ee4 <HAL_GPIO_Init+0x40>
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	2203      	movs	r2, #3
 8004ede:	4013      	ands	r3, r2
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d130      	bne.n	8004f46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	2203      	movs	r2, #3
 8004ef0:	409a      	lsls	r2, r3
 8004ef2:	0013      	movs	r3, r2
 8004ef4:	43da      	mvns	r2, r3
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	4013      	ands	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	68da      	ldr	r2, [r3, #12]
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	409a      	lsls	r2, r3
 8004f06:	0013      	movs	r3, r2
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	409a      	lsls	r2, r3
 8004f20:	0013      	movs	r3, r2
 8004f22:	43da      	mvns	r2, r3
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	4013      	ands	r3, r2
 8004f28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	091b      	lsrs	r3, r3, #4
 8004f30:	2201      	movs	r2, #1
 8004f32:	401a      	ands	r2, r3
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	409a      	lsls	r2, r3
 8004f38:	0013      	movs	r3, r2
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	2203      	movs	r2, #3
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b03      	cmp	r3, #3
 8004f50:	d017      	beq.n	8004f82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	2203      	movs	r2, #3
 8004f5e:	409a      	lsls	r2, r3
 8004f60:	0013      	movs	r3, r2
 8004f62:	43da      	mvns	r2, r3
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	4013      	ands	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	409a      	lsls	r2, r3
 8004f74:	0013      	movs	r3, r2
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2203      	movs	r2, #3
 8004f88:	4013      	ands	r3, r2
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d123      	bne.n	8004fd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	08da      	lsrs	r2, r3, #3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	3208      	adds	r2, #8
 8004f96:	0092      	lsls	r2, r2, #2
 8004f98:	58d3      	ldr	r3, [r2, r3]
 8004f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	2207      	movs	r2, #7
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	220f      	movs	r2, #15
 8004fa6:	409a      	lsls	r2, r3
 8004fa8:	0013      	movs	r3, r2
 8004faa:	43da      	mvns	r2, r3
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	4013      	ands	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	2107      	movs	r1, #7
 8004fba:	400b      	ands	r3, r1
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	409a      	lsls	r2, r3
 8004fc0:	0013      	movs	r3, r2
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	08da      	lsrs	r2, r3, #3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3208      	adds	r2, #8
 8004fd0:	0092      	lsls	r2, r2, #2
 8004fd2:	6939      	ldr	r1, [r7, #16]
 8004fd4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	2203      	movs	r2, #3
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	0013      	movs	r3, r2
 8004fe6:	43da      	mvns	r2, r3
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	4013      	ands	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	2203      	movs	r2, #3
 8004ff4:	401a      	ands	r2, r3
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	0013      	movs	r3, r2
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	23c0      	movs	r3, #192	; 0xc0
 8005010:	029b      	lsls	r3, r3, #10
 8005012:	4013      	ands	r3, r2
 8005014:	d100      	bne.n	8005018 <HAL_GPIO_Init+0x174>
 8005016:	e092      	b.n	800513e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005018:	4a50      	ldr	r2, [pc, #320]	; (800515c <HAL_GPIO_Init+0x2b8>)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	089b      	lsrs	r3, r3, #2
 800501e:	3318      	adds	r3, #24
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	589b      	ldr	r3, [r3, r2]
 8005024:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	2203      	movs	r2, #3
 800502a:	4013      	ands	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	220f      	movs	r2, #15
 8005030:	409a      	lsls	r2, r3
 8005032:	0013      	movs	r3, r2
 8005034:	43da      	mvns	r2, r3
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	4013      	ands	r3, r2
 800503a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	23a0      	movs	r3, #160	; 0xa0
 8005040:	05db      	lsls	r3, r3, #23
 8005042:	429a      	cmp	r2, r3
 8005044:	d013      	beq.n	800506e <HAL_GPIO_Init+0x1ca>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a45      	ldr	r2, [pc, #276]	; (8005160 <HAL_GPIO_Init+0x2bc>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d00d      	beq.n	800506a <HAL_GPIO_Init+0x1c6>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a44      	ldr	r2, [pc, #272]	; (8005164 <HAL_GPIO_Init+0x2c0>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d007      	beq.n	8005066 <HAL_GPIO_Init+0x1c2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a43      	ldr	r2, [pc, #268]	; (8005168 <HAL_GPIO_Init+0x2c4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d101      	bne.n	8005062 <HAL_GPIO_Init+0x1be>
 800505e:	2303      	movs	r3, #3
 8005060:	e006      	b.n	8005070 <HAL_GPIO_Init+0x1cc>
 8005062:	2305      	movs	r3, #5
 8005064:	e004      	b.n	8005070 <HAL_GPIO_Init+0x1cc>
 8005066:	2302      	movs	r3, #2
 8005068:	e002      	b.n	8005070 <HAL_GPIO_Init+0x1cc>
 800506a:	2301      	movs	r3, #1
 800506c:	e000      	b.n	8005070 <HAL_GPIO_Init+0x1cc>
 800506e:	2300      	movs	r3, #0
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	2103      	movs	r1, #3
 8005074:	400a      	ands	r2, r1
 8005076:	00d2      	lsls	r2, r2, #3
 8005078:	4093      	lsls	r3, r2
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005080:	4936      	ldr	r1, [pc, #216]	; (800515c <HAL_GPIO_Init+0x2b8>)
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	089b      	lsrs	r3, r3, #2
 8005086:	3318      	adds	r3, #24
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800508e:	4b33      	ldr	r3, [pc, #204]	; (800515c <HAL_GPIO_Init+0x2b8>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	43da      	mvns	r2, r3
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	4013      	ands	r3, r2
 800509c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	2380      	movs	r3, #128	; 0x80
 80050a4:	035b      	lsls	r3, r3, #13
 80050a6:	4013      	ands	r3, r2
 80050a8:	d003      	beq.n	80050b2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80050b2:	4b2a      	ldr	r3, [pc, #168]	; (800515c <HAL_GPIO_Init+0x2b8>)
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80050b8:	4b28      	ldr	r3, [pc, #160]	; (800515c <HAL_GPIO_Init+0x2b8>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	43da      	mvns	r2, r3
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	4013      	ands	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	2380      	movs	r3, #128	; 0x80
 80050ce:	039b      	lsls	r3, r3, #14
 80050d0:	4013      	ands	r3, r2
 80050d2:	d003      	beq.n	80050dc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	4313      	orrs	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80050dc:	4b1f      	ldr	r3, [pc, #124]	; (800515c <HAL_GPIO_Init+0x2b8>)
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80050e2:	4a1e      	ldr	r2, [pc, #120]	; (800515c <HAL_GPIO_Init+0x2b8>)
 80050e4:	2384      	movs	r3, #132	; 0x84
 80050e6:	58d3      	ldr	r3, [r2, r3]
 80050e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	43da      	mvns	r2, r3
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4013      	ands	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	2380      	movs	r3, #128	; 0x80
 80050fa:	029b      	lsls	r3, r3, #10
 80050fc:	4013      	ands	r3, r2
 80050fe:	d003      	beq.n	8005108 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005108:	4914      	ldr	r1, [pc, #80]	; (800515c <HAL_GPIO_Init+0x2b8>)
 800510a:	2284      	movs	r2, #132	; 0x84
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005110:	4a12      	ldr	r2, [pc, #72]	; (800515c <HAL_GPIO_Init+0x2b8>)
 8005112:	2380      	movs	r3, #128	; 0x80
 8005114:	58d3      	ldr	r3, [r2, r3]
 8005116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	43da      	mvns	r2, r3
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	4013      	ands	r3, r2
 8005120:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	2380      	movs	r3, #128	; 0x80
 8005128:	025b      	lsls	r3, r3, #9
 800512a:	4013      	ands	r3, r2
 800512c:	d003      	beq.n	8005136 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	4313      	orrs	r3, r2
 8005134:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005136:	4909      	ldr	r1, [pc, #36]	; (800515c <HAL_GPIO_Init+0x2b8>)
 8005138:	2280      	movs	r2, #128	; 0x80
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	3301      	adds	r3, #1
 8005142:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	40da      	lsrs	r2, r3
 800514c:	1e13      	subs	r3, r2, #0
 800514e:	d000      	beq.n	8005152 <HAL_GPIO_Init+0x2ae>
 8005150:	e6b0      	b.n	8004eb4 <HAL_GPIO_Init+0x10>
  }
}
 8005152:	46c0      	nop			; (mov r8, r8)
 8005154:	46c0      	nop			; (mov r8, r8)
 8005156:	46bd      	mov	sp, r7
 8005158:	b006      	add	sp, #24
 800515a:	bd80      	pop	{r7, pc}
 800515c:	40021800 	.word	0x40021800
 8005160:	50000400 	.word	0x50000400
 8005164:	50000800 	.word	0x50000800
 8005168:	50000c00 	.word	0x50000c00

0800516c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	0008      	movs	r0, r1
 8005176:	0011      	movs	r1, r2
 8005178:	1cbb      	adds	r3, r7, #2
 800517a:	1c02      	adds	r2, r0, #0
 800517c:	801a      	strh	r2, [r3, #0]
 800517e:	1c7b      	adds	r3, r7, #1
 8005180:	1c0a      	adds	r2, r1, #0
 8005182:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005184:	1c7b      	adds	r3, r7, #1
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d004      	beq.n	8005196 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800518c:	1cbb      	adds	r3, r7, #2
 800518e:	881a      	ldrh	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005194:	e003      	b.n	800519e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005196:	1cbb      	adds	r3, r7, #2
 8005198:	881a      	ldrh	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800519e:	46c0      	nop			; (mov r8, r8)
 80051a0:	46bd      	mov	sp, r7
 80051a2:	b002      	add	sp, #8
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80051b0:	4b19      	ldr	r3, [pc, #100]	; (8005218 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a19      	ldr	r2, [pc, #100]	; (800521c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80051b6:	4013      	ands	r3, r2
 80051b8:	0019      	movs	r1, r3
 80051ba:	4b17      	ldr	r3, [pc, #92]	; (8005218 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	430a      	orrs	r2, r1
 80051c0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	2380      	movs	r3, #128	; 0x80
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d11f      	bne.n	800520c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80051cc:	4b14      	ldr	r3, [pc, #80]	; (8005220 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	0013      	movs	r3, r2
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	189b      	adds	r3, r3, r2
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	4912      	ldr	r1, [pc, #72]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80051da:	0018      	movs	r0, r3
 80051dc:	f7fa ffae 	bl	800013c <__udivsi3>
 80051e0:	0003      	movs	r3, r0
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051e6:	e008      	b.n	80051fa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	3b01      	subs	r3, #1
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	e001      	b.n	80051fa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e009      	b.n	800520e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051fa:	4b07      	ldr	r3, [pc, #28]	; (8005218 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80051fc:	695a      	ldr	r2, [r3, #20]
 80051fe:	2380      	movs	r3, #128	; 0x80
 8005200:	00db      	lsls	r3, r3, #3
 8005202:	401a      	ands	r2, r3
 8005204:	2380      	movs	r3, #128	; 0x80
 8005206:	00db      	lsls	r3, r3, #3
 8005208:	429a      	cmp	r2, r3
 800520a:	d0ed      	beq.n	80051e8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	0018      	movs	r0, r3
 8005210:	46bd      	mov	sp, r7
 8005212:	b004      	add	sp, #16
 8005214:	bd80      	pop	{r7, pc}
 8005216:	46c0      	nop			; (mov r8, r8)
 8005218:	40007000 	.word	0x40007000
 800521c:	fffff9ff 	.word	0xfffff9ff
 8005220:	20000000 	.word	0x20000000
 8005224:	000f4240 	.word	0x000f4240

08005228 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800522c:	4b03      	ldr	r3, [pc, #12]	; (800523c <LL_RCC_GetAPB1Prescaler+0x14>)
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	23e0      	movs	r3, #224	; 0xe0
 8005232:	01db      	lsls	r3, r3, #7
 8005234:	4013      	ands	r3, r2
}
 8005236:	0018      	movs	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40021000 	.word	0x40021000

08005240 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e2fe      	b.n	8005850 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2201      	movs	r2, #1
 8005258:	4013      	ands	r3, r2
 800525a:	d100      	bne.n	800525e <HAL_RCC_OscConfig+0x1e>
 800525c:	e07c      	b.n	8005358 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800525e:	4bc3      	ldr	r3, [pc, #780]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	2238      	movs	r2, #56	; 0x38
 8005264:	4013      	ands	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005268:	4bc0      	ldr	r3, [pc, #768]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	2203      	movs	r2, #3
 800526e:	4013      	ands	r3, r2
 8005270:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	2b10      	cmp	r3, #16
 8005276:	d102      	bne.n	800527e <HAL_RCC_OscConfig+0x3e>
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	2b03      	cmp	r3, #3
 800527c:	d002      	beq.n	8005284 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b08      	cmp	r3, #8
 8005282:	d10b      	bne.n	800529c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005284:	4bb9      	ldr	r3, [pc, #740]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	2380      	movs	r3, #128	; 0x80
 800528a:	029b      	lsls	r3, r3, #10
 800528c:	4013      	ands	r3, r2
 800528e:	d062      	beq.n	8005356 <HAL_RCC_OscConfig+0x116>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d15e      	bne.n	8005356 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e2d9      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	2380      	movs	r3, #128	; 0x80
 80052a2:	025b      	lsls	r3, r3, #9
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d107      	bne.n	80052b8 <HAL_RCC_OscConfig+0x78>
 80052a8:	4bb0      	ldr	r3, [pc, #704]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	4baf      	ldr	r3, [pc, #700]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052ae:	2180      	movs	r1, #128	; 0x80
 80052b0:	0249      	lsls	r1, r1, #9
 80052b2:	430a      	orrs	r2, r1
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	e020      	b.n	80052fa <HAL_RCC_OscConfig+0xba>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	23a0      	movs	r3, #160	; 0xa0
 80052be:	02db      	lsls	r3, r3, #11
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d10e      	bne.n	80052e2 <HAL_RCC_OscConfig+0xa2>
 80052c4:	4ba9      	ldr	r3, [pc, #676]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	4ba8      	ldr	r3, [pc, #672]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052ca:	2180      	movs	r1, #128	; 0x80
 80052cc:	02c9      	lsls	r1, r1, #11
 80052ce:	430a      	orrs	r2, r1
 80052d0:	601a      	str	r2, [r3, #0]
 80052d2:	4ba6      	ldr	r3, [pc, #664]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4ba5      	ldr	r3, [pc, #660]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052d8:	2180      	movs	r1, #128	; 0x80
 80052da:	0249      	lsls	r1, r1, #9
 80052dc:	430a      	orrs	r2, r1
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	e00b      	b.n	80052fa <HAL_RCC_OscConfig+0xba>
 80052e2:	4ba2      	ldr	r3, [pc, #648]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	4ba1      	ldr	r3, [pc, #644]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052e8:	49a1      	ldr	r1, [pc, #644]	; (8005570 <HAL_RCC_OscConfig+0x330>)
 80052ea:	400a      	ands	r2, r1
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	4b9f      	ldr	r3, [pc, #636]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	4b9e      	ldr	r3, [pc, #632]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80052f4:	499f      	ldr	r1, [pc, #636]	; (8005574 <HAL_RCC_OscConfig+0x334>)
 80052f6:	400a      	ands	r2, r1
 80052f8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d014      	beq.n	800532c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005302:	f7fe fbef 	bl	8003ae4 <HAL_GetTick>
 8005306:	0003      	movs	r3, r0
 8005308:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800530a:	e008      	b.n	800531e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800530c:	f7fe fbea 	bl	8003ae4 <HAL_GetTick>
 8005310:	0002      	movs	r2, r0
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	2b64      	cmp	r3, #100	; 0x64
 8005318:	d901      	bls.n	800531e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e298      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800531e:	4b93      	ldr	r3, [pc, #588]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	2380      	movs	r3, #128	; 0x80
 8005324:	029b      	lsls	r3, r3, #10
 8005326:	4013      	ands	r3, r2
 8005328:	d0f0      	beq.n	800530c <HAL_RCC_OscConfig+0xcc>
 800532a:	e015      	b.n	8005358 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fe fbda 	bl	8003ae4 <HAL_GetTick>
 8005330:	0003      	movs	r3, r0
 8005332:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005334:	e008      	b.n	8005348 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005336:	f7fe fbd5 	bl	8003ae4 <HAL_GetTick>
 800533a:	0002      	movs	r2, r0
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	2b64      	cmp	r3, #100	; 0x64
 8005342:	d901      	bls.n	8005348 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e283      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005348:	4b88      	ldr	r3, [pc, #544]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	2380      	movs	r3, #128	; 0x80
 800534e:	029b      	lsls	r3, r3, #10
 8005350:	4013      	ands	r3, r2
 8005352:	d1f0      	bne.n	8005336 <HAL_RCC_OscConfig+0xf6>
 8005354:	e000      	b.n	8005358 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005356:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2202      	movs	r2, #2
 800535e:	4013      	ands	r3, r2
 8005360:	d100      	bne.n	8005364 <HAL_RCC_OscConfig+0x124>
 8005362:	e099      	b.n	8005498 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005364:	4b81      	ldr	r3, [pc, #516]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	2238      	movs	r2, #56	; 0x38
 800536a:	4013      	ands	r3, r2
 800536c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800536e:	4b7f      	ldr	r3, [pc, #508]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	2203      	movs	r2, #3
 8005374:	4013      	ands	r3, r2
 8005376:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	2b10      	cmp	r3, #16
 800537c:	d102      	bne.n	8005384 <HAL_RCC_OscConfig+0x144>
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2b02      	cmp	r3, #2
 8005382:	d002      	beq.n	800538a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d135      	bne.n	80053f6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800538a:	4b78      	ldr	r3, [pc, #480]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	2380      	movs	r3, #128	; 0x80
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	4013      	ands	r3, r2
 8005394:	d005      	beq.n	80053a2 <HAL_RCC_OscConfig+0x162>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e256      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053a2:	4b72      	ldr	r3, [pc, #456]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	4a74      	ldr	r2, [pc, #464]	; (8005578 <HAL_RCC_OscConfig+0x338>)
 80053a8:	4013      	ands	r3, r2
 80053aa:	0019      	movs	r1, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	695b      	ldr	r3, [r3, #20]
 80053b0:	021a      	lsls	r2, r3, #8
 80053b2:	4b6e      	ldr	r3, [pc, #440]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80053b4:	430a      	orrs	r2, r1
 80053b6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d112      	bne.n	80053e4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80053be:	4b6b      	ldr	r3, [pc, #428]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a6e      	ldr	r2, [pc, #440]	; (800557c <HAL_RCC_OscConfig+0x33c>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	0019      	movs	r1, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	691a      	ldr	r2, [r3, #16]
 80053cc:	4b67      	ldr	r3, [pc, #412]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80053ce:	430a      	orrs	r2, r1
 80053d0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80053d2:	4b66      	ldr	r3, [pc, #408]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	0adb      	lsrs	r3, r3, #11
 80053d8:	2207      	movs	r2, #7
 80053da:	4013      	ands	r3, r2
 80053dc:	4a68      	ldr	r2, [pc, #416]	; (8005580 <HAL_RCC_OscConfig+0x340>)
 80053de:	40da      	lsrs	r2, r3
 80053e0:	4b68      	ldr	r3, [pc, #416]	; (8005584 <HAL_RCC_OscConfig+0x344>)
 80053e2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80053e4:	4b68      	ldr	r3, [pc, #416]	; (8005588 <HAL_RCC_OscConfig+0x348>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	0018      	movs	r0, r3
 80053ea:	f7fe fb1f 	bl	8003a2c <HAL_InitTick>
 80053ee:	1e03      	subs	r3, r0, #0
 80053f0:	d051      	beq.n	8005496 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e22c      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d030      	beq.n	8005460 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80053fe:	4b5b      	ldr	r3, [pc, #364]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a5e      	ldr	r2, [pc, #376]	; (800557c <HAL_RCC_OscConfig+0x33c>)
 8005404:	4013      	ands	r3, r2
 8005406:	0019      	movs	r1, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691a      	ldr	r2, [r3, #16]
 800540c:	4b57      	ldr	r3, [pc, #348]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800540e:	430a      	orrs	r2, r1
 8005410:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005412:	4b56      	ldr	r3, [pc, #344]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	4b55      	ldr	r3, [pc, #340]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005418:	2180      	movs	r1, #128	; 0x80
 800541a:	0049      	lsls	r1, r1, #1
 800541c:	430a      	orrs	r2, r1
 800541e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005420:	f7fe fb60 	bl	8003ae4 <HAL_GetTick>
 8005424:	0003      	movs	r3, r0
 8005426:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005428:	e008      	b.n	800543c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800542a:	f7fe fb5b 	bl	8003ae4 <HAL_GetTick>
 800542e:	0002      	movs	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b02      	cmp	r3, #2
 8005436:	d901      	bls.n	800543c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e209      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800543c:	4b4b      	ldr	r3, [pc, #300]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	2380      	movs	r3, #128	; 0x80
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	4013      	ands	r3, r2
 8005446:	d0f0      	beq.n	800542a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005448:	4b48      	ldr	r3, [pc, #288]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	4a4a      	ldr	r2, [pc, #296]	; (8005578 <HAL_RCC_OscConfig+0x338>)
 800544e:	4013      	ands	r3, r2
 8005450:	0019      	movs	r1, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	021a      	lsls	r2, r3, #8
 8005458:	4b44      	ldr	r3, [pc, #272]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800545a:	430a      	orrs	r2, r1
 800545c:	605a      	str	r2, [r3, #4]
 800545e:	e01b      	b.n	8005498 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005460:	4b42      	ldr	r3, [pc, #264]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	4b41      	ldr	r3, [pc, #260]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005466:	4949      	ldr	r1, [pc, #292]	; (800558c <HAL_RCC_OscConfig+0x34c>)
 8005468:	400a      	ands	r2, r1
 800546a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800546c:	f7fe fb3a 	bl	8003ae4 <HAL_GetTick>
 8005470:	0003      	movs	r3, r0
 8005472:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005474:	e008      	b.n	8005488 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005476:	f7fe fb35 	bl	8003ae4 <HAL_GetTick>
 800547a:	0002      	movs	r2, r0
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	2b02      	cmp	r3, #2
 8005482:	d901      	bls.n	8005488 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e1e3      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005488:	4b38      	ldr	r3, [pc, #224]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	2380      	movs	r3, #128	; 0x80
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	4013      	ands	r3, r2
 8005492:	d1f0      	bne.n	8005476 <HAL_RCC_OscConfig+0x236>
 8005494:	e000      	b.n	8005498 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005496:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2208      	movs	r2, #8
 800549e:	4013      	ands	r3, r2
 80054a0:	d047      	beq.n	8005532 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80054a2:	4b32      	ldr	r3, [pc, #200]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	2238      	movs	r2, #56	; 0x38
 80054a8:	4013      	ands	r3, r2
 80054aa:	2b18      	cmp	r3, #24
 80054ac:	d10a      	bne.n	80054c4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80054ae:	4b2f      	ldr	r3, [pc, #188]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80054b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054b2:	2202      	movs	r2, #2
 80054b4:	4013      	ands	r3, r2
 80054b6:	d03c      	beq.n	8005532 <HAL_RCC_OscConfig+0x2f2>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d138      	bne.n	8005532 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e1c5      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d019      	beq.n	8005500 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80054cc:	4b27      	ldr	r3, [pc, #156]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80054ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80054d0:	4b26      	ldr	r3, [pc, #152]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80054d2:	2101      	movs	r1, #1
 80054d4:	430a      	orrs	r2, r1
 80054d6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d8:	f7fe fb04 	bl	8003ae4 <HAL_GetTick>
 80054dc:	0003      	movs	r3, r0
 80054de:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e2:	f7fe faff 	bl	8003ae4 <HAL_GetTick>
 80054e6:	0002      	movs	r2, r0
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e1ad      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054f4:	4b1d      	ldr	r3, [pc, #116]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 80054f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f8:	2202      	movs	r2, #2
 80054fa:	4013      	ands	r3, r2
 80054fc:	d0f1      	beq.n	80054e2 <HAL_RCC_OscConfig+0x2a2>
 80054fe:	e018      	b.n	8005532 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005500:	4b1a      	ldr	r3, [pc, #104]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005502:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005504:	4b19      	ldr	r3, [pc, #100]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005506:	2101      	movs	r1, #1
 8005508:	438a      	bics	r2, r1
 800550a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550c:	f7fe faea 	bl	8003ae4 <HAL_GetTick>
 8005510:	0003      	movs	r3, r0
 8005512:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005516:	f7fe fae5 	bl	8003ae4 <HAL_GetTick>
 800551a:	0002      	movs	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e193      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005528:	4b10      	ldr	r3, [pc, #64]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 800552a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800552c:	2202      	movs	r2, #2
 800552e:	4013      	ands	r3, r2
 8005530:	d1f1      	bne.n	8005516 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2204      	movs	r2, #4
 8005538:	4013      	ands	r3, r2
 800553a:	d100      	bne.n	800553e <HAL_RCC_OscConfig+0x2fe>
 800553c:	e0c6      	b.n	80056cc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800553e:	231f      	movs	r3, #31
 8005540:	18fb      	adds	r3, r7, r3
 8005542:	2200      	movs	r2, #0
 8005544:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005546:	4b09      	ldr	r3, [pc, #36]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	2238      	movs	r2, #56	; 0x38
 800554c:	4013      	ands	r3, r2
 800554e:	2b20      	cmp	r3, #32
 8005550:	d11e      	bne.n	8005590 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005552:	4b06      	ldr	r3, [pc, #24]	; (800556c <HAL_RCC_OscConfig+0x32c>)
 8005554:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005556:	2202      	movs	r2, #2
 8005558:	4013      	ands	r3, r2
 800555a:	d100      	bne.n	800555e <HAL_RCC_OscConfig+0x31e>
 800555c:	e0b6      	b.n	80056cc <HAL_RCC_OscConfig+0x48c>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d000      	beq.n	8005568 <HAL_RCC_OscConfig+0x328>
 8005566:	e0b1      	b.n	80056cc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e171      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
 800556c:	40021000 	.word	0x40021000
 8005570:	fffeffff 	.word	0xfffeffff
 8005574:	fffbffff 	.word	0xfffbffff
 8005578:	ffff80ff 	.word	0xffff80ff
 800557c:	ffffc7ff 	.word	0xffffc7ff
 8005580:	00f42400 	.word	0x00f42400
 8005584:	20000000 	.word	0x20000000
 8005588:	20000004 	.word	0x20000004
 800558c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005590:	4bb1      	ldr	r3, [pc, #708]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005594:	2380      	movs	r3, #128	; 0x80
 8005596:	055b      	lsls	r3, r3, #21
 8005598:	4013      	ands	r3, r2
 800559a:	d101      	bne.n	80055a0 <HAL_RCC_OscConfig+0x360>
 800559c:	2301      	movs	r3, #1
 800559e:	e000      	b.n	80055a2 <HAL_RCC_OscConfig+0x362>
 80055a0:	2300      	movs	r3, #0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d011      	beq.n	80055ca <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80055a6:	4bac      	ldr	r3, [pc, #688]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80055a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055aa:	4bab      	ldr	r3, [pc, #684]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80055ac:	2180      	movs	r1, #128	; 0x80
 80055ae:	0549      	lsls	r1, r1, #21
 80055b0:	430a      	orrs	r2, r1
 80055b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80055b4:	4ba8      	ldr	r3, [pc, #672]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80055b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055b8:	2380      	movs	r3, #128	; 0x80
 80055ba:	055b      	lsls	r3, r3, #21
 80055bc:	4013      	ands	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80055c2:	231f      	movs	r3, #31
 80055c4:	18fb      	adds	r3, r7, r3
 80055c6:	2201      	movs	r2, #1
 80055c8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055ca:	4ba4      	ldr	r3, [pc, #656]	; (800585c <HAL_RCC_OscConfig+0x61c>)
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	2380      	movs	r3, #128	; 0x80
 80055d0:	005b      	lsls	r3, r3, #1
 80055d2:	4013      	ands	r3, r2
 80055d4:	d11a      	bne.n	800560c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055d6:	4ba1      	ldr	r3, [pc, #644]	; (800585c <HAL_RCC_OscConfig+0x61c>)
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	4ba0      	ldr	r3, [pc, #640]	; (800585c <HAL_RCC_OscConfig+0x61c>)
 80055dc:	2180      	movs	r1, #128	; 0x80
 80055de:	0049      	lsls	r1, r1, #1
 80055e0:	430a      	orrs	r2, r1
 80055e2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80055e4:	f7fe fa7e 	bl	8003ae4 <HAL_GetTick>
 80055e8:	0003      	movs	r3, r0
 80055ea:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055ec:	e008      	b.n	8005600 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ee:	f7fe fa79 	bl	8003ae4 <HAL_GetTick>
 80055f2:	0002      	movs	r2, r0
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d901      	bls.n	8005600 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e127      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005600:	4b96      	ldr	r3, [pc, #600]	; (800585c <HAL_RCC_OscConfig+0x61c>)
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	2380      	movs	r3, #128	; 0x80
 8005606:	005b      	lsls	r3, r3, #1
 8005608:	4013      	ands	r3, r2
 800560a:	d0f0      	beq.n	80055ee <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d106      	bne.n	8005622 <HAL_RCC_OscConfig+0x3e2>
 8005614:	4b90      	ldr	r3, [pc, #576]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005616:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005618:	4b8f      	ldr	r3, [pc, #572]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800561a:	2101      	movs	r1, #1
 800561c:	430a      	orrs	r2, r1
 800561e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005620:	e01c      	b.n	800565c <HAL_RCC_OscConfig+0x41c>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	2b05      	cmp	r3, #5
 8005628:	d10c      	bne.n	8005644 <HAL_RCC_OscConfig+0x404>
 800562a:	4b8b      	ldr	r3, [pc, #556]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800562c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800562e:	4b8a      	ldr	r3, [pc, #552]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005630:	2104      	movs	r1, #4
 8005632:	430a      	orrs	r2, r1
 8005634:	65da      	str	r2, [r3, #92]	; 0x5c
 8005636:	4b88      	ldr	r3, [pc, #544]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005638:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800563a:	4b87      	ldr	r3, [pc, #540]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800563c:	2101      	movs	r1, #1
 800563e:	430a      	orrs	r2, r1
 8005640:	65da      	str	r2, [r3, #92]	; 0x5c
 8005642:	e00b      	b.n	800565c <HAL_RCC_OscConfig+0x41c>
 8005644:	4b84      	ldr	r3, [pc, #528]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005646:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005648:	4b83      	ldr	r3, [pc, #524]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800564a:	2101      	movs	r1, #1
 800564c:	438a      	bics	r2, r1
 800564e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005650:	4b81      	ldr	r3, [pc, #516]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005652:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005654:	4b80      	ldr	r3, [pc, #512]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005656:	2104      	movs	r1, #4
 8005658:	438a      	bics	r2, r1
 800565a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d014      	beq.n	800568e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005664:	f7fe fa3e 	bl	8003ae4 <HAL_GetTick>
 8005668:	0003      	movs	r3, r0
 800566a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800566c:	e009      	b.n	8005682 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566e:	f7fe fa39 	bl	8003ae4 <HAL_GetTick>
 8005672:	0002      	movs	r2, r0
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	4a79      	ldr	r2, [pc, #484]	; (8005860 <HAL_RCC_OscConfig+0x620>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d901      	bls.n	8005682 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e0e6      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005682:	4b75      	ldr	r3, [pc, #468]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005686:	2202      	movs	r2, #2
 8005688:	4013      	ands	r3, r2
 800568a:	d0f0      	beq.n	800566e <HAL_RCC_OscConfig+0x42e>
 800568c:	e013      	b.n	80056b6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800568e:	f7fe fa29 	bl	8003ae4 <HAL_GetTick>
 8005692:	0003      	movs	r3, r0
 8005694:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005696:	e009      	b.n	80056ac <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005698:	f7fe fa24 	bl	8003ae4 <HAL_GetTick>
 800569c:	0002      	movs	r2, r0
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	4a6f      	ldr	r2, [pc, #444]	; (8005860 <HAL_RCC_OscConfig+0x620>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d901      	bls.n	80056ac <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e0d1      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056ac:	4b6a      	ldr	r3, [pc, #424]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80056ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b0:	2202      	movs	r2, #2
 80056b2:	4013      	ands	r3, r2
 80056b4:	d1f0      	bne.n	8005698 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80056b6:	231f      	movs	r3, #31
 80056b8:	18fb      	adds	r3, r7, r3
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d105      	bne.n	80056cc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80056c0:	4b65      	ldr	r3, [pc, #404]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80056c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056c4:	4b64      	ldr	r3, [pc, #400]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80056c6:	4967      	ldr	r1, [pc, #412]	; (8005864 <HAL_RCC_OscConfig+0x624>)
 80056c8:	400a      	ands	r2, r1
 80056ca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d100      	bne.n	80056d6 <HAL_RCC_OscConfig+0x496>
 80056d4:	e0bb      	b.n	800584e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056d6:	4b60      	ldr	r3, [pc, #384]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	2238      	movs	r2, #56	; 0x38
 80056dc:	4013      	ands	r3, r2
 80056de:	2b10      	cmp	r3, #16
 80056e0:	d100      	bne.n	80056e4 <HAL_RCC_OscConfig+0x4a4>
 80056e2:	e07b      	b.n	80057dc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d156      	bne.n	800579a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056ec:	4b5a      	ldr	r3, [pc, #360]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	4b59      	ldr	r3, [pc, #356]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80056f2:	495d      	ldr	r1, [pc, #372]	; (8005868 <HAL_RCC_OscConfig+0x628>)
 80056f4:	400a      	ands	r2, r1
 80056f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f8:	f7fe f9f4 	bl	8003ae4 <HAL_GetTick>
 80056fc:	0003      	movs	r3, r0
 80056fe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005700:	e008      	b.n	8005714 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005702:	f7fe f9ef 	bl	8003ae4 <HAL_GetTick>
 8005706:	0002      	movs	r2, r0
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	2b02      	cmp	r3, #2
 800570e:	d901      	bls.n	8005714 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e09d      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005714:	4b50      	ldr	r3, [pc, #320]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	2380      	movs	r3, #128	; 0x80
 800571a:	049b      	lsls	r3, r3, #18
 800571c:	4013      	ands	r3, r2
 800571e:	d1f0      	bne.n	8005702 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005720:	4b4d      	ldr	r3, [pc, #308]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4a51      	ldr	r2, [pc, #324]	; (800586c <HAL_RCC_OscConfig+0x62c>)
 8005726:	4013      	ands	r3, r2
 8005728:	0019      	movs	r1, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a1a      	ldr	r2, [r3, #32]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005732:	431a      	orrs	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005738:	021b      	lsls	r3, r3, #8
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005740:	431a      	orrs	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005746:	431a      	orrs	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574c:	431a      	orrs	r2, r3
 800574e:	4b42      	ldr	r3, [pc, #264]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005750:	430a      	orrs	r2, r1
 8005752:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005754:	4b40      	ldr	r3, [pc, #256]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	4b3f      	ldr	r3, [pc, #252]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800575a:	2180      	movs	r1, #128	; 0x80
 800575c:	0449      	lsls	r1, r1, #17
 800575e:	430a      	orrs	r2, r1
 8005760:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005762:	4b3d      	ldr	r3, [pc, #244]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005764:	68da      	ldr	r2, [r3, #12]
 8005766:	4b3c      	ldr	r3, [pc, #240]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 8005768:	2180      	movs	r1, #128	; 0x80
 800576a:	0549      	lsls	r1, r1, #21
 800576c:	430a      	orrs	r2, r1
 800576e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005770:	f7fe f9b8 	bl	8003ae4 <HAL_GetTick>
 8005774:	0003      	movs	r3, r0
 8005776:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005778:	e008      	b.n	800578c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800577a:	f7fe f9b3 	bl	8003ae4 <HAL_GetTick>
 800577e:	0002      	movs	r2, r0
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	2b02      	cmp	r3, #2
 8005786:	d901      	bls.n	800578c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e061      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800578c:	4b32      	ldr	r3, [pc, #200]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	049b      	lsls	r3, r3, #18
 8005794:	4013      	ands	r3, r2
 8005796:	d0f0      	beq.n	800577a <HAL_RCC_OscConfig+0x53a>
 8005798:	e059      	b.n	800584e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800579a:	4b2f      	ldr	r3, [pc, #188]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	4b2e      	ldr	r3, [pc, #184]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80057a0:	4931      	ldr	r1, [pc, #196]	; (8005868 <HAL_RCC_OscConfig+0x628>)
 80057a2:	400a      	ands	r2, r1
 80057a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057a6:	f7fe f99d 	bl	8003ae4 <HAL_GetTick>
 80057aa:	0003      	movs	r3, r0
 80057ac:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057ae:	e008      	b.n	80057c2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057b0:	f7fe f998 	bl	8003ae4 <HAL_GetTick>
 80057b4:	0002      	movs	r2, r0
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d901      	bls.n	80057c2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e046      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057c2:	4b25      	ldr	r3, [pc, #148]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	2380      	movs	r3, #128	; 0x80
 80057c8:	049b      	lsls	r3, r3, #18
 80057ca:	4013      	ands	r3, r2
 80057cc:	d1f0      	bne.n	80057b0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80057ce:	4b22      	ldr	r3, [pc, #136]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80057d0:	68da      	ldr	r2, [r3, #12]
 80057d2:	4b21      	ldr	r3, [pc, #132]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80057d4:	4926      	ldr	r1, [pc, #152]	; (8005870 <HAL_RCC_OscConfig+0x630>)
 80057d6:	400a      	ands	r2, r1
 80057d8:	60da      	str	r2, [r3, #12]
 80057da:	e038      	b.n	800584e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	69db      	ldr	r3, [r3, #28]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e033      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80057e8:	4b1b      	ldr	r3, [pc, #108]	; (8005858 <HAL_RCC_OscConfig+0x618>)
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	2203      	movs	r2, #3
 80057f2:	401a      	ands	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d126      	bne.n	800584a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	2270      	movs	r2, #112	; 0x70
 8005800:	401a      	ands	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005806:	429a      	cmp	r2, r3
 8005808:	d11f      	bne.n	800584a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	23fe      	movs	r3, #254	; 0xfe
 800580e:	01db      	lsls	r3, r3, #7
 8005810:	401a      	ands	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005816:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005818:	429a      	cmp	r2, r3
 800581a:	d116      	bne.n	800584a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	23f8      	movs	r3, #248	; 0xf8
 8005820:	039b      	lsls	r3, r3, #14
 8005822:	401a      	ands	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005828:	429a      	cmp	r2, r3
 800582a:	d10e      	bne.n	800584a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	23e0      	movs	r3, #224	; 0xe0
 8005830:	051b      	lsls	r3, r3, #20
 8005832:	401a      	ands	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005838:	429a      	cmp	r2, r3
 800583a:	d106      	bne.n	800584a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	0f5b      	lsrs	r3, r3, #29
 8005840:	075a      	lsls	r2, r3, #29
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005846:	429a      	cmp	r2, r3
 8005848:	d001      	beq.n	800584e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e000      	b.n	8005850 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	0018      	movs	r0, r3
 8005852:	46bd      	mov	sp, r7
 8005854:	b008      	add	sp, #32
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40021000 	.word	0x40021000
 800585c:	40007000 	.word	0x40007000
 8005860:	00001388 	.word	0x00001388
 8005864:	efffffff 	.word	0xefffffff
 8005868:	feffffff 	.word	0xfeffffff
 800586c:	11c1808c 	.word	0x11c1808c
 8005870:	eefefffc 	.word	0xeefefffc

08005874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e0e9      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005888:	4b76      	ldr	r3, [pc, #472]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2207      	movs	r2, #7
 800588e:	4013      	ands	r3, r2
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d91e      	bls.n	80058d4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005896:	4b73      	ldr	r3, [pc, #460]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2207      	movs	r2, #7
 800589c:	4393      	bics	r3, r2
 800589e:	0019      	movs	r1, r3
 80058a0:	4b70      	ldr	r3, [pc, #448]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80058a2:	683a      	ldr	r2, [r7, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80058a8:	f7fe f91c 	bl	8003ae4 <HAL_GetTick>
 80058ac:	0003      	movs	r3, r0
 80058ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80058b0:	e009      	b.n	80058c6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058b2:	f7fe f917 	bl	8003ae4 <HAL_GetTick>
 80058b6:	0002      	movs	r2, r0
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	4a6a      	ldr	r2, [pc, #424]	; (8005a68 <HAL_RCC_ClockConfig+0x1f4>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e0ca      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80058c6:	4b67      	ldr	r3, [pc, #412]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2207      	movs	r2, #7
 80058cc:	4013      	ands	r3, r2
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d1ee      	bne.n	80058b2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2202      	movs	r2, #2
 80058da:	4013      	ands	r3, r2
 80058dc:	d015      	beq.n	800590a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2204      	movs	r2, #4
 80058e4:	4013      	ands	r3, r2
 80058e6:	d006      	beq.n	80058f6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80058e8:	4b60      	ldr	r3, [pc, #384]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	4b5f      	ldr	r3, [pc, #380]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 80058ee:	21e0      	movs	r1, #224	; 0xe0
 80058f0:	01c9      	lsls	r1, r1, #7
 80058f2:	430a      	orrs	r2, r1
 80058f4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058f6:	4b5d      	ldr	r3, [pc, #372]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	4a5d      	ldr	r2, [pc, #372]	; (8005a70 <HAL_RCC_ClockConfig+0x1fc>)
 80058fc:	4013      	ands	r3, r2
 80058fe:	0019      	movs	r1, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689a      	ldr	r2, [r3, #8]
 8005904:	4b59      	ldr	r3, [pc, #356]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005906:	430a      	orrs	r2, r1
 8005908:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2201      	movs	r2, #1
 8005910:	4013      	ands	r3, r2
 8005912:	d057      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d107      	bne.n	800592c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800591c:	4b53      	ldr	r3, [pc, #332]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	2380      	movs	r3, #128	; 0x80
 8005922:	029b      	lsls	r3, r3, #10
 8005924:	4013      	ands	r3, r2
 8005926:	d12b      	bne.n	8005980 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e097      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	2b02      	cmp	r3, #2
 8005932:	d107      	bne.n	8005944 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005934:	4b4d      	ldr	r3, [pc, #308]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	2380      	movs	r3, #128	; 0x80
 800593a:	049b      	lsls	r3, r3, #18
 800593c:	4013      	ands	r3, r2
 800593e:	d11f      	bne.n	8005980 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e08b      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d107      	bne.n	800595c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800594c:	4b47      	ldr	r3, [pc, #284]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	2380      	movs	r3, #128	; 0x80
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4013      	ands	r3, r2
 8005956:	d113      	bne.n	8005980 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e07f      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	2b03      	cmp	r3, #3
 8005962:	d106      	bne.n	8005972 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005964:	4b41      	ldr	r3, [pc, #260]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005966:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005968:	2202      	movs	r2, #2
 800596a:	4013      	ands	r3, r2
 800596c:	d108      	bne.n	8005980 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e074      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005972:	4b3e      	ldr	r3, [pc, #248]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005976:	2202      	movs	r2, #2
 8005978:	4013      	ands	r3, r2
 800597a:	d101      	bne.n	8005980 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e06d      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005980:	4b3a      	ldr	r3, [pc, #232]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	2207      	movs	r2, #7
 8005986:	4393      	bics	r3, r2
 8005988:	0019      	movs	r1, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	4b37      	ldr	r3, [pc, #220]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005990:	430a      	orrs	r2, r1
 8005992:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005994:	f7fe f8a6 	bl	8003ae4 <HAL_GetTick>
 8005998:	0003      	movs	r3, r0
 800599a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800599c:	e009      	b.n	80059b2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800599e:	f7fe f8a1 	bl	8003ae4 <HAL_GetTick>
 80059a2:	0002      	movs	r2, r0
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	4a2f      	ldr	r2, [pc, #188]	; (8005a68 <HAL_RCC_ClockConfig+0x1f4>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e054      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059b2:	4b2e      	ldr	r3, [pc, #184]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	2238      	movs	r2, #56	; 0x38
 80059b8:	401a      	ands	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	00db      	lsls	r3, r3, #3
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d1ec      	bne.n	800599e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059c4:	4b27      	ldr	r3, [pc, #156]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2207      	movs	r2, #7
 80059ca:	4013      	ands	r3, r2
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d21e      	bcs.n	8005a10 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059d2:	4b24      	ldr	r3, [pc, #144]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2207      	movs	r2, #7
 80059d8:	4393      	bics	r3, r2
 80059da:	0019      	movs	r1, r3
 80059dc:	4b21      	ldr	r3, [pc, #132]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	430a      	orrs	r2, r1
 80059e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80059e4:	f7fe f87e 	bl	8003ae4 <HAL_GetTick>
 80059e8:	0003      	movs	r3, r0
 80059ea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059ec:	e009      	b.n	8005a02 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059ee:	f7fe f879 	bl	8003ae4 <HAL_GetTick>
 80059f2:	0002      	movs	r2, r0
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	4a1b      	ldr	r2, [pc, #108]	; (8005a68 <HAL_RCC_ClockConfig+0x1f4>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e02c      	b.n	8005a5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a02:	4b18      	ldr	r3, [pc, #96]	; (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2207      	movs	r2, #7
 8005a08:	4013      	ands	r3, r2
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d1ee      	bne.n	80059ee <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2204      	movs	r2, #4
 8005a16:	4013      	ands	r3, r2
 8005a18:	d009      	beq.n	8005a2e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005a1a:	4b14      	ldr	r3, [pc, #80]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	4a15      	ldr	r2, [pc, #84]	; (8005a74 <HAL_RCC_ClockConfig+0x200>)
 8005a20:	4013      	ands	r3, r2
 8005a22:	0019      	movs	r1, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	4b10      	ldr	r3, [pc, #64]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005a2e:	f000 f829 	bl	8005a84 <HAL_RCC_GetSysClockFreq>
 8005a32:	0001      	movs	r1, r0
 8005a34:	4b0d      	ldr	r3, [pc, #52]	; (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	0a1b      	lsrs	r3, r3, #8
 8005a3a:	220f      	movs	r2, #15
 8005a3c:	401a      	ands	r2, r3
 8005a3e:	4b0e      	ldr	r3, [pc, #56]	; (8005a78 <HAL_RCC_ClockConfig+0x204>)
 8005a40:	0092      	lsls	r2, r2, #2
 8005a42:	58d3      	ldr	r3, [r2, r3]
 8005a44:	221f      	movs	r2, #31
 8005a46:	4013      	ands	r3, r2
 8005a48:	000a      	movs	r2, r1
 8005a4a:	40da      	lsrs	r2, r3
 8005a4c:	4b0b      	ldr	r3, [pc, #44]	; (8005a7c <HAL_RCC_ClockConfig+0x208>)
 8005a4e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005a50:	4b0b      	ldr	r3, [pc, #44]	; (8005a80 <HAL_RCC_ClockConfig+0x20c>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	0018      	movs	r0, r3
 8005a56:	f7fd ffe9 	bl	8003a2c <HAL_InitTick>
 8005a5a:	0003      	movs	r3, r0
}
 8005a5c:	0018      	movs	r0, r3
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	b004      	add	sp, #16
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	40022000 	.word	0x40022000
 8005a68:	00001388 	.word	0x00001388
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	fffff0ff 	.word	0xfffff0ff
 8005a74:	ffff8fff 	.word	0xffff8fff
 8005a78:	0800bdec 	.word	0x0800bdec
 8005a7c:	20000000 	.word	0x20000000
 8005a80:	20000004 	.word	0x20000004

08005a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a8a:	4b3c      	ldr	r3, [pc, #240]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2238      	movs	r2, #56	; 0x38
 8005a90:	4013      	ands	r3, r2
 8005a92:	d10f      	bne.n	8005ab4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005a94:	4b39      	ldr	r3, [pc, #228]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	0adb      	lsrs	r3, r3, #11
 8005a9a:	2207      	movs	r2, #7
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	409a      	lsls	r2, r3
 8005aa2:	0013      	movs	r3, r2
 8005aa4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005aa6:	6839      	ldr	r1, [r7, #0]
 8005aa8:	4835      	ldr	r0, [pc, #212]	; (8005b80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005aaa:	f7fa fb47 	bl	800013c <__udivsi3>
 8005aae:	0003      	movs	r3, r0
 8005ab0:	613b      	str	r3, [r7, #16]
 8005ab2:	e05d      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ab4:	4b31      	ldr	r3, [pc, #196]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	2238      	movs	r2, #56	; 0x38
 8005aba:	4013      	ands	r3, r2
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	d102      	bne.n	8005ac6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ac0:	4b30      	ldr	r3, [pc, #192]	; (8005b84 <HAL_RCC_GetSysClockFreq+0x100>)
 8005ac2:	613b      	str	r3, [r7, #16]
 8005ac4:	e054      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ac6:	4b2d      	ldr	r3, [pc, #180]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	2238      	movs	r2, #56	; 0x38
 8005acc:	4013      	ands	r3, r2
 8005ace:	2b10      	cmp	r3, #16
 8005ad0:	d138      	bne.n	8005b44 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005ad2:	4b2a      	ldr	r3, [pc, #168]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	2203      	movs	r2, #3
 8005ad8:	4013      	ands	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005adc:	4b27      	ldr	r3, [pc, #156]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	091b      	lsrs	r3, r3, #4
 8005ae2:	2207      	movs	r2, #7
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2b03      	cmp	r3, #3
 8005aee:	d10d      	bne.n	8005b0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005af0:	68b9      	ldr	r1, [r7, #8]
 8005af2:	4824      	ldr	r0, [pc, #144]	; (8005b84 <HAL_RCC_GetSysClockFreq+0x100>)
 8005af4:	f7fa fb22 	bl	800013c <__udivsi3>
 8005af8:	0003      	movs	r3, r0
 8005afa:	0019      	movs	r1, r3
 8005afc:	4b1f      	ldr	r3, [pc, #124]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	0a1b      	lsrs	r3, r3, #8
 8005b02:	227f      	movs	r2, #127	; 0x7f
 8005b04:	4013      	ands	r3, r2
 8005b06:	434b      	muls	r3, r1
 8005b08:	617b      	str	r3, [r7, #20]
        break;
 8005b0a:	e00d      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005b0c:	68b9      	ldr	r1, [r7, #8]
 8005b0e:	481c      	ldr	r0, [pc, #112]	; (8005b80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005b10:	f7fa fb14 	bl	800013c <__udivsi3>
 8005b14:	0003      	movs	r3, r0
 8005b16:	0019      	movs	r1, r3
 8005b18:	4b18      	ldr	r3, [pc, #96]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	0a1b      	lsrs	r3, r3, #8
 8005b1e:	227f      	movs	r2, #127	; 0x7f
 8005b20:	4013      	ands	r3, r2
 8005b22:	434b      	muls	r3, r1
 8005b24:	617b      	str	r3, [r7, #20]
        break;
 8005b26:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005b28:	4b14      	ldr	r3, [pc, #80]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	0f5b      	lsrs	r3, r3, #29
 8005b2e:	2207      	movs	r2, #7
 8005b30:	4013      	ands	r3, r2
 8005b32:	3301      	adds	r3, #1
 8005b34:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	6978      	ldr	r0, [r7, #20]
 8005b3a:	f7fa faff 	bl	800013c <__udivsi3>
 8005b3e:	0003      	movs	r3, r0
 8005b40:	613b      	str	r3, [r7, #16]
 8005b42:	e015      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005b44:	4b0d      	ldr	r3, [pc, #52]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	2238      	movs	r2, #56	; 0x38
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	2b20      	cmp	r3, #32
 8005b4e:	d103      	bne.n	8005b58 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005b50:	2380      	movs	r3, #128	; 0x80
 8005b52:	021b      	lsls	r3, r3, #8
 8005b54:	613b      	str	r3, [r7, #16]
 8005b56:	e00b      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005b58:	4b08      	ldr	r3, [pc, #32]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	2238      	movs	r2, #56	; 0x38
 8005b5e:	4013      	ands	r3, r2
 8005b60:	2b18      	cmp	r3, #24
 8005b62:	d103      	bne.n	8005b6c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005b64:	23fa      	movs	r3, #250	; 0xfa
 8005b66:	01db      	lsls	r3, r3, #7
 8005b68:	613b      	str	r3, [r7, #16]
 8005b6a:	e001      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005b70:	693b      	ldr	r3, [r7, #16]
}
 8005b72:	0018      	movs	r0, r3
 8005b74:	46bd      	mov	sp, r7
 8005b76:	b006      	add	sp, #24
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	46c0      	nop			; (mov r8, r8)
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	00f42400 	.word	0x00f42400
 8005b84:	007a1200 	.word	0x007a1200

08005b88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b8c:	4b02      	ldr	r3, [pc, #8]	; (8005b98 <HAL_RCC_GetHCLKFreq+0x10>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
}
 8005b90:	0018      	movs	r0, r3
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	46c0      	nop			; (mov r8, r8)
 8005b98:	20000000 	.word	0x20000000

08005b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b9c:	b5b0      	push	{r4, r5, r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005ba0:	f7ff fff2 	bl	8005b88 <HAL_RCC_GetHCLKFreq>
 8005ba4:	0004      	movs	r4, r0
 8005ba6:	f7ff fb3f 	bl	8005228 <LL_RCC_GetAPB1Prescaler>
 8005baa:	0003      	movs	r3, r0
 8005bac:	0b1a      	lsrs	r2, r3, #12
 8005bae:	4b05      	ldr	r3, [pc, #20]	; (8005bc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005bb0:	0092      	lsls	r2, r2, #2
 8005bb2:	58d3      	ldr	r3, [r2, r3]
 8005bb4:	221f      	movs	r2, #31
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	40dc      	lsrs	r4, r3
 8005bba:	0023      	movs	r3, r4
}
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bdb0      	pop	{r4, r5, r7, pc}
 8005bc2:	46c0      	nop			; (mov r8, r8)
 8005bc4:	0800be2c 	.word	0x0800be2c

08005bc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005bd0:	2313      	movs	r3, #19
 8005bd2:	18fb      	adds	r3, r7, r3
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005bd8:	2312      	movs	r3, #18
 8005bda:	18fb      	adds	r3, r7, r3
 8005bdc:	2200      	movs	r2, #0
 8005bde:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	2380      	movs	r3, #128	; 0x80
 8005be6:	029b      	lsls	r3, r3, #10
 8005be8:	4013      	ands	r3, r2
 8005bea:	d100      	bne.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005bec:	e0a3      	b.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bee:	2011      	movs	r0, #17
 8005bf0:	183b      	adds	r3, r7, r0
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bf6:	4ba5      	ldr	r3, [pc, #660]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bfa:	2380      	movs	r3, #128	; 0x80
 8005bfc:	055b      	lsls	r3, r3, #21
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d110      	bne.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c02:	4ba2      	ldr	r3, [pc, #648]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c06:	4ba1      	ldr	r3, [pc, #644]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c08:	2180      	movs	r1, #128	; 0x80
 8005c0a:	0549      	lsls	r1, r1, #21
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c10:	4b9e      	ldr	r3, [pc, #632]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c14:	2380      	movs	r3, #128	; 0x80
 8005c16:	055b      	lsls	r3, r3, #21
 8005c18:	4013      	ands	r3, r2
 8005c1a:	60bb      	str	r3, [r7, #8]
 8005c1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c1e:	183b      	adds	r3, r7, r0
 8005c20:	2201      	movs	r2, #1
 8005c22:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c24:	4b9a      	ldr	r3, [pc, #616]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	4b99      	ldr	r3, [pc, #612]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005c2a:	2180      	movs	r1, #128	; 0x80
 8005c2c:	0049      	lsls	r1, r1, #1
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c32:	f7fd ff57 	bl	8003ae4 <HAL_GetTick>
 8005c36:	0003      	movs	r3, r0
 8005c38:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c3a:	e00b      	b.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c3c:	f7fd ff52 	bl	8003ae4 <HAL_GetTick>
 8005c40:	0002      	movs	r2, r0
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d904      	bls.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005c4a:	2313      	movs	r3, #19
 8005c4c:	18fb      	adds	r3, r7, r3
 8005c4e:	2203      	movs	r2, #3
 8005c50:	701a      	strb	r2, [r3, #0]
        break;
 8005c52:	e005      	b.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c54:	4b8e      	ldr	r3, [pc, #568]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	2380      	movs	r3, #128	; 0x80
 8005c5a:	005b      	lsls	r3, r3, #1
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	d0ed      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005c60:	2313      	movs	r3, #19
 8005c62:	18fb      	adds	r3, r7, r3
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d154      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c6a:	4b88      	ldr	r3, [pc, #544]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c6e:	23c0      	movs	r3, #192	; 0xc0
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4013      	ands	r3, r2
 8005c74:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d019      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d014      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c86:	4b81      	ldr	r3, [pc, #516]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c8a:	4a82      	ldr	r2, [pc, #520]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c90:	4b7e      	ldr	r3, [pc, #504]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c94:	4b7d      	ldr	r3, [pc, #500]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c96:	2180      	movs	r1, #128	; 0x80
 8005c98:	0249      	lsls	r1, r1, #9
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c9e:	4b7b      	ldr	r3, [pc, #492]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ca0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ca2:	4b7a      	ldr	r3, [pc, #488]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ca4:	497c      	ldr	r1, [pc, #496]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8005ca6:	400a      	ands	r2, r1
 8005ca8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005caa:	4b78      	ldr	r3, [pc, #480]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	d016      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cb8:	f7fd ff14 	bl	8003ae4 <HAL_GetTick>
 8005cbc:	0003      	movs	r3, r0
 8005cbe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cc0:	e00c      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cc2:	f7fd ff0f 	bl	8003ae4 <HAL_GetTick>
 8005cc6:	0002      	movs	r2, r0
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	4a73      	ldr	r2, [pc, #460]	; (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d904      	bls.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005cd2:	2313      	movs	r3, #19
 8005cd4:	18fb      	adds	r3, r7, r3
 8005cd6:	2203      	movs	r2, #3
 8005cd8:	701a      	strb	r2, [r3, #0]
            break;
 8005cda:	e004      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cdc:	4b6b      	ldr	r3, [pc, #428]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	d0ed      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005ce6:	2313      	movs	r3, #19
 8005ce8:	18fb      	adds	r3, r7, r3
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10a      	bne.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cf0:	4b66      	ldr	r3, [pc, #408]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf4:	4a67      	ldr	r2, [pc, #412]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	0019      	movs	r1, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cfe:	4b63      	ldr	r3, [pc, #396]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d00:	430a      	orrs	r2, r1
 8005d02:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d04:	e00c      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d06:	2312      	movs	r3, #18
 8005d08:	18fb      	adds	r3, r7, r3
 8005d0a:	2213      	movs	r2, #19
 8005d0c:	18ba      	adds	r2, r7, r2
 8005d0e:	7812      	ldrb	r2, [r2, #0]
 8005d10:	701a      	strb	r2, [r3, #0]
 8005d12:	e005      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d14:	2312      	movs	r3, #18
 8005d16:	18fb      	adds	r3, r7, r3
 8005d18:	2213      	movs	r2, #19
 8005d1a:	18ba      	adds	r2, r7, r2
 8005d1c:	7812      	ldrb	r2, [r2, #0]
 8005d1e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d20:	2311      	movs	r3, #17
 8005d22:	18fb      	adds	r3, r7, r3
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d105      	bne.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d2a:	4b58      	ldr	r3, [pc, #352]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d2e:	4b57      	ldr	r3, [pc, #348]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d30:	495b      	ldr	r1, [pc, #364]	; (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005d32:	400a      	ands	r2, r1
 8005d34:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	d009      	beq.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d40:	4b52      	ldr	r3, [pc, #328]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d44:	2203      	movs	r2, #3
 8005d46:	4393      	bics	r3, r2
 8005d48:	0019      	movs	r1, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	4b4f      	ldr	r3, [pc, #316]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d50:	430a      	orrs	r2, r1
 8005d52:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2210      	movs	r2, #16
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	d009      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d5e:	4b4b      	ldr	r3, [pc, #300]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d62:	4a50      	ldr	r2, [pc, #320]	; (8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005d64:	4013      	ands	r3, r2
 8005d66:	0019      	movs	r1, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	689a      	ldr	r2, [r3, #8]
 8005d6c:	4b47      	ldr	r3, [pc, #284]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	2380      	movs	r3, #128	; 0x80
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d009      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d7e:	4b43      	ldr	r3, [pc, #268]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d82:	4a49      	ldr	r2, [pc, #292]	; (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	0019      	movs	r1, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	695a      	ldr	r2, [r3, #20]
 8005d8c:	4b3f      	ldr	r3, [pc, #252]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	2380      	movs	r3, #128	; 0x80
 8005d98:	00db      	lsls	r3, r3, #3
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	d009      	beq.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d9e:	4b3b      	ldr	r3, [pc, #236]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da2:	4a42      	ldr	r2, [pc, #264]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005da4:	4013      	ands	r3, r2
 8005da6:	0019      	movs	r1, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	699a      	ldr	r2, [r3, #24]
 8005dac:	4b37      	ldr	r3, [pc, #220]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dae:	430a      	orrs	r2, r1
 8005db0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2220      	movs	r2, #32
 8005db8:	4013      	ands	r3, r2
 8005dba:	d009      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005dbc:	4b33      	ldr	r3, [pc, #204]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dc0:	4a3b      	ldr	r2, [pc, #236]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	0019      	movs	r1, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	4b30      	ldr	r3, [pc, #192]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	2380      	movs	r3, #128	; 0x80
 8005dd6:	01db      	lsls	r3, r3, #7
 8005dd8:	4013      	ands	r3, r2
 8005dda:	d015      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005ddc:	4b2b      	ldr	r3, [pc, #172]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	0899      	lsrs	r1, r3, #2
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	4b28      	ldr	r3, [pc, #160]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dea:	430a      	orrs	r2, r1
 8005dec:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69da      	ldr	r2, [r3, #28]
 8005df2:	2380      	movs	r3, #128	; 0x80
 8005df4:	05db      	lsls	r3, r3, #23
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d106      	bne.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005dfa:	4b24      	ldr	r3, [pc, #144]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	4b23      	ldr	r3, [pc, #140]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e00:	2180      	movs	r1, #128	; 0x80
 8005e02:	0249      	lsls	r1, r1, #9
 8005e04:	430a      	orrs	r2, r1
 8005e06:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	2380      	movs	r3, #128	; 0x80
 8005e0e:	039b      	lsls	r3, r3, #14
 8005e10:	4013      	ands	r3, r2
 8005e12:	d016      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005e14:	4b1d      	ldr	r3, [pc, #116]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e18:	4a26      	ldr	r2, [pc, #152]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	0019      	movs	r1, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a1a      	ldr	r2, [r3, #32]
 8005e22:	4b1a      	ldr	r3, [pc, #104]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e24:	430a      	orrs	r2, r1
 8005e26:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1a      	ldr	r2, [r3, #32]
 8005e2c:	2380      	movs	r3, #128	; 0x80
 8005e2e:	03db      	lsls	r3, r3, #15
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d106      	bne.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005e34:	4b15      	ldr	r3, [pc, #84]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e36:	68da      	ldr	r2, [r3, #12]
 8005e38:	4b14      	ldr	r3, [pc, #80]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e3a:	2180      	movs	r1, #128	; 0x80
 8005e3c:	0449      	lsls	r1, r1, #17
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	2380      	movs	r3, #128	; 0x80
 8005e48:	011b      	lsls	r3, r3, #4
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	d016      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005e4e:	4b0f      	ldr	r3, [pc, #60]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e52:	4a19      	ldr	r2, [pc, #100]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005e54:	4013      	ands	r3, r2
 8005e56:	0019      	movs	r1, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	691a      	ldr	r2, [r3, #16]
 8005e5c:	4b0b      	ldr	r3, [pc, #44]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691a      	ldr	r2, [r3, #16]
 8005e66:	2380      	movs	r3, #128	; 0x80
 8005e68:	01db      	lsls	r3, r3, #7
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d106      	bne.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005e6e:	4b07      	ldr	r3, [pc, #28]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e70:	68da      	ldr	r2, [r3, #12]
 8005e72:	4b06      	ldr	r3, [pc, #24]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e74:	2180      	movs	r1, #128	; 0x80
 8005e76:	0249      	lsls	r1, r1, #9
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005e7c:	2312      	movs	r3, #18
 8005e7e:	18fb      	adds	r3, r7, r3
 8005e80:	781b      	ldrb	r3, [r3, #0]
}
 8005e82:	0018      	movs	r0, r3
 8005e84:	46bd      	mov	sp, r7
 8005e86:	b006      	add	sp, #24
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	46c0      	nop			; (mov r8, r8)
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40007000 	.word	0x40007000
 8005e94:	fffffcff 	.word	0xfffffcff
 8005e98:	fffeffff 	.word	0xfffeffff
 8005e9c:	00001388 	.word	0x00001388
 8005ea0:	efffffff 	.word	0xefffffff
 8005ea4:	fffff3ff 	.word	0xfffff3ff
 8005ea8:	fff3ffff 	.word	0xfff3ffff
 8005eac:	ffcfffff 	.word	0xffcfffff
 8005eb0:	ffffcfff 	.word	0xffffcfff
 8005eb4:	ffbfffff 	.word	0xffbfffff
 8005eb8:	ffff3fff 	.word	0xffff3fff

08005ebc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d101      	bne.n	8005ece <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e04a      	b.n	8005f64 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	223d      	movs	r2, #61	; 0x3d
 8005ed2:	5c9b      	ldrb	r3, [r3, r2]
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d107      	bne.n	8005eea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	223c      	movs	r2, #60	; 0x3c
 8005ede:	2100      	movs	r1, #0
 8005ee0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	f7fd fb81 	bl	80035ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	223d      	movs	r2, #61	; 0x3d
 8005eee:	2102      	movs	r1, #2
 8005ef0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	3304      	adds	r3, #4
 8005efa:	0019      	movs	r1, r3
 8005efc:	0010      	movs	r0, r2
 8005efe:	f000 f9db 	bl	80062b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2248      	movs	r2, #72	; 0x48
 8005f06:	2101      	movs	r1, #1
 8005f08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	223e      	movs	r2, #62	; 0x3e
 8005f0e:	2101      	movs	r1, #1
 8005f10:	5499      	strb	r1, [r3, r2]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	223f      	movs	r2, #63	; 0x3f
 8005f16:	2101      	movs	r1, #1
 8005f18:	5499      	strb	r1, [r3, r2]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2240      	movs	r2, #64	; 0x40
 8005f1e:	2101      	movs	r1, #1
 8005f20:	5499      	strb	r1, [r3, r2]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2241      	movs	r2, #65	; 0x41
 8005f26:	2101      	movs	r1, #1
 8005f28:	5499      	strb	r1, [r3, r2]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2242      	movs	r2, #66	; 0x42
 8005f2e:	2101      	movs	r1, #1
 8005f30:	5499      	strb	r1, [r3, r2]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2243      	movs	r2, #67	; 0x43
 8005f36:	2101      	movs	r1, #1
 8005f38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2244      	movs	r2, #68	; 0x44
 8005f3e:	2101      	movs	r1, #1
 8005f40:	5499      	strb	r1, [r3, r2]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2245      	movs	r2, #69	; 0x45
 8005f46:	2101      	movs	r1, #1
 8005f48:	5499      	strb	r1, [r3, r2]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2246      	movs	r2, #70	; 0x46
 8005f4e:	2101      	movs	r1, #1
 8005f50:	5499      	strb	r1, [r3, r2]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2247      	movs	r2, #71	; 0x47
 8005f56:	2101      	movs	r1, #1
 8005f58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	223d      	movs	r2, #61	; 0x3d
 8005f5e:	2101      	movs	r1, #1
 8005f60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	0018      	movs	r0, r3
 8005f66:	46bd      	mov	sp, r7
 8005f68:	b002      	add	sp, #8
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	223d      	movs	r2, #61	; 0x3d
 8005f78:	5c9b      	ldrb	r3, [r3, r2]
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d001      	beq.n	8005f84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e03d      	b.n	8006000 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	223d      	movs	r2, #61	; 0x3d
 8005f88:	2102      	movs	r1, #2
 8005f8a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68da      	ldr	r2, [r3, #12]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2101      	movs	r1, #1
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a19      	ldr	r2, [pc, #100]	; (8006008 <HAL_TIM_Base_Start_IT+0x9c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00a      	beq.n	8005fbc <HAL_TIM_Base_Start_IT+0x50>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	2380      	movs	r3, #128	; 0x80
 8005fac:	05db      	lsls	r3, r3, #23
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d004      	beq.n	8005fbc <HAL_TIM_Base_Start_IT+0x50>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a15      	ldr	r2, [pc, #84]	; (800600c <HAL_TIM_Base_Start_IT+0xa0>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d116      	bne.n	8005fea <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	4a13      	ldr	r2, [pc, #76]	; (8006010 <HAL_TIM_Base_Start_IT+0xa4>)
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2b06      	cmp	r3, #6
 8005fcc:	d016      	beq.n	8005ffc <HAL_TIM_Base_Start_IT+0x90>
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	2380      	movs	r3, #128	; 0x80
 8005fd2:	025b      	lsls	r3, r3, #9
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d011      	beq.n	8005ffc <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fe8:	e008      	b.n	8005ffc <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2101      	movs	r1, #1
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	e000      	b.n	8005ffe <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffc:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	0018      	movs	r0, r3
 8006002:	46bd      	mov	sp, r7
 8006004:	b004      	add	sp, #16
 8006006:	bd80      	pop	{r7, pc}
 8006008:	40012c00 	.word	0x40012c00
 800600c:	40000400 	.word	0x40000400
 8006010:	00010007 	.word	0x00010007

08006014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	2202      	movs	r2, #2
 8006024:	4013      	ands	r3, r2
 8006026:	2b02      	cmp	r3, #2
 8006028:	d124      	bne.n	8006074 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	2202      	movs	r2, #2
 8006032:	4013      	ands	r3, r2
 8006034:	2b02      	cmp	r3, #2
 8006036:	d11d      	bne.n	8006074 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2203      	movs	r2, #3
 800603e:	4252      	negs	r2, r2
 8006040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2201      	movs	r2, #1
 8006046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	2203      	movs	r2, #3
 8006050:	4013      	ands	r3, r2
 8006052:	d004      	beq.n	800605e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	0018      	movs	r0, r3
 8006058:	f000 f916 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 800605c:	e007      	b.n	800606e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	0018      	movs	r0, r3
 8006062:	f000 f909 	bl	8006278 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	0018      	movs	r0, r3
 800606a:	f000 f915 	bl	8006298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	2204      	movs	r2, #4
 800607c:	4013      	ands	r3, r2
 800607e:	2b04      	cmp	r3, #4
 8006080:	d125      	bne.n	80060ce <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	2204      	movs	r2, #4
 800608a:	4013      	ands	r3, r2
 800608c:	2b04      	cmp	r3, #4
 800608e:	d11e      	bne.n	80060ce <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2205      	movs	r2, #5
 8006096:	4252      	negs	r2, r2
 8006098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2202      	movs	r2, #2
 800609e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	699a      	ldr	r2, [r3, #24]
 80060a6:	23c0      	movs	r3, #192	; 0xc0
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4013      	ands	r3, r2
 80060ac:	d004      	beq.n	80060b8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	0018      	movs	r0, r3
 80060b2:	f000 f8e9 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 80060b6:	e007      	b.n	80060c8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	0018      	movs	r0, r3
 80060bc:	f000 f8dc 	bl	8006278 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	0018      	movs	r0, r3
 80060c4:	f000 f8e8 	bl	8006298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	2208      	movs	r2, #8
 80060d6:	4013      	ands	r3, r2
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d124      	bne.n	8006126 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	2208      	movs	r2, #8
 80060e4:	4013      	ands	r3, r2
 80060e6:	2b08      	cmp	r3, #8
 80060e8:	d11d      	bne.n	8006126 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2209      	movs	r2, #9
 80060f0:	4252      	negs	r2, r2
 80060f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2204      	movs	r2, #4
 80060f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	2203      	movs	r2, #3
 8006102:	4013      	ands	r3, r2
 8006104:	d004      	beq.n	8006110 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	0018      	movs	r0, r3
 800610a:	f000 f8bd 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 800610e:	e007      	b.n	8006120 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	0018      	movs	r0, r3
 8006114:	f000 f8b0 	bl	8006278 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	0018      	movs	r0, r3
 800611c:	f000 f8bc 	bl	8006298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	2210      	movs	r2, #16
 800612e:	4013      	ands	r3, r2
 8006130:	2b10      	cmp	r3, #16
 8006132:	d125      	bne.n	8006180 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	2210      	movs	r2, #16
 800613c:	4013      	ands	r3, r2
 800613e:	2b10      	cmp	r3, #16
 8006140:	d11e      	bne.n	8006180 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2211      	movs	r2, #17
 8006148:	4252      	negs	r2, r2
 800614a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2208      	movs	r2, #8
 8006150:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	23c0      	movs	r3, #192	; 0xc0
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	4013      	ands	r3, r2
 800615e:	d004      	beq.n	800616a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	0018      	movs	r0, r3
 8006164:	f000 f890 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 8006168:	e007      	b.n	800617a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	0018      	movs	r0, r3
 800616e:	f000 f883 	bl	8006278 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	0018      	movs	r0, r3
 8006176:	f000 f88f 	bl	8006298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	2201      	movs	r2, #1
 8006188:	4013      	ands	r3, r2
 800618a:	2b01      	cmp	r3, #1
 800618c:	d10f      	bne.n	80061ae <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	2201      	movs	r2, #1
 8006196:	4013      	ands	r3, r2
 8006198:	2b01      	cmp	r3, #1
 800619a:	d108      	bne.n	80061ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2202      	movs	r2, #2
 80061a2:	4252      	negs	r2, r2
 80061a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	0018      	movs	r0, r3
 80061aa:	f7fc fdbb 	bl	8002d24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	2280      	movs	r2, #128	; 0x80
 80061b6:	4013      	ands	r3, r2
 80061b8:	2b80      	cmp	r3, #128	; 0x80
 80061ba:	d10f      	bne.n	80061dc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	2280      	movs	r2, #128	; 0x80
 80061c4:	4013      	ands	r3, r2
 80061c6:	2b80      	cmp	r3, #128	; 0x80
 80061c8:	d108      	bne.n	80061dc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2281      	movs	r2, #129	; 0x81
 80061d0:	4252      	negs	r2, r2
 80061d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	0018      	movs	r0, r3
 80061d8:	f000 f8ec 	bl	80063b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	691a      	ldr	r2, [r3, #16]
 80061e2:	2380      	movs	r3, #128	; 0x80
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	401a      	ands	r2, r3
 80061e8:	2380      	movs	r3, #128	; 0x80
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d10e      	bne.n	800620e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	2280      	movs	r2, #128	; 0x80
 80061f8:	4013      	ands	r3, r2
 80061fa:	2b80      	cmp	r3, #128	; 0x80
 80061fc:	d107      	bne.n	800620e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a1c      	ldr	r2, [pc, #112]	; (8006274 <HAL_TIM_IRQHandler+0x260>)
 8006204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	0018      	movs	r0, r3
 800620a:	f000 f8db 	bl	80063c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	2240      	movs	r2, #64	; 0x40
 8006216:	4013      	ands	r3, r2
 8006218:	2b40      	cmp	r3, #64	; 0x40
 800621a:	d10f      	bne.n	800623c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	2240      	movs	r2, #64	; 0x40
 8006224:	4013      	ands	r3, r2
 8006226:	2b40      	cmp	r3, #64	; 0x40
 8006228:	d108      	bne.n	800623c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2241      	movs	r2, #65	; 0x41
 8006230:	4252      	negs	r2, r2
 8006232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	0018      	movs	r0, r3
 8006238:	f000 f836 	bl	80062a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	2220      	movs	r2, #32
 8006244:	4013      	ands	r3, r2
 8006246:	2b20      	cmp	r3, #32
 8006248:	d10f      	bne.n	800626a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	2220      	movs	r2, #32
 8006252:	4013      	ands	r3, r2
 8006254:	2b20      	cmp	r3, #32
 8006256:	d108      	bne.n	800626a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2221      	movs	r2, #33	; 0x21
 800625e:	4252      	negs	r2, r2
 8006260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	0018      	movs	r0, r3
 8006266:	f000 f89d 	bl	80063a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800626a:	46c0      	nop			; (mov r8, r8)
 800626c:	46bd      	mov	sp, r7
 800626e:	b002      	add	sp, #8
 8006270:	bd80      	pop	{r7, pc}
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	fffffeff 	.word	0xfffffeff

08006278 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006280:	46c0      	nop			; (mov r8, r8)
 8006282:	46bd      	mov	sp, r7
 8006284:	b002      	add	sp, #8
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006290:	46c0      	nop			; (mov r8, r8)
 8006292:	46bd      	mov	sp, r7
 8006294:	b002      	add	sp, #8
 8006296:	bd80      	pop	{r7, pc}

08006298 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062a0:	46c0      	nop			; (mov r8, r8)
 80062a2:	46bd      	mov	sp, r7
 80062a4:	b002      	add	sp, #8
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062b0:	46c0      	nop			; (mov r8, r8)
 80062b2:	46bd      	mov	sp, r7
 80062b4:	b002      	add	sp, #8
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a30      	ldr	r2, [pc, #192]	; (800638c <TIM_Base_SetConfig+0xd4>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d008      	beq.n	80062e2 <TIM_Base_SetConfig+0x2a>
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	2380      	movs	r3, #128	; 0x80
 80062d4:	05db      	lsls	r3, r3, #23
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d003      	beq.n	80062e2 <TIM_Base_SetConfig+0x2a>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a2c      	ldr	r2, [pc, #176]	; (8006390 <TIM_Base_SetConfig+0xd8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d108      	bne.n	80062f4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2270      	movs	r2, #112	; 0x70
 80062e6:	4393      	bics	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a25      	ldr	r2, [pc, #148]	; (800638c <TIM_Base_SetConfig+0xd4>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d014      	beq.n	8006326 <TIM_Base_SetConfig+0x6e>
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	2380      	movs	r3, #128	; 0x80
 8006300:	05db      	lsls	r3, r3, #23
 8006302:	429a      	cmp	r2, r3
 8006304:	d00f      	beq.n	8006326 <TIM_Base_SetConfig+0x6e>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a21      	ldr	r2, [pc, #132]	; (8006390 <TIM_Base_SetConfig+0xd8>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d00b      	beq.n	8006326 <TIM_Base_SetConfig+0x6e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a20      	ldr	r2, [pc, #128]	; (8006394 <TIM_Base_SetConfig+0xdc>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d007      	beq.n	8006326 <TIM_Base_SetConfig+0x6e>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a1f      	ldr	r2, [pc, #124]	; (8006398 <TIM_Base_SetConfig+0xe0>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d003      	beq.n	8006326 <TIM_Base_SetConfig+0x6e>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a1e      	ldr	r2, [pc, #120]	; (800639c <TIM_Base_SetConfig+0xe4>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d108      	bne.n	8006338 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4a1d      	ldr	r2, [pc, #116]	; (80063a0 <TIM_Base_SetConfig+0xe8>)
 800632a:	4013      	ands	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	4313      	orrs	r3, r2
 8006336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2280      	movs	r2, #128	; 0x80
 800633c:	4393      	bics	r3, r2
 800633e:	001a      	movs	r2, r3
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	4313      	orrs	r3, r2
 8006346:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	689a      	ldr	r2, [r3, #8]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a0a      	ldr	r2, [pc, #40]	; (800638c <TIM_Base_SetConfig+0xd4>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d007      	beq.n	8006376 <TIM_Base_SetConfig+0xbe>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a0b      	ldr	r2, [pc, #44]	; (8006398 <TIM_Base_SetConfig+0xe0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d003      	beq.n	8006376 <TIM_Base_SetConfig+0xbe>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a0a      	ldr	r2, [pc, #40]	; (800639c <TIM_Base_SetConfig+0xe4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d103      	bne.n	800637e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	691a      	ldr	r2, [r3, #16]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	615a      	str	r2, [r3, #20]
}
 8006384:	46c0      	nop			; (mov r8, r8)
 8006386:	46bd      	mov	sp, r7
 8006388:	b004      	add	sp, #16
 800638a:	bd80      	pop	{r7, pc}
 800638c:	40012c00 	.word	0x40012c00
 8006390:	40000400 	.word	0x40000400
 8006394:	40002000 	.word	0x40002000
 8006398:	40014400 	.word	0x40014400
 800639c:	40014800 	.word	0x40014800
 80063a0:	fffffcff 	.word	0xfffffcff

080063a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063ac:	46c0      	nop			; (mov r8, r8)
 80063ae:	46bd      	mov	sp, r7
 80063b0:	b002      	add	sp, #8
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063bc:	46c0      	nop			; (mov r8, r8)
 80063be:	46bd      	mov	sp, r7
 80063c0:	b002      	add	sp, #8
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80063cc:	46c0      	nop			; (mov r8, r8)
 80063ce:	46bd      	mov	sp, r7
 80063d0:	b002      	add	sp, #8
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e046      	b.n	8006474 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2288      	movs	r2, #136	; 0x88
 80063ea:	589b      	ldr	r3, [r3, r2]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d107      	bne.n	8006400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2284      	movs	r2, #132	; 0x84
 80063f4:	2100      	movs	r1, #0
 80063f6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	0018      	movs	r0, r3
 80063fc:	f7fd f93c 	bl	8003678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2288      	movs	r2, #136	; 0x88
 8006404:	2124      	movs	r1, #36	; 0x24
 8006406:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2101      	movs	r1, #1
 8006414:	438a      	bics	r2, r1
 8006416:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	0018      	movs	r0, r3
 800641c:	f000 f9ae 	bl	800677c <UART_SetConfig>
 8006420:	0003      	movs	r3, r0
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e024      	b.n	8006474 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800642e:	2b00      	cmp	r3, #0
 8006430:	d003      	beq.n	800643a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	0018      	movs	r0, r3
 8006436:	f000 fc19 	bl	8006c6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	490d      	ldr	r1, [pc, #52]	; (800647c <HAL_UART_Init+0xa8>)
 8006446:	400a      	ands	r2, r1
 8006448:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689a      	ldr	r2, [r3, #8]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	212a      	movs	r1, #42	; 0x2a
 8006456:	438a      	bics	r2, r1
 8006458:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2101      	movs	r1, #1
 8006466:	430a      	orrs	r2, r1
 8006468:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	0018      	movs	r0, r3
 800646e:	f000 fcb1 	bl	8006dd4 <UART_CheckIdleState>
 8006472:	0003      	movs	r3, r0
}
 8006474:	0018      	movs	r0, r3
 8006476:	46bd      	mov	sp, r7
 8006478:	b002      	add	sp, #8
 800647a:	bd80      	pop	{r7, pc}
 800647c:	ffffb7ff 	.word	0xffffb7ff

08006480 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08a      	sub	sp, #40	; 0x28
 8006484:	af02      	add	r7, sp, #8
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	1dbb      	adds	r3, r7, #6
 800648e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2288      	movs	r2, #136	; 0x88
 8006494:	589b      	ldr	r3, [r3, r2]
 8006496:	2b20      	cmp	r3, #32
 8006498:	d000      	beq.n	800649c <HAL_UART_Transmit+0x1c>
 800649a:	e088      	b.n	80065ae <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <HAL_UART_Transmit+0x2a>
 80064a2:	1dbb      	adds	r3, r7, #6
 80064a4:	881b      	ldrh	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e080      	b.n	80065b0 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	689a      	ldr	r2, [r3, #8]
 80064b2:	2380      	movs	r3, #128	; 0x80
 80064b4:	015b      	lsls	r3, r3, #5
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d109      	bne.n	80064ce <HAL_UART_Transmit+0x4e>
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d105      	bne.n	80064ce <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	2201      	movs	r2, #1
 80064c6:	4013      	ands	r3, r2
 80064c8:	d001      	beq.n	80064ce <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e070      	b.n	80065b0 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2290      	movs	r2, #144	; 0x90
 80064d2:	2100      	movs	r1, #0
 80064d4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2288      	movs	r2, #136	; 0x88
 80064da:	2121      	movs	r1, #33	; 0x21
 80064dc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064de:	f7fd fb01 	bl	8003ae4 <HAL_GetTick>
 80064e2:	0003      	movs	r3, r0
 80064e4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	1dba      	adds	r2, r7, #6
 80064ea:	2154      	movs	r1, #84	; 0x54
 80064ec:	8812      	ldrh	r2, [r2, #0]
 80064ee:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	1dba      	adds	r2, r7, #6
 80064f4:	2156      	movs	r1, #86	; 0x56
 80064f6:	8812      	ldrh	r2, [r2, #0]
 80064f8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	2380      	movs	r3, #128	; 0x80
 8006500:	015b      	lsls	r3, r3, #5
 8006502:	429a      	cmp	r2, r3
 8006504:	d108      	bne.n	8006518 <HAL_UART_Transmit+0x98>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d104      	bne.n	8006518 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800650e:	2300      	movs	r3, #0
 8006510:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	61bb      	str	r3, [r7, #24]
 8006516:	e003      	b.n	8006520 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800651c:	2300      	movs	r3, #0
 800651e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006520:	e02c      	b.n	800657c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006522:	697a      	ldr	r2, [r7, #20]
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	0013      	movs	r3, r2
 800652c:	2200      	movs	r2, #0
 800652e:	2180      	movs	r1, #128	; 0x80
 8006530:	f000 fc9e 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 8006534:	1e03      	subs	r3, r0, #0
 8006536:	d001      	beq.n	800653c <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e039      	b.n	80065b0 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10b      	bne.n	800655a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	001a      	movs	r2, r3
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	05d2      	lsls	r2, r2, #23
 800654e:	0dd2      	lsrs	r2, r2, #23
 8006550:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	3302      	adds	r3, #2
 8006556:	61bb      	str	r3, [r7, #24]
 8006558:	e007      	b.n	800656a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	781a      	ldrb	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	3301      	adds	r3, #1
 8006568:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2256      	movs	r2, #86	; 0x56
 800656e:	5a9b      	ldrh	r3, [r3, r2]
 8006570:	b29b      	uxth	r3, r3
 8006572:	3b01      	subs	r3, #1
 8006574:	b299      	uxth	r1, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2256      	movs	r2, #86	; 0x56
 800657a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2256      	movs	r2, #86	; 0x56
 8006580:	5a9b      	ldrh	r3, [r3, r2]
 8006582:	b29b      	uxth	r3, r3
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1cc      	bne.n	8006522 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006588:	697a      	ldr	r2, [r7, #20]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	0013      	movs	r3, r2
 8006592:	2200      	movs	r2, #0
 8006594:	2140      	movs	r1, #64	; 0x40
 8006596:	f000 fc6b 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 800659a:	1e03      	subs	r3, r0, #0
 800659c:	d001      	beq.n	80065a2 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e006      	b.n	80065b0 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2288      	movs	r2, #136	; 0x88
 80065a6:	2120      	movs	r1, #32
 80065a8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80065aa:	2300      	movs	r3, #0
 80065ac:	e000      	b.n	80065b0 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80065ae:	2302      	movs	r3, #2
  }
}
 80065b0:	0018      	movs	r0, r3
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b008      	add	sp, #32
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08a      	sub	sp, #40	; 0x28
 80065bc:	af02      	add	r7, sp, #8
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	603b      	str	r3, [r7, #0]
 80065c4:	1dbb      	adds	r3, r7, #6
 80065c6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	228c      	movs	r2, #140	; 0x8c
 80065cc:	589b      	ldr	r3, [r3, r2]
 80065ce:	2b20      	cmp	r3, #32
 80065d0:	d000      	beq.n	80065d4 <HAL_UART_Receive+0x1c>
 80065d2:	e0cc      	b.n	800676e <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d003      	beq.n	80065e2 <HAL_UART_Receive+0x2a>
 80065da:	1dbb      	adds	r3, r7, #6
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e0c4      	b.n	8006770 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	689a      	ldr	r2, [r3, #8]
 80065ea:	2380      	movs	r3, #128	; 0x80
 80065ec:	015b      	lsls	r3, r3, #5
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d109      	bne.n	8006606 <HAL_UART_Receive+0x4e>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d105      	bne.n	8006606 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2201      	movs	r2, #1
 80065fe:	4013      	ands	r3, r2
 8006600:	d001      	beq.n	8006606 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e0b4      	b.n	8006770 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2290      	movs	r2, #144	; 0x90
 800660a:	2100      	movs	r1, #0
 800660c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	228c      	movs	r2, #140	; 0x8c
 8006612:	2122      	movs	r1, #34	; 0x22
 8006614:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800661c:	f7fd fa62 	bl	8003ae4 <HAL_GetTick>
 8006620:	0003      	movs	r3, r0
 8006622:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	1dba      	adds	r2, r7, #6
 8006628:	215c      	movs	r1, #92	; 0x5c
 800662a:	8812      	ldrh	r2, [r2, #0]
 800662c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	1dba      	adds	r2, r7, #6
 8006632:	215e      	movs	r1, #94	; 0x5e
 8006634:	8812      	ldrh	r2, [r2, #0]
 8006636:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	2380      	movs	r3, #128	; 0x80
 800663e:	015b      	lsls	r3, r3, #5
 8006640:	429a      	cmp	r2, r3
 8006642:	d10d      	bne.n	8006660 <HAL_UART_Receive+0xa8>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d104      	bne.n	8006656 <HAL_UART_Receive+0x9e>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2260      	movs	r2, #96	; 0x60
 8006650:	4949      	ldr	r1, [pc, #292]	; (8006778 <HAL_UART_Receive+0x1c0>)
 8006652:	5299      	strh	r1, [r3, r2]
 8006654:	e02e      	b.n	80066b4 <HAL_UART_Receive+0xfc>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2260      	movs	r2, #96	; 0x60
 800665a:	21ff      	movs	r1, #255	; 0xff
 800665c:	5299      	strh	r1, [r3, r2]
 800665e:	e029      	b.n	80066b4 <HAL_UART_Receive+0xfc>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10d      	bne.n	8006684 <HAL_UART_Receive+0xcc>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d104      	bne.n	800667a <HAL_UART_Receive+0xc2>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2260      	movs	r2, #96	; 0x60
 8006674:	21ff      	movs	r1, #255	; 0xff
 8006676:	5299      	strh	r1, [r3, r2]
 8006678:	e01c      	b.n	80066b4 <HAL_UART_Receive+0xfc>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2260      	movs	r2, #96	; 0x60
 800667e:	217f      	movs	r1, #127	; 0x7f
 8006680:	5299      	strh	r1, [r3, r2]
 8006682:	e017      	b.n	80066b4 <HAL_UART_Receive+0xfc>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	689a      	ldr	r2, [r3, #8]
 8006688:	2380      	movs	r3, #128	; 0x80
 800668a:	055b      	lsls	r3, r3, #21
 800668c:	429a      	cmp	r2, r3
 800668e:	d10d      	bne.n	80066ac <HAL_UART_Receive+0xf4>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	691b      	ldr	r3, [r3, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d104      	bne.n	80066a2 <HAL_UART_Receive+0xea>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2260      	movs	r2, #96	; 0x60
 800669c:	217f      	movs	r1, #127	; 0x7f
 800669e:	5299      	strh	r1, [r3, r2]
 80066a0:	e008      	b.n	80066b4 <HAL_UART_Receive+0xfc>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2260      	movs	r2, #96	; 0x60
 80066a6:	213f      	movs	r1, #63	; 0x3f
 80066a8:	5299      	strh	r1, [r3, r2]
 80066aa:	e003      	b.n	80066b4 <HAL_UART_Receive+0xfc>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2260      	movs	r2, #96	; 0x60
 80066b0:	2100      	movs	r1, #0
 80066b2:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80066b4:	2312      	movs	r3, #18
 80066b6:	18fb      	adds	r3, r7, r3
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	2160      	movs	r1, #96	; 0x60
 80066bc:	5a52      	ldrh	r2, [r2, r1]
 80066be:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	689a      	ldr	r2, [r3, #8]
 80066c4:	2380      	movs	r3, #128	; 0x80
 80066c6:	015b      	lsls	r3, r3, #5
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d108      	bne.n	80066de <HAL_UART_Receive+0x126>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d104      	bne.n	80066de <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80066d4:	2300      	movs	r3, #0
 80066d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	61bb      	str	r3, [r7, #24]
 80066dc:	e003      	b.n	80066e6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066e2:	2300      	movs	r3, #0
 80066e4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80066e6:	e036      	b.n	8006756 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	68f8      	ldr	r0, [r7, #12]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	0013      	movs	r3, r2
 80066f2:	2200      	movs	r2, #0
 80066f4:	2120      	movs	r1, #32
 80066f6:	f000 fbbb 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 80066fa:	1e03      	subs	r3, r0, #0
 80066fc:	d001      	beq.n	8006702 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e036      	b.n	8006770 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10e      	bne.n	8006726 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670e:	b29b      	uxth	r3, r3
 8006710:	2212      	movs	r2, #18
 8006712:	18ba      	adds	r2, r7, r2
 8006714:	8812      	ldrh	r2, [r2, #0]
 8006716:	4013      	ands	r3, r2
 8006718:	b29a      	uxth	r2, r3
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	3302      	adds	r3, #2
 8006722:	61bb      	str	r3, [r7, #24]
 8006724:	e00e      	b.n	8006744 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2212      	movs	r2, #18
 8006730:	18ba      	adds	r2, r7, r2
 8006732:	8812      	ldrh	r2, [r2, #0]
 8006734:	b2d2      	uxtb	r2, r2
 8006736:	4013      	ands	r3, r2
 8006738:	b2da      	uxtb	r2, r3
 800673a:	69fb      	ldr	r3, [r7, #28]
 800673c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	3301      	adds	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	225e      	movs	r2, #94	; 0x5e
 8006748:	5a9b      	ldrh	r3, [r3, r2]
 800674a:	b29b      	uxth	r3, r3
 800674c:	3b01      	subs	r3, #1
 800674e:	b299      	uxth	r1, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	225e      	movs	r2, #94	; 0x5e
 8006754:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	225e      	movs	r2, #94	; 0x5e
 800675a:	5a9b      	ldrh	r3, [r3, r2]
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1c2      	bne.n	80066e8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	228c      	movs	r2, #140	; 0x8c
 8006766:	2120      	movs	r1, #32
 8006768:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800676a:	2300      	movs	r3, #0
 800676c:	e000      	b.n	8006770 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 800676e:	2302      	movs	r3, #2
  }
}
 8006770:	0018      	movs	r0, r3
 8006772:	46bd      	mov	sp, r7
 8006774:	b008      	add	sp, #32
 8006776:	bd80      	pop	{r7, pc}
 8006778:	000001ff 	.word	0x000001ff

0800677c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800677c:	b5b0      	push	{r4, r5, r7, lr}
 800677e:	b090      	sub	sp, #64	; 0x40
 8006780:	af00      	add	r7, sp, #0
 8006782:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006784:	231a      	movs	r3, #26
 8006786:	2220      	movs	r2, #32
 8006788:	189b      	adds	r3, r3, r2
 800678a:	19db      	adds	r3, r3, r7
 800678c:	2200      	movs	r2, #0
 800678e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006792:	689a      	ldr	r2, [r3, #8]
 8006794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	431a      	orrs	r2, r3
 800679a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	431a      	orrs	r2, r3
 80067a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4ac4      	ldr	r2, [pc, #784]	; (8006ac0 <UART_SetConfig+0x344>)
 80067b0:	4013      	ands	r3, r2
 80067b2:	0019      	movs	r1, r3
 80067b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ba:	430b      	orrs	r3, r1
 80067bc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	4abf      	ldr	r2, [pc, #764]	; (8006ac4 <UART_SetConfig+0x348>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	0018      	movs	r0, r3
 80067ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067cc:	68d9      	ldr	r1, [r3, #12]
 80067ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	0003      	movs	r3, r0
 80067d4:	430b      	orrs	r3, r1
 80067d6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80067de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4ab9      	ldr	r2, [pc, #740]	; (8006ac8 <UART_SetConfig+0x34c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d004      	beq.n	80067f2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	6a1b      	ldr	r3, [r3, #32]
 80067ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067ee:	4313      	orrs	r3, r2
 80067f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	4ab4      	ldr	r2, [pc, #720]	; (8006acc <UART_SetConfig+0x350>)
 80067fa:	4013      	ands	r3, r2
 80067fc:	0019      	movs	r1, r3
 80067fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006804:	430b      	orrs	r3, r1
 8006806:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800680e:	220f      	movs	r2, #15
 8006810:	4393      	bics	r3, r2
 8006812:	0018      	movs	r0, r3
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	0003      	movs	r3, r0
 800681e:	430b      	orrs	r3, r1
 8006820:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4aaa      	ldr	r2, [pc, #680]	; (8006ad0 <UART_SetConfig+0x354>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d131      	bne.n	8006890 <UART_SetConfig+0x114>
 800682c:	4ba9      	ldr	r3, [pc, #676]	; (8006ad4 <UART_SetConfig+0x358>)
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	2203      	movs	r2, #3
 8006832:	4013      	ands	r3, r2
 8006834:	2b03      	cmp	r3, #3
 8006836:	d01d      	beq.n	8006874 <UART_SetConfig+0xf8>
 8006838:	d823      	bhi.n	8006882 <UART_SetConfig+0x106>
 800683a:	2b02      	cmp	r3, #2
 800683c:	d00c      	beq.n	8006858 <UART_SetConfig+0xdc>
 800683e:	d820      	bhi.n	8006882 <UART_SetConfig+0x106>
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <UART_SetConfig+0xce>
 8006844:	2b01      	cmp	r3, #1
 8006846:	d00e      	beq.n	8006866 <UART_SetConfig+0xea>
 8006848:	e01b      	b.n	8006882 <UART_SetConfig+0x106>
 800684a:	231b      	movs	r3, #27
 800684c:	2220      	movs	r2, #32
 800684e:	189b      	adds	r3, r3, r2
 8006850:	19db      	adds	r3, r3, r7
 8006852:	2200      	movs	r2, #0
 8006854:	701a      	strb	r2, [r3, #0]
 8006856:	e071      	b.n	800693c <UART_SetConfig+0x1c0>
 8006858:	231b      	movs	r3, #27
 800685a:	2220      	movs	r2, #32
 800685c:	189b      	adds	r3, r3, r2
 800685e:	19db      	adds	r3, r3, r7
 8006860:	2202      	movs	r2, #2
 8006862:	701a      	strb	r2, [r3, #0]
 8006864:	e06a      	b.n	800693c <UART_SetConfig+0x1c0>
 8006866:	231b      	movs	r3, #27
 8006868:	2220      	movs	r2, #32
 800686a:	189b      	adds	r3, r3, r2
 800686c:	19db      	adds	r3, r3, r7
 800686e:	2204      	movs	r2, #4
 8006870:	701a      	strb	r2, [r3, #0]
 8006872:	e063      	b.n	800693c <UART_SetConfig+0x1c0>
 8006874:	231b      	movs	r3, #27
 8006876:	2220      	movs	r2, #32
 8006878:	189b      	adds	r3, r3, r2
 800687a:	19db      	adds	r3, r3, r7
 800687c:	2208      	movs	r2, #8
 800687e:	701a      	strb	r2, [r3, #0]
 8006880:	e05c      	b.n	800693c <UART_SetConfig+0x1c0>
 8006882:	231b      	movs	r3, #27
 8006884:	2220      	movs	r2, #32
 8006886:	189b      	adds	r3, r3, r2
 8006888:	19db      	adds	r3, r3, r7
 800688a:	2210      	movs	r2, #16
 800688c:	701a      	strb	r2, [r3, #0]
 800688e:	e055      	b.n	800693c <UART_SetConfig+0x1c0>
 8006890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a90      	ldr	r2, [pc, #576]	; (8006ad8 <UART_SetConfig+0x35c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d106      	bne.n	80068a8 <UART_SetConfig+0x12c>
 800689a:	231b      	movs	r3, #27
 800689c:	2220      	movs	r2, #32
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	19db      	adds	r3, r3, r7
 80068a2:	2200      	movs	r2, #0
 80068a4:	701a      	strb	r2, [r3, #0]
 80068a6:	e049      	b.n	800693c <UART_SetConfig+0x1c0>
 80068a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a86      	ldr	r2, [pc, #536]	; (8006ac8 <UART_SetConfig+0x34c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d13e      	bne.n	8006930 <UART_SetConfig+0x1b4>
 80068b2:	4b88      	ldr	r3, [pc, #544]	; (8006ad4 <UART_SetConfig+0x358>)
 80068b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068b6:	23c0      	movs	r3, #192	; 0xc0
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	4013      	ands	r3, r2
 80068bc:	22c0      	movs	r2, #192	; 0xc0
 80068be:	0112      	lsls	r2, r2, #4
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d027      	beq.n	8006914 <UART_SetConfig+0x198>
 80068c4:	22c0      	movs	r2, #192	; 0xc0
 80068c6:	0112      	lsls	r2, r2, #4
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d82a      	bhi.n	8006922 <UART_SetConfig+0x1a6>
 80068cc:	2280      	movs	r2, #128	; 0x80
 80068ce:	0112      	lsls	r2, r2, #4
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d011      	beq.n	80068f8 <UART_SetConfig+0x17c>
 80068d4:	2280      	movs	r2, #128	; 0x80
 80068d6:	0112      	lsls	r2, r2, #4
 80068d8:	4293      	cmp	r3, r2
 80068da:	d822      	bhi.n	8006922 <UART_SetConfig+0x1a6>
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d004      	beq.n	80068ea <UART_SetConfig+0x16e>
 80068e0:	2280      	movs	r2, #128	; 0x80
 80068e2:	00d2      	lsls	r2, r2, #3
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00e      	beq.n	8006906 <UART_SetConfig+0x18a>
 80068e8:	e01b      	b.n	8006922 <UART_SetConfig+0x1a6>
 80068ea:	231b      	movs	r3, #27
 80068ec:	2220      	movs	r2, #32
 80068ee:	189b      	adds	r3, r3, r2
 80068f0:	19db      	adds	r3, r3, r7
 80068f2:	2200      	movs	r2, #0
 80068f4:	701a      	strb	r2, [r3, #0]
 80068f6:	e021      	b.n	800693c <UART_SetConfig+0x1c0>
 80068f8:	231b      	movs	r3, #27
 80068fa:	2220      	movs	r2, #32
 80068fc:	189b      	adds	r3, r3, r2
 80068fe:	19db      	adds	r3, r3, r7
 8006900:	2202      	movs	r2, #2
 8006902:	701a      	strb	r2, [r3, #0]
 8006904:	e01a      	b.n	800693c <UART_SetConfig+0x1c0>
 8006906:	231b      	movs	r3, #27
 8006908:	2220      	movs	r2, #32
 800690a:	189b      	adds	r3, r3, r2
 800690c:	19db      	adds	r3, r3, r7
 800690e:	2204      	movs	r2, #4
 8006910:	701a      	strb	r2, [r3, #0]
 8006912:	e013      	b.n	800693c <UART_SetConfig+0x1c0>
 8006914:	231b      	movs	r3, #27
 8006916:	2220      	movs	r2, #32
 8006918:	189b      	adds	r3, r3, r2
 800691a:	19db      	adds	r3, r3, r7
 800691c:	2208      	movs	r2, #8
 800691e:	701a      	strb	r2, [r3, #0]
 8006920:	e00c      	b.n	800693c <UART_SetConfig+0x1c0>
 8006922:	231b      	movs	r3, #27
 8006924:	2220      	movs	r2, #32
 8006926:	189b      	adds	r3, r3, r2
 8006928:	19db      	adds	r3, r3, r7
 800692a:	2210      	movs	r2, #16
 800692c:	701a      	strb	r2, [r3, #0]
 800692e:	e005      	b.n	800693c <UART_SetConfig+0x1c0>
 8006930:	231b      	movs	r3, #27
 8006932:	2220      	movs	r2, #32
 8006934:	189b      	adds	r3, r3, r2
 8006936:	19db      	adds	r3, r3, r7
 8006938:	2210      	movs	r2, #16
 800693a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a61      	ldr	r2, [pc, #388]	; (8006ac8 <UART_SetConfig+0x34c>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d000      	beq.n	8006948 <UART_SetConfig+0x1cc>
 8006946:	e092      	b.n	8006a6e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006948:	231b      	movs	r3, #27
 800694a:	2220      	movs	r2, #32
 800694c:	189b      	adds	r3, r3, r2
 800694e:	19db      	adds	r3, r3, r7
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	2b08      	cmp	r3, #8
 8006954:	d015      	beq.n	8006982 <UART_SetConfig+0x206>
 8006956:	dc18      	bgt.n	800698a <UART_SetConfig+0x20e>
 8006958:	2b04      	cmp	r3, #4
 800695a:	d00d      	beq.n	8006978 <UART_SetConfig+0x1fc>
 800695c:	dc15      	bgt.n	800698a <UART_SetConfig+0x20e>
 800695e:	2b00      	cmp	r3, #0
 8006960:	d002      	beq.n	8006968 <UART_SetConfig+0x1ec>
 8006962:	2b02      	cmp	r3, #2
 8006964:	d005      	beq.n	8006972 <UART_SetConfig+0x1f6>
 8006966:	e010      	b.n	800698a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006968:	f7ff f918 	bl	8005b9c <HAL_RCC_GetPCLK1Freq>
 800696c:	0003      	movs	r3, r0
 800696e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006970:	e014      	b.n	800699c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006972:	4b5a      	ldr	r3, [pc, #360]	; (8006adc <UART_SetConfig+0x360>)
 8006974:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006976:	e011      	b.n	800699c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006978:	f7ff f884 	bl	8005a84 <HAL_RCC_GetSysClockFreq>
 800697c:	0003      	movs	r3, r0
 800697e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006980:	e00c      	b.n	800699c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006982:	2380      	movs	r3, #128	; 0x80
 8006984:	021b      	lsls	r3, r3, #8
 8006986:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006988:	e008      	b.n	800699c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800698e:	231a      	movs	r3, #26
 8006990:	2220      	movs	r2, #32
 8006992:	189b      	adds	r3, r3, r2
 8006994:	19db      	adds	r3, r3, r7
 8006996:	2201      	movs	r2, #1
 8006998:	701a      	strb	r2, [r3, #0]
        break;
 800699a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800699c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d100      	bne.n	80069a4 <UART_SetConfig+0x228>
 80069a2:	e147      	b.n	8006c34 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80069a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069a8:	4b4d      	ldr	r3, [pc, #308]	; (8006ae0 <UART_SetConfig+0x364>)
 80069aa:	0052      	lsls	r2, r2, #1
 80069ac:	5ad3      	ldrh	r3, [r2, r3]
 80069ae:	0019      	movs	r1, r3
 80069b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80069b2:	f7f9 fbc3 	bl	800013c <__udivsi3>
 80069b6:	0003      	movs	r3, r0
 80069b8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	0013      	movs	r3, r2
 80069c0:	005b      	lsls	r3, r3, #1
 80069c2:	189b      	adds	r3, r3, r2
 80069c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d305      	bcc.n	80069d6 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80069ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d906      	bls.n	80069e4 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80069d6:	231a      	movs	r3, #26
 80069d8:	2220      	movs	r2, #32
 80069da:	189b      	adds	r3, r3, r2
 80069dc:	19db      	adds	r3, r3, r7
 80069de:	2201      	movs	r2, #1
 80069e0:	701a      	strb	r2, [r3, #0]
 80069e2:	e127      	b.n	8006c34 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069e6:	61bb      	str	r3, [r7, #24]
 80069e8:	2300      	movs	r3, #0
 80069ea:	61fb      	str	r3, [r7, #28]
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069f0:	4b3b      	ldr	r3, [pc, #236]	; (8006ae0 <UART_SetConfig+0x364>)
 80069f2:	0052      	lsls	r2, r2, #1
 80069f4:	5ad3      	ldrh	r3, [r2, r3]
 80069f6:	613b      	str	r3, [r7, #16]
 80069f8:	2300      	movs	r3, #0
 80069fa:	617b      	str	r3, [r7, #20]
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	69b8      	ldr	r0, [r7, #24]
 8006a02:	69f9      	ldr	r1, [r7, #28]
 8006a04:	f7f9 fd4e 	bl	80004a4 <__aeabi_uldivmod>
 8006a08:	0002      	movs	r2, r0
 8006a0a:	000b      	movs	r3, r1
 8006a0c:	0e11      	lsrs	r1, r2, #24
 8006a0e:	021d      	lsls	r5, r3, #8
 8006a10:	430d      	orrs	r5, r1
 8006a12:	0214      	lsls	r4, r2, #8
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	085b      	lsrs	r3, r3, #1
 8006a1a:	60bb      	str	r3, [r7, #8]
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	68b8      	ldr	r0, [r7, #8]
 8006a22:	68f9      	ldr	r1, [r7, #12]
 8006a24:	1900      	adds	r0, r0, r4
 8006a26:	4169      	adcs	r1, r5
 8006a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	607b      	str	r3, [r7, #4]
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f7f9 fd35 	bl	80004a4 <__aeabi_uldivmod>
 8006a3a:	0002      	movs	r2, r0
 8006a3c:	000b      	movs	r3, r1
 8006a3e:	0013      	movs	r3, r2
 8006a40:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a44:	23c0      	movs	r3, #192	; 0xc0
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d309      	bcc.n	8006a60 <UART_SetConfig+0x2e4>
 8006a4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a4e:	2380      	movs	r3, #128	; 0x80
 8006a50:	035b      	lsls	r3, r3, #13
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d204      	bcs.n	8006a60 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a5c:	60da      	str	r2, [r3, #12]
 8006a5e:	e0e9      	b.n	8006c34 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8006a60:	231a      	movs	r3, #26
 8006a62:	2220      	movs	r2, #32
 8006a64:	189b      	adds	r3, r3, r2
 8006a66:	19db      	adds	r3, r3, r7
 8006a68:	2201      	movs	r2, #1
 8006a6a:	701a      	strb	r2, [r3, #0]
 8006a6c:	e0e2      	b.n	8006c34 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a70:	69da      	ldr	r2, [r3, #28]
 8006a72:	2380      	movs	r3, #128	; 0x80
 8006a74:	021b      	lsls	r3, r3, #8
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d000      	beq.n	8006a7c <UART_SetConfig+0x300>
 8006a7a:	e083      	b.n	8006b84 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006a7c:	231b      	movs	r3, #27
 8006a7e:	2220      	movs	r2, #32
 8006a80:	189b      	adds	r3, r3, r2
 8006a82:	19db      	adds	r3, r3, r7
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b08      	cmp	r3, #8
 8006a88:	d015      	beq.n	8006ab6 <UART_SetConfig+0x33a>
 8006a8a:	dc2b      	bgt.n	8006ae4 <UART_SetConfig+0x368>
 8006a8c:	2b04      	cmp	r3, #4
 8006a8e:	d00d      	beq.n	8006aac <UART_SetConfig+0x330>
 8006a90:	dc28      	bgt.n	8006ae4 <UART_SetConfig+0x368>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d002      	beq.n	8006a9c <UART_SetConfig+0x320>
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d005      	beq.n	8006aa6 <UART_SetConfig+0x32a>
 8006a9a:	e023      	b.n	8006ae4 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a9c:	f7ff f87e 	bl	8005b9c <HAL_RCC_GetPCLK1Freq>
 8006aa0:	0003      	movs	r3, r0
 8006aa2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006aa4:	e027      	b.n	8006af6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006aa6:	4b0d      	ldr	r3, [pc, #52]	; (8006adc <UART_SetConfig+0x360>)
 8006aa8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006aaa:	e024      	b.n	8006af6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aac:	f7fe ffea 	bl	8005a84 <HAL_RCC_GetSysClockFreq>
 8006ab0:	0003      	movs	r3, r0
 8006ab2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006ab4:	e01f      	b.n	8006af6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ab6:	2380      	movs	r3, #128	; 0x80
 8006ab8:	021b      	lsls	r3, r3, #8
 8006aba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006abc:	e01b      	b.n	8006af6 <UART_SetConfig+0x37a>
 8006abe:	46c0      	nop			; (mov r8, r8)
 8006ac0:	cfff69f3 	.word	0xcfff69f3
 8006ac4:	ffffcfff 	.word	0xffffcfff
 8006ac8:	40008000 	.word	0x40008000
 8006acc:	11fff4ff 	.word	0x11fff4ff
 8006ad0:	40013800 	.word	0x40013800
 8006ad4:	40021000 	.word	0x40021000
 8006ad8:	40004400 	.word	0x40004400
 8006adc:	00f42400 	.word	0x00f42400
 8006ae0:	0800be4c 	.word	0x0800be4c
      default:
        pclk = 0U;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006ae8:	231a      	movs	r3, #26
 8006aea:	2220      	movs	r2, #32
 8006aec:	189b      	adds	r3, r3, r2
 8006aee:	19db      	adds	r3, r3, r7
 8006af0:	2201      	movs	r2, #1
 8006af2:	701a      	strb	r2, [r3, #0]
        break;
 8006af4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d100      	bne.n	8006afe <UART_SetConfig+0x382>
 8006afc:	e09a      	b.n	8006c34 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b02:	4b58      	ldr	r3, [pc, #352]	; (8006c64 <UART_SetConfig+0x4e8>)
 8006b04:	0052      	lsls	r2, r2, #1
 8006b06:	5ad3      	ldrh	r3, [r2, r3]
 8006b08:	0019      	movs	r1, r3
 8006b0a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006b0c:	f7f9 fb16 	bl	800013c <__udivsi3>
 8006b10:	0003      	movs	r3, r0
 8006b12:	005a      	lsls	r2, r3, #1
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	085b      	lsrs	r3, r3, #1
 8006b1a:	18d2      	adds	r2, r2, r3
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	0019      	movs	r1, r3
 8006b22:	0010      	movs	r0, r2
 8006b24:	f7f9 fb0a 	bl	800013c <__udivsi3>
 8006b28:	0003      	movs	r3, r0
 8006b2a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b2e:	2b0f      	cmp	r3, #15
 8006b30:	d921      	bls.n	8006b76 <UART_SetConfig+0x3fa>
 8006b32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b34:	2380      	movs	r3, #128	; 0x80
 8006b36:	025b      	lsls	r3, r3, #9
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d21c      	bcs.n	8006b76 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	200e      	movs	r0, #14
 8006b42:	2420      	movs	r4, #32
 8006b44:	1903      	adds	r3, r0, r4
 8006b46:	19db      	adds	r3, r3, r7
 8006b48:	210f      	movs	r1, #15
 8006b4a:	438a      	bics	r2, r1
 8006b4c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b50:	085b      	lsrs	r3, r3, #1
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	2207      	movs	r2, #7
 8006b56:	4013      	ands	r3, r2
 8006b58:	b299      	uxth	r1, r3
 8006b5a:	1903      	adds	r3, r0, r4
 8006b5c:	19db      	adds	r3, r3, r7
 8006b5e:	1902      	adds	r2, r0, r4
 8006b60:	19d2      	adds	r2, r2, r7
 8006b62:	8812      	ldrh	r2, [r2, #0]
 8006b64:	430a      	orrs	r2, r1
 8006b66:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	1902      	adds	r2, r0, r4
 8006b6e:	19d2      	adds	r2, r2, r7
 8006b70:	8812      	ldrh	r2, [r2, #0]
 8006b72:	60da      	str	r2, [r3, #12]
 8006b74:	e05e      	b.n	8006c34 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8006b76:	231a      	movs	r3, #26
 8006b78:	2220      	movs	r2, #32
 8006b7a:	189b      	adds	r3, r3, r2
 8006b7c:	19db      	adds	r3, r3, r7
 8006b7e:	2201      	movs	r2, #1
 8006b80:	701a      	strb	r2, [r3, #0]
 8006b82:	e057      	b.n	8006c34 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b84:	231b      	movs	r3, #27
 8006b86:	2220      	movs	r2, #32
 8006b88:	189b      	adds	r3, r3, r2
 8006b8a:	19db      	adds	r3, r3, r7
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	2b08      	cmp	r3, #8
 8006b90:	d015      	beq.n	8006bbe <UART_SetConfig+0x442>
 8006b92:	dc18      	bgt.n	8006bc6 <UART_SetConfig+0x44a>
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	d00d      	beq.n	8006bb4 <UART_SetConfig+0x438>
 8006b98:	dc15      	bgt.n	8006bc6 <UART_SetConfig+0x44a>
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d002      	beq.n	8006ba4 <UART_SetConfig+0x428>
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d005      	beq.n	8006bae <UART_SetConfig+0x432>
 8006ba2:	e010      	b.n	8006bc6 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ba4:	f7fe fffa 	bl	8005b9c <HAL_RCC_GetPCLK1Freq>
 8006ba8:	0003      	movs	r3, r0
 8006baa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bac:	e014      	b.n	8006bd8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bae:	4b2e      	ldr	r3, [pc, #184]	; (8006c68 <UART_SetConfig+0x4ec>)
 8006bb0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bb2:	e011      	b.n	8006bd8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bb4:	f7fe ff66 	bl	8005a84 <HAL_RCC_GetSysClockFreq>
 8006bb8:	0003      	movs	r3, r0
 8006bba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bbc:	e00c      	b.n	8006bd8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bbe:	2380      	movs	r3, #128	; 0x80
 8006bc0:	021b      	lsls	r3, r3, #8
 8006bc2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bc4:	e008      	b.n	8006bd8 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006bca:	231a      	movs	r3, #26
 8006bcc:	2220      	movs	r2, #32
 8006bce:	189b      	adds	r3, r3, r2
 8006bd0:	19db      	adds	r3, r3, r7
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	701a      	strb	r2, [r3, #0]
        break;
 8006bd6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d02a      	beq.n	8006c34 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006be2:	4b20      	ldr	r3, [pc, #128]	; (8006c64 <UART_SetConfig+0x4e8>)
 8006be4:	0052      	lsls	r2, r2, #1
 8006be6:	5ad3      	ldrh	r3, [r2, r3]
 8006be8:	0019      	movs	r1, r3
 8006bea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006bec:	f7f9 faa6 	bl	800013c <__udivsi3>
 8006bf0:	0003      	movs	r3, r0
 8006bf2:	001a      	movs	r2, r3
 8006bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	085b      	lsrs	r3, r3, #1
 8006bfa:	18d2      	adds	r2, r2, r3
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	0019      	movs	r1, r3
 8006c02:	0010      	movs	r0, r2
 8006c04:	f7f9 fa9a 	bl	800013c <__udivsi3>
 8006c08:	0003      	movs	r3, r0
 8006c0a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0e:	2b0f      	cmp	r3, #15
 8006c10:	d90a      	bls.n	8006c28 <UART_SetConfig+0x4ac>
 8006c12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c14:	2380      	movs	r3, #128	; 0x80
 8006c16:	025b      	lsls	r3, r3, #9
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d205      	bcs.n	8006c28 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60da      	str	r2, [r3, #12]
 8006c26:	e005      	b.n	8006c34 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8006c28:	231a      	movs	r3, #26
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	189b      	adds	r3, r3, r2
 8006c2e:	19db      	adds	r3, r3, r7
 8006c30:	2201      	movs	r2, #1
 8006c32:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	226a      	movs	r2, #106	; 0x6a
 8006c38:	2101      	movs	r1, #1
 8006c3a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3e:	2268      	movs	r2, #104	; 0x68
 8006c40:	2101      	movs	r1, #1
 8006c42:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	2200      	movs	r2, #0
 8006c48:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006c50:	231a      	movs	r3, #26
 8006c52:	2220      	movs	r2, #32
 8006c54:	189b      	adds	r3, r3, r2
 8006c56:	19db      	adds	r3, r3, r7
 8006c58:	781b      	ldrb	r3, [r3, #0]
}
 8006c5a:	0018      	movs	r0, r3
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	b010      	add	sp, #64	; 0x40
 8006c60:	bdb0      	pop	{r4, r5, r7, pc}
 8006c62:	46c0      	nop			; (mov r8, r8)
 8006c64:	0800be4c 	.word	0x0800be4c
 8006c68:	00f42400 	.word	0x00f42400

08006c6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c78:	2201      	movs	r2, #1
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	d00b      	beq.n	8006c96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	4a4a      	ldr	r2, [pc, #296]	; (8006db0 <UART_AdvFeatureConfig+0x144>)
 8006c86:	4013      	ands	r3, r2
 8006c88:	0019      	movs	r1, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c9a:	2202      	movs	r2, #2
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	d00b      	beq.n	8006cb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	4a43      	ldr	r2, [pc, #268]	; (8006db4 <UART_AdvFeatureConfig+0x148>)
 8006ca8:	4013      	ands	r3, r2
 8006caa:	0019      	movs	r1, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cbc:	2204      	movs	r2, #4
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	d00b      	beq.n	8006cda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	4a3b      	ldr	r2, [pc, #236]	; (8006db8 <UART_AdvFeatureConfig+0x14c>)
 8006cca:	4013      	ands	r3, r2
 8006ccc:	0019      	movs	r1, r3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cde:	2208      	movs	r2, #8
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	d00b      	beq.n	8006cfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	4a34      	ldr	r2, [pc, #208]	; (8006dbc <UART_AdvFeatureConfig+0x150>)
 8006cec:	4013      	ands	r3, r2
 8006cee:	0019      	movs	r1, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d00:	2210      	movs	r2, #16
 8006d02:	4013      	ands	r3, r2
 8006d04:	d00b      	beq.n	8006d1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4a2c      	ldr	r2, [pc, #176]	; (8006dc0 <UART_AdvFeatureConfig+0x154>)
 8006d0e:	4013      	ands	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d22:	2220      	movs	r2, #32
 8006d24:	4013      	ands	r3, r2
 8006d26:	d00b      	beq.n	8006d40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	4a25      	ldr	r2, [pc, #148]	; (8006dc4 <UART_AdvFeatureConfig+0x158>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	0019      	movs	r1, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d44:	2240      	movs	r2, #64	; 0x40
 8006d46:	4013      	ands	r3, r2
 8006d48:	d01d      	beq.n	8006d86 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	4a1d      	ldr	r2, [pc, #116]	; (8006dc8 <UART_AdvFeatureConfig+0x15c>)
 8006d52:	4013      	ands	r3, r2
 8006d54:	0019      	movs	r1, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d66:	2380      	movs	r3, #128	; 0x80
 8006d68:	035b      	lsls	r3, r3, #13
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d10b      	bne.n	8006d86 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	4a15      	ldr	r2, [pc, #84]	; (8006dcc <UART_AdvFeatureConfig+0x160>)
 8006d76:	4013      	ands	r3, r2
 8006d78:	0019      	movs	r1, r3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	430a      	orrs	r2, r1
 8006d84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d8a:	2280      	movs	r2, #128	; 0x80
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	d00b      	beq.n	8006da8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	4a0e      	ldr	r2, [pc, #56]	; (8006dd0 <UART_AdvFeatureConfig+0x164>)
 8006d98:	4013      	ands	r3, r2
 8006d9a:	0019      	movs	r1, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	430a      	orrs	r2, r1
 8006da6:	605a      	str	r2, [r3, #4]
  }
}
 8006da8:	46c0      	nop			; (mov r8, r8)
 8006daa:	46bd      	mov	sp, r7
 8006dac:	b002      	add	sp, #8
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	fffdffff 	.word	0xfffdffff
 8006db4:	fffeffff 	.word	0xfffeffff
 8006db8:	fffbffff 	.word	0xfffbffff
 8006dbc:	ffff7fff 	.word	0xffff7fff
 8006dc0:	ffffefff 	.word	0xffffefff
 8006dc4:	ffffdfff 	.word	0xffffdfff
 8006dc8:	ffefffff 	.word	0xffefffff
 8006dcc:	ff9fffff 	.word	0xff9fffff
 8006dd0:	fff7ffff 	.word	0xfff7ffff

08006dd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af02      	add	r7, sp, #8
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2290      	movs	r2, #144	; 0x90
 8006de0:	2100      	movs	r1, #0
 8006de2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006de4:	f7fc fe7e 	bl	8003ae4 <HAL_GetTick>
 8006de8:	0003      	movs	r3, r0
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2208      	movs	r2, #8
 8006df4:	4013      	ands	r3, r2
 8006df6:	2b08      	cmp	r3, #8
 8006df8:	d10c      	bne.n	8006e14 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2280      	movs	r2, #128	; 0x80
 8006dfe:	0391      	lsls	r1, r2, #14
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	4a1a      	ldr	r2, [pc, #104]	; (8006e6c <UART_CheckIdleState+0x98>)
 8006e04:	9200      	str	r2, [sp, #0]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f000 f832 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 8006e0c:	1e03      	subs	r3, r0, #0
 8006e0e:	d001      	beq.n	8006e14 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e026      	b.n	8006e62 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2204      	movs	r2, #4
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	2b04      	cmp	r3, #4
 8006e20:	d10c      	bne.n	8006e3c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2280      	movs	r2, #128	; 0x80
 8006e26:	03d1      	lsls	r1, r2, #15
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	4a10      	ldr	r2, [pc, #64]	; (8006e6c <UART_CheckIdleState+0x98>)
 8006e2c:	9200      	str	r2, [sp, #0]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f000 f81e 	bl	8006e70 <UART_WaitOnFlagUntilTimeout>
 8006e34:	1e03      	subs	r3, r0, #0
 8006e36:	d001      	beq.n	8006e3c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e012      	b.n	8006e62 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2288      	movs	r2, #136	; 0x88
 8006e40:	2120      	movs	r1, #32
 8006e42:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	228c      	movs	r2, #140	; 0x8c
 8006e48:	2120      	movs	r1, #32
 8006e4a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2284      	movs	r2, #132	; 0x84
 8006e5c:	2100      	movs	r1, #0
 8006e5e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	0018      	movs	r0, r3
 8006e64:	46bd      	mov	sp, r7
 8006e66:	b004      	add	sp, #16
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	46c0      	nop			; (mov r8, r8)
 8006e6c:	01ffffff 	.word	0x01ffffff

08006e70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b094      	sub	sp, #80	; 0x50
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	603b      	str	r3, [r7, #0]
 8006e7c:	1dfb      	adds	r3, r7, #7
 8006e7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e80:	e0a7      	b.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e84:	3301      	adds	r3, #1
 8006e86:	d100      	bne.n	8006e8a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006e88:	e0a3      	b.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e8a:	f7fc fe2b 	bl	8003ae4 <HAL_GetTick>
 8006e8e:	0002      	movs	r2, r0
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d302      	bcc.n	8006ea0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d13f      	bne.n	8006f20 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ea4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006ea8:	647b      	str	r3, [r7, #68]	; 0x44
 8006eaa:	2301      	movs	r3, #1
 8006eac:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb0:	f383 8810 	msr	PRIMASK, r3
}
 8006eb4:	46c0      	nop			; (mov r8, r8)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	494e      	ldr	r1, [pc, #312]	; (8006ffc <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006ec2:	400a      	ands	r2, r1
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ec8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ecc:	f383 8810 	msr	PRIMASK, r3
}
 8006ed0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ed6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eda:	643b      	str	r3, [r7, #64]	; 0x40
 8006edc:	2301      	movs	r3, #1
 8006ede:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee2:	f383 8810 	msr	PRIMASK, r3
}
 8006ee6:	46c0      	nop			; (mov r8, r8)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689a      	ldr	r2, [r3, #8]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	438a      	bics	r2, r1
 8006ef6:	609a      	str	r2, [r3, #8]
 8006ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006efa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006efe:	f383 8810 	msr	PRIMASK, r3
}
 8006f02:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2288      	movs	r2, #136	; 0x88
 8006f08:	2120      	movs	r1, #32
 8006f0a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	228c      	movs	r2, #140	; 0x8c
 8006f10:	2120      	movs	r1, #32
 8006f12:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2284      	movs	r2, #132	; 0x84
 8006f18:	2100      	movs	r1, #0
 8006f1a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	e069      	b.n	8006ff4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2204      	movs	r2, #4
 8006f28:	4013      	ands	r3, r2
 8006f2a:	d052      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	69da      	ldr	r2, [r3, #28]
 8006f32:	2380      	movs	r3, #128	; 0x80
 8006f34:	011b      	lsls	r3, r3, #4
 8006f36:	401a      	ands	r2, r3
 8006f38:	2380      	movs	r3, #128	; 0x80
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d148      	bne.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2280      	movs	r2, #128	; 0x80
 8006f46:	0112      	lsls	r2, r2, #4
 8006f48:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f4e:	613b      	str	r3, [r7, #16]
  return(result);
 8006f50:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f54:	2301      	movs	r3, #1
 8006f56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f383 8810 	msr	PRIMASK, r3
}
 8006f5e:	46c0      	nop			; (mov r8, r8)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4924      	ldr	r1, [pc, #144]	; (8006ffc <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006f6c:	400a      	ands	r2, r1
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	f383 8810 	msr	PRIMASK, r3
}
 8006f7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f80:	61fb      	str	r3, [r7, #28]
  return(result);
 8006f82:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f84:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f86:	2301      	movs	r3, #1
 8006f88:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f8a:	6a3b      	ldr	r3, [r7, #32]
 8006f8c:	f383 8810 	msr	PRIMASK, r3
}
 8006f90:	46c0      	nop			; (mov r8, r8)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	689a      	ldr	r2, [r3, #8]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	438a      	bics	r2, r1
 8006fa0:	609a      	str	r2, [r3, #8]
 8006fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fa4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa8:	f383 8810 	msr	PRIMASK, r3
}
 8006fac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2288      	movs	r2, #136	; 0x88
 8006fb2:	2120      	movs	r1, #32
 8006fb4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	228c      	movs	r2, #140	; 0x8c
 8006fba:	2120      	movs	r1, #32
 8006fbc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2290      	movs	r2, #144	; 0x90
 8006fc2:	2120      	movs	r1, #32
 8006fc4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2284      	movs	r2, #132	; 0x84
 8006fca:	2100      	movs	r1, #0
 8006fcc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e010      	b.n	8006ff4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	68ba      	ldr	r2, [r7, #8]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	425a      	negs	r2, r3
 8006fe2:	4153      	adcs	r3, r2
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	001a      	movs	r2, r3
 8006fe8:	1dfb      	adds	r3, r7, #7
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d100      	bne.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0x182>
 8006ff0:	e747      	b.n	8006e82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b014      	add	sp, #80	; 0x50
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	fffffe5f 	.word	0xfffffe5f

08007000 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2284      	movs	r2, #132	; 0x84
 800700c:	5c9b      	ldrb	r3, [r3, r2]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d101      	bne.n	8007016 <HAL_UARTEx_DisableFifoMode+0x16>
 8007012:	2302      	movs	r3, #2
 8007014:	e027      	b.n	8007066 <HAL_UARTEx_DisableFifoMode+0x66>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2284      	movs	r2, #132	; 0x84
 800701a:	2101      	movs	r1, #1
 800701c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2288      	movs	r2, #136	; 0x88
 8007022:	2124      	movs	r1, #36	; 0x24
 8007024:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2101      	movs	r1, #1
 800703a:	438a      	bics	r2, r1
 800703c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	4a0b      	ldr	r2, [pc, #44]	; (8007070 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007042:	4013      	ands	r3, r2
 8007044:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2288      	movs	r2, #136	; 0x88
 8007058:	2120      	movs	r1, #32
 800705a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2284      	movs	r2, #132	; 0x84
 8007060:	2100      	movs	r1, #0
 8007062:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	0018      	movs	r0, r3
 8007068:	46bd      	mov	sp, r7
 800706a:	b004      	add	sp, #16
 800706c:	bd80      	pop	{r7, pc}
 800706e:	46c0      	nop			; (mov r8, r8)
 8007070:	dfffffff 	.word	0xdfffffff

08007074 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2284      	movs	r2, #132	; 0x84
 8007082:	5c9b      	ldrb	r3, [r3, r2]
 8007084:	2b01      	cmp	r3, #1
 8007086:	d101      	bne.n	800708c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007088:	2302      	movs	r3, #2
 800708a:	e02e      	b.n	80070ea <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2284      	movs	r2, #132	; 0x84
 8007090:	2101      	movs	r1, #1
 8007092:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2288      	movs	r2, #136	; 0x88
 8007098:	2124      	movs	r1, #36	; 0x24
 800709a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2101      	movs	r1, #1
 80070b0:	438a      	bics	r2, r1
 80070b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	08d9      	lsrs	r1, r3, #3
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	0018      	movs	r0, r3
 80070cc:	f000 f854 	bl	8007178 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2288      	movs	r2, #136	; 0x88
 80070dc:	2120      	movs	r1, #32
 80070de:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2284      	movs	r2, #132	; 0x84
 80070e4:	2100      	movs	r1, #0
 80070e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	0018      	movs	r0, r3
 80070ec:	46bd      	mov	sp, r7
 80070ee:	b004      	add	sp, #16
 80070f0:	bd80      	pop	{r7, pc}
	...

080070f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2284      	movs	r2, #132	; 0x84
 8007102:	5c9b      	ldrb	r3, [r3, r2]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d101      	bne.n	800710c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007108:	2302      	movs	r3, #2
 800710a:	e02f      	b.n	800716c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2284      	movs	r2, #132	; 0x84
 8007110:	2101      	movs	r1, #1
 8007112:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2288      	movs	r2, #136	; 0x88
 8007118:	2124      	movs	r1, #36	; 0x24
 800711a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2101      	movs	r1, #1
 8007130:	438a      	bics	r2, r1
 8007132:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	4a0e      	ldr	r2, [pc, #56]	; (8007174 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800713c:	4013      	ands	r3, r2
 800713e:	0019      	movs	r1, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	430a      	orrs	r2, r1
 8007148:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	0018      	movs	r0, r3
 800714e:	f000 f813 	bl	8007178 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2288      	movs	r2, #136	; 0x88
 800715e:	2120      	movs	r1, #32
 8007160:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2284      	movs	r2, #132	; 0x84
 8007166:	2100      	movs	r1, #0
 8007168:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	0018      	movs	r0, r3
 800716e:	46bd      	mov	sp, r7
 8007170:	b004      	add	sp, #16
 8007172:	bd80      	pop	{r7, pc}
 8007174:	f1ffffff 	.word	0xf1ffffff

08007178 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007184:	2b00      	cmp	r3, #0
 8007186:	d108      	bne.n	800719a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	226a      	movs	r2, #106	; 0x6a
 800718c:	2101      	movs	r1, #1
 800718e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2268      	movs	r2, #104	; 0x68
 8007194:	2101      	movs	r1, #1
 8007196:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007198:	e043      	b.n	8007222 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800719a:	260f      	movs	r6, #15
 800719c:	19bb      	adds	r3, r7, r6
 800719e:	2208      	movs	r2, #8
 80071a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071a2:	200e      	movs	r0, #14
 80071a4:	183b      	adds	r3, r7, r0
 80071a6:	2208      	movs	r2, #8
 80071a8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	0e5b      	lsrs	r3, r3, #25
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	240d      	movs	r4, #13
 80071b6:	193b      	adds	r3, r7, r4
 80071b8:	2107      	movs	r1, #7
 80071ba:	400a      	ands	r2, r1
 80071bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	0f5b      	lsrs	r3, r3, #29
 80071c6:	b2da      	uxtb	r2, r3
 80071c8:	250c      	movs	r5, #12
 80071ca:	197b      	adds	r3, r7, r5
 80071cc:	2107      	movs	r1, #7
 80071ce:	400a      	ands	r2, r1
 80071d0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071d2:	183b      	adds	r3, r7, r0
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	197a      	adds	r2, r7, r5
 80071d8:	7812      	ldrb	r2, [r2, #0]
 80071da:	4914      	ldr	r1, [pc, #80]	; (800722c <UARTEx_SetNbDataToProcess+0xb4>)
 80071dc:	5c8a      	ldrb	r2, [r1, r2]
 80071de:	435a      	muls	r2, r3
 80071e0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80071e2:	197b      	adds	r3, r7, r5
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	4a12      	ldr	r2, [pc, #72]	; (8007230 <UARTEx_SetNbDataToProcess+0xb8>)
 80071e8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071ea:	0019      	movs	r1, r3
 80071ec:	f7f9 f830 	bl	8000250 <__divsi3>
 80071f0:	0003      	movs	r3, r0
 80071f2:	b299      	uxth	r1, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	226a      	movs	r2, #106	; 0x6a
 80071f8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071fa:	19bb      	adds	r3, r7, r6
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	193a      	adds	r2, r7, r4
 8007200:	7812      	ldrb	r2, [r2, #0]
 8007202:	490a      	ldr	r1, [pc, #40]	; (800722c <UARTEx_SetNbDataToProcess+0xb4>)
 8007204:	5c8a      	ldrb	r2, [r1, r2]
 8007206:	435a      	muls	r2, r3
 8007208:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800720a:	193b      	adds	r3, r7, r4
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	4a08      	ldr	r2, [pc, #32]	; (8007230 <UARTEx_SetNbDataToProcess+0xb8>)
 8007210:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007212:	0019      	movs	r1, r3
 8007214:	f7f9 f81c 	bl	8000250 <__divsi3>
 8007218:	0003      	movs	r3, r0
 800721a:	b299      	uxth	r1, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2268      	movs	r2, #104	; 0x68
 8007220:	5299      	strh	r1, [r3, r2]
}
 8007222:	46c0      	nop			; (mov r8, r8)
 8007224:	46bd      	mov	sp, r7
 8007226:	b005      	add	sp, #20
 8007228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800722a:	46c0      	nop			; (mov r8, r8)
 800722c:	0800be64 	.word	0x0800be64
 8007230:	0800be6c 	.word	0x0800be6c

08007234 <atoi>:
 8007234:	b510      	push	{r4, lr}
 8007236:	220a      	movs	r2, #10
 8007238:	2100      	movs	r1, #0
 800723a:	f001 fe9b 	bl	8008f74 <strtol>
 800723e:	bd10      	pop	{r4, pc}

08007240 <__errno>:
 8007240:	4b01      	ldr	r3, [pc, #4]	; (8007248 <__errno+0x8>)
 8007242:	6818      	ldr	r0, [r3, #0]
 8007244:	4770      	bx	lr
 8007246:	46c0      	nop			; (mov r8, r8)
 8007248:	2000000c 	.word	0x2000000c

0800724c <__libc_init_array>:
 800724c:	b570      	push	{r4, r5, r6, lr}
 800724e:	2600      	movs	r6, #0
 8007250:	4d0c      	ldr	r5, [pc, #48]	; (8007284 <__libc_init_array+0x38>)
 8007252:	4c0d      	ldr	r4, [pc, #52]	; (8007288 <__libc_init_array+0x3c>)
 8007254:	1b64      	subs	r4, r4, r5
 8007256:	10a4      	asrs	r4, r4, #2
 8007258:	42a6      	cmp	r6, r4
 800725a:	d109      	bne.n	8007270 <__libc_init_array+0x24>
 800725c:	2600      	movs	r6, #0
 800725e:	f004 fd53 	bl	800bd08 <_init>
 8007262:	4d0a      	ldr	r5, [pc, #40]	; (800728c <__libc_init_array+0x40>)
 8007264:	4c0a      	ldr	r4, [pc, #40]	; (8007290 <__libc_init_array+0x44>)
 8007266:	1b64      	subs	r4, r4, r5
 8007268:	10a4      	asrs	r4, r4, #2
 800726a:	42a6      	cmp	r6, r4
 800726c:	d105      	bne.n	800727a <__libc_init_array+0x2e>
 800726e:	bd70      	pop	{r4, r5, r6, pc}
 8007270:	00b3      	lsls	r3, r6, #2
 8007272:	58eb      	ldr	r3, [r5, r3]
 8007274:	4798      	blx	r3
 8007276:	3601      	adds	r6, #1
 8007278:	e7ee      	b.n	8007258 <__libc_init_array+0xc>
 800727a:	00b3      	lsls	r3, r6, #2
 800727c:	58eb      	ldr	r3, [r5, r3]
 800727e:	4798      	blx	r3
 8007280:	3601      	adds	r6, #1
 8007282:	e7f2      	b.n	800726a <__libc_init_array+0x1e>
 8007284:	0800c324 	.word	0x0800c324
 8007288:	0800c324 	.word	0x0800c324
 800728c:	0800c324 	.word	0x0800c324
 8007290:	0800c328 	.word	0x0800c328

08007294 <malloc>:
 8007294:	b510      	push	{r4, lr}
 8007296:	4b03      	ldr	r3, [pc, #12]	; (80072a4 <malloc+0x10>)
 8007298:	0001      	movs	r1, r0
 800729a:	6818      	ldr	r0, [r3, #0]
 800729c:	f000 f882 	bl	80073a4 <_malloc_r>
 80072a0:	bd10      	pop	{r4, pc}
 80072a2:	46c0      	nop			; (mov r8, r8)
 80072a4:	2000000c 	.word	0x2000000c

080072a8 <memcpy>:
 80072a8:	2300      	movs	r3, #0
 80072aa:	b510      	push	{r4, lr}
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d100      	bne.n	80072b2 <memcpy+0xa>
 80072b0:	bd10      	pop	{r4, pc}
 80072b2:	5ccc      	ldrb	r4, [r1, r3]
 80072b4:	54c4      	strb	r4, [r0, r3]
 80072b6:	3301      	adds	r3, #1
 80072b8:	e7f8      	b.n	80072ac <memcpy+0x4>

080072ba <memset>:
 80072ba:	0003      	movs	r3, r0
 80072bc:	1882      	adds	r2, r0, r2
 80072be:	4293      	cmp	r3, r2
 80072c0:	d100      	bne.n	80072c4 <memset+0xa>
 80072c2:	4770      	bx	lr
 80072c4:	7019      	strb	r1, [r3, #0]
 80072c6:	3301      	adds	r3, #1
 80072c8:	e7f9      	b.n	80072be <memset+0x4>
	...

080072cc <_free_r>:
 80072cc:	b570      	push	{r4, r5, r6, lr}
 80072ce:	0005      	movs	r5, r0
 80072d0:	2900      	cmp	r1, #0
 80072d2:	d010      	beq.n	80072f6 <_free_r+0x2a>
 80072d4:	1f0c      	subs	r4, r1, #4
 80072d6:	6823      	ldr	r3, [r4, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	da00      	bge.n	80072de <_free_r+0x12>
 80072dc:	18e4      	adds	r4, r4, r3
 80072de:	0028      	movs	r0, r5
 80072e0:	f003 f890 	bl	800a404 <__malloc_lock>
 80072e4:	4a1d      	ldr	r2, [pc, #116]	; (800735c <_free_r+0x90>)
 80072e6:	6813      	ldr	r3, [r2, #0]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d105      	bne.n	80072f8 <_free_r+0x2c>
 80072ec:	6063      	str	r3, [r4, #4]
 80072ee:	6014      	str	r4, [r2, #0]
 80072f0:	0028      	movs	r0, r5
 80072f2:	f003 f88f 	bl	800a414 <__malloc_unlock>
 80072f6:	bd70      	pop	{r4, r5, r6, pc}
 80072f8:	42a3      	cmp	r3, r4
 80072fa:	d908      	bls.n	800730e <_free_r+0x42>
 80072fc:	6821      	ldr	r1, [r4, #0]
 80072fe:	1860      	adds	r0, r4, r1
 8007300:	4283      	cmp	r3, r0
 8007302:	d1f3      	bne.n	80072ec <_free_r+0x20>
 8007304:	6818      	ldr	r0, [r3, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	1841      	adds	r1, r0, r1
 800730a:	6021      	str	r1, [r4, #0]
 800730c:	e7ee      	b.n	80072ec <_free_r+0x20>
 800730e:	001a      	movs	r2, r3
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d001      	beq.n	800731a <_free_r+0x4e>
 8007316:	42a3      	cmp	r3, r4
 8007318:	d9f9      	bls.n	800730e <_free_r+0x42>
 800731a:	6811      	ldr	r1, [r2, #0]
 800731c:	1850      	adds	r0, r2, r1
 800731e:	42a0      	cmp	r0, r4
 8007320:	d10b      	bne.n	800733a <_free_r+0x6e>
 8007322:	6820      	ldr	r0, [r4, #0]
 8007324:	1809      	adds	r1, r1, r0
 8007326:	1850      	adds	r0, r2, r1
 8007328:	6011      	str	r1, [r2, #0]
 800732a:	4283      	cmp	r3, r0
 800732c:	d1e0      	bne.n	80072f0 <_free_r+0x24>
 800732e:	6818      	ldr	r0, [r3, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	1841      	adds	r1, r0, r1
 8007334:	6011      	str	r1, [r2, #0]
 8007336:	6053      	str	r3, [r2, #4]
 8007338:	e7da      	b.n	80072f0 <_free_r+0x24>
 800733a:	42a0      	cmp	r0, r4
 800733c:	d902      	bls.n	8007344 <_free_r+0x78>
 800733e:	230c      	movs	r3, #12
 8007340:	602b      	str	r3, [r5, #0]
 8007342:	e7d5      	b.n	80072f0 <_free_r+0x24>
 8007344:	6821      	ldr	r1, [r4, #0]
 8007346:	1860      	adds	r0, r4, r1
 8007348:	4283      	cmp	r3, r0
 800734a:	d103      	bne.n	8007354 <_free_r+0x88>
 800734c:	6818      	ldr	r0, [r3, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	1841      	adds	r1, r0, r1
 8007352:	6021      	str	r1, [r4, #0]
 8007354:	6063      	str	r3, [r4, #4]
 8007356:	6054      	str	r4, [r2, #4]
 8007358:	e7ca      	b.n	80072f0 <_free_r+0x24>
 800735a:	46c0      	nop			; (mov r8, r8)
 800735c:	20000430 	.word	0x20000430

08007360 <sbrk_aligned>:
 8007360:	b570      	push	{r4, r5, r6, lr}
 8007362:	4e0f      	ldr	r6, [pc, #60]	; (80073a0 <sbrk_aligned+0x40>)
 8007364:	000d      	movs	r5, r1
 8007366:	6831      	ldr	r1, [r6, #0]
 8007368:	0004      	movs	r4, r0
 800736a:	2900      	cmp	r1, #0
 800736c:	d102      	bne.n	8007374 <sbrk_aligned+0x14>
 800736e:	f000 ff05 	bl	800817c <_sbrk_r>
 8007372:	6030      	str	r0, [r6, #0]
 8007374:	0029      	movs	r1, r5
 8007376:	0020      	movs	r0, r4
 8007378:	f000 ff00 	bl	800817c <_sbrk_r>
 800737c:	1c43      	adds	r3, r0, #1
 800737e:	d00a      	beq.n	8007396 <sbrk_aligned+0x36>
 8007380:	2303      	movs	r3, #3
 8007382:	1cc5      	adds	r5, r0, #3
 8007384:	439d      	bics	r5, r3
 8007386:	42a8      	cmp	r0, r5
 8007388:	d007      	beq.n	800739a <sbrk_aligned+0x3a>
 800738a:	1a29      	subs	r1, r5, r0
 800738c:	0020      	movs	r0, r4
 800738e:	f000 fef5 	bl	800817c <_sbrk_r>
 8007392:	1c43      	adds	r3, r0, #1
 8007394:	d101      	bne.n	800739a <sbrk_aligned+0x3a>
 8007396:	2501      	movs	r5, #1
 8007398:	426d      	negs	r5, r5
 800739a:	0028      	movs	r0, r5
 800739c:	bd70      	pop	{r4, r5, r6, pc}
 800739e:	46c0      	nop			; (mov r8, r8)
 80073a0:	20000434 	.word	0x20000434

080073a4 <_malloc_r>:
 80073a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073a6:	2203      	movs	r2, #3
 80073a8:	1ccb      	adds	r3, r1, #3
 80073aa:	4393      	bics	r3, r2
 80073ac:	3308      	adds	r3, #8
 80073ae:	0006      	movs	r6, r0
 80073b0:	001f      	movs	r7, r3
 80073b2:	2b0c      	cmp	r3, #12
 80073b4:	d232      	bcs.n	800741c <_malloc_r+0x78>
 80073b6:	270c      	movs	r7, #12
 80073b8:	42b9      	cmp	r1, r7
 80073ba:	d831      	bhi.n	8007420 <_malloc_r+0x7c>
 80073bc:	0030      	movs	r0, r6
 80073be:	f003 f821 	bl	800a404 <__malloc_lock>
 80073c2:	4d32      	ldr	r5, [pc, #200]	; (800748c <_malloc_r+0xe8>)
 80073c4:	682b      	ldr	r3, [r5, #0]
 80073c6:	001c      	movs	r4, r3
 80073c8:	2c00      	cmp	r4, #0
 80073ca:	d12e      	bne.n	800742a <_malloc_r+0x86>
 80073cc:	0039      	movs	r1, r7
 80073ce:	0030      	movs	r0, r6
 80073d0:	f7ff ffc6 	bl	8007360 <sbrk_aligned>
 80073d4:	0004      	movs	r4, r0
 80073d6:	1c43      	adds	r3, r0, #1
 80073d8:	d11e      	bne.n	8007418 <_malloc_r+0x74>
 80073da:	682c      	ldr	r4, [r5, #0]
 80073dc:	0025      	movs	r5, r4
 80073de:	2d00      	cmp	r5, #0
 80073e0:	d14a      	bne.n	8007478 <_malloc_r+0xd4>
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	0029      	movs	r1, r5
 80073e6:	18e3      	adds	r3, r4, r3
 80073e8:	0030      	movs	r0, r6
 80073ea:	9301      	str	r3, [sp, #4]
 80073ec:	f000 fec6 	bl	800817c <_sbrk_r>
 80073f0:	9b01      	ldr	r3, [sp, #4]
 80073f2:	4283      	cmp	r3, r0
 80073f4:	d143      	bne.n	800747e <_malloc_r+0xda>
 80073f6:	6823      	ldr	r3, [r4, #0]
 80073f8:	3703      	adds	r7, #3
 80073fa:	1aff      	subs	r7, r7, r3
 80073fc:	2303      	movs	r3, #3
 80073fe:	439f      	bics	r7, r3
 8007400:	3708      	adds	r7, #8
 8007402:	2f0c      	cmp	r7, #12
 8007404:	d200      	bcs.n	8007408 <_malloc_r+0x64>
 8007406:	270c      	movs	r7, #12
 8007408:	0039      	movs	r1, r7
 800740a:	0030      	movs	r0, r6
 800740c:	f7ff ffa8 	bl	8007360 <sbrk_aligned>
 8007410:	1c43      	adds	r3, r0, #1
 8007412:	d034      	beq.n	800747e <_malloc_r+0xda>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	19df      	adds	r7, r3, r7
 8007418:	6027      	str	r7, [r4, #0]
 800741a:	e013      	b.n	8007444 <_malloc_r+0xa0>
 800741c:	2b00      	cmp	r3, #0
 800741e:	dacb      	bge.n	80073b8 <_malloc_r+0x14>
 8007420:	230c      	movs	r3, #12
 8007422:	2500      	movs	r5, #0
 8007424:	6033      	str	r3, [r6, #0]
 8007426:	0028      	movs	r0, r5
 8007428:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800742a:	6822      	ldr	r2, [r4, #0]
 800742c:	1bd1      	subs	r1, r2, r7
 800742e:	d420      	bmi.n	8007472 <_malloc_r+0xce>
 8007430:	290b      	cmp	r1, #11
 8007432:	d917      	bls.n	8007464 <_malloc_r+0xc0>
 8007434:	19e2      	adds	r2, r4, r7
 8007436:	6027      	str	r7, [r4, #0]
 8007438:	42a3      	cmp	r3, r4
 800743a:	d111      	bne.n	8007460 <_malloc_r+0xbc>
 800743c:	602a      	str	r2, [r5, #0]
 800743e:	6863      	ldr	r3, [r4, #4]
 8007440:	6011      	str	r1, [r2, #0]
 8007442:	6053      	str	r3, [r2, #4]
 8007444:	0030      	movs	r0, r6
 8007446:	0025      	movs	r5, r4
 8007448:	f002 ffe4 	bl	800a414 <__malloc_unlock>
 800744c:	2207      	movs	r2, #7
 800744e:	350b      	adds	r5, #11
 8007450:	1d23      	adds	r3, r4, #4
 8007452:	4395      	bics	r5, r2
 8007454:	1aea      	subs	r2, r5, r3
 8007456:	429d      	cmp	r5, r3
 8007458:	d0e5      	beq.n	8007426 <_malloc_r+0x82>
 800745a:	1b5b      	subs	r3, r3, r5
 800745c:	50a3      	str	r3, [r4, r2]
 800745e:	e7e2      	b.n	8007426 <_malloc_r+0x82>
 8007460:	605a      	str	r2, [r3, #4]
 8007462:	e7ec      	b.n	800743e <_malloc_r+0x9a>
 8007464:	6862      	ldr	r2, [r4, #4]
 8007466:	42a3      	cmp	r3, r4
 8007468:	d101      	bne.n	800746e <_malloc_r+0xca>
 800746a:	602a      	str	r2, [r5, #0]
 800746c:	e7ea      	b.n	8007444 <_malloc_r+0xa0>
 800746e:	605a      	str	r2, [r3, #4]
 8007470:	e7e8      	b.n	8007444 <_malloc_r+0xa0>
 8007472:	0023      	movs	r3, r4
 8007474:	6864      	ldr	r4, [r4, #4]
 8007476:	e7a7      	b.n	80073c8 <_malloc_r+0x24>
 8007478:	002c      	movs	r4, r5
 800747a:	686d      	ldr	r5, [r5, #4]
 800747c:	e7af      	b.n	80073de <_malloc_r+0x3a>
 800747e:	230c      	movs	r3, #12
 8007480:	0030      	movs	r0, r6
 8007482:	6033      	str	r3, [r6, #0]
 8007484:	f002 ffc6 	bl	800a414 <__malloc_unlock>
 8007488:	e7cd      	b.n	8007426 <_malloc_r+0x82>
 800748a:	46c0      	nop			; (mov r8, r8)
 800748c:	20000430 	.word	0x20000430

08007490 <__cvt>:
 8007490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007492:	001e      	movs	r6, r3
 8007494:	2300      	movs	r3, #0
 8007496:	0014      	movs	r4, r2
 8007498:	b08b      	sub	sp, #44	; 0x2c
 800749a:	429e      	cmp	r6, r3
 800749c:	da04      	bge.n	80074a8 <__cvt+0x18>
 800749e:	2180      	movs	r1, #128	; 0x80
 80074a0:	0609      	lsls	r1, r1, #24
 80074a2:	1873      	adds	r3, r6, r1
 80074a4:	001e      	movs	r6, r3
 80074a6:	232d      	movs	r3, #45	; 0x2d
 80074a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80074aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80074ac:	7013      	strb	r3, [r2, #0]
 80074ae:	2320      	movs	r3, #32
 80074b0:	2203      	movs	r2, #3
 80074b2:	439f      	bics	r7, r3
 80074b4:	2f46      	cmp	r7, #70	; 0x46
 80074b6:	d007      	beq.n	80074c8 <__cvt+0x38>
 80074b8:	003b      	movs	r3, r7
 80074ba:	3b45      	subs	r3, #69	; 0x45
 80074bc:	4259      	negs	r1, r3
 80074be:	414b      	adcs	r3, r1
 80074c0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80074c2:	3a01      	subs	r2, #1
 80074c4:	18cb      	adds	r3, r1, r3
 80074c6:	9310      	str	r3, [sp, #64]	; 0x40
 80074c8:	ab09      	add	r3, sp, #36	; 0x24
 80074ca:	9304      	str	r3, [sp, #16]
 80074cc:	ab08      	add	r3, sp, #32
 80074ce:	9303      	str	r3, [sp, #12]
 80074d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074d2:	9200      	str	r2, [sp, #0]
 80074d4:	9302      	str	r3, [sp, #8]
 80074d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074d8:	0022      	movs	r2, r4
 80074da:	9301      	str	r3, [sp, #4]
 80074dc:	0033      	movs	r3, r6
 80074de:	f001 fde1 	bl	80090a4 <_dtoa_r>
 80074e2:	0005      	movs	r5, r0
 80074e4:	2f47      	cmp	r7, #71	; 0x47
 80074e6:	d102      	bne.n	80074ee <__cvt+0x5e>
 80074e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074ea:	07db      	lsls	r3, r3, #31
 80074ec:	d528      	bpl.n	8007540 <__cvt+0xb0>
 80074ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074f0:	18eb      	adds	r3, r5, r3
 80074f2:	9307      	str	r3, [sp, #28]
 80074f4:	2f46      	cmp	r7, #70	; 0x46
 80074f6:	d114      	bne.n	8007522 <__cvt+0x92>
 80074f8:	782b      	ldrb	r3, [r5, #0]
 80074fa:	2b30      	cmp	r3, #48	; 0x30
 80074fc:	d10c      	bne.n	8007518 <__cvt+0x88>
 80074fe:	2200      	movs	r2, #0
 8007500:	2300      	movs	r3, #0
 8007502:	0020      	movs	r0, r4
 8007504:	0031      	movs	r1, r6
 8007506:	f7f8 ff9f 	bl	8000448 <__aeabi_dcmpeq>
 800750a:	2800      	cmp	r0, #0
 800750c:	d104      	bne.n	8007518 <__cvt+0x88>
 800750e:	2301      	movs	r3, #1
 8007510:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007512:	1a9b      	subs	r3, r3, r2
 8007514:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007516:	6013      	str	r3, [r2, #0]
 8007518:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800751a:	9a07      	ldr	r2, [sp, #28]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	18d3      	adds	r3, r2, r3
 8007520:	9307      	str	r3, [sp, #28]
 8007522:	2200      	movs	r2, #0
 8007524:	2300      	movs	r3, #0
 8007526:	0020      	movs	r0, r4
 8007528:	0031      	movs	r1, r6
 800752a:	f7f8 ff8d 	bl	8000448 <__aeabi_dcmpeq>
 800752e:	2800      	cmp	r0, #0
 8007530:	d001      	beq.n	8007536 <__cvt+0xa6>
 8007532:	9b07      	ldr	r3, [sp, #28]
 8007534:	9309      	str	r3, [sp, #36]	; 0x24
 8007536:	2230      	movs	r2, #48	; 0x30
 8007538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800753a:	9907      	ldr	r1, [sp, #28]
 800753c:	428b      	cmp	r3, r1
 800753e:	d306      	bcc.n	800754e <__cvt+0xbe>
 8007540:	0028      	movs	r0, r5
 8007542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007544:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007546:	1b5b      	subs	r3, r3, r5
 8007548:	6013      	str	r3, [r2, #0]
 800754a:	b00b      	add	sp, #44	; 0x2c
 800754c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800754e:	1c59      	adds	r1, r3, #1
 8007550:	9109      	str	r1, [sp, #36]	; 0x24
 8007552:	701a      	strb	r2, [r3, #0]
 8007554:	e7f0      	b.n	8007538 <__cvt+0xa8>

08007556 <__exponent>:
 8007556:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007558:	1c83      	adds	r3, r0, #2
 800755a:	b087      	sub	sp, #28
 800755c:	9303      	str	r3, [sp, #12]
 800755e:	0005      	movs	r5, r0
 8007560:	000c      	movs	r4, r1
 8007562:	232b      	movs	r3, #43	; 0x2b
 8007564:	7002      	strb	r2, [r0, #0]
 8007566:	2900      	cmp	r1, #0
 8007568:	da01      	bge.n	800756e <__exponent+0x18>
 800756a:	424c      	negs	r4, r1
 800756c:	3302      	adds	r3, #2
 800756e:	706b      	strb	r3, [r5, #1]
 8007570:	2c09      	cmp	r4, #9
 8007572:	dd31      	ble.n	80075d8 <__exponent+0x82>
 8007574:	270a      	movs	r7, #10
 8007576:	ab04      	add	r3, sp, #16
 8007578:	1dde      	adds	r6, r3, #7
 800757a:	0020      	movs	r0, r4
 800757c:	0039      	movs	r1, r7
 800757e:	9601      	str	r6, [sp, #4]
 8007580:	f7f8 ff4c 	bl	800041c <__aeabi_idivmod>
 8007584:	3e01      	subs	r6, #1
 8007586:	3130      	adds	r1, #48	; 0x30
 8007588:	0020      	movs	r0, r4
 800758a:	7031      	strb	r1, [r6, #0]
 800758c:	0039      	movs	r1, r7
 800758e:	9402      	str	r4, [sp, #8]
 8007590:	f7f8 fe5e 	bl	8000250 <__divsi3>
 8007594:	9b02      	ldr	r3, [sp, #8]
 8007596:	0004      	movs	r4, r0
 8007598:	2b63      	cmp	r3, #99	; 0x63
 800759a:	dcee      	bgt.n	800757a <__exponent+0x24>
 800759c:	9b01      	ldr	r3, [sp, #4]
 800759e:	3430      	adds	r4, #48	; 0x30
 80075a0:	1e9a      	subs	r2, r3, #2
 80075a2:	0013      	movs	r3, r2
 80075a4:	9903      	ldr	r1, [sp, #12]
 80075a6:	7014      	strb	r4, [r2, #0]
 80075a8:	a804      	add	r0, sp, #16
 80075aa:	3007      	adds	r0, #7
 80075ac:	4298      	cmp	r0, r3
 80075ae:	d80e      	bhi.n	80075ce <__exponent+0x78>
 80075b0:	ab04      	add	r3, sp, #16
 80075b2:	3307      	adds	r3, #7
 80075b4:	2000      	movs	r0, #0
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d804      	bhi.n	80075c4 <__exponent+0x6e>
 80075ba:	ab04      	add	r3, sp, #16
 80075bc:	3009      	adds	r0, #9
 80075be:	18c0      	adds	r0, r0, r3
 80075c0:	9b01      	ldr	r3, [sp, #4]
 80075c2:	1ac0      	subs	r0, r0, r3
 80075c4:	9b03      	ldr	r3, [sp, #12]
 80075c6:	1818      	adds	r0, r3, r0
 80075c8:	1b40      	subs	r0, r0, r5
 80075ca:	b007      	add	sp, #28
 80075cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075ce:	7818      	ldrb	r0, [r3, #0]
 80075d0:	3301      	adds	r3, #1
 80075d2:	7008      	strb	r0, [r1, #0]
 80075d4:	3101      	adds	r1, #1
 80075d6:	e7e7      	b.n	80075a8 <__exponent+0x52>
 80075d8:	2330      	movs	r3, #48	; 0x30
 80075da:	18e4      	adds	r4, r4, r3
 80075dc:	70ab      	strb	r3, [r5, #2]
 80075de:	1d28      	adds	r0, r5, #4
 80075e0:	70ec      	strb	r4, [r5, #3]
 80075e2:	e7f1      	b.n	80075c8 <__exponent+0x72>

080075e4 <_printf_float>:
 80075e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075e6:	b095      	sub	sp, #84	; 0x54
 80075e8:	000c      	movs	r4, r1
 80075ea:	9209      	str	r2, [sp, #36]	; 0x24
 80075ec:	001e      	movs	r6, r3
 80075ee:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80075f0:	0007      	movs	r7, r0
 80075f2:	f002 fee5 	bl	800a3c0 <_localeconv_r>
 80075f6:	6803      	ldr	r3, [r0, #0]
 80075f8:	0018      	movs	r0, r3
 80075fa:	930c      	str	r3, [sp, #48]	; 0x30
 80075fc:	f7f8 fd82 	bl	8000104 <strlen>
 8007600:	2300      	movs	r3, #0
 8007602:	9312      	str	r3, [sp, #72]	; 0x48
 8007604:	7e23      	ldrb	r3, [r4, #24]
 8007606:	2207      	movs	r2, #7
 8007608:	930a      	str	r3, [sp, #40]	; 0x28
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	900e      	str	r0, [sp, #56]	; 0x38
 800760e:	930d      	str	r3, [sp, #52]	; 0x34
 8007610:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007612:	682b      	ldr	r3, [r5, #0]
 8007614:	05c9      	lsls	r1, r1, #23
 8007616:	d547      	bpl.n	80076a8 <_printf_float+0xc4>
 8007618:	189b      	adds	r3, r3, r2
 800761a:	4393      	bics	r3, r2
 800761c:	001a      	movs	r2, r3
 800761e:	3208      	adds	r2, #8
 8007620:	602a      	str	r2, [r5, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	64a2      	str	r2, [r4, #72]	; 0x48
 8007628:	64e3      	str	r3, [r4, #76]	; 0x4c
 800762a:	2201      	movs	r2, #1
 800762c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800762e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8007630:	930b      	str	r3, [sp, #44]	; 0x2c
 8007632:	006b      	lsls	r3, r5, #1
 8007634:	085b      	lsrs	r3, r3, #1
 8007636:	930f      	str	r3, [sp, #60]	; 0x3c
 8007638:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800763a:	4ba7      	ldr	r3, [pc, #668]	; (80078d8 <_printf_float+0x2f4>)
 800763c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800763e:	4252      	negs	r2, r2
 8007640:	f7fa ff50 	bl	80024e4 <__aeabi_dcmpun>
 8007644:	2800      	cmp	r0, #0
 8007646:	d131      	bne.n	80076ac <_printf_float+0xc8>
 8007648:	2201      	movs	r2, #1
 800764a:	4ba3      	ldr	r3, [pc, #652]	; (80078d8 <_printf_float+0x2f4>)
 800764c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800764e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007650:	4252      	negs	r2, r2
 8007652:	f7f8 ff09 	bl	8000468 <__aeabi_dcmple>
 8007656:	2800      	cmp	r0, #0
 8007658:	d128      	bne.n	80076ac <_printf_float+0xc8>
 800765a:	2200      	movs	r2, #0
 800765c:	2300      	movs	r3, #0
 800765e:	0029      	movs	r1, r5
 8007660:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007662:	f7f8 fef7 	bl	8000454 <__aeabi_dcmplt>
 8007666:	2800      	cmp	r0, #0
 8007668:	d003      	beq.n	8007672 <_printf_float+0x8e>
 800766a:	0023      	movs	r3, r4
 800766c:	222d      	movs	r2, #45	; 0x2d
 800766e:	3343      	adds	r3, #67	; 0x43
 8007670:	701a      	strb	r2, [r3, #0]
 8007672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007674:	4d99      	ldr	r5, [pc, #612]	; (80078dc <_printf_float+0x2f8>)
 8007676:	2b47      	cmp	r3, #71	; 0x47
 8007678:	d900      	bls.n	800767c <_printf_float+0x98>
 800767a:	4d99      	ldr	r5, [pc, #612]	; (80078e0 <_printf_float+0x2fc>)
 800767c:	2303      	movs	r3, #3
 800767e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007680:	6123      	str	r3, [r4, #16]
 8007682:	3301      	adds	r3, #1
 8007684:	439a      	bics	r2, r3
 8007686:	2300      	movs	r3, #0
 8007688:	6022      	str	r2, [r4, #0]
 800768a:	930b      	str	r3, [sp, #44]	; 0x2c
 800768c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800768e:	0021      	movs	r1, r4
 8007690:	0038      	movs	r0, r7
 8007692:	9600      	str	r6, [sp, #0]
 8007694:	aa13      	add	r2, sp, #76	; 0x4c
 8007696:	f000 f9e7 	bl	8007a68 <_printf_common>
 800769a:	1c43      	adds	r3, r0, #1
 800769c:	d000      	beq.n	80076a0 <_printf_float+0xbc>
 800769e:	e0a2      	b.n	80077e6 <_printf_float+0x202>
 80076a0:	2001      	movs	r0, #1
 80076a2:	4240      	negs	r0, r0
 80076a4:	b015      	add	sp, #84	; 0x54
 80076a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076a8:	3307      	adds	r3, #7
 80076aa:	e7b6      	b.n	800761a <_printf_float+0x36>
 80076ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076ae:	002b      	movs	r3, r5
 80076b0:	0010      	movs	r0, r2
 80076b2:	0029      	movs	r1, r5
 80076b4:	f7fa ff16 	bl	80024e4 <__aeabi_dcmpun>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	d00b      	beq.n	80076d4 <_printf_float+0xf0>
 80076bc:	2d00      	cmp	r5, #0
 80076be:	da03      	bge.n	80076c8 <_printf_float+0xe4>
 80076c0:	0023      	movs	r3, r4
 80076c2:	222d      	movs	r2, #45	; 0x2d
 80076c4:	3343      	adds	r3, #67	; 0x43
 80076c6:	701a      	strb	r2, [r3, #0]
 80076c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ca:	4d86      	ldr	r5, [pc, #536]	; (80078e4 <_printf_float+0x300>)
 80076cc:	2b47      	cmp	r3, #71	; 0x47
 80076ce:	d9d5      	bls.n	800767c <_printf_float+0x98>
 80076d0:	4d85      	ldr	r5, [pc, #532]	; (80078e8 <_printf_float+0x304>)
 80076d2:	e7d3      	b.n	800767c <_printf_float+0x98>
 80076d4:	2220      	movs	r2, #32
 80076d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076d8:	6863      	ldr	r3, [r4, #4]
 80076da:	4391      	bics	r1, r2
 80076dc:	910f      	str	r1, [sp, #60]	; 0x3c
 80076de:	1c5a      	adds	r2, r3, #1
 80076e0:	d149      	bne.n	8007776 <_printf_float+0x192>
 80076e2:	3307      	adds	r3, #7
 80076e4:	6063      	str	r3, [r4, #4]
 80076e6:	2380      	movs	r3, #128	; 0x80
 80076e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076ea:	00db      	lsls	r3, r3, #3
 80076ec:	4313      	orrs	r3, r2
 80076ee:	2200      	movs	r2, #0
 80076f0:	9206      	str	r2, [sp, #24]
 80076f2:	aa12      	add	r2, sp, #72	; 0x48
 80076f4:	9205      	str	r2, [sp, #20]
 80076f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076f8:	a908      	add	r1, sp, #32
 80076fa:	9204      	str	r2, [sp, #16]
 80076fc:	aa11      	add	r2, sp, #68	; 0x44
 80076fe:	9203      	str	r2, [sp, #12]
 8007700:	2223      	movs	r2, #35	; 0x23
 8007702:	6023      	str	r3, [r4, #0]
 8007704:	9301      	str	r3, [sp, #4]
 8007706:	6863      	ldr	r3, [r4, #4]
 8007708:	1852      	adds	r2, r2, r1
 800770a:	9202      	str	r2, [sp, #8]
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	0038      	movs	r0, r7
 8007710:	002b      	movs	r3, r5
 8007712:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007714:	f7ff febc 	bl	8007490 <__cvt>
 8007718:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800771a:	0005      	movs	r5, r0
 800771c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800771e:	2b47      	cmp	r3, #71	; 0x47
 8007720:	d108      	bne.n	8007734 <_printf_float+0x150>
 8007722:	1ccb      	adds	r3, r1, #3
 8007724:	db02      	blt.n	800772c <_printf_float+0x148>
 8007726:	6863      	ldr	r3, [r4, #4]
 8007728:	4299      	cmp	r1, r3
 800772a:	dd48      	ble.n	80077be <_printf_float+0x1da>
 800772c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800772e:	3b02      	subs	r3, #2
 8007730:	b2db      	uxtb	r3, r3
 8007732:	930a      	str	r3, [sp, #40]	; 0x28
 8007734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007736:	2b65      	cmp	r3, #101	; 0x65
 8007738:	d824      	bhi.n	8007784 <_printf_float+0x1a0>
 800773a:	0020      	movs	r0, r4
 800773c:	001a      	movs	r2, r3
 800773e:	3901      	subs	r1, #1
 8007740:	3050      	adds	r0, #80	; 0x50
 8007742:	9111      	str	r1, [sp, #68]	; 0x44
 8007744:	f7ff ff07 	bl	8007556 <__exponent>
 8007748:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800774a:	900b      	str	r0, [sp, #44]	; 0x2c
 800774c:	1813      	adds	r3, r2, r0
 800774e:	6123      	str	r3, [r4, #16]
 8007750:	2a01      	cmp	r2, #1
 8007752:	dc02      	bgt.n	800775a <_printf_float+0x176>
 8007754:	6822      	ldr	r2, [r4, #0]
 8007756:	07d2      	lsls	r2, r2, #31
 8007758:	d501      	bpl.n	800775e <_printf_float+0x17a>
 800775a:	3301      	adds	r3, #1
 800775c:	6123      	str	r3, [r4, #16]
 800775e:	2323      	movs	r3, #35	; 0x23
 8007760:	aa08      	add	r2, sp, #32
 8007762:	189b      	adds	r3, r3, r2
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d100      	bne.n	800776c <_printf_float+0x188>
 800776a:	e78f      	b.n	800768c <_printf_float+0xa8>
 800776c:	0023      	movs	r3, r4
 800776e:	222d      	movs	r2, #45	; 0x2d
 8007770:	3343      	adds	r3, #67	; 0x43
 8007772:	701a      	strb	r2, [r3, #0]
 8007774:	e78a      	b.n	800768c <_printf_float+0xa8>
 8007776:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007778:	2a47      	cmp	r2, #71	; 0x47
 800777a:	d1b4      	bne.n	80076e6 <_printf_float+0x102>
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1b2      	bne.n	80076e6 <_printf_float+0x102>
 8007780:	3301      	adds	r3, #1
 8007782:	e7af      	b.n	80076e4 <_printf_float+0x100>
 8007784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007786:	2b66      	cmp	r3, #102	; 0x66
 8007788:	d11b      	bne.n	80077c2 <_printf_float+0x1de>
 800778a:	6863      	ldr	r3, [r4, #4]
 800778c:	2900      	cmp	r1, #0
 800778e:	dd0d      	ble.n	80077ac <_printf_float+0x1c8>
 8007790:	6121      	str	r1, [r4, #16]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d102      	bne.n	800779c <_printf_float+0x1b8>
 8007796:	6822      	ldr	r2, [r4, #0]
 8007798:	07d2      	lsls	r2, r2, #31
 800779a:	d502      	bpl.n	80077a2 <_printf_float+0x1be>
 800779c:	3301      	adds	r3, #1
 800779e:	1859      	adds	r1, r3, r1
 80077a0:	6121      	str	r1, [r4, #16]
 80077a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077a4:	65a3      	str	r3, [r4, #88]	; 0x58
 80077a6:	2300      	movs	r3, #0
 80077a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80077aa:	e7d8      	b.n	800775e <_printf_float+0x17a>
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d103      	bne.n	80077b8 <_printf_float+0x1d4>
 80077b0:	2201      	movs	r2, #1
 80077b2:	6821      	ldr	r1, [r4, #0]
 80077b4:	4211      	tst	r1, r2
 80077b6:	d000      	beq.n	80077ba <_printf_float+0x1d6>
 80077b8:	1c9a      	adds	r2, r3, #2
 80077ba:	6122      	str	r2, [r4, #16]
 80077bc:	e7f1      	b.n	80077a2 <_printf_float+0x1be>
 80077be:	2367      	movs	r3, #103	; 0x67
 80077c0:	930a      	str	r3, [sp, #40]	; 0x28
 80077c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80077c6:	4293      	cmp	r3, r2
 80077c8:	db06      	blt.n	80077d8 <_printf_float+0x1f4>
 80077ca:	6822      	ldr	r2, [r4, #0]
 80077cc:	6123      	str	r3, [r4, #16]
 80077ce:	07d2      	lsls	r2, r2, #31
 80077d0:	d5e7      	bpl.n	80077a2 <_printf_float+0x1be>
 80077d2:	3301      	adds	r3, #1
 80077d4:	6123      	str	r3, [r4, #16]
 80077d6:	e7e4      	b.n	80077a2 <_printf_float+0x1be>
 80077d8:	2101      	movs	r1, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	dc01      	bgt.n	80077e2 <_printf_float+0x1fe>
 80077de:	1849      	adds	r1, r1, r1
 80077e0:	1ac9      	subs	r1, r1, r3
 80077e2:	1852      	adds	r2, r2, r1
 80077e4:	e7e9      	b.n	80077ba <_printf_float+0x1d6>
 80077e6:	6822      	ldr	r2, [r4, #0]
 80077e8:	0553      	lsls	r3, r2, #21
 80077ea:	d407      	bmi.n	80077fc <_printf_float+0x218>
 80077ec:	6923      	ldr	r3, [r4, #16]
 80077ee:	002a      	movs	r2, r5
 80077f0:	0038      	movs	r0, r7
 80077f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077f4:	47b0      	blx	r6
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	d128      	bne.n	800784c <_printf_float+0x268>
 80077fa:	e751      	b.n	80076a0 <_printf_float+0xbc>
 80077fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fe:	2b65      	cmp	r3, #101	; 0x65
 8007800:	d800      	bhi.n	8007804 <_printf_float+0x220>
 8007802:	e0e1      	b.n	80079c8 <_printf_float+0x3e4>
 8007804:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007806:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007808:	2200      	movs	r2, #0
 800780a:	2300      	movs	r3, #0
 800780c:	f7f8 fe1c 	bl	8000448 <__aeabi_dcmpeq>
 8007810:	2800      	cmp	r0, #0
 8007812:	d031      	beq.n	8007878 <_printf_float+0x294>
 8007814:	2301      	movs	r3, #1
 8007816:	0038      	movs	r0, r7
 8007818:	4a34      	ldr	r2, [pc, #208]	; (80078ec <_printf_float+0x308>)
 800781a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800781c:	47b0      	blx	r6
 800781e:	1c43      	adds	r3, r0, #1
 8007820:	d100      	bne.n	8007824 <_printf_float+0x240>
 8007822:	e73d      	b.n	80076a0 <_printf_float+0xbc>
 8007824:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007826:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007828:	4293      	cmp	r3, r2
 800782a:	db02      	blt.n	8007832 <_printf_float+0x24e>
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	07db      	lsls	r3, r3, #31
 8007830:	d50c      	bpl.n	800784c <_printf_float+0x268>
 8007832:	0038      	movs	r0, r7
 8007834:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007836:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007838:	9909      	ldr	r1, [sp, #36]	; 0x24
 800783a:	47b0      	blx	r6
 800783c:	2500      	movs	r5, #0
 800783e:	1c43      	adds	r3, r0, #1
 8007840:	d100      	bne.n	8007844 <_printf_float+0x260>
 8007842:	e72d      	b.n	80076a0 <_printf_float+0xbc>
 8007844:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007846:	3b01      	subs	r3, #1
 8007848:	42ab      	cmp	r3, r5
 800784a:	dc0a      	bgt.n	8007862 <_printf_float+0x27e>
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	079b      	lsls	r3, r3, #30
 8007850:	d500      	bpl.n	8007854 <_printf_float+0x270>
 8007852:	e106      	b.n	8007a62 <_printf_float+0x47e>
 8007854:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007856:	68e0      	ldr	r0, [r4, #12]
 8007858:	4298      	cmp	r0, r3
 800785a:	db00      	blt.n	800785e <_printf_float+0x27a>
 800785c:	e722      	b.n	80076a4 <_printf_float+0xc0>
 800785e:	0018      	movs	r0, r3
 8007860:	e720      	b.n	80076a4 <_printf_float+0xc0>
 8007862:	0022      	movs	r2, r4
 8007864:	2301      	movs	r3, #1
 8007866:	0038      	movs	r0, r7
 8007868:	9909      	ldr	r1, [sp, #36]	; 0x24
 800786a:	321a      	adds	r2, #26
 800786c:	47b0      	blx	r6
 800786e:	1c43      	adds	r3, r0, #1
 8007870:	d100      	bne.n	8007874 <_printf_float+0x290>
 8007872:	e715      	b.n	80076a0 <_printf_float+0xbc>
 8007874:	3501      	adds	r5, #1
 8007876:	e7e5      	b.n	8007844 <_printf_float+0x260>
 8007878:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800787a:	2b00      	cmp	r3, #0
 800787c:	dc38      	bgt.n	80078f0 <_printf_float+0x30c>
 800787e:	2301      	movs	r3, #1
 8007880:	0038      	movs	r0, r7
 8007882:	4a1a      	ldr	r2, [pc, #104]	; (80078ec <_printf_float+0x308>)
 8007884:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007886:	47b0      	blx	r6
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	d100      	bne.n	800788e <_printf_float+0x2aa>
 800788c:	e708      	b.n	80076a0 <_printf_float+0xbc>
 800788e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007890:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007892:	4313      	orrs	r3, r2
 8007894:	d102      	bne.n	800789c <_printf_float+0x2b8>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	07db      	lsls	r3, r3, #31
 800789a:	d5d7      	bpl.n	800784c <_printf_float+0x268>
 800789c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800789e:	0038      	movs	r0, r7
 80078a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078a4:	47b0      	blx	r6
 80078a6:	1c43      	adds	r3, r0, #1
 80078a8:	d100      	bne.n	80078ac <_printf_float+0x2c8>
 80078aa:	e6f9      	b.n	80076a0 <_printf_float+0xbc>
 80078ac:	2300      	movs	r3, #0
 80078ae:	930a      	str	r3, [sp, #40]	; 0x28
 80078b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078b4:	425b      	negs	r3, r3
 80078b6:	4293      	cmp	r3, r2
 80078b8:	dc01      	bgt.n	80078be <_printf_float+0x2da>
 80078ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078bc:	e797      	b.n	80077ee <_printf_float+0x20a>
 80078be:	0022      	movs	r2, r4
 80078c0:	2301      	movs	r3, #1
 80078c2:	0038      	movs	r0, r7
 80078c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078c6:	321a      	adds	r2, #26
 80078c8:	47b0      	blx	r6
 80078ca:	1c43      	adds	r3, r0, #1
 80078cc:	d100      	bne.n	80078d0 <_printf_float+0x2ec>
 80078ce:	e6e7      	b.n	80076a0 <_printf_float+0xbc>
 80078d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d2:	3301      	adds	r3, #1
 80078d4:	e7eb      	b.n	80078ae <_printf_float+0x2ca>
 80078d6:	46c0      	nop			; (mov r8, r8)
 80078d8:	7fefffff 	.word	0x7fefffff
 80078dc:	0800bf7c 	.word	0x0800bf7c
 80078e0:	0800bf80 	.word	0x0800bf80
 80078e4:	0800bf84 	.word	0x0800bf84
 80078e8:	0800bf88 	.word	0x0800bf88
 80078ec:	0800bf8c 	.word	0x0800bf8c
 80078f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078f4:	920a      	str	r2, [sp, #40]	; 0x28
 80078f6:	429a      	cmp	r2, r3
 80078f8:	dd00      	ble.n	80078fc <_printf_float+0x318>
 80078fa:	930a      	str	r3, [sp, #40]	; 0x28
 80078fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078fe:	2b00      	cmp	r3, #0
 8007900:	dc3c      	bgt.n	800797c <_printf_float+0x398>
 8007902:	2300      	movs	r3, #0
 8007904:	930d      	str	r3, [sp, #52]	; 0x34
 8007906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007908:	43db      	mvns	r3, r3
 800790a:	17db      	asrs	r3, r3, #31
 800790c:	930f      	str	r3, [sp, #60]	; 0x3c
 800790e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007910:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007912:	930b      	str	r3, [sp, #44]	; 0x2c
 8007914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007916:	4013      	ands	r3, r2
 8007918:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800791e:	4293      	cmp	r3, r2
 8007920:	dc34      	bgt.n	800798c <_printf_float+0x3a8>
 8007922:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007924:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007926:	4293      	cmp	r3, r2
 8007928:	db3d      	blt.n	80079a6 <_printf_float+0x3c2>
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	07db      	lsls	r3, r3, #31
 800792e:	d43a      	bmi.n	80079a6 <_printf_float+0x3c2>
 8007930:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007934:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	1a52      	subs	r2, r2, r1
 800793a:	920a      	str	r2, [sp, #40]	; 0x28
 800793c:	429a      	cmp	r2, r3
 800793e:	dd00      	ble.n	8007942 <_printf_float+0x35e>
 8007940:	930a      	str	r3, [sp, #40]	; 0x28
 8007942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007944:	2b00      	cmp	r3, #0
 8007946:	dc36      	bgt.n	80079b6 <_printf_float+0x3d2>
 8007948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800794a:	2500      	movs	r5, #0
 800794c:	43db      	mvns	r3, r3
 800794e:	17db      	asrs	r3, r3, #31
 8007950:	930b      	str	r3, [sp, #44]	; 0x2c
 8007952:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007954:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007956:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007958:	1a9b      	subs	r3, r3, r2
 800795a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800795c:	400a      	ands	r2, r1
 800795e:	1a9b      	subs	r3, r3, r2
 8007960:	42ab      	cmp	r3, r5
 8007962:	dc00      	bgt.n	8007966 <_printf_float+0x382>
 8007964:	e772      	b.n	800784c <_printf_float+0x268>
 8007966:	0022      	movs	r2, r4
 8007968:	2301      	movs	r3, #1
 800796a:	0038      	movs	r0, r7
 800796c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800796e:	321a      	adds	r2, #26
 8007970:	47b0      	blx	r6
 8007972:	1c43      	adds	r3, r0, #1
 8007974:	d100      	bne.n	8007978 <_printf_float+0x394>
 8007976:	e693      	b.n	80076a0 <_printf_float+0xbc>
 8007978:	3501      	adds	r5, #1
 800797a:	e7ea      	b.n	8007952 <_printf_float+0x36e>
 800797c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800797e:	002a      	movs	r2, r5
 8007980:	0038      	movs	r0, r7
 8007982:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007984:	47b0      	blx	r6
 8007986:	1c43      	adds	r3, r0, #1
 8007988:	d1bb      	bne.n	8007902 <_printf_float+0x31e>
 800798a:	e689      	b.n	80076a0 <_printf_float+0xbc>
 800798c:	0022      	movs	r2, r4
 800798e:	2301      	movs	r3, #1
 8007990:	0038      	movs	r0, r7
 8007992:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007994:	321a      	adds	r2, #26
 8007996:	47b0      	blx	r6
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d100      	bne.n	800799e <_printf_float+0x3ba>
 800799c:	e680      	b.n	80076a0 <_printf_float+0xbc>
 800799e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079a0:	3301      	adds	r3, #1
 80079a2:	930d      	str	r3, [sp, #52]	; 0x34
 80079a4:	e7b3      	b.n	800790e <_printf_float+0x32a>
 80079a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079a8:	0038      	movs	r0, r7
 80079aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079ae:	47b0      	blx	r6
 80079b0:	1c43      	adds	r3, r0, #1
 80079b2:	d1bd      	bne.n	8007930 <_printf_float+0x34c>
 80079b4:	e674      	b.n	80076a0 <_printf_float+0xbc>
 80079b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079b8:	0038      	movs	r0, r7
 80079ba:	18ea      	adds	r2, r5, r3
 80079bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079c0:	47b0      	blx	r6
 80079c2:	1c43      	adds	r3, r0, #1
 80079c4:	d1c0      	bne.n	8007948 <_printf_float+0x364>
 80079c6:	e66b      	b.n	80076a0 <_printf_float+0xbc>
 80079c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	dc02      	bgt.n	80079d4 <_printf_float+0x3f0>
 80079ce:	2301      	movs	r3, #1
 80079d0:	421a      	tst	r2, r3
 80079d2:	d034      	beq.n	8007a3e <_printf_float+0x45a>
 80079d4:	2301      	movs	r3, #1
 80079d6:	002a      	movs	r2, r5
 80079d8:	0038      	movs	r0, r7
 80079da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079dc:	47b0      	blx	r6
 80079de:	1c43      	adds	r3, r0, #1
 80079e0:	d100      	bne.n	80079e4 <_printf_float+0x400>
 80079e2:	e65d      	b.n	80076a0 <_printf_float+0xbc>
 80079e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079e6:	0038      	movs	r0, r7
 80079e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079ec:	47b0      	blx	r6
 80079ee:	1c43      	adds	r3, r0, #1
 80079f0:	d100      	bne.n	80079f4 <_printf_float+0x410>
 80079f2:	e655      	b.n	80076a0 <_printf_float+0xbc>
 80079f4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80079f6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80079f8:	2200      	movs	r2, #0
 80079fa:	2300      	movs	r3, #0
 80079fc:	f7f8 fd24 	bl	8000448 <__aeabi_dcmpeq>
 8007a00:	2800      	cmp	r0, #0
 8007a02:	d11a      	bne.n	8007a3a <_printf_float+0x456>
 8007a04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a06:	1c6a      	adds	r2, r5, #1
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	0038      	movs	r0, r7
 8007a0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a0e:	47b0      	blx	r6
 8007a10:	1c43      	adds	r3, r0, #1
 8007a12:	d10e      	bne.n	8007a32 <_printf_float+0x44e>
 8007a14:	e644      	b.n	80076a0 <_printf_float+0xbc>
 8007a16:	0022      	movs	r2, r4
 8007a18:	2301      	movs	r3, #1
 8007a1a:	0038      	movs	r0, r7
 8007a1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a1e:	321a      	adds	r2, #26
 8007a20:	47b0      	blx	r6
 8007a22:	1c43      	adds	r3, r0, #1
 8007a24:	d100      	bne.n	8007a28 <_printf_float+0x444>
 8007a26:	e63b      	b.n	80076a0 <_printf_float+0xbc>
 8007a28:	3501      	adds	r5, #1
 8007a2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	42ab      	cmp	r3, r5
 8007a30:	dcf1      	bgt.n	8007a16 <_printf_float+0x432>
 8007a32:	0022      	movs	r2, r4
 8007a34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a36:	3250      	adds	r2, #80	; 0x50
 8007a38:	e6da      	b.n	80077f0 <_printf_float+0x20c>
 8007a3a:	2500      	movs	r5, #0
 8007a3c:	e7f5      	b.n	8007a2a <_printf_float+0x446>
 8007a3e:	002a      	movs	r2, r5
 8007a40:	e7e3      	b.n	8007a0a <_printf_float+0x426>
 8007a42:	0022      	movs	r2, r4
 8007a44:	2301      	movs	r3, #1
 8007a46:	0038      	movs	r0, r7
 8007a48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a4a:	3219      	adds	r2, #25
 8007a4c:	47b0      	blx	r6
 8007a4e:	1c43      	adds	r3, r0, #1
 8007a50:	d100      	bne.n	8007a54 <_printf_float+0x470>
 8007a52:	e625      	b.n	80076a0 <_printf_float+0xbc>
 8007a54:	3501      	adds	r5, #1
 8007a56:	68e3      	ldr	r3, [r4, #12]
 8007a58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007a5a:	1a9b      	subs	r3, r3, r2
 8007a5c:	42ab      	cmp	r3, r5
 8007a5e:	dcf0      	bgt.n	8007a42 <_printf_float+0x45e>
 8007a60:	e6f8      	b.n	8007854 <_printf_float+0x270>
 8007a62:	2500      	movs	r5, #0
 8007a64:	e7f7      	b.n	8007a56 <_printf_float+0x472>
 8007a66:	46c0      	nop			; (mov r8, r8)

08007a68 <_printf_common>:
 8007a68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a6a:	0015      	movs	r5, r2
 8007a6c:	9301      	str	r3, [sp, #4]
 8007a6e:	688a      	ldr	r2, [r1, #8]
 8007a70:	690b      	ldr	r3, [r1, #16]
 8007a72:	000c      	movs	r4, r1
 8007a74:	9000      	str	r0, [sp, #0]
 8007a76:	4293      	cmp	r3, r2
 8007a78:	da00      	bge.n	8007a7c <_printf_common+0x14>
 8007a7a:	0013      	movs	r3, r2
 8007a7c:	0022      	movs	r2, r4
 8007a7e:	602b      	str	r3, [r5, #0]
 8007a80:	3243      	adds	r2, #67	; 0x43
 8007a82:	7812      	ldrb	r2, [r2, #0]
 8007a84:	2a00      	cmp	r2, #0
 8007a86:	d001      	beq.n	8007a8c <_printf_common+0x24>
 8007a88:	3301      	adds	r3, #1
 8007a8a:	602b      	str	r3, [r5, #0]
 8007a8c:	6823      	ldr	r3, [r4, #0]
 8007a8e:	069b      	lsls	r3, r3, #26
 8007a90:	d502      	bpl.n	8007a98 <_printf_common+0x30>
 8007a92:	682b      	ldr	r3, [r5, #0]
 8007a94:	3302      	adds	r3, #2
 8007a96:	602b      	str	r3, [r5, #0]
 8007a98:	6822      	ldr	r2, [r4, #0]
 8007a9a:	2306      	movs	r3, #6
 8007a9c:	0017      	movs	r7, r2
 8007a9e:	401f      	ands	r7, r3
 8007aa0:	421a      	tst	r2, r3
 8007aa2:	d027      	beq.n	8007af4 <_printf_common+0x8c>
 8007aa4:	0023      	movs	r3, r4
 8007aa6:	3343      	adds	r3, #67	; 0x43
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	1e5a      	subs	r2, r3, #1
 8007aac:	4193      	sbcs	r3, r2
 8007aae:	6822      	ldr	r2, [r4, #0]
 8007ab0:	0692      	lsls	r2, r2, #26
 8007ab2:	d430      	bmi.n	8007b16 <_printf_common+0xae>
 8007ab4:	0022      	movs	r2, r4
 8007ab6:	9901      	ldr	r1, [sp, #4]
 8007ab8:	9800      	ldr	r0, [sp, #0]
 8007aba:	9e08      	ldr	r6, [sp, #32]
 8007abc:	3243      	adds	r2, #67	; 0x43
 8007abe:	47b0      	blx	r6
 8007ac0:	1c43      	adds	r3, r0, #1
 8007ac2:	d025      	beq.n	8007b10 <_printf_common+0xa8>
 8007ac4:	2306      	movs	r3, #6
 8007ac6:	6820      	ldr	r0, [r4, #0]
 8007ac8:	682a      	ldr	r2, [r5, #0]
 8007aca:	68e1      	ldr	r1, [r4, #12]
 8007acc:	2500      	movs	r5, #0
 8007ace:	4003      	ands	r3, r0
 8007ad0:	2b04      	cmp	r3, #4
 8007ad2:	d103      	bne.n	8007adc <_printf_common+0x74>
 8007ad4:	1a8d      	subs	r5, r1, r2
 8007ad6:	43eb      	mvns	r3, r5
 8007ad8:	17db      	asrs	r3, r3, #31
 8007ada:	401d      	ands	r5, r3
 8007adc:	68a3      	ldr	r3, [r4, #8]
 8007ade:	6922      	ldr	r2, [r4, #16]
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	dd01      	ble.n	8007ae8 <_printf_common+0x80>
 8007ae4:	1a9b      	subs	r3, r3, r2
 8007ae6:	18ed      	adds	r5, r5, r3
 8007ae8:	2700      	movs	r7, #0
 8007aea:	42bd      	cmp	r5, r7
 8007aec:	d120      	bne.n	8007b30 <_printf_common+0xc8>
 8007aee:	2000      	movs	r0, #0
 8007af0:	e010      	b.n	8007b14 <_printf_common+0xac>
 8007af2:	3701      	adds	r7, #1
 8007af4:	68e3      	ldr	r3, [r4, #12]
 8007af6:	682a      	ldr	r2, [r5, #0]
 8007af8:	1a9b      	subs	r3, r3, r2
 8007afa:	42bb      	cmp	r3, r7
 8007afc:	ddd2      	ble.n	8007aa4 <_printf_common+0x3c>
 8007afe:	0022      	movs	r2, r4
 8007b00:	2301      	movs	r3, #1
 8007b02:	9901      	ldr	r1, [sp, #4]
 8007b04:	9800      	ldr	r0, [sp, #0]
 8007b06:	9e08      	ldr	r6, [sp, #32]
 8007b08:	3219      	adds	r2, #25
 8007b0a:	47b0      	blx	r6
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	d1f0      	bne.n	8007af2 <_printf_common+0x8a>
 8007b10:	2001      	movs	r0, #1
 8007b12:	4240      	negs	r0, r0
 8007b14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007b16:	2030      	movs	r0, #48	; 0x30
 8007b18:	18e1      	adds	r1, r4, r3
 8007b1a:	3143      	adds	r1, #67	; 0x43
 8007b1c:	7008      	strb	r0, [r1, #0]
 8007b1e:	0021      	movs	r1, r4
 8007b20:	1c5a      	adds	r2, r3, #1
 8007b22:	3145      	adds	r1, #69	; 0x45
 8007b24:	7809      	ldrb	r1, [r1, #0]
 8007b26:	18a2      	adds	r2, r4, r2
 8007b28:	3243      	adds	r2, #67	; 0x43
 8007b2a:	3302      	adds	r3, #2
 8007b2c:	7011      	strb	r1, [r2, #0]
 8007b2e:	e7c1      	b.n	8007ab4 <_printf_common+0x4c>
 8007b30:	0022      	movs	r2, r4
 8007b32:	2301      	movs	r3, #1
 8007b34:	9901      	ldr	r1, [sp, #4]
 8007b36:	9800      	ldr	r0, [sp, #0]
 8007b38:	9e08      	ldr	r6, [sp, #32]
 8007b3a:	321a      	adds	r2, #26
 8007b3c:	47b0      	blx	r6
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	d0e6      	beq.n	8007b10 <_printf_common+0xa8>
 8007b42:	3701      	adds	r7, #1
 8007b44:	e7d1      	b.n	8007aea <_printf_common+0x82>
	...

08007b48 <_printf_i>:
 8007b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b4a:	b08b      	sub	sp, #44	; 0x2c
 8007b4c:	9206      	str	r2, [sp, #24]
 8007b4e:	000a      	movs	r2, r1
 8007b50:	3243      	adds	r2, #67	; 0x43
 8007b52:	9307      	str	r3, [sp, #28]
 8007b54:	9005      	str	r0, [sp, #20]
 8007b56:	9204      	str	r2, [sp, #16]
 8007b58:	7e0a      	ldrb	r2, [r1, #24]
 8007b5a:	000c      	movs	r4, r1
 8007b5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b5e:	2a78      	cmp	r2, #120	; 0x78
 8007b60:	d807      	bhi.n	8007b72 <_printf_i+0x2a>
 8007b62:	2a62      	cmp	r2, #98	; 0x62
 8007b64:	d809      	bhi.n	8007b7a <_printf_i+0x32>
 8007b66:	2a00      	cmp	r2, #0
 8007b68:	d100      	bne.n	8007b6c <_printf_i+0x24>
 8007b6a:	e0c1      	b.n	8007cf0 <_printf_i+0x1a8>
 8007b6c:	2a58      	cmp	r2, #88	; 0x58
 8007b6e:	d100      	bne.n	8007b72 <_printf_i+0x2a>
 8007b70:	e08c      	b.n	8007c8c <_printf_i+0x144>
 8007b72:	0026      	movs	r6, r4
 8007b74:	3642      	adds	r6, #66	; 0x42
 8007b76:	7032      	strb	r2, [r6, #0]
 8007b78:	e022      	b.n	8007bc0 <_printf_i+0x78>
 8007b7a:	0010      	movs	r0, r2
 8007b7c:	3863      	subs	r0, #99	; 0x63
 8007b7e:	2815      	cmp	r0, #21
 8007b80:	d8f7      	bhi.n	8007b72 <_printf_i+0x2a>
 8007b82:	f7f8 fad1 	bl	8000128 <__gnu_thumb1_case_shi>
 8007b86:	0016      	.short	0x0016
 8007b88:	fff6001f 	.word	0xfff6001f
 8007b8c:	fff6fff6 	.word	0xfff6fff6
 8007b90:	001ffff6 	.word	0x001ffff6
 8007b94:	fff6fff6 	.word	0xfff6fff6
 8007b98:	fff6fff6 	.word	0xfff6fff6
 8007b9c:	003600a8 	.word	0x003600a8
 8007ba0:	fff6009a 	.word	0xfff6009a
 8007ba4:	00b9fff6 	.word	0x00b9fff6
 8007ba8:	0036fff6 	.word	0x0036fff6
 8007bac:	fff6fff6 	.word	0xfff6fff6
 8007bb0:	009e      	.short	0x009e
 8007bb2:	0026      	movs	r6, r4
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	3642      	adds	r6, #66	; 0x42
 8007bb8:	1d11      	adds	r1, r2, #4
 8007bba:	6019      	str	r1, [r3, #0]
 8007bbc:	6813      	ldr	r3, [r2, #0]
 8007bbe:	7033      	strb	r3, [r6, #0]
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e0a7      	b.n	8007d14 <_printf_i+0x1cc>
 8007bc4:	6808      	ldr	r0, [r1, #0]
 8007bc6:	6819      	ldr	r1, [r3, #0]
 8007bc8:	1d0a      	adds	r2, r1, #4
 8007bca:	0605      	lsls	r5, r0, #24
 8007bcc:	d50b      	bpl.n	8007be6 <_printf_i+0x9e>
 8007bce:	680d      	ldr	r5, [r1, #0]
 8007bd0:	601a      	str	r2, [r3, #0]
 8007bd2:	2d00      	cmp	r5, #0
 8007bd4:	da03      	bge.n	8007bde <_printf_i+0x96>
 8007bd6:	232d      	movs	r3, #45	; 0x2d
 8007bd8:	9a04      	ldr	r2, [sp, #16]
 8007bda:	426d      	negs	r5, r5
 8007bdc:	7013      	strb	r3, [r2, #0]
 8007bde:	4b61      	ldr	r3, [pc, #388]	; (8007d64 <_printf_i+0x21c>)
 8007be0:	270a      	movs	r7, #10
 8007be2:	9303      	str	r3, [sp, #12]
 8007be4:	e01b      	b.n	8007c1e <_printf_i+0xd6>
 8007be6:	680d      	ldr	r5, [r1, #0]
 8007be8:	601a      	str	r2, [r3, #0]
 8007bea:	0641      	lsls	r1, r0, #25
 8007bec:	d5f1      	bpl.n	8007bd2 <_printf_i+0x8a>
 8007bee:	b22d      	sxth	r5, r5
 8007bf0:	e7ef      	b.n	8007bd2 <_printf_i+0x8a>
 8007bf2:	680d      	ldr	r5, [r1, #0]
 8007bf4:	6819      	ldr	r1, [r3, #0]
 8007bf6:	1d08      	adds	r0, r1, #4
 8007bf8:	6018      	str	r0, [r3, #0]
 8007bfa:	062e      	lsls	r6, r5, #24
 8007bfc:	d501      	bpl.n	8007c02 <_printf_i+0xba>
 8007bfe:	680d      	ldr	r5, [r1, #0]
 8007c00:	e003      	b.n	8007c0a <_printf_i+0xc2>
 8007c02:	066d      	lsls	r5, r5, #25
 8007c04:	d5fb      	bpl.n	8007bfe <_printf_i+0xb6>
 8007c06:	680d      	ldr	r5, [r1, #0]
 8007c08:	b2ad      	uxth	r5, r5
 8007c0a:	4b56      	ldr	r3, [pc, #344]	; (8007d64 <_printf_i+0x21c>)
 8007c0c:	2708      	movs	r7, #8
 8007c0e:	9303      	str	r3, [sp, #12]
 8007c10:	2a6f      	cmp	r2, #111	; 0x6f
 8007c12:	d000      	beq.n	8007c16 <_printf_i+0xce>
 8007c14:	3702      	adds	r7, #2
 8007c16:	0023      	movs	r3, r4
 8007c18:	2200      	movs	r2, #0
 8007c1a:	3343      	adds	r3, #67	; 0x43
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	6863      	ldr	r3, [r4, #4]
 8007c20:	60a3      	str	r3, [r4, #8]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	db03      	blt.n	8007c2e <_printf_i+0xe6>
 8007c26:	2204      	movs	r2, #4
 8007c28:	6821      	ldr	r1, [r4, #0]
 8007c2a:	4391      	bics	r1, r2
 8007c2c:	6021      	str	r1, [r4, #0]
 8007c2e:	2d00      	cmp	r5, #0
 8007c30:	d102      	bne.n	8007c38 <_printf_i+0xf0>
 8007c32:	9e04      	ldr	r6, [sp, #16]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00c      	beq.n	8007c52 <_printf_i+0x10a>
 8007c38:	9e04      	ldr	r6, [sp, #16]
 8007c3a:	0028      	movs	r0, r5
 8007c3c:	0039      	movs	r1, r7
 8007c3e:	f7f8 fb03 	bl	8000248 <__aeabi_uidivmod>
 8007c42:	9b03      	ldr	r3, [sp, #12]
 8007c44:	3e01      	subs	r6, #1
 8007c46:	5c5b      	ldrb	r3, [r3, r1]
 8007c48:	7033      	strb	r3, [r6, #0]
 8007c4a:	002b      	movs	r3, r5
 8007c4c:	0005      	movs	r5, r0
 8007c4e:	429f      	cmp	r7, r3
 8007c50:	d9f3      	bls.n	8007c3a <_printf_i+0xf2>
 8007c52:	2f08      	cmp	r7, #8
 8007c54:	d109      	bne.n	8007c6a <_printf_i+0x122>
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	07db      	lsls	r3, r3, #31
 8007c5a:	d506      	bpl.n	8007c6a <_printf_i+0x122>
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	6922      	ldr	r2, [r4, #16]
 8007c60:	4293      	cmp	r3, r2
 8007c62:	dc02      	bgt.n	8007c6a <_printf_i+0x122>
 8007c64:	2330      	movs	r3, #48	; 0x30
 8007c66:	3e01      	subs	r6, #1
 8007c68:	7033      	strb	r3, [r6, #0]
 8007c6a:	9b04      	ldr	r3, [sp, #16]
 8007c6c:	1b9b      	subs	r3, r3, r6
 8007c6e:	6123      	str	r3, [r4, #16]
 8007c70:	9b07      	ldr	r3, [sp, #28]
 8007c72:	0021      	movs	r1, r4
 8007c74:	9300      	str	r3, [sp, #0]
 8007c76:	9805      	ldr	r0, [sp, #20]
 8007c78:	9b06      	ldr	r3, [sp, #24]
 8007c7a:	aa09      	add	r2, sp, #36	; 0x24
 8007c7c:	f7ff fef4 	bl	8007a68 <_printf_common>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d14c      	bne.n	8007d1e <_printf_i+0x1d6>
 8007c84:	2001      	movs	r0, #1
 8007c86:	4240      	negs	r0, r0
 8007c88:	b00b      	add	sp, #44	; 0x2c
 8007c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c8c:	3145      	adds	r1, #69	; 0x45
 8007c8e:	700a      	strb	r2, [r1, #0]
 8007c90:	4a34      	ldr	r2, [pc, #208]	; (8007d64 <_printf_i+0x21c>)
 8007c92:	9203      	str	r2, [sp, #12]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	6821      	ldr	r1, [r4, #0]
 8007c98:	ca20      	ldmia	r2!, {r5}
 8007c9a:	601a      	str	r2, [r3, #0]
 8007c9c:	0608      	lsls	r0, r1, #24
 8007c9e:	d516      	bpl.n	8007cce <_printf_i+0x186>
 8007ca0:	07cb      	lsls	r3, r1, #31
 8007ca2:	d502      	bpl.n	8007caa <_printf_i+0x162>
 8007ca4:	2320      	movs	r3, #32
 8007ca6:	4319      	orrs	r1, r3
 8007ca8:	6021      	str	r1, [r4, #0]
 8007caa:	2710      	movs	r7, #16
 8007cac:	2d00      	cmp	r5, #0
 8007cae:	d1b2      	bne.n	8007c16 <_printf_i+0xce>
 8007cb0:	2320      	movs	r3, #32
 8007cb2:	6822      	ldr	r2, [r4, #0]
 8007cb4:	439a      	bics	r2, r3
 8007cb6:	6022      	str	r2, [r4, #0]
 8007cb8:	e7ad      	b.n	8007c16 <_printf_i+0xce>
 8007cba:	2220      	movs	r2, #32
 8007cbc:	6809      	ldr	r1, [r1, #0]
 8007cbe:	430a      	orrs	r2, r1
 8007cc0:	6022      	str	r2, [r4, #0]
 8007cc2:	0022      	movs	r2, r4
 8007cc4:	2178      	movs	r1, #120	; 0x78
 8007cc6:	3245      	adds	r2, #69	; 0x45
 8007cc8:	7011      	strb	r1, [r2, #0]
 8007cca:	4a27      	ldr	r2, [pc, #156]	; (8007d68 <_printf_i+0x220>)
 8007ccc:	e7e1      	b.n	8007c92 <_printf_i+0x14a>
 8007cce:	0648      	lsls	r0, r1, #25
 8007cd0:	d5e6      	bpl.n	8007ca0 <_printf_i+0x158>
 8007cd2:	b2ad      	uxth	r5, r5
 8007cd4:	e7e4      	b.n	8007ca0 <_printf_i+0x158>
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	680d      	ldr	r5, [r1, #0]
 8007cda:	1d10      	adds	r0, r2, #4
 8007cdc:	6949      	ldr	r1, [r1, #20]
 8007cde:	6018      	str	r0, [r3, #0]
 8007ce0:	6813      	ldr	r3, [r2, #0]
 8007ce2:	062e      	lsls	r6, r5, #24
 8007ce4:	d501      	bpl.n	8007cea <_printf_i+0x1a2>
 8007ce6:	6019      	str	r1, [r3, #0]
 8007ce8:	e002      	b.n	8007cf0 <_printf_i+0x1a8>
 8007cea:	066d      	lsls	r5, r5, #25
 8007cec:	d5fb      	bpl.n	8007ce6 <_printf_i+0x19e>
 8007cee:	8019      	strh	r1, [r3, #0]
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	9e04      	ldr	r6, [sp, #16]
 8007cf4:	6123      	str	r3, [r4, #16]
 8007cf6:	e7bb      	b.n	8007c70 <_printf_i+0x128>
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	1d11      	adds	r1, r2, #4
 8007cfc:	6019      	str	r1, [r3, #0]
 8007cfe:	6816      	ldr	r6, [r2, #0]
 8007d00:	2100      	movs	r1, #0
 8007d02:	0030      	movs	r0, r6
 8007d04:	6862      	ldr	r2, [r4, #4]
 8007d06:	f002 fb71 	bl	800a3ec <memchr>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d001      	beq.n	8007d12 <_printf_i+0x1ca>
 8007d0e:	1b80      	subs	r0, r0, r6
 8007d10:	6060      	str	r0, [r4, #4]
 8007d12:	6863      	ldr	r3, [r4, #4]
 8007d14:	6123      	str	r3, [r4, #16]
 8007d16:	2300      	movs	r3, #0
 8007d18:	9a04      	ldr	r2, [sp, #16]
 8007d1a:	7013      	strb	r3, [r2, #0]
 8007d1c:	e7a8      	b.n	8007c70 <_printf_i+0x128>
 8007d1e:	6923      	ldr	r3, [r4, #16]
 8007d20:	0032      	movs	r2, r6
 8007d22:	9906      	ldr	r1, [sp, #24]
 8007d24:	9805      	ldr	r0, [sp, #20]
 8007d26:	9d07      	ldr	r5, [sp, #28]
 8007d28:	47a8      	blx	r5
 8007d2a:	1c43      	adds	r3, r0, #1
 8007d2c:	d0aa      	beq.n	8007c84 <_printf_i+0x13c>
 8007d2e:	6823      	ldr	r3, [r4, #0]
 8007d30:	079b      	lsls	r3, r3, #30
 8007d32:	d415      	bmi.n	8007d60 <_printf_i+0x218>
 8007d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d36:	68e0      	ldr	r0, [r4, #12]
 8007d38:	4298      	cmp	r0, r3
 8007d3a:	daa5      	bge.n	8007c88 <_printf_i+0x140>
 8007d3c:	0018      	movs	r0, r3
 8007d3e:	e7a3      	b.n	8007c88 <_printf_i+0x140>
 8007d40:	0022      	movs	r2, r4
 8007d42:	2301      	movs	r3, #1
 8007d44:	9906      	ldr	r1, [sp, #24]
 8007d46:	9805      	ldr	r0, [sp, #20]
 8007d48:	9e07      	ldr	r6, [sp, #28]
 8007d4a:	3219      	adds	r2, #25
 8007d4c:	47b0      	blx	r6
 8007d4e:	1c43      	adds	r3, r0, #1
 8007d50:	d098      	beq.n	8007c84 <_printf_i+0x13c>
 8007d52:	3501      	adds	r5, #1
 8007d54:	68e3      	ldr	r3, [r4, #12]
 8007d56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d58:	1a9b      	subs	r3, r3, r2
 8007d5a:	42ab      	cmp	r3, r5
 8007d5c:	dcf0      	bgt.n	8007d40 <_printf_i+0x1f8>
 8007d5e:	e7e9      	b.n	8007d34 <_printf_i+0x1ec>
 8007d60:	2500      	movs	r5, #0
 8007d62:	e7f7      	b.n	8007d54 <_printf_i+0x20c>
 8007d64:	0800bf8e 	.word	0x0800bf8e
 8007d68:	0800bf9f 	.word	0x0800bf9f

08007d6c <_scanf_float>:
 8007d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d6e:	b08b      	sub	sp, #44	; 0x2c
 8007d70:	0015      	movs	r5, r2
 8007d72:	9001      	str	r0, [sp, #4]
 8007d74:	22ae      	movs	r2, #174	; 0xae
 8007d76:	2000      	movs	r0, #0
 8007d78:	9306      	str	r3, [sp, #24]
 8007d7a:	688b      	ldr	r3, [r1, #8]
 8007d7c:	000e      	movs	r6, r1
 8007d7e:	1e59      	subs	r1, r3, #1
 8007d80:	0052      	lsls	r2, r2, #1
 8007d82:	9005      	str	r0, [sp, #20]
 8007d84:	4291      	cmp	r1, r2
 8007d86:	d905      	bls.n	8007d94 <_scanf_float+0x28>
 8007d88:	3b5e      	subs	r3, #94	; 0x5e
 8007d8a:	3bff      	subs	r3, #255	; 0xff
 8007d8c:	9305      	str	r3, [sp, #20]
 8007d8e:	235e      	movs	r3, #94	; 0x5e
 8007d90:	33ff      	adds	r3, #255	; 0xff
 8007d92:	60b3      	str	r3, [r6, #8]
 8007d94:	23f0      	movs	r3, #240	; 0xf0
 8007d96:	6832      	ldr	r2, [r6, #0]
 8007d98:	00db      	lsls	r3, r3, #3
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	6033      	str	r3, [r6, #0]
 8007d9e:	0033      	movs	r3, r6
 8007da0:	2400      	movs	r4, #0
 8007da2:	331c      	adds	r3, #28
 8007da4:	001f      	movs	r7, r3
 8007da6:	9303      	str	r3, [sp, #12]
 8007da8:	9402      	str	r4, [sp, #8]
 8007daa:	9408      	str	r4, [sp, #32]
 8007dac:	9407      	str	r4, [sp, #28]
 8007dae:	9400      	str	r4, [sp, #0]
 8007db0:	9404      	str	r4, [sp, #16]
 8007db2:	68b2      	ldr	r2, [r6, #8]
 8007db4:	2a00      	cmp	r2, #0
 8007db6:	d00a      	beq.n	8007dce <_scanf_float+0x62>
 8007db8:	682b      	ldr	r3, [r5, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	2b4e      	cmp	r3, #78	; 0x4e
 8007dbe:	d844      	bhi.n	8007e4a <_scanf_float+0xde>
 8007dc0:	0018      	movs	r0, r3
 8007dc2:	2b40      	cmp	r3, #64	; 0x40
 8007dc4:	d82c      	bhi.n	8007e20 <_scanf_float+0xb4>
 8007dc6:	382b      	subs	r0, #43	; 0x2b
 8007dc8:	b2c1      	uxtb	r1, r0
 8007dca:	290e      	cmp	r1, #14
 8007dcc:	d92a      	bls.n	8007e24 <_scanf_float+0xb8>
 8007dce:	9b00      	ldr	r3, [sp, #0]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d003      	beq.n	8007ddc <_scanf_float+0x70>
 8007dd4:	6832      	ldr	r2, [r6, #0]
 8007dd6:	4ba4      	ldr	r3, [pc, #656]	; (8008068 <_scanf_float+0x2fc>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	6033      	str	r3, [r6, #0]
 8007ddc:	9b02      	ldr	r3, [sp, #8]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d900      	bls.n	8007de6 <_scanf_float+0x7a>
 8007de4:	e0f9      	b.n	8007fda <_scanf_float+0x26e>
 8007de6:	24be      	movs	r4, #190	; 0xbe
 8007de8:	0064      	lsls	r4, r4, #1
 8007dea:	9b03      	ldr	r3, [sp, #12]
 8007dec:	429f      	cmp	r7, r3
 8007dee:	d900      	bls.n	8007df2 <_scanf_float+0x86>
 8007df0:	e0e9      	b.n	8007fc6 <_scanf_float+0x25a>
 8007df2:	2301      	movs	r3, #1
 8007df4:	9302      	str	r3, [sp, #8]
 8007df6:	e185      	b.n	8008104 <_scanf_float+0x398>
 8007df8:	0018      	movs	r0, r3
 8007dfa:	3861      	subs	r0, #97	; 0x61
 8007dfc:	280d      	cmp	r0, #13
 8007dfe:	d8e6      	bhi.n	8007dce <_scanf_float+0x62>
 8007e00:	f7f8 f992 	bl	8000128 <__gnu_thumb1_case_shi>
 8007e04:	ffe50083 	.word	0xffe50083
 8007e08:	ffe5ffe5 	.word	0xffe5ffe5
 8007e0c:	00a200b6 	.word	0x00a200b6
 8007e10:	ffe5ffe5 	.word	0xffe5ffe5
 8007e14:	ffe50089 	.word	0xffe50089
 8007e18:	ffe5ffe5 	.word	0xffe5ffe5
 8007e1c:	0065ffe5 	.word	0x0065ffe5
 8007e20:	3841      	subs	r0, #65	; 0x41
 8007e22:	e7eb      	b.n	8007dfc <_scanf_float+0x90>
 8007e24:	280e      	cmp	r0, #14
 8007e26:	d8d2      	bhi.n	8007dce <_scanf_float+0x62>
 8007e28:	f7f8 f97e 	bl	8000128 <__gnu_thumb1_case_shi>
 8007e2c:	ffd1004b 	.word	0xffd1004b
 8007e30:	0098004b 	.word	0x0098004b
 8007e34:	0020ffd1 	.word	0x0020ffd1
 8007e38:	00400040 	.word	0x00400040
 8007e3c:	00400040 	.word	0x00400040
 8007e40:	00400040 	.word	0x00400040
 8007e44:	00400040 	.word	0x00400040
 8007e48:	0040      	.short	0x0040
 8007e4a:	2b6e      	cmp	r3, #110	; 0x6e
 8007e4c:	d809      	bhi.n	8007e62 <_scanf_float+0xf6>
 8007e4e:	2b60      	cmp	r3, #96	; 0x60
 8007e50:	d8d2      	bhi.n	8007df8 <_scanf_float+0x8c>
 8007e52:	2b54      	cmp	r3, #84	; 0x54
 8007e54:	d07d      	beq.n	8007f52 <_scanf_float+0x1e6>
 8007e56:	2b59      	cmp	r3, #89	; 0x59
 8007e58:	d1b9      	bne.n	8007dce <_scanf_float+0x62>
 8007e5a:	2c07      	cmp	r4, #7
 8007e5c:	d1b7      	bne.n	8007dce <_scanf_float+0x62>
 8007e5e:	2408      	movs	r4, #8
 8007e60:	e02c      	b.n	8007ebc <_scanf_float+0x150>
 8007e62:	2b74      	cmp	r3, #116	; 0x74
 8007e64:	d075      	beq.n	8007f52 <_scanf_float+0x1e6>
 8007e66:	2b79      	cmp	r3, #121	; 0x79
 8007e68:	d0f7      	beq.n	8007e5a <_scanf_float+0xee>
 8007e6a:	e7b0      	b.n	8007dce <_scanf_float+0x62>
 8007e6c:	6831      	ldr	r1, [r6, #0]
 8007e6e:	05c8      	lsls	r0, r1, #23
 8007e70:	d51c      	bpl.n	8007eac <_scanf_float+0x140>
 8007e72:	2380      	movs	r3, #128	; 0x80
 8007e74:	4399      	bics	r1, r3
 8007e76:	9b00      	ldr	r3, [sp, #0]
 8007e78:	6031      	str	r1, [r6, #0]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	9b05      	ldr	r3, [sp, #20]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d003      	beq.n	8007e8c <_scanf_float+0x120>
 8007e84:	3b01      	subs	r3, #1
 8007e86:	3201      	adds	r2, #1
 8007e88:	9305      	str	r3, [sp, #20]
 8007e8a:	60b2      	str	r2, [r6, #8]
 8007e8c:	68b3      	ldr	r3, [r6, #8]
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	60b3      	str	r3, [r6, #8]
 8007e92:	6933      	ldr	r3, [r6, #16]
 8007e94:	3301      	adds	r3, #1
 8007e96:	6133      	str	r3, [r6, #16]
 8007e98:	686b      	ldr	r3, [r5, #4]
 8007e9a:	3b01      	subs	r3, #1
 8007e9c:	606b      	str	r3, [r5, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	dc00      	bgt.n	8007ea4 <_scanf_float+0x138>
 8007ea2:	e086      	b.n	8007fb2 <_scanf_float+0x246>
 8007ea4:	682b      	ldr	r3, [r5, #0]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	602b      	str	r3, [r5, #0]
 8007eaa:	e782      	b.n	8007db2 <_scanf_float+0x46>
 8007eac:	9a02      	ldr	r2, [sp, #8]
 8007eae:	1912      	adds	r2, r2, r4
 8007eb0:	2a00      	cmp	r2, #0
 8007eb2:	d18c      	bne.n	8007dce <_scanf_float+0x62>
 8007eb4:	4a6d      	ldr	r2, [pc, #436]	; (800806c <_scanf_float+0x300>)
 8007eb6:	6831      	ldr	r1, [r6, #0]
 8007eb8:	400a      	ands	r2, r1
 8007eba:	6032      	str	r2, [r6, #0]
 8007ebc:	703b      	strb	r3, [r7, #0]
 8007ebe:	3701      	adds	r7, #1
 8007ec0:	e7e4      	b.n	8007e8c <_scanf_float+0x120>
 8007ec2:	2180      	movs	r1, #128	; 0x80
 8007ec4:	6832      	ldr	r2, [r6, #0]
 8007ec6:	420a      	tst	r2, r1
 8007ec8:	d081      	beq.n	8007dce <_scanf_float+0x62>
 8007eca:	438a      	bics	r2, r1
 8007ecc:	e7f5      	b.n	8007eba <_scanf_float+0x14e>
 8007ece:	9a02      	ldr	r2, [sp, #8]
 8007ed0:	2a00      	cmp	r2, #0
 8007ed2:	d10f      	bne.n	8007ef4 <_scanf_float+0x188>
 8007ed4:	9a00      	ldr	r2, [sp, #0]
 8007ed6:	2a00      	cmp	r2, #0
 8007ed8:	d10f      	bne.n	8007efa <_scanf_float+0x18e>
 8007eda:	6832      	ldr	r2, [r6, #0]
 8007edc:	21e0      	movs	r1, #224	; 0xe0
 8007ede:	0010      	movs	r0, r2
 8007ee0:	00c9      	lsls	r1, r1, #3
 8007ee2:	4008      	ands	r0, r1
 8007ee4:	4288      	cmp	r0, r1
 8007ee6:	d108      	bne.n	8007efa <_scanf_float+0x18e>
 8007ee8:	4961      	ldr	r1, [pc, #388]	; (8008070 <_scanf_float+0x304>)
 8007eea:	400a      	ands	r2, r1
 8007eec:	6032      	str	r2, [r6, #0]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	9202      	str	r2, [sp, #8]
 8007ef2:	e7e3      	b.n	8007ebc <_scanf_float+0x150>
 8007ef4:	9a02      	ldr	r2, [sp, #8]
 8007ef6:	2a02      	cmp	r2, #2
 8007ef8:	d059      	beq.n	8007fae <_scanf_float+0x242>
 8007efa:	2c01      	cmp	r4, #1
 8007efc:	d002      	beq.n	8007f04 <_scanf_float+0x198>
 8007efe:	2c04      	cmp	r4, #4
 8007f00:	d000      	beq.n	8007f04 <_scanf_float+0x198>
 8007f02:	e764      	b.n	8007dce <_scanf_float+0x62>
 8007f04:	3401      	adds	r4, #1
 8007f06:	b2e4      	uxtb	r4, r4
 8007f08:	e7d8      	b.n	8007ebc <_scanf_float+0x150>
 8007f0a:	9a02      	ldr	r2, [sp, #8]
 8007f0c:	2a01      	cmp	r2, #1
 8007f0e:	d000      	beq.n	8007f12 <_scanf_float+0x1a6>
 8007f10:	e75d      	b.n	8007dce <_scanf_float+0x62>
 8007f12:	2202      	movs	r2, #2
 8007f14:	e7ec      	b.n	8007ef0 <_scanf_float+0x184>
 8007f16:	2c00      	cmp	r4, #0
 8007f18:	d110      	bne.n	8007f3c <_scanf_float+0x1d0>
 8007f1a:	9a00      	ldr	r2, [sp, #0]
 8007f1c:	2a00      	cmp	r2, #0
 8007f1e:	d000      	beq.n	8007f22 <_scanf_float+0x1b6>
 8007f20:	e758      	b.n	8007dd4 <_scanf_float+0x68>
 8007f22:	6832      	ldr	r2, [r6, #0]
 8007f24:	21e0      	movs	r1, #224	; 0xe0
 8007f26:	0010      	movs	r0, r2
 8007f28:	00c9      	lsls	r1, r1, #3
 8007f2a:	4008      	ands	r0, r1
 8007f2c:	4288      	cmp	r0, r1
 8007f2e:	d000      	beq.n	8007f32 <_scanf_float+0x1c6>
 8007f30:	e754      	b.n	8007ddc <_scanf_float+0x70>
 8007f32:	494f      	ldr	r1, [pc, #316]	; (8008070 <_scanf_float+0x304>)
 8007f34:	3401      	adds	r4, #1
 8007f36:	400a      	ands	r2, r1
 8007f38:	6032      	str	r2, [r6, #0]
 8007f3a:	e7bf      	b.n	8007ebc <_scanf_float+0x150>
 8007f3c:	21fd      	movs	r1, #253	; 0xfd
 8007f3e:	1ee2      	subs	r2, r4, #3
 8007f40:	420a      	tst	r2, r1
 8007f42:	d000      	beq.n	8007f46 <_scanf_float+0x1da>
 8007f44:	e743      	b.n	8007dce <_scanf_float+0x62>
 8007f46:	e7dd      	b.n	8007f04 <_scanf_float+0x198>
 8007f48:	2c02      	cmp	r4, #2
 8007f4a:	d000      	beq.n	8007f4e <_scanf_float+0x1e2>
 8007f4c:	e73f      	b.n	8007dce <_scanf_float+0x62>
 8007f4e:	2403      	movs	r4, #3
 8007f50:	e7b4      	b.n	8007ebc <_scanf_float+0x150>
 8007f52:	2c06      	cmp	r4, #6
 8007f54:	d000      	beq.n	8007f58 <_scanf_float+0x1ec>
 8007f56:	e73a      	b.n	8007dce <_scanf_float+0x62>
 8007f58:	2407      	movs	r4, #7
 8007f5a:	e7af      	b.n	8007ebc <_scanf_float+0x150>
 8007f5c:	6832      	ldr	r2, [r6, #0]
 8007f5e:	0591      	lsls	r1, r2, #22
 8007f60:	d400      	bmi.n	8007f64 <_scanf_float+0x1f8>
 8007f62:	e734      	b.n	8007dce <_scanf_float+0x62>
 8007f64:	4943      	ldr	r1, [pc, #268]	; (8008074 <_scanf_float+0x308>)
 8007f66:	400a      	ands	r2, r1
 8007f68:	6032      	str	r2, [r6, #0]
 8007f6a:	9a00      	ldr	r2, [sp, #0]
 8007f6c:	9204      	str	r2, [sp, #16]
 8007f6e:	e7a5      	b.n	8007ebc <_scanf_float+0x150>
 8007f70:	21a0      	movs	r1, #160	; 0xa0
 8007f72:	2080      	movs	r0, #128	; 0x80
 8007f74:	6832      	ldr	r2, [r6, #0]
 8007f76:	00c9      	lsls	r1, r1, #3
 8007f78:	4011      	ands	r1, r2
 8007f7a:	00c0      	lsls	r0, r0, #3
 8007f7c:	4281      	cmp	r1, r0
 8007f7e:	d006      	beq.n	8007f8e <_scanf_float+0x222>
 8007f80:	4202      	tst	r2, r0
 8007f82:	d100      	bne.n	8007f86 <_scanf_float+0x21a>
 8007f84:	e723      	b.n	8007dce <_scanf_float+0x62>
 8007f86:	9900      	ldr	r1, [sp, #0]
 8007f88:	2900      	cmp	r1, #0
 8007f8a:	d100      	bne.n	8007f8e <_scanf_float+0x222>
 8007f8c:	e726      	b.n	8007ddc <_scanf_float+0x70>
 8007f8e:	0591      	lsls	r1, r2, #22
 8007f90:	d404      	bmi.n	8007f9c <_scanf_float+0x230>
 8007f92:	9900      	ldr	r1, [sp, #0]
 8007f94:	9804      	ldr	r0, [sp, #16]
 8007f96:	9708      	str	r7, [sp, #32]
 8007f98:	1a09      	subs	r1, r1, r0
 8007f9a:	9107      	str	r1, [sp, #28]
 8007f9c:	4934      	ldr	r1, [pc, #208]	; (8008070 <_scanf_float+0x304>)
 8007f9e:	400a      	ands	r2, r1
 8007fa0:	21c0      	movs	r1, #192	; 0xc0
 8007fa2:	0049      	lsls	r1, r1, #1
 8007fa4:	430a      	orrs	r2, r1
 8007fa6:	6032      	str	r2, [r6, #0]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	9200      	str	r2, [sp, #0]
 8007fac:	e786      	b.n	8007ebc <_scanf_float+0x150>
 8007fae:	2203      	movs	r2, #3
 8007fb0:	e79e      	b.n	8007ef0 <_scanf_float+0x184>
 8007fb2:	23c0      	movs	r3, #192	; 0xc0
 8007fb4:	005b      	lsls	r3, r3, #1
 8007fb6:	0029      	movs	r1, r5
 8007fb8:	58f3      	ldr	r3, [r6, r3]
 8007fba:	9801      	ldr	r0, [sp, #4]
 8007fbc:	4798      	blx	r3
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	d100      	bne.n	8007fc4 <_scanf_float+0x258>
 8007fc2:	e6f6      	b.n	8007db2 <_scanf_float+0x46>
 8007fc4:	e703      	b.n	8007dce <_scanf_float+0x62>
 8007fc6:	3f01      	subs	r7, #1
 8007fc8:	5933      	ldr	r3, [r6, r4]
 8007fca:	002a      	movs	r2, r5
 8007fcc:	7839      	ldrb	r1, [r7, #0]
 8007fce:	9801      	ldr	r0, [sp, #4]
 8007fd0:	4798      	blx	r3
 8007fd2:	6933      	ldr	r3, [r6, #16]
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	6133      	str	r3, [r6, #16]
 8007fd8:	e707      	b.n	8007dea <_scanf_float+0x7e>
 8007fda:	1e63      	subs	r3, r4, #1
 8007fdc:	2b06      	cmp	r3, #6
 8007fde:	d80e      	bhi.n	8007ffe <_scanf_float+0x292>
 8007fe0:	9702      	str	r7, [sp, #8]
 8007fe2:	2c02      	cmp	r4, #2
 8007fe4:	d920      	bls.n	8008028 <_scanf_float+0x2bc>
 8007fe6:	1be3      	subs	r3, r4, r7
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	9305      	str	r3, [sp, #20]
 8007fec:	9b02      	ldr	r3, [sp, #8]
 8007fee:	9a05      	ldr	r2, [sp, #20]
 8007ff0:	189b      	adds	r3, r3, r2
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b03      	cmp	r3, #3
 8007ff6:	d827      	bhi.n	8008048 <_scanf_float+0x2dc>
 8007ff8:	3c03      	subs	r4, #3
 8007ffa:	b2e4      	uxtb	r4, r4
 8007ffc:	1b3f      	subs	r7, r7, r4
 8007ffe:	6833      	ldr	r3, [r6, #0]
 8008000:	05da      	lsls	r2, r3, #23
 8008002:	d554      	bpl.n	80080ae <_scanf_float+0x342>
 8008004:	055b      	lsls	r3, r3, #21
 8008006:	d537      	bpl.n	8008078 <_scanf_float+0x30c>
 8008008:	24be      	movs	r4, #190	; 0xbe
 800800a:	0064      	lsls	r4, r4, #1
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	429f      	cmp	r7, r3
 8008010:	d800      	bhi.n	8008014 <_scanf_float+0x2a8>
 8008012:	e6ee      	b.n	8007df2 <_scanf_float+0x86>
 8008014:	3f01      	subs	r7, #1
 8008016:	5933      	ldr	r3, [r6, r4]
 8008018:	002a      	movs	r2, r5
 800801a:	7839      	ldrb	r1, [r7, #0]
 800801c:	9801      	ldr	r0, [sp, #4]
 800801e:	4798      	blx	r3
 8008020:	6933      	ldr	r3, [r6, #16]
 8008022:	3b01      	subs	r3, #1
 8008024:	6133      	str	r3, [r6, #16]
 8008026:	e7f1      	b.n	800800c <_scanf_float+0x2a0>
 8008028:	24be      	movs	r4, #190	; 0xbe
 800802a:	0064      	lsls	r4, r4, #1
 800802c:	9b03      	ldr	r3, [sp, #12]
 800802e:	429f      	cmp	r7, r3
 8008030:	d800      	bhi.n	8008034 <_scanf_float+0x2c8>
 8008032:	e6de      	b.n	8007df2 <_scanf_float+0x86>
 8008034:	3f01      	subs	r7, #1
 8008036:	5933      	ldr	r3, [r6, r4]
 8008038:	002a      	movs	r2, r5
 800803a:	7839      	ldrb	r1, [r7, #0]
 800803c:	9801      	ldr	r0, [sp, #4]
 800803e:	4798      	blx	r3
 8008040:	6933      	ldr	r3, [r6, #16]
 8008042:	3b01      	subs	r3, #1
 8008044:	6133      	str	r3, [r6, #16]
 8008046:	e7f1      	b.n	800802c <_scanf_float+0x2c0>
 8008048:	9b02      	ldr	r3, [sp, #8]
 800804a:	002a      	movs	r2, r5
 800804c:	3b01      	subs	r3, #1
 800804e:	7819      	ldrb	r1, [r3, #0]
 8008050:	9302      	str	r3, [sp, #8]
 8008052:	23be      	movs	r3, #190	; 0xbe
 8008054:	005b      	lsls	r3, r3, #1
 8008056:	58f3      	ldr	r3, [r6, r3]
 8008058:	9801      	ldr	r0, [sp, #4]
 800805a:	9309      	str	r3, [sp, #36]	; 0x24
 800805c:	4798      	blx	r3
 800805e:	6933      	ldr	r3, [r6, #16]
 8008060:	3b01      	subs	r3, #1
 8008062:	6133      	str	r3, [r6, #16]
 8008064:	e7c2      	b.n	8007fec <_scanf_float+0x280>
 8008066:	46c0      	nop			; (mov r8, r8)
 8008068:	fffffeff 	.word	0xfffffeff
 800806c:	fffffe7f 	.word	0xfffffe7f
 8008070:	fffff87f 	.word	0xfffff87f
 8008074:	fffffd7f 	.word	0xfffffd7f
 8008078:	6933      	ldr	r3, [r6, #16]
 800807a:	1e7c      	subs	r4, r7, #1
 800807c:	7821      	ldrb	r1, [r4, #0]
 800807e:	3b01      	subs	r3, #1
 8008080:	6133      	str	r3, [r6, #16]
 8008082:	2965      	cmp	r1, #101	; 0x65
 8008084:	d00c      	beq.n	80080a0 <_scanf_float+0x334>
 8008086:	2945      	cmp	r1, #69	; 0x45
 8008088:	d00a      	beq.n	80080a0 <_scanf_float+0x334>
 800808a:	23be      	movs	r3, #190	; 0xbe
 800808c:	005b      	lsls	r3, r3, #1
 800808e:	58f3      	ldr	r3, [r6, r3]
 8008090:	002a      	movs	r2, r5
 8008092:	9801      	ldr	r0, [sp, #4]
 8008094:	4798      	blx	r3
 8008096:	6933      	ldr	r3, [r6, #16]
 8008098:	1ebc      	subs	r4, r7, #2
 800809a:	3b01      	subs	r3, #1
 800809c:	7821      	ldrb	r1, [r4, #0]
 800809e:	6133      	str	r3, [r6, #16]
 80080a0:	23be      	movs	r3, #190	; 0xbe
 80080a2:	005b      	lsls	r3, r3, #1
 80080a4:	002a      	movs	r2, r5
 80080a6:	58f3      	ldr	r3, [r6, r3]
 80080a8:	9801      	ldr	r0, [sp, #4]
 80080aa:	4798      	blx	r3
 80080ac:	0027      	movs	r7, r4
 80080ae:	6832      	ldr	r2, [r6, #0]
 80080b0:	2310      	movs	r3, #16
 80080b2:	0011      	movs	r1, r2
 80080b4:	4019      	ands	r1, r3
 80080b6:	9102      	str	r1, [sp, #8]
 80080b8:	421a      	tst	r2, r3
 80080ba:	d158      	bne.n	800816e <_scanf_float+0x402>
 80080bc:	23c0      	movs	r3, #192	; 0xc0
 80080be:	7039      	strb	r1, [r7, #0]
 80080c0:	6832      	ldr	r2, [r6, #0]
 80080c2:	00db      	lsls	r3, r3, #3
 80080c4:	4013      	ands	r3, r2
 80080c6:	2280      	movs	r2, #128	; 0x80
 80080c8:	00d2      	lsls	r2, r2, #3
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d11d      	bne.n	800810a <_scanf_float+0x39e>
 80080ce:	9b04      	ldr	r3, [sp, #16]
 80080d0:	9a00      	ldr	r2, [sp, #0]
 80080d2:	9900      	ldr	r1, [sp, #0]
 80080d4:	1a9a      	subs	r2, r3, r2
 80080d6:	428b      	cmp	r3, r1
 80080d8:	d124      	bne.n	8008124 <_scanf_float+0x3b8>
 80080da:	2200      	movs	r2, #0
 80080dc:	9903      	ldr	r1, [sp, #12]
 80080de:	9801      	ldr	r0, [sp, #4]
 80080e0:	f000 feae 	bl	8008e40 <_strtod_r>
 80080e4:	9b06      	ldr	r3, [sp, #24]
 80080e6:	000d      	movs	r5, r1
 80080e8:	6831      	ldr	r1, [r6, #0]
 80080ea:	0004      	movs	r4, r0
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	078a      	lsls	r2, r1, #30
 80080f0:	d525      	bpl.n	800813e <_scanf_float+0x3d2>
 80080f2:	1d1a      	adds	r2, r3, #4
 80080f4:	9906      	ldr	r1, [sp, #24]
 80080f6:	600a      	str	r2, [r1, #0]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	601c      	str	r4, [r3, #0]
 80080fc:	605d      	str	r5, [r3, #4]
 80080fe:	68f3      	ldr	r3, [r6, #12]
 8008100:	3301      	adds	r3, #1
 8008102:	60f3      	str	r3, [r6, #12]
 8008104:	9802      	ldr	r0, [sp, #8]
 8008106:	b00b      	add	sp, #44	; 0x2c
 8008108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800810a:	9b07      	ldr	r3, [sp, #28]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d0e4      	beq.n	80080da <_scanf_float+0x36e>
 8008110:	9b08      	ldr	r3, [sp, #32]
 8008112:	9a02      	ldr	r2, [sp, #8]
 8008114:	1c59      	adds	r1, r3, #1
 8008116:	9801      	ldr	r0, [sp, #4]
 8008118:	230a      	movs	r3, #10
 800811a:	f000 ff27 	bl	8008f6c <_strtol_r>
 800811e:	9b07      	ldr	r3, [sp, #28]
 8008120:	9f08      	ldr	r7, [sp, #32]
 8008122:	1ac2      	subs	r2, r0, r3
 8008124:	0033      	movs	r3, r6
 8008126:	3370      	adds	r3, #112	; 0x70
 8008128:	33ff      	adds	r3, #255	; 0xff
 800812a:	429f      	cmp	r7, r3
 800812c:	d302      	bcc.n	8008134 <_scanf_float+0x3c8>
 800812e:	0037      	movs	r7, r6
 8008130:	376f      	adds	r7, #111	; 0x6f
 8008132:	37ff      	adds	r7, #255	; 0xff
 8008134:	0038      	movs	r0, r7
 8008136:	490f      	ldr	r1, [pc, #60]	; (8008174 <_scanf_float+0x408>)
 8008138:	f000 f836 	bl	80081a8 <siprintf>
 800813c:	e7cd      	b.n	80080da <_scanf_float+0x36e>
 800813e:	1d1a      	adds	r2, r3, #4
 8008140:	0749      	lsls	r1, r1, #29
 8008142:	d4d7      	bmi.n	80080f4 <_scanf_float+0x388>
 8008144:	9906      	ldr	r1, [sp, #24]
 8008146:	0020      	movs	r0, r4
 8008148:	600a      	str	r2, [r1, #0]
 800814a:	681f      	ldr	r7, [r3, #0]
 800814c:	0022      	movs	r2, r4
 800814e:	002b      	movs	r3, r5
 8008150:	0029      	movs	r1, r5
 8008152:	f7fa f9c7 	bl	80024e4 <__aeabi_dcmpun>
 8008156:	2800      	cmp	r0, #0
 8008158:	d004      	beq.n	8008164 <_scanf_float+0x3f8>
 800815a:	4807      	ldr	r0, [pc, #28]	; (8008178 <_scanf_float+0x40c>)
 800815c:	f000 f820 	bl	80081a0 <nanf>
 8008160:	6038      	str	r0, [r7, #0]
 8008162:	e7cc      	b.n	80080fe <_scanf_float+0x392>
 8008164:	0020      	movs	r0, r4
 8008166:	0029      	movs	r1, r5
 8008168:	f7fa fa66 	bl	8002638 <__aeabi_d2f>
 800816c:	e7f8      	b.n	8008160 <_scanf_float+0x3f4>
 800816e:	2300      	movs	r3, #0
 8008170:	e640      	b.n	8007df4 <_scanf_float+0x88>
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	0800bfb0 	.word	0x0800bfb0
 8008178:	0800c2b8 	.word	0x0800c2b8

0800817c <_sbrk_r>:
 800817c:	2300      	movs	r3, #0
 800817e:	b570      	push	{r4, r5, r6, lr}
 8008180:	4d06      	ldr	r5, [pc, #24]	; (800819c <_sbrk_r+0x20>)
 8008182:	0004      	movs	r4, r0
 8008184:	0008      	movs	r0, r1
 8008186:	602b      	str	r3, [r5, #0]
 8008188:	f7fb fb9c 	bl	80038c4 <_sbrk>
 800818c:	1c43      	adds	r3, r0, #1
 800818e:	d103      	bne.n	8008198 <_sbrk_r+0x1c>
 8008190:	682b      	ldr	r3, [r5, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d000      	beq.n	8008198 <_sbrk_r+0x1c>
 8008196:	6023      	str	r3, [r4, #0]
 8008198:	bd70      	pop	{r4, r5, r6, pc}
 800819a:	46c0      	nop			; (mov r8, r8)
 800819c:	20000438 	.word	0x20000438

080081a0 <nanf>:
 80081a0:	4800      	ldr	r0, [pc, #0]	; (80081a4 <nanf+0x4>)
 80081a2:	4770      	bx	lr
 80081a4:	7fc00000 	.word	0x7fc00000

080081a8 <siprintf>:
 80081a8:	b40e      	push	{r1, r2, r3}
 80081aa:	b500      	push	{lr}
 80081ac:	490b      	ldr	r1, [pc, #44]	; (80081dc <siprintf+0x34>)
 80081ae:	b09c      	sub	sp, #112	; 0x70
 80081b0:	ab1d      	add	r3, sp, #116	; 0x74
 80081b2:	9002      	str	r0, [sp, #8]
 80081b4:	9006      	str	r0, [sp, #24]
 80081b6:	9107      	str	r1, [sp, #28]
 80081b8:	9104      	str	r1, [sp, #16]
 80081ba:	4809      	ldr	r0, [pc, #36]	; (80081e0 <siprintf+0x38>)
 80081bc:	4909      	ldr	r1, [pc, #36]	; (80081e4 <siprintf+0x3c>)
 80081be:	cb04      	ldmia	r3!, {r2}
 80081c0:	9105      	str	r1, [sp, #20]
 80081c2:	6800      	ldr	r0, [r0, #0]
 80081c4:	a902      	add	r1, sp, #8
 80081c6:	9301      	str	r3, [sp, #4]
 80081c8:	f002 fe84 	bl	800aed4 <_svfiprintf_r>
 80081cc:	2300      	movs	r3, #0
 80081ce:	9a02      	ldr	r2, [sp, #8]
 80081d0:	7013      	strb	r3, [r2, #0]
 80081d2:	b01c      	add	sp, #112	; 0x70
 80081d4:	bc08      	pop	{r3}
 80081d6:	b003      	add	sp, #12
 80081d8:	4718      	bx	r3
 80081da:	46c0      	nop			; (mov r8, r8)
 80081dc:	7fffffff 	.word	0x7fffffff
 80081e0:	2000000c 	.word	0x2000000c
 80081e4:	ffff0208 	.word	0xffff0208

080081e8 <sulp>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	0016      	movs	r6, r2
 80081ec:	000d      	movs	r5, r1
 80081ee:	f002 fc9d 	bl	800ab2c <__ulp>
 80081f2:	2e00      	cmp	r6, #0
 80081f4:	d00d      	beq.n	8008212 <sulp+0x2a>
 80081f6:	236b      	movs	r3, #107	; 0x6b
 80081f8:	006a      	lsls	r2, r5, #1
 80081fa:	0d52      	lsrs	r2, r2, #21
 80081fc:	1a9b      	subs	r3, r3, r2
 80081fe:	2b00      	cmp	r3, #0
 8008200:	dd07      	ble.n	8008212 <sulp+0x2a>
 8008202:	2400      	movs	r4, #0
 8008204:	4a03      	ldr	r2, [pc, #12]	; (8008214 <sulp+0x2c>)
 8008206:	051b      	lsls	r3, r3, #20
 8008208:	189d      	adds	r5, r3, r2
 800820a:	002b      	movs	r3, r5
 800820c:	0022      	movs	r2, r4
 800820e:	f7f9 fb6b 	bl	80018e8 <__aeabi_dmul>
 8008212:	bd70      	pop	{r4, r5, r6, pc}
 8008214:	3ff00000 	.word	0x3ff00000

08008218 <_strtod_l>:
 8008218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800821a:	001d      	movs	r5, r3
 800821c:	2300      	movs	r3, #0
 800821e:	b0a5      	sub	sp, #148	; 0x94
 8008220:	9320      	str	r3, [sp, #128]	; 0x80
 8008222:	4bac      	ldr	r3, [pc, #688]	; (80084d4 <_strtod_l+0x2bc>)
 8008224:	9005      	str	r0, [sp, #20]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	9108      	str	r1, [sp, #32]
 800822a:	0018      	movs	r0, r3
 800822c:	9307      	str	r3, [sp, #28]
 800822e:	921b      	str	r2, [sp, #108]	; 0x6c
 8008230:	f7f7 ff68 	bl	8000104 <strlen>
 8008234:	2600      	movs	r6, #0
 8008236:	0004      	movs	r4, r0
 8008238:	2700      	movs	r7, #0
 800823a:	9b08      	ldr	r3, [sp, #32]
 800823c:	931f      	str	r3, [sp, #124]	; 0x7c
 800823e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008240:	7813      	ldrb	r3, [r2, #0]
 8008242:	2b2b      	cmp	r3, #43	; 0x2b
 8008244:	d058      	beq.n	80082f8 <_strtod_l+0xe0>
 8008246:	d844      	bhi.n	80082d2 <_strtod_l+0xba>
 8008248:	2b0d      	cmp	r3, #13
 800824a:	d83d      	bhi.n	80082c8 <_strtod_l+0xb0>
 800824c:	2b08      	cmp	r3, #8
 800824e:	d83d      	bhi.n	80082cc <_strtod_l+0xb4>
 8008250:	2b00      	cmp	r3, #0
 8008252:	d047      	beq.n	80082e4 <_strtod_l+0xcc>
 8008254:	2300      	movs	r3, #0
 8008256:	930e      	str	r3, [sp, #56]	; 0x38
 8008258:	2200      	movs	r2, #0
 800825a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800825c:	920a      	str	r2, [sp, #40]	; 0x28
 800825e:	9306      	str	r3, [sp, #24]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	2b30      	cmp	r3, #48	; 0x30
 8008264:	d000      	beq.n	8008268 <_strtod_l+0x50>
 8008266:	e07f      	b.n	8008368 <_strtod_l+0x150>
 8008268:	9b06      	ldr	r3, [sp, #24]
 800826a:	3220      	adds	r2, #32
 800826c:	785b      	ldrb	r3, [r3, #1]
 800826e:	4393      	bics	r3, r2
 8008270:	2b58      	cmp	r3, #88	; 0x58
 8008272:	d000      	beq.n	8008276 <_strtod_l+0x5e>
 8008274:	e06e      	b.n	8008354 <_strtod_l+0x13c>
 8008276:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008278:	9502      	str	r5, [sp, #8]
 800827a:	9301      	str	r3, [sp, #4]
 800827c:	ab20      	add	r3, sp, #128	; 0x80
 800827e:	9300      	str	r3, [sp, #0]
 8008280:	4a95      	ldr	r2, [pc, #596]	; (80084d8 <_strtod_l+0x2c0>)
 8008282:	ab21      	add	r3, sp, #132	; 0x84
 8008284:	9805      	ldr	r0, [sp, #20]
 8008286:	a91f      	add	r1, sp, #124	; 0x7c
 8008288:	f001 fd90 	bl	8009dac <__gethex>
 800828c:	2307      	movs	r3, #7
 800828e:	0005      	movs	r5, r0
 8008290:	0004      	movs	r4, r0
 8008292:	401d      	ands	r5, r3
 8008294:	4218      	tst	r0, r3
 8008296:	d006      	beq.n	80082a6 <_strtod_l+0x8e>
 8008298:	2d06      	cmp	r5, #6
 800829a:	d12f      	bne.n	80082fc <_strtod_l+0xe4>
 800829c:	9b06      	ldr	r3, [sp, #24]
 800829e:	3301      	adds	r3, #1
 80082a0:	931f      	str	r3, [sp, #124]	; 0x7c
 80082a2:	2300      	movs	r3, #0
 80082a4:	930e      	str	r3, [sp, #56]	; 0x38
 80082a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d002      	beq.n	80082b2 <_strtod_l+0x9a>
 80082ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082ae:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d01c      	beq.n	80082f2 <_strtod_l+0xda>
 80082b8:	2380      	movs	r3, #128	; 0x80
 80082ba:	0032      	movs	r2, r6
 80082bc:	061b      	lsls	r3, r3, #24
 80082be:	18fb      	adds	r3, r7, r3
 80082c0:	0010      	movs	r0, r2
 80082c2:	0019      	movs	r1, r3
 80082c4:	b025      	add	sp, #148	; 0x94
 80082c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082c8:	2b20      	cmp	r3, #32
 80082ca:	d1c3      	bne.n	8008254 <_strtod_l+0x3c>
 80082cc:	3201      	adds	r2, #1
 80082ce:	921f      	str	r2, [sp, #124]	; 0x7c
 80082d0:	e7b5      	b.n	800823e <_strtod_l+0x26>
 80082d2:	2b2d      	cmp	r3, #45	; 0x2d
 80082d4:	d1be      	bne.n	8008254 <_strtod_l+0x3c>
 80082d6:	3b2c      	subs	r3, #44	; 0x2c
 80082d8:	930e      	str	r3, [sp, #56]	; 0x38
 80082da:	1c53      	adds	r3, r2, #1
 80082dc:	931f      	str	r3, [sp, #124]	; 0x7c
 80082de:	7853      	ldrb	r3, [r2, #1]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d1b9      	bne.n	8008258 <_strtod_l+0x40>
 80082e4:	9b08      	ldr	r3, [sp, #32]
 80082e6:	931f      	str	r3, [sp, #124]	; 0x7c
 80082e8:	2300      	movs	r3, #0
 80082ea:	930e      	str	r3, [sp, #56]	; 0x38
 80082ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1dc      	bne.n	80082ac <_strtod_l+0x94>
 80082f2:	0032      	movs	r2, r6
 80082f4:	003b      	movs	r3, r7
 80082f6:	e7e3      	b.n	80082c0 <_strtod_l+0xa8>
 80082f8:	2300      	movs	r3, #0
 80082fa:	e7ed      	b.n	80082d8 <_strtod_l+0xc0>
 80082fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80082fe:	2a00      	cmp	r2, #0
 8008300:	d007      	beq.n	8008312 <_strtod_l+0xfa>
 8008302:	2135      	movs	r1, #53	; 0x35
 8008304:	a822      	add	r0, sp, #136	; 0x88
 8008306:	f002 fd12 	bl	800ad2e <__copybits>
 800830a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800830c:	9805      	ldr	r0, [sp, #20]
 800830e:	f002 f8cd 	bl	800a4ac <_Bfree>
 8008312:	1e68      	subs	r0, r5, #1
 8008314:	2804      	cmp	r0, #4
 8008316:	d806      	bhi.n	8008326 <_strtod_l+0x10e>
 8008318:	f7f7 fefc 	bl	8000114 <__gnu_thumb1_case_uqi>
 800831c:	1816030b 	.word	0x1816030b
 8008320:	0b          	.byte	0x0b
 8008321:	00          	.byte	0x00
 8008322:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8008324:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8008326:	0723      	lsls	r3, r4, #28
 8008328:	d5bd      	bpl.n	80082a6 <_strtod_l+0x8e>
 800832a:	2380      	movs	r3, #128	; 0x80
 800832c:	061b      	lsls	r3, r3, #24
 800832e:	431f      	orrs	r7, r3
 8008330:	e7b9      	b.n	80082a6 <_strtod_l+0x8e>
 8008332:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008334:	4a69      	ldr	r2, [pc, #420]	; (80084dc <_strtod_l+0x2c4>)
 8008336:	496a      	ldr	r1, [pc, #424]	; (80084e0 <_strtod_l+0x2c8>)
 8008338:	401a      	ands	r2, r3
 800833a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800833c:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800833e:	185b      	adds	r3, r3, r1
 8008340:	051b      	lsls	r3, r3, #20
 8008342:	431a      	orrs	r2, r3
 8008344:	0017      	movs	r7, r2
 8008346:	e7ee      	b.n	8008326 <_strtod_l+0x10e>
 8008348:	4f66      	ldr	r7, [pc, #408]	; (80084e4 <_strtod_l+0x2cc>)
 800834a:	e7ec      	b.n	8008326 <_strtod_l+0x10e>
 800834c:	2601      	movs	r6, #1
 800834e:	4f66      	ldr	r7, [pc, #408]	; (80084e8 <_strtod_l+0x2d0>)
 8008350:	4276      	negs	r6, r6
 8008352:	e7e8      	b.n	8008326 <_strtod_l+0x10e>
 8008354:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008356:	1c5a      	adds	r2, r3, #1
 8008358:	921f      	str	r2, [sp, #124]	; 0x7c
 800835a:	785b      	ldrb	r3, [r3, #1]
 800835c:	2b30      	cmp	r3, #48	; 0x30
 800835e:	d0f9      	beq.n	8008354 <_strtod_l+0x13c>
 8008360:	2b00      	cmp	r3, #0
 8008362:	d0a0      	beq.n	80082a6 <_strtod_l+0x8e>
 8008364:	2301      	movs	r3, #1
 8008366:	930a      	str	r3, [sp, #40]	; 0x28
 8008368:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800836a:	220a      	movs	r2, #10
 800836c:	9310      	str	r3, [sp, #64]	; 0x40
 800836e:	2300      	movs	r3, #0
 8008370:	930f      	str	r3, [sp, #60]	; 0x3c
 8008372:	930b      	str	r3, [sp, #44]	; 0x2c
 8008374:	9309      	str	r3, [sp, #36]	; 0x24
 8008376:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8008378:	7805      	ldrb	r5, [r0, #0]
 800837a:	002b      	movs	r3, r5
 800837c:	3b30      	subs	r3, #48	; 0x30
 800837e:	b2d9      	uxtb	r1, r3
 8008380:	2909      	cmp	r1, #9
 8008382:	d927      	bls.n	80083d4 <_strtod_l+0x1bc>
 8008384:	0022      	movs	r2, r4
 8008386:	9907      	ldr	r1, [sp, #28]
 8008388:	f002 feaa 	bl	800b0e0 <strncmp>
 800838c:	2800      	cmp	r0, #0
 800838e:	d033      	beq.n	80083f8 <_strtod_l+0x1e0>
 8008390:	2000      	movs	r0, #0
 8008392:	002b      	movs	r3, r5
 8008394:	4684      	mov	ip, r0
 8008396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008398:	900c      	str	r0, [sp, #48]	; 0x30
 800839a:	9206      	str	r2, [sp, #24]
 800839c:	2220      	movs	r2, #32
 800839e:	0019      	movs	r1, r3
 80083a0:	4391      	bics	r1, r2
 80083a2:	000a      	movs	r2, r1
 80083a4:	2100      	movs	r1, #0
 80083a6:	9107      	str	r1, [sp, #28]
 80083a8:	2a45      	cmp	r2, #69	; 0x45
 80083aa:	d000      	beq.n	80083ae <_strtod_l+0x196>
 80083ac:	e0c5      	b.n	800853a <_strtod_l+0x322>
 80083ae:	9b06      	ldr	r3, [sp, #24]
 80083b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083b2:	4303      	orrs	r3, r0
 80083b4:	4313      	orrs	r3, r2
 80083b6:	428b      	cmp	r3, r1
 80083b8:	d094      	beq.n	80082e4 <_strtod_l+0xcc>
 80083ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083bc:	9308      	str	r3, [sp, #32]
 80083be:	3301      	adds	r3, #1
 80083c0:	931f      	str	r3, [sp, #124]	; 0x7c
 80083c2:	9b08      	ldr	r3, [sp, #32]
 80083c4:	785b      	ldrb	r3, [r3, #1]
 80083c6:	2b2b      	cmp	r3, #43	; 0x2b
 80083c8:	d076      	beq.n	80084b8 <_strtod_l+0x2a0>
 80083ca:	000c      	movs	r4, r1
 80083cc:	2b2d      	cmp	r3, #45	; 0x2d
 80083ce:	d179      	bne.n	80084c4 <_strtod_l+0x2ac>
 80083d0:	2401      	movs	r4, #1
 80083d2:	e072      	b.n	80084ba <_strtod_l+0x2a2>
 80083d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083d6:	2908      	cmp	r1, #8
 80083d8:	dc09      	bgt.n	80083ee <_strtod_l+0x1d6>
 80083da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80083dc:	4351      	muls	r1, r2
 80083de:	185b      	adds	r3, r3, r1
 80083e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80083e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083e4:	3001      	adds	r0, #1
 80083e6:	3301      	adds	r3, #1
 80083e8:	9309      	str	r3, [sp, #36]	; 0x24
 80083ea:	901f      	str	r0, [sp, #124]	; 0x7c
 80083ec:	e7c3      	b.n	8008376 <_strtod_l+0x15e>
 80083ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80083f0:	4351      	muls	r1, r2
 80083f2:	185b      	adds	r3, r3, r1
 80083f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80083f6:	e7f4      	b.n	80083e2 <_strtod_l+0x1ca>
 80083f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083fc:	191c      	adds	r4, r3, r4
 80083fe:	941f      	str	r4, [sp, #124]	; 0x7c
 8008400:	7823      	ldrb	r3, [r4, #0]
 8008402:	2a00      	cmp	r2, #0
 8008404:	d039      	beq.n	800847a <_strtod_l+0x262>
 8008406:	900c      	str	r0, [sp, #48]	; 0x30
 8008408:	9206      	str	r2, [sp, #24]
 800840a:	001a      	movs	r2, r3
 800840c:	3a30      	subs	r2, #48	; 0x30
 800840e:	2a09      	cmp	r2, #9
 8008410:	d912      	bls.n	8008438 <_strtod_l+0x220>
 8008412:	2201      	movs	r2, #1
 8008414:	4694      	mov	ip, r2
 8008416:	e7c1      	b.n	800839c <_strtod_l+0x184>
 8008418:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800841a:	3001      	adds	r0, #1
 800841c:	1c5a      	adds	r2, r3, #1
 800841e:	921f      	str	r2, [sp, #124]	; 0x7c
 8008420:	785b      	ldrb	r3, [r3, #1]
 8008422:	2b30      	cmp	r3, #48	; 0x30
 8008424:	d0f8      	beq.n	8008418 <_strtod_l+0x200>
 8008426:	001a      	movs	r2, r3
 8008428:	3a31      	subs	r2, #49	; 0x31
 800842a:	2a08      	cmp	r2, #8
 800842c:	d83f      	bhi.n	80084ae <_strtod_l+0x296>
 800842e:	900c      	str	r0, [sp, #48]	; 0x30
 8008430:	2000      	movs	r0, #0
 8008432:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008434:	9006      	str	r0, [sp, #24]
 8008436:	9210      	str	r2, [sp, #64]	; 0x40
 8008438:	001a      	movs	r2, r3
 800843a:	1c41      	adds	r1, r0, #1
 800843c:	3a30      	subs	r2, #48	; 0x30
 800843e:	2b30      	cmp	r3, #48	; 0x30
 8008440:	d015      	beq.n	800846e <_strtod_l+0x256>
 8008442:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008444:	185b      	adds	r3, r3, r1
 8008446:	210a      	movs	r1, #10
 8008448:	930c      	str	r3, [sp, #48]	; 0x30
 800844a:	9b06      	ldr	r3, [sp, #24]
 800844c:	18c4      	adds	r4, r0, r3
 800844e:	42a3      	cmp	r3, r4
 8008450:	d115      	bne.n	800847e <_strtod_l+0x266>
 8008452:	9906      	ldr	r1, [sp, #24]
 8008454:	9b06      	ldr	r3, [sp, #24]
 8008456:	3101      	adds	r1, #1
 8008458:	1809      	adds	r1, r1, r0
 800845a:	181b      	adds	r3, r3, r0
 800845c:	9106      	str	r1, [sp, #24]
 800845e:	2b08      	cmp	r3, #8
 8008460:	dc1b      	bgt.n	800849a <_strtod_l+0x282>
 8008462:	230a      	movs	r3, #10
 8008464:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008466:	434b      	muls	r3, r1
 8008468:	2100      	movs	r1, #0
 800846a:	18d3      	adds	r3, r2, r3
 800846c:	930b      	str	r3, [sp, #44]	; 0x2c
 800846e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008470:	0008      	movs	r0, r1
 8008472:	1c5a      	adds	r2, r3, #1
 8008474:	921f      	str	r2, [sp, #124]	; 0x7c
 8008476:	785b      	ldrb	r3, [r3, #1]
 8008478:	e7c7      	b.n	800840a <_strtod_l+0x1f2>
 800847a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800847c:	e7d1      	b.n	8008422 <_strtod_l+0x20a>
 800847e:	2b08      	cmp	r3, #8
 8008480:	dc04      	bgt.n	800848c <_strtod_l+0x274>
 8008482:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008484:	434d      	muls	r5, r1
 8008486:	950b      	str	r5, [sp, #44]	; 0x2c
 8008488:	3301      	adds	r3, #1
 800848a:	e7e0      	b.n	800844e <_strtod_l+0x236>
 800848c:	1c5d      	adds	r5, r3, #1
 800848e:	2d10      	cmp	r5, #16
 8008490:	dcfa      	bgt.n	8008488 <_strtod_l+0x270>
 8008492:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008494:	434d      	muls	r5, r1
 8008496:	950f      	str	r5, [sp, #60]	; 0x3c
 8008498:	e7f6      	b.n	8008488 <_strtod_l+0x270>
 800849a:	9b06      	ldr	r3, [sp, #24]
 800849c:	2100      	movs	r1, #0
 800849e:	2b10      	cmp	r3, #16
 80084a0:	dce5      	bgt.n	800846e <_strtod_l+0x256>
 80084a2:	230a      	movs	r3, #10
 80084a4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80084a6:	4343      	muls	r3, r0
 80084a8:	18d3      	adds	r3, r2, r3
 80084aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80084ac:	e7df      	b.n	800846e <_strtod_l+0x256>
 80084ae:	2200      	movs	r2, #0
 80084b0:	920c      	str	r2, [sp, #48]	; 0x30
 80084b2:	9206      	str	r2, [sp, #24]
 80084b4:	3201      	adds	r2, #1
 80084b6:	e7ad      	b.n	8008414 <_strtod_l+0x1fc>
 80084b8:	2400      	movs	r4, #0
 80084ba:	9b08      	ldr	r3, [sp, #32]
 80084bc:	3302      	adds	r3, #2
 80084be:	931f      	str	r3, [sp, #124]	; 0x7c
 80084c0:	9b08      	ldr	r3, [sp, #32]
 80084c2:	789b      	ldrb	r3, [r3, #2]
 80084c4:	001a      	movs	r2, r3
 80084c6:	3a30      	subs	r2, #48	; 0x30
 80084c8:	2a09      	cmp	r2, #9
 80084ca:	d913      	bls.n	80084f4 <_strtod_l+0x2dc>
 80084cc:	9a08      	ldr	r2, [sp, #32]
 80084ce:	921f      	str	r2, [sp, #124]	; 0x7c
 80084d0:	2200      	movs	r2, #0
 80084d2:	e031      	b.n	8008538 <_strtod_l+0x320>
 80084d4:	0800c100 	.word	0x0800c100
 80084d8:	0800bfb8 	.word	0x0800bfb8
 80084dc:	ffefffff 	.word	0xffefffff
 80084e0:	00000433 	.word	0x00000433
 80084e4:	7ff00000 	.word	0x7ff00000
 80084e8:	7fffffff 	.word	0x7fffffff
 80084ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80084ee:	1c5a      	adds	r2, r3, #1
 80084f0:	921f      	str	r2, [sp, #124]	; 0x7c
 80084f2:	785b      	ldrb	r3, [r3, #1]
 80084f4:	2b30      	cmp	r3, #48	; 0x30
 80084f6:	d0f9      	beq.n	80084ec <_strtod_l+0x2d4>
 80084f8:	2200      	movs	r2, #0
 80084fa:	9207      	str	r2, [sp, #28]
 80084fc:	001a      	movs	r2, r3
 80084fe:	3a31      	subs	r2, #49	; 0x31
 8008500:	2a08      	cmp	r2, #8
 8008502:	d81a      	bhi.n	800853a <_strtod_l+0x322>
 8008504:	3b30      	subs	r3, #48	; 0x30
 8008506:	001a      	movs	r2, r3
 8008508:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800850a:	9307      	str	r3, [sp, #28]
 800850c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800850e:	1c59      	adds	r1, r3, #1
 8008510:	911f      	str	r1, [sp, #124]	; 0x7c
 8008512:	785b      	ldrb	r3, [r3, #1]
 8008514:	001d      	movs	r5, r3
 8008516:	3d30      	subs	r5, #48	; 0x30
 8008518:	2d09      	cmp	r5, #9
 800851a:	d939      	bls.n	8008590 <_strtod_l+0x378>
 800851c:	9d07      	ldr	r5, [sp, #28]
 800851e:	1b49      	subs	r1, r1, r5
 8008520:	4db0      	ldr	r5, [pc, #704]	; (80087e4 <_strtod_l+0x5cc>)
 8008522:	9507      	str	r5, [sp, #28]
 8008524:	2908      	cmp	r1, #8
 8008526:	dc03      	bgt.n	8008530 <_strtod_l+0x318>
 8008528:	9207      	str	r2, [sp, #28]
 800852a:	42aa      	cmp	r2, r5
 800852c:	dd00      	ble.n	8008530 <_strtod_l+0x318>
 800852e:	9507      	str	r5, [sp, #28]
 8008530:	2c00      	cmp	r4, #0
 8008532:	d002      	beq.n	800853a <_strtod_l+0x322>
 8008534:	9a07      	ldr	r2, [sp, #28]
 8008536:	4252      	negs	r2, r2
 8008538:	9207      	str	r2, [sp, #28]
 800853a:	9a06      	ldr	r2, [sp, #24]
 800853c:	2a00      	cmp	r2, #0
 800853e:	d14b      	bne.n	80085d8 <_strtod_l+0x3c0>
 8008540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008542:	4310      	orrs	r0, r2
 8008544:	d000      	beq.n	8008548 <_strtod_l+0x330>
 8008546:	e6ae      	b.n	80082a6 <_strtod_l+0x8e>
 8008548:	4662      	mov	r2, ip
 800854a:	2a00      	cmp	r2, #0
 800854c:	d000      	beq.n	8008550 <_strtod_l+0x338>
 800854e:	e6c9      	b.n	80082e4 <_strtod_l+0xcc>
 8008550:	2b69      	cmp	r3, #105	; 0x69
 8008552:	d025      	beq.n	80085a0 <_strtod_l+0x388>
 8008554:	dc21      	bgt.n	800859a <_strtod_l+0x382>
 8008556:	2b49      	cmp	r3, #73	; 0x49
 8008558:	d022      	beq.n	80085a0 <_strtod_l+0x388>
 800855a:	2b4e      	cmp	r3, #78	; 0x4e
 800855c:	d000      	beq.n	8008560 <_strtod_l+0x348>
 800855e:	e6c1      	b.n	80082e4 <_strtod_l+0xcc>
 8008560:	49a1      	ldr	r1, [pc, #644]	; (80087e8 <_strtod_l+0x5d0>)
 8008562:	a81f      	add	r0, sp, #124	; 0x7c
 8008564:	f001 fe70 	bl	800a248 <__match>
 8008568:	2800      	cmp	r0, #0
 800856a:	d100      	bne.n	800856e <_strtod_l+0x356>
 800856c:	e6ba      	b.n	80082e4 <_strtod_l+0xcc>
 800856e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	2b28      	cmp	r3, #40	; 0x28
 8008574:	d12a      	bne.n	80085cc <_strtod_l+0x3b4>
 8008576:	499d      	ldr	r1, [pc, #628]	; (80087ec <_strtod_l+0x5d4>)
 8008578:	aa22      	add	r2, sp, #136	; 0x88
 800857a:	a81f      	add	r0, sp, #124	; 0x7c
 800857c:	f001 fe78 	bl	800a270 <__hexnan>
 8008580:	2805      	cmp	r0, #5
 8008582:	d123      	bne.n	80085cc <_strtod_l+0x3b4>
 8008584:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008586:	4a9a      	ldr	r2, [pc, #616]	; (80087f0 <_strtod_l+0x5d8>)
 8008588:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800858a:	431a      	orrs	r2, r3
 800858c:	0017      	movs	r7, r2
 800858e:	e68a      	b.n	80082a6 <_strtod_l+0x8e>
 8008590:	210a      	movs	r1, #10
 8008592:	434a      	muls	r2, r1
 8008594:	18d2      	adds	r2, r2, r3
 8008596:	3a30      	subs	r2, #48	; 0x30
 8008598:	e7b8      	b.n	800850c <_strtod_l+0x2f4>
 800859a:	2b6e      	cmp	r3, #110	; 0x6e
 800859c:	d0e0      	beq.n	8008560 <_strtod_l+0x348>
 800859e:	e6a1      	b.n	80082e4 <_strtod_l+0xcc>
 80085a0:	4994      	ldr	r1, [pc, #592]	; (80087f4 <_strtod_l+0x5dc>)
 80085a2:	a81f      	add	r0, sp, #124	; 0x7c
 80085a4:	f001 fe50 	bl	800a248 <__match>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d100      	bne.n	80085ae <_strtod_l+0x396>
 80085ac:	e69a      	b.n	80082e4 <_strtod_l+0xcc>
 80085ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80085b0:	4991      	ldr	r1, [pc, #580]	; (80087f8 <_strtod_l+0x5e0>)
 80085b2:	3b01      	subs	r3, #1
 80085b4:	a81f      	add	r0, sp, #124	; 0x7c
 80085b6:	931f      	str	r3, [sp, #124]	; 0x7c
 80085b8:	f001 fe46 	bl	800a248 <__match>
 80085bc:	2800      	cmp	r0, #0
 80085be:	d102      	bne.n	80085c6 <_strtod_l+0x3ae>
 80085c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80085c2:	3301      	adds	r3, #1
 80085c4:	931f      	str	r3, [sp, #124]	; 0x7c
 80085c6:	2600      	movs	r6, #0
 80085c8:	4f89      	ldr	r7, [pc, #548]	; (80087f0 <_strtod_l+0x5d8>)
 80085ca:	e66c      	b.n	80082a6 <_strtod_l+0x8e>
 80085cc:	488b      	ldr	r0, [pc, #556]	; (80087fc <_strtod_l+0x5e4>)
 80085ce:	f002 fd81 	bl	800b0d4 <nan>
 80085d2:	0006      	movs	r6, r0
 80085d4:	000f      	movs	r7, r1
 80085d6:	e666      	b.n	80082a6 <_strtod_l+0x8e>
 80085d8:	9b07      	ldr	r3, [sp, #28]
 80085da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085dc:	1a9b      	subs	r3, r3, r2
 80085de:	930a      	str	r3, [sp, #40]	; 0x28
 80085e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d101      	bne.n	80085ea <_strtod_l+0x3d2>
 80085e6:	9b06      	ldr	r3, [sp, #24]
 80085e8:	9309      	str	r3, [sp, #36]	; 0x24
 80085ea:	9c06      	ldr	r4, [sp, #24]
 80085ec:	2c10      	cmp	r4, #16
 80085ee:	dd00      	ble.n	80085f2 <_strtod_l+0x3da>
 80085f0:	2410      	movs	r4, #16
 80085f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80085f4:	f7f9 fffa 	bl	80025ec <__aeabi_ui2d>
 80085f8:	9b06      	ldr	r3, [sp, #24]
 80085fa:	0006      	movs	r6, r0
 80085fc:	000f      	movs	r7, r1
 80085fe:	2b09      	cmp	r3, #9
 8008600:	dd15      	ble.n	800862e <_strtod_l+0x416>
 8008602:	0022      	movs	r2, r4
 8008604:	4b7e      	ldr	r3, [pc, #504]	; (8008800 <_strtod_l+0x5e8>)
 8008606:	3a09      	subs	r2, #9
 8008608:	00d2      	lsls	r2, r2, #3
 800860a:	189b      	adds	r3, r3, r2
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	f7f9 f96a 	bl	80018e8 <__aeabi_dmul>
 8008614:	0006      	movs	r6, r0
 8008616:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008618:	000f      	movs	r7, r1
 800861a:	f7f9 ffe7 	bl	80025ec <__aeabi_ui2d>
 800861e:	0002      	movs	r2, r0
 8008620:	000b      	movs	r3, r1
 8008622:	0030      	movs	r0, r6
 8008624:	0039      	movs	r1, r7
 8008626:	f7f8 fa21 	bl	8000a6c <__aeabi_dadd>
 800862a:	0006      	movs	r6, r0
 800862c:	000f      	movs	r7, r1
 800862e:	9b06      	ldr	r3, [sp, #24]
 8008630:	2b0f      	cmp	r3, #15
 8008632:	dc39      	bgt.n	80086a8 <_strtod_l+0x490>
 8008634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008636:	2b00      	cmp	r3, #0
 8008638:	d100      	bne.n	800863c <_strtod_l+0x424>
 800863a:	e634      	b.n	80082a6 <_strtod_l+0x8e>
 800863c:	dd24      	ble.n	8008688 <_strtod_l+0x470>
 800863e:	2b16      	cmp	r3, #22
 8008640:	dc09      	bgt.n	8008656 <_strtod_l+0x43e>
 8008642:	496f      	ldr	r1, [pc, #444]	; (8008800 <_strtod_l+0x5e8>)
 8008644:	00db      	lsls	r3, r3, #3
 8008646:	18c9      	adds	r1, r1, r3
 8008648:	0032      	movs	r2, r6
 800864a:	6808      	ldr	r0, [r1, #0]
 800864c:	6849      	ldr	r1, [r1, #4]
 800864e:	003b      	movs	r3, r7
 8008650:	f7f9 f94a 	bl	80018e8 <__aeabi_dmul>
 8008654:	e7bd      	b.n	80085d2 <_strtod_l+0x3ba>
 8008656:	2325      	movs	r3, #37	; 0x25
 8008658:	9a06      	ldr	r2, [sp, #24]
 800865a:	1a9b      	subs	r3, r3, r2
 800865c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800865e:	4293      	cmp	r3, r2
 8008660:	db22      	blt.n	80086a8 <_strtod_l+0x490>
 8008662:	240f      	movs	r4, #15
 8008664:	9b06      	ldr	r3, [sp, #24]
 8008666:	4d66      	ldr	r5, [pc, #408]	; (8008800 <_strtod_l+0x5e8>)
 8008668:	1ae4      	subs	r4, r4, r3
 800866a:	00e1      	lsls	r1, r4, #3
 800866c:	1869      	adds	r1, r5, r1
 800866e:	0032      	movs	r2, r6
 8008670:	6808      	ldr	r0, [r1, #0]
 8008672:	6849      	ldr	r1, [r1, #4]
 8008674:	003b      	movs	r3, r7
 8008676:	f7f9 f937 	bl	80018e8 <__aeabi_dmul>
 800867a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867c:	1b1c      	subs	r4, r3, r4
 800867e:	00e4      	lsls	r4, r4, #3
 8008680:	192c      	adds	r4, r5, r4
 8008682:	6822      	ldr	r2, [r4, #0]
 8008684:	6863      	ldr	r3, [r4, #4]
 8008686:	e7e3      	b.n	8008650 <_strtod_l+0x438>
 8008688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800868a:	3316      	adds	r3, #22
 800868c:	db0c      	blt.n	80086a8 <_strtod_l+0x490>
 800868e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008690:	9a07      	ldr	r2, [sp, #28]
 8008692:	0030      	movs	r0, r6
 8008694:	1a9a      	subs	r2, r3, r2
 8008696:	4b5a      	ldr	r3, [pc, #360]	; (8008800 <_strtod_l+0x5e8>)
 8008698:	00d2      	lsls	r2, r2, #3
 800869a:	189b      	adds	r3, r3, r2
 800869c:	0039      	movs	r1, r7
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f7f8 fd1f 	bl	80010e4 <__aeabi_ddiv>
 80086a6:	e794      	b.n	80085d2 <_strtod_l+0x3ba>
 80086a8:	9b06      	ldr	r3, [sp, #24]
 80086aa:	1b1c      	subs	r4, r3, r4
 80086ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086ae:	18e4      	adds	r4, r4, r3
 80086b0:	2c00      	cmp	r4, #0
 80086b2:	dd72      	ble.n	800879a <_strtod_l+0x582>
 80086b4:	230f      	movs	r3, #15
 80086b6:	0021      	movs	r1, r4
 80086b8:	4019      	ands	r1, r3
 80086ba:	421c      	tst	r4, r3
 80086bc:	d00a      	beq.n	80086d4 <_strtod_l+0x4bc>
 80086be:	00cb      	lsls	r3, r1, #3
 80086c0:	494f      	ldr	r1, [pc, #316]	; (8008800 <_strtod_l+0x5e8>)
 80086c2:	0032      	movs	r2, r6
 80086c4:	18c9      	adds	r1, r1, r3
 80086c6:	6808      	ldr	r0, [r1, #0]
 80086c8:	6849      	ldr	r1, [r1, #4]
 80086ca:	003b      	movs	r3, r7
 80086cc:	f7f9 f90c 	bl	80018e8 <__aeabi_dmul>
 80086d0:	0006      	movs	r6, r0
 80086d2:	000f      	movs	r7, r1
 80086d4:	230f      	movs	r3, #15
 80086d6:	439c      	bics	r4, r3
 80086d8:	d04a      	beq.n	8008770 <_strtod_l+0x558>
 80086da:	3326      	adds	r3, #38	; 0x26
 80086dc:	33ff      	adds	r3, #255	; 0xff
 80086de:	429c      	cmp	r4, r3
 80086e0:	dd22      	ble.n	8008728 <_strtod_l+0x510>
 80086e2:	2300      	movs	r3, #0
 80086e4:	9306      	str	r3, [sp, #24]
 80086e6:	9307      	str	r3, [sp, #28]
 80086e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80086ea:	9309      	str	r3, [sp, #36]	; 0x24
 80086ec:	2322      	movs	r3, #34	; 0x22
 80086ee:	2600      	movs	r6, #0
 80086f0:	9a05      	ldr	r2, [sp, #20]
 80086f2:	4f3f      	ldr	r7, [pc, #252]	; (80087f0 <_strtod_l+0x5d8>)
 80086f4:	6013      	str	r3, [r2, #0]
 80086f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086f8:	42b3      	cmp	r3, r6
 80086fa:	d100      	bne.n	80086fe <_strtod_l+0x4e6>
 80086fc:	e5d3      	b.n	80082a6 <_strtod_l+0x8e>
 80086fe:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008700:	9805      	ldr	r0, [sp, #20]
 8008702:	f001 fed3 	bl	800a4ac <_Bfree>
 8008706:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008708:	9805      	ldr	r0, [sp, #20]
 800870a:	f001 fecf 	bl	800a4ac <_Bfree>
 800870e:	9907      	ldr	r1, [sp, #28]
 8008710:	9805      	ldr	r0, [sp, #20]
 8008712:	f001 fecb 	bl	800a4ac <_Bfree>
 8008716:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008718:	9805      	ldr	r0, [sp, #20]
 800871a:	f001 fec7 	bl	800a4ac <_Bfree>
 800871e:	9906      	ldr	r1, [sp, #24]
 8008720:	9805      	ldr	r0, [sp, #20]
 8008722:	f001 fec3 	bl	800a4ac <_Bfree>
 8008726:	e5be      	b.n	80082a6 <_strtod_l+0x8e>
 8008728:	2300      	movs	r3, #0
 800872a:	0030      	movs	r0, r6
 800872c:	0039      	movs	r1, r7
 800872e:	4d35      	ldr	r5, [pc, #212]	; (8008804 <_strtod_l+0x5ec>)
 8008730:	1124      	asrs	r4, r4, #4
 8008732:	9308      	str	r3, [sp, #32]
 8008734:	2c01      	cmp	r4, #1
 8008736:	dc1e      	bgt.n	8008776 <_strtod_l+0x55e>
 8008738:	2b00      	cmp	r3, #0
 800873a:	d001      	beq.n	8008740 <_strtod_l+0x528>
 800873c:	0006      	movs	r6, r0
 800873e:	000f      	movs	r7, r1
 8008740:	4b31      	ldr	r3, [pc, #196]	; (8008808 <_strtod_l+0x5f0>)
 8008742:	0032      	movs	r2, r6
 8008744:	18ff      	adds	r7, r7, r3
 8008746:	9b08      	ldr	r3, [sp, #32]
 8008748:	00dd      	lsls	r5, r3, #3
 800874a:	4b2e      	ldr	r3, [pc, #184]	; (8008804 <_strtod_l+0x5ec>)
 800874c:	195d      	adds	r5, r3, r5
 800874e:	6828      	ldr	r0, [r5, #0]
 8008750:	6869      	ldr	r1, [r5, #4]
 8008752:	003b      	movs	r3, r7
 8008754:	f7f9 f8c8 	bl	80018e8 <__aeabi_dmul>
 8008758:	4b25      	ldr	r3, [pc, #148]	; (80087f0 <_strtod_l+0x5d8>)
 800875a:	4a2c      	ldr	r2, [pc, #176]	; (800880c <_strtod_l+0x5f4>)
 800875c:	0006      	movs	r6, r0
 800875e:	400b      	ands	r3, r1
 8008760:	4293      	cmp	r3, r2
 8008762:	d8be      	bhi.n	80086e2 <_strtod_l+0x4ca>
 8008764:	4a2a      	ldr	r2, [pc, #168]	; (8008810 <_strtod_l+0x5f8>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d913      	bls.n	8008792 <_strtod_l+0x57a>
 800876a:	2601      	movs	r6, #1
 800876c:	4f29      	ldr	r7, [pc, #164]	; (8008814 <_strtod_l+0x5fc>)
 800876e:	4276      	negs	r6, r6
 8008770:	2300      	movs	r3, #0
 8008772:	9308      	str	r3, [sp, #32]
 8008774:	e087      	b.n	8008886 <_strtod_l+0x66e>
 8008776:	2201      	movs	r2, #1
 8008778:	4214      	tst	r4, r2
 800877a:	d004      	beq.n	8008786 <_strtod_l+0x56e>
 800877c:	682a      	ldr	r2, [r5, #0]
 800877e:	686b      	ldr	r3, [r5, #4]
 8008780:	f7f9 f8b2 	bl	80018e8 <__aeabi_dmul>
 8008784:	2301      	movs	r3, #1
 8008786:	9a08      	ldr	r2, [sp, #32]
 8008788:	1064      	asrs	r4, r4, #1
 800878a:	3201      	adds	r2, #1
 800878c:	9208      	str	r2, [sp, #32]
 800878e:	3508      	adds	r5, #8
 8008790:	e7d0      	b.n	8008734 <_strtod_l+0x51c>
 8008792:	23d4      	movs	r3, #212	; 0xd4
 8008794:	049b      	lsls	r3, r3, #18
 8008796:	18cf      	adds	r7, r1, r3
 8008798:	e7ea      	b.n	8008770 <_strtod_l+0x558>
 800879a:	2c00      	cmp	r4, #0
 800879c:	d0e8      	beq.n	8008770 <_strtod_l+0x558>
 800879e:	4264      	negs	r4, r4
 80087a0:	220f      	movs	r2, #15
 80087a2:	0023      	movs	r3, r4
 80087a4:	4013      	ands	r3, r2
 80087a6:	4214      	tst	r4, r2
 80087a8:	d00a      	beq.n	80087c0 <_strtod_l+0x5a8>
 80087aa:	00da      	lsls	r2, r3, #3
 80087ac:	4b14      	ldr	r3, [pc, #80]	; (8008800 <_strtod_l+0x5e8>)
 80087ae:	0030      	movs	r0, r6
 80087b0:	189b      	adds	r3, r3, r2
 80087b2:	0039      	movs	r1, r7
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f7f8 fc94 	bl	80010e4 <__aeabi_ddiv>
 80087bc:	0006      	movs	r6, r0
 80087be:	000f      	movs	r7, r1
 80087c0:	1124      	asrs	r4, r4, #4
 80087c2:	d0d5      	beq.n	8008770 <_strtod_l+0x558>
 80087c4:	2c1f      	cmp	r4, #31
 80087c6:	dd27      	ble.n	8008818 <_strtod_l+0x600>
 80087c8:	2300      	movs	r3, #0
 80087ca:	9306      	str	r3, [sp, #24]
 80087cc:	9307      	str	r3, [sp, #28]
 80087ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80087d0:	9309      	str	r3, [sp, #36]	; 0x24
 80087d2:	2322      	movs	r3, #34	; 0x22
 80087d4:	9a05      	ldr	r2, [sp, #20]
 80087d6:	2600      	movs	r6, #0
 80087d8:	6013      	str	r3, [r2, #0]
 80087da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087dc:	2700      	movs	r7, #0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d18d      	bne.n	80086fe <_strtod_l+0x4e6>
 80087e2:	e560      	b.n	80082a6 <_strtod_l+0x8e>
 80087e4:	00004e1f 	.word	0x00004e1f
 80087e8:	0800bf89 	.word	0x0800bf89
 80087ec:	0800bfcc 	.word	0x0800bfcc
 80087f0:	7ff00000 	.word	0x7ff00000
 80087f4:	0800bf81 	.word	0x0800bf81
 80087f8:	0800c00b 	.word	0x0800c00b
 80087fc:	0800c2b8 	.word	0x0800c2b8
 8008800:	0800c198 	.word	0x0800c198
 8008804:	0800c170 	.word	0x0800c170
 8008808:	fcb00000 	.word	0xfcb00000
 800880c:	7ca00000 	.word	0x7ca00000
 8008810:	7c900000 	.word	0x7c900000
 8008814:	7fefffff 	.word	0x7fefffff
 8008818:	2310      	movs	r3, #16
 800881a:	0022      	movs	r2, r4
 800881c:	401a      	ands	r2, r3
 800881e:	9208      	str	r2, [sp, #32]
 8008820:	421c      	tst	r4, r3
 8008822:	d001      	beq.n	8008828 <_strtod_l+0x610>
 8008824:	335a      	adds	r3, #90	; 0x5a
 8008826:	9308      	str	r3, [sp, #32]
 8008828:	0030      	movs	r0, r6
 800882a:	0039      	movs	r1, r7
 800882c:	2300      	movs	r3, #0
 800882e:	4dc5      	ldr	r5, [pc, #788]	; (8008b44 <_strtod_l+0x92c>)
 8008830:	2201      	movs	r2, #1
 8008832:	4214      	tst	r4, r2
 8008834:	d004      	beq.n	8008840 <_strtod_l+0x628>
 8008836:	682a      	ldr	r2, [r5, #0]
 8008838:	686b      	ldr	r3, [r5, #4]
 800883a:	f7f9 f855 	bl	80018e8 <__aeabi_dmul>
 800883e:	2301      	movs	r3, #1
 8008840:	1064      	asrs	r4, r4, #1
 8008842:	3508      	adds	r5, #8
 8008844:	2c00      	cmp	r4, #0
 8008846:	d1f3      	bne.n	8008830 <_strtod_l+0x618>
 8008848:	2b00      	cmp	r3, #0
 800884a:	d001      	beq.n	8008850 <_strtod_l+0x638>
 800884c:	0006      	movs	r6, r0
 800884e:	000f      	movs	r7, r1
 8008850:	9b08      	ldr	r3, [sp, #32]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00f      	beq.n	8008876 <_strtod_l+0x65e>
 8008856:	236b      	movs	r3, #107	; 0x6b
 8008858:	007a      	lsls	r2, r7, #1
 800885a:	0d52      	lsrs	r2, r2, #21
 800885c:	0039      	movs	r1, r7
 800885e:	1a9b      	subs	r3, r3, r2
 8008860:	2b00      	cmp	r3, #0
 8008862:	dd08      	ble.n	8008876 <_strtod_l+0x65e>
 8008864:	2b1f      	cmp	r3, #31
 8008866:	dc00      	bgt.n	800886a <_strtod_l+0x652>
 8008868:	e124      	b.n	8008ab4 <_strtod_l+0x89c>
 800886a:	2600      	movs	r6, #0
 800886c:	2b34      	cmp	r3, #52	; 0x34
 800886e:	dc00      	bgt.n	8008872 <_strtod_l+0x65a>
 8008870:	e119      	b.n	8008aa6 <_strtod_l+0x88e>
 8008872:	27dc      	movs	r7, #220	; 0xdc
 8008874:	04bf      	lsls	r7, r7, #18
 8008876:	2200      	movs	r2, #0
 8008878:	2300      	movs	r3, #0
 800887a:	0030      	movs	r0, r6
 800887c:	0039      	movs	r1, r7
 800887e:	f7f7 fde3 	bl	8000448 <__aeabi_dcmpeq>
 8008882:	2800      	cmp	r0, #0
 8008884:	d1a0      	bne.n	80087c8 <_strtod_l+0x5b0>
 8008886:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800888a:	9300      	str	r3, [sp, #0]
 800888c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800888e:	9b06      	ldr	r3, [sp, #24]
 8008890:	9805      	ldr	r0, [sp, #20]
 8008892:	f001 fe73 	bl	800a57c <__s2b>
 8008896:	900b      	str	r0, [sp, #44]	; 0x2c
 8008898:	2800      	cmp	r0, #0
 800889a:	d100      	bne.n	800889e <_strtod_l+0x686>
 800889c:	e721      	b.n	80086e2 <_strtod_l+0x4ca>
 800889e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088a0:	9907      	ldr	r1, [sp, #28]
 80088a2:	17da      	asrs	r2, r3, #31
 80088a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088a6:	1a5b      	subs	r3, r3, r1
 80088a8:	401a      	ands	r2, r3
 80088aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088ac:	9215      	str	r2, [sp, #84]	; 0x54
 80088ae:	43db      	mvns	r3, r3
 80088b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088b2:	17db      	asrs	r3, r3, #31
 80088b4:	401a      	ands	r2, r3
 80088b6:	2300      	movs	r3, #0
 80088b8:	921a      	str	r2, [sp, #104]	; 0x68
 80088ba:	9306      	str	r3, [sp, #24]
 80088bc:	9307      	str	r3, [sp, #28]
 80088be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088c0:	9805      	ldr	r0, [sp, #20]
 80088c2:	6859      	ldr	r1, [r3, #4]
 80088c4:	f001 fdae 	bl	800a424 <_Balloc>
 80088c8:	9009      	str	r0, [sp, #36]	; 0x24
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d100      	bne.n	80088d0 <_strtod_l+0x6b8>
 80088ce:	e70d      	b.n	80086ec <_strtod_l+0x4d4>
 80088d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088d4:	691b      	ldr	r3, [r3, #16]
 80088d6:	310c      	adds	r1, #12
 80088d8:	1c9a      	adds	r2, r3, #2
 80088da:	0092      	lsls	r2, r2, #2
 80088dc:	300c      	adds	r0, #12
 80088de:	930c      	str	r3, [sp, #48]	; 0x30
 80088e0:	f7fe fce2 	bl	80072a8 <memcpy>
 80088e4:	ab22      	add	r3, sp, #136	; 0x88
 80088e6:	9301      	str	r3, [sp, #4]
 80088e8:	ab21      	add	r3, sp, #132	; 0x84
 80088ea:	9300      	str	r3, [sp, #0]
 80088ec:	0032      	movs	r2, r6
 80088ee:	003b      	movs	r3, r7
 80088f0:	9805      	ldr	r0, [sp, #20]
 80088f2:	9612      	str	r6, [sp, #72]	; 0x48
 80088f4:	9713      	str	r7, [sp, #76]	; 0x4c
 80088f6:	f002 f98d 	bl	800ac14 <__d2b>
 80088fa:	9020      	str	r0, [sp, #128]	; 0x80
 80088fc:	2800      	cmp	r0, #0
 80088fe:	d100      	bne.n	8008902 <_strtod_l+0x6ea>
 8008900:	e6f4      	b.n	80086ec <_strtod_l+0x4d4>
 8008902:	2101      	movs	r1, #1
 8008904:	9805      	ldr	r0, [sp, #20]
 8008906:	f001 fecd 	bl	800a6a4 <__i2b>
 800890a:	9007      	str	r0, [sp, #28]
 800890c:	2800      	cmp	r0, #0
 800890e:	d100      	bne.n	8008912 <_strtod_l+0x6fa>
 8008910:	e6ec      	b.n	80086ec <_strtod_l+0x4d4>
 8008912:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008914:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008916:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008918:	1ad4      	subs	r4, r2, r3
 800891a:	2b00      	cmp	r3, #0
 800891c:	db01      	blt.n	8008922 <_strtod_l+0x70a>
 800891e:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008920:	195d      	adds	r5, r3, r5
 8008922:	9908      	ldr	r1, [sp, #32]
 8008924:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008926:	1a5b      	subs	r3, r3, r1
 8008928:	2136      	movs	r1, #54	; 0x36
 800892a:	189b      	adds	r3, r3, r2
 800892c:	1a8a      	subs	r2, r1, r2
 800892e:	4986      	ldr	r1, [pc, #536]	; (8008b48 <_strtod_l+0x930>)
 8008930:	2001      	movs	r0, #1
 8008932:	468c      	mov	ip, r1
 8008934:	2100      	movs	r1, #0
 8008936:	3b01      	subs	r3, #1
 8008938:	9110      	str	r1, [sp, #64]	; 0x40
 800893a:	9014      	str	r0, [sp, #80]	; 0x50
 800893c:	4563      	cmp	r3, ip
 800893e:	da07      	bge.n	8008950 <_strtod_l+0x738>
 8008940:	4661      	mov	r1, ip
 8008942:	1ac9      	subs	r1, r1, r3
 8008944:	1a52      	subs	r2, r2, r1
 8008946:	291f      	cmp	r1, #31
 8008948:	dd00      	ble.n	800894c <_strtod_l+0x734>
 800894a:	e0b8      	b.n	8008abe <_strtod_l+0x8a6>
 800894c:	4088      	lsls	r0, r1
 800894e:	9014      	str	r0, [sp, #80]	; 0x50
 8008950:	18ab      	adds	r3, r5, r2
 8008952:	930c      	str	r3, [sp, #48]	; 0x30
 8008954:	18a4      	adds	r4, r4, r2
 8008956:	9b08      	ldr	r3, [sp, #32]
 8008958:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800895a:	191c      	adds	r4, r3, r4
 800895c:	002b      	movs	r3, r5
 800895e:	4295      	cmp	r5, r2
 8008960:	dd00      	ble.n	8008964 <_strtod_l+0x74c>
 8008962:	0013      	movs	r3, r2
 8008964:	42a3      	cmp	r3, r4
 8008966:	dd00      	ble.n	800896a <_strtod_l+0x752>
 8008968:	0023      	movs	r3, r4
 800896a:	2b00      	cmp	r3, #0
 800896c:	dd04      	ble.n	8008978 <_strtod_l+0x760>
 800896e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008970:	1ae4      	subs	r4, r4, r3
 8008972:	1ad2      	subs	r2, r2, r3
 8008974:	920c      	str	r2, [sp, #48]	; 0x30
 8008976:	1aed      	subs	r5, r5, r3
 8008978:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800897a:	2b00      	cmp	r3, #0
 800897c:	dd17      	ble.n	80089ae <_strtod_l+0x796>
 800897e:	001a      	movs	r2, r3
 8008980:	9907      	ldr	r1, [sp, #28]
 8008982:	9805      	ldr	r0, [sp, #20]
 8008984:	f001 ff54 	bl	800a830 <__pow5mult>
 8008988:	9007      	str	r0, [sp, #28]
 800898a:	2800      	cmp	r0, #0
 800898c:	d100      	bne.n	8008990 <_strtod_l+0x778>
 800898e:	e6ad      	b.n	80086ec <_strtod_l+0x4d4>
 8008990:	0001      	movs	r1, r0
 8008992:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008994:	9805      	ldr	r0, [sp, #20]
 8008996:	f001 fe9b 	bl	800a6d0 <__multiply>
 800899a:	900f      	str	r0, [sp, #60]	; 0x3c
 800899c:	2800      	cmp	r0, #0
 800899e:	d100      	bne.n	80089a2 <_strtod_l+0x78a>
 80089a0:	e6a4      	b.n	80086ec <_strtod_l+0x4d4>
 80089a2:	9920      	ldr	r1, [sp, #128]	; 0x80
 80089a4:	9805      	ldr	r0, [sp, #20]
 80089a6:	f001 fd81 	bl	800a4ac <_Bfree>
 80089aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089ac:	9320      	str	r3, [sp, #128]	; 0x80
 80089ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	dd00      	ble.n	80089b6 <_strtod_l+0x79e>
 80089b4:	e089      	b.n	8008aca <_strtod_l+0x8b2>
 80089b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	dd08      	ble.n	80089ce <_strtod_l+0x7b6>
 80089bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80089be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089c0:	9805      	ldr	r0, [sp, #20]
 80089c2:	f001 ff35 	bl	800a830 <__pow5mult>
 80089c6:	9009      	str	r0, [sp, #36]	; 0x24
 80089c8:	2800      	cmp	r0, #0
 80089ca:	d100      	bne.n	80089ce <_strtod_l+0x7b6>
 80089cc:	e68e      	b.n	80086ec <_strtod_l+0x4d4>
 80089ce:	2c00      	cmp	r4, #0
 80089d0:	dd08      	ble.n	80089e4 <_strtod_l+0x7cc>
 80089d2:	0022      	movs	r2, r4
 80089d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089d6:	9805      	ldr	r0, [sp, #20]
 80089d8:	f001 ff86 	bl	800a8e8 <__lshift>
 80089dc:	9009      	str	r0, [sp, #36]	; 0x24
 80089de:	2800      	cmp	r0, #0
 80089e0:	d100      	bne.n	80089e4 <_strtod_l+0x7cc>
 80089e2:	e683      	b.n	80086ec <_strtod_l+0x4d4>
 80089e4:	2d00      	cmp	r5, #0
 80089e6:	dd08      	ble.n	80089fa <_strtod_l+0x7e2>
 80089e8:	002a      	movs	r2, r5
 80089ea:	9907      	ldr	r1, [sp, #28]
 80089ec:	9805      	ldr	r0, [sp, #20]
 80089ee:	f001 ff7b 	bl	800a8e8 <__lshift>
 80089f2:	9007      	str	r0, [sp, #28]
 80089f4:	2800      	cmp	r0, #0
 80089f6:	d100      	bne.n	80089fa <_strtod_l+0x7e2>
 80089f8:	e678      	b.n	80086ec <_strtod_l+0x4d4>
 80089fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089fc:	9920      	ldr	r1, [sp, #128]	; 0x80
 80089fe:	9805      	ldr	r0, [sp, #20]
 8008a00:	f001 fffc 	bl	800a9fc <__mdiff>
 8008a04:	9006      	str	r0, [sp, #24]
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d100      	bne.n	8008a0c <_strtod_l+0x7f4>
 8008a0a:	e66f      	b.n	80086ec <_strtod_l+0x4d4>
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	68c3      	ldr	r3, [r0, #12]
 8008a10:	9907      	ldr	r1, [sp, #28]
 8008a12:	60c2      	str	r2, [r0, #12]
 8008a14:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a16:	f001 ffd5 	bl	800a9c4 <__mcmp>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	da5f      	bge.n	8008ade <_strtod_l+0x8c6>
 8008a1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a20:	4333      	orrs	r3, r6
 8008a22:	d000      	beq.n	8008a26 <_strtod_l+0x80e>
 8008a24:	e08a      	b.n	8008b3c <_strtod_l+0x924>
 8008a26:	033b      	lsls	r3, r7, #12
 8008a28:	d000      	beq.n	8008a2c <_strtod_l+0x814>
 8008a2a:	e087      	b.n	8008b3c <_strtod_l+0x924>
 8008a2c:	22d6      	movs	r2, #214	; 0xd6
 8008a2e:	4b47      	ldr	r3, [pc, #284]	; (8008b4c <_strtod_l+0x934>)
 8008a30:	04d2      	lsls	r2, r2, #19
 8008a32:	403b      	ands	r3, r7
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d800      	bhi.n	8008a3a <_strtod_l+0x822>
 8008a38:	e080      	b.n	8008b3c <_strtod_l+0x924>
 8008a3a:	9b06      	ldr	r3, [sp, #24]
 8008a3c:	695b      	ldr	r3, [r3, #20]
 8008a3e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d104      	bne.n	8008a4e <_strtod_l+0x836>
 8008a44:	9b06      	ldr	r3, [sp, #24]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	930a      	str	r3, [sp, #40]	; 0x28
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	dd76      	ble.n	8008b3c <_strtod_l+0x924>
 8008a4e:	9906      	ldr	r1, [sp, #24]
 8008a50:	2201      	movs	r2, #1
 8008a52:	9805      	ldr	r0, [sp, #20]
 8008a54:	f001 ff48 	bl	800a8e8 <__lshift>
 8008a58:	9907      	ldr	r1, [sp, #28]
 8008a5a:	9006      	str	r0, [sp, #24]
 8008a5c:	f001 ffb2 	bl	800a9c4 <__mcmp>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	dd6b      	ble.n	8008b3c <_strtod_l+0x924>
 8008a64:	9908      	ldr	r1, [sp, #32]
 8008a66:	003b      	movs	r3, r7
 8008a68:	4a38      	ldr	r2, [pc, #224]	; (8008b4c <_strtod_l+0x934>)
 8008a6a:	2900      	cmp	r1, #0
 8008a6c:	d100      	bne.n	8008a70 <_strtod_l+0x858>
 8008a6e:	e092      	b.n	8008b96 <_strtod_l+0x97e>
 8008a70:	0011      	movs	r1, r2
 8008a72:	20d6      	movs	r0, #214	; 0xd6
 8008a74:	4039      	ands	r1, r7
 8008a76:	04c0      	lsls	r0, r0, #19
 8008a78:	4281      	cmp	r1, r0
 8008a7a:	dd00      	ble.n	8008a7e <_strtod_l+0x866>
 8008a7c:	e08b      	b.n	8008b96 <_strtod_l+0x97e>
 8008a7e:	23dc      	movs	r3, #220	; 0xdc
 8008a80:	049b      	lsls	r3, r3, #18
 8008a82:	4299      	cmp	r1, r3
 8008a84:	dc00      	bgt.n	8008a88 <_strtod_l+0x870>
 8008a86:	e6a4      	b.n	80087d2 <_strtod_l+0x5ba>
 8008a88:	0030      	movs	r0, r6
 8008a8a:	0039      	movs	r1, r7
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	4b30      	ldr	r3, [pc, #192]	; (8008b50 <_strtod_l+0x938>)
 8008a90:	f7f8 ff2a 	bl	80018e8 <__aeabi_dmul>
 8008a94:	0006      	movs	r6, r0
 8008a96:	000f      	movs	r7, r1
 8008a98:	4308      	orrs	r0, r1
 8008a9a:	d000      	beq.n	8008a9e <_strtod_l+0x886>
 8008a9c:	e62f      	b.n	80086fe <_strtod_l+0x4e6>
 8008a9e:	2322      	movs	r3, #34	; 0x22
 8008aa0:	9a05      	ldr	r2, [sp, #20]
 8008aa2:	6013      	str	r3, [r2, #0]
 8008aa4:	e62b      	b.n	80086fe <_strtod_l+0x4e6>
 8008aa6:	234b      	movs	r3, #75	; 0x4b
 8008aa8:	1a9a      	subs	r2, r3, r2
 8008aaa:	3b4c      	subs	r3, #76	; 0x4c
 8008aac:	4093      	lsls	r3, r2
 8008aae:	4019      	ands	r1, r3
 8008ab0:	000f      	movs	r7, r1
 8008ab2:	e6e0      	b.n	8008876 <_strtod_l+0x65e>
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	4252      	negs	r2, r2
 8008ab8:	409a      	lsls	r2, r3
 8008aba:	4016      	ands	r6, r2
 8008abc:	e6db      	b.n	8008876 <_strtod_l+0x65e>
 8008abe:	4925      	ldr	r1, [pc, #148]	; (8008b54 <_strtod_l+0x93c>)
 8008ac0:	1acb      	subs	r3, r1, r3
 8008ac2:	0001      	movs	r1, r0
 8008ac4:	4099      	lsls	r1, r3
 8008ac6:	9110      	str	r1, [sp, #64]	; 0x40
 8008ac8:	e741      	b.n	800894e <_strtod_l+0x736>
 8008aca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008acc:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008ace:	9805      	ldr	r0, [sp, #20]
 8008ad0:	f001 ff0a 	bl	800a8e8 <__lshift>
 8008ad4:	9020      	str	r0, [sp, #128]	; 0x80
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	d000      	beq.n	8008adc <_strtod_l+0x8c4>
 8008ada:	e76c      	b.n	80089b6 <_strtod_l+0x79e>
 8008adc:	e606      	b.n	80086ec <_strtod_l+0x4d4>
 8008ade:	970c      	str	r7, [sp, #48]	; 0x30
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	d176      	bne.n	8008bd2 <_strtod_l+0x9ba>
 8008ae4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008ae6:	033b      	lsls	r3, r7, #12
 8008ae8:	0b1b      	lsrs	r3, r3, #12
 8008aea:	2a00      	cmp	r2, #0
 8008aec:	d038      	beq.n	8008b60 <_strtod_l+0x948>
 8008aee:	4a1a      	ldr	r2, [pc, #104]	; (8008b58 <_strtod_l+0x940>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d138      	bne.n	8008b66 <_strtod_l+0x94e>
 8008af4:	2201      	movs	r2, #1
 8008af6:	9b08      	ldr	r3, [sp, #32]
 8008af8:	4252      	negs	r2, r2
 8008afa:	0031      	movs	r1, r6
 8008afc:	0010      	movs	r0, r2
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00b      	beq.n	8008b1a <_strtod_l+0x902>
 8008b02:	24d4      	movs	r4, #212	; 0xd4
 8008b04:	4b11      	ldr	r3, [pc, #68]	; (8008b4c <_strtod_l+0x934>)
 8008b06:	0010      	movs	r0, r2
 8008b08:	403b      	ands	r3, r7
 8008b0a:	04e4      	lsls	r4, r4, #19
 8008b0c:	42a3      	cmp	r3, r4
 8008b0e:	d804      	bhi.n	8008b1a <_strtod_l+0x902>
 8008b10:	306c      	adds	r0, #108	; 0x6c
 8008b12:	0d1b      	lsrs	r3, r3, #20
 8008b14:	1ac3      	subs	r3, r0, r3
 8008b16:	409a      	lsls	r2, r3
 8008b18:	0010      	movs	r0, r2
 8008b1a:	4281      	cmp	r1, r0
 8008b1c:	d123      	bne.n	8008b66 <_strtod_l+0x94e>
 8008b1e:	4b0f      	ldr	r3, [pc, #60]	; (8008b5c <_strtod_l+0x944>)
 8008b20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b22:	429a      	cmp	r2, r3
 8008b24:	d102      	bne.n	8008b2c <_strtod_l+0x914>
 8008b26:	1c4b      	adds	r3, r1, #1
 8008b28:	d100      	bne.n	8008b2c <_strtod_l+0x914>
 8008b2a:	e5df      	b.n	80086ec <_strtod_l+0x4d4>
 8008b2c:	4b07      	ldr	r3, [pc, #28]	; (8008b4c <_strtod_l+0x934>)
 8008b2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b30:	2600      	movs	r6, #0
 8008b32:	401a      	ands	r2, r3
 8008b34:	0013      	movs	r3, r2
 8008b36:	2280      	movs	r2, #128	; 0x80
 8008b38:	0352      	lsls	r2, r2, #13
 8008b3a:	189f      	adds	r7, r3, r2
 8008b3c:	9b08      	ldr	r3, [sp, #32]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1a2      	bne.n	8008a88 <_strtod_l+0x870>
 8008b42:	e5dc      	b.n	80086fe <_strtod_l+0x4e6>
 8008b44:	0800bfe0 	.word	0x0800bfe0
 8008b48:	fffffc02 	.word	0xfffffc02
 8008b4c:	7ff00000 	.word	0x7ff00000
 8008b50:	39500000 	.word	0x39500000
 8008b54:	fffffbe2 	.word	0xfffffbe2
 8008b58:	000fffff 	.word	0x000fffff
 8008b5c:	7fefffff 	.word	0x7fefffff
 8008b60:	4333      	orrs	r3, r6
 8008b62:	d100      	bne.n	8008b66 <_strtod_l+0x94e>
 8008b64:	e77e      	b.n	8008a64 <_strtod_l+0x84c>
 8008b66:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d01d      	beq.n	8008ba8 <_strtod_l+0x990>
 8008b6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b6e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b70:	4213      	tst	r3, r2
 8008b72:	d0e3      	beq.n	8008b3c <_strtod_l+0x924>
 8008b74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b76:	0030      	movs	r0, r6
 8008b78:	0039      	movs	r1, r7
 8008b7a:	9a08      	ldr	r2, [sp, #32]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d017      	beq.n	8008bb0 <_strtod_l+0x998>
 8008b80:	f7ff fb32 	bl	80081e8 <sulp>
 8008b84:	0002      	movs	r2, r0
 8008b86:	000b      	movs	r3, r1
 8008b88:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008b8a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b8c:	f7f7 ff6e 	bl	8000a6c <__aeabi_dadd>
 8008b90:	0006      	movs	r6, r0
 8008b92:	000f      	movs	r7, r1
 8008b94:	e7d2      	b.n	8008b3c <_strtod_l+0x924>
 8008b96:	2601      	movs	r6, #1
 8008b98:	4013      	ands	r3, r2
 8008b9a:	4a99      	ldr	r2, [pc, #612]	; (8008e00 <_strtod_l+0xbe8>)
 8008b9c:	4276      	negs	r6, r6
 8008b9e:	189b      	adds	r3, r3, r2
 8008ba0:	4a98      	ldr	r2, [pc, #608]	; (8008e04 <_strtod_l+0xbec>)
 8008ba2:	431a      	orrs	r2, r3
 8008ba4:	0017      	movs	r7, r2
 8008ba6:	e7c9      	b.n	8008b3c <_strtod_l+0x924>
 8008ba8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008baa:	4233      	tst	r3, r6
 8008bac:	d0c6      	beq.n	8008b3c <_strtod_l+0x924>
 8008bae:	e7e1      	b.n	8008b74 <_strtod_l+0x95c>
 8008bb0:	f7ff fb1a 	bl	80081e8 <sulp>
 8008bb4:	0002      	movs	r2, r0
 8008bb6:	000b      	movs	r3, r1
 8008bb8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008bba:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008bbc:	f7f9 f900 	bl	8001dc0 <__aeabi_dsub>
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	0006      	movs	r6, r0
 8008bc6:	000f      	movs	r7, r1
 8008bc8:	f7f7 fc3e 	bl	8000448 <__aeabi_dcmpeq>
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	d0b5      	beq.n	8008b3c <_strtod_l+0x924>
 8008bd0:	e5ff      	b.n	80087d2 <_strtod_l+0x5ba>
 8008bd2:	9907      	ldr	r1, [sp, #28]
 8008bd4:	9806      	ldr	r0, [sp, #24]
 8008bd6:	f002 f881 	bl	800acdc <__ratio>
 8008bda:	2380      	movs	r3, #128	; 0x80
 8008bdc:	2200      	movs	r2, #0
 8008bde:	05db      	lsls	r3, r3, #23
 8008be0:	0004      	movs	r4, r0
 8008be2:	000d      	movs	r5, r1
 8008be4:	f7f7 fc40 	bl	8000468 <__aeabi_dcmple>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d075      	beq.n	8008cd8 <_strtod_l+0xac0>
 8008bec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d047      	beq.n	8008c82 <_strtod_l+0xa6a>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	4c84      	ldr	r4, [pc, #528]	; (8008e08 <_strtod_l+0xbf0>)
 8008bf6:	2500      	movs	r5, #0
 8008bf8:	9310      	str	r3, [sp, #64]	; 0x40
 8008bfa:	9411      	str	r4, [sp, #68]	; 0x44
 8008bfc:	4c82      	ldr	r4, [pc, #520]	; (8008e08 <_strtod_l+0xbf0>)
 8008bfe:	4a83      	ldr	r2, [pc, #524]	; (8008e0c <_strtod_l+0xbf4>)
 8008c00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c02:	4013      	ands	r3, r2
 8008c04:	9314      	str	r3, [sp, #80]	; 0x50
 8008c06:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c08:	4b81      	ldr	r3, [pc, #516]	; (8008e10 <_strtod_l+0xbf8>)
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d000      	beq.n	8008c10 <_strtod_l+0x9f8>
 8008c0e:	e0ac      	b.n	8008d6a <_strtod_l+0xb52>
 8008c10:	4a80      	ldr	r2, [pc, #512]	; (8008e14 <_strtod_l+0xbfc>)
 8008c12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c14:	4694      	mov	ip, r2
 8008c16:	4463      	add	r3, ip
 8008c18:	001f      	movs	r7, r3
 8008c1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c1e:	0030      	movs	r0, r6
 8008c20:	0039      	movs	r1, r7
 8008c22:	920c      	str	r2, [sp, #48]	; 0x30
 8008c24:	930d      	str	r3, [sp, #52]	; 0x34
 8008c26:	f001 ff81 	bl	800ab2c <__ulp>
 8008c2a:	0002      	movs	r2, r0
 8008c2c:	000b      	movs	r3, r1
 8008c2e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008c30:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008c32:	f7f8 fe59 	bl	80018e8 <__aeabi_dmul>
 8008c36:	0032      	movs	r2, r6
 8008c38:	003b      	movs	r3, r7
 8008c3a:	f7f7 ff17 	bl	8000a6c <__aeabi_dadd>
 8008c3e:	4a73      	ldr	r2, [pc, #460]	; (8008e0c <_strtod_l+0xbf4>)
 8008c40:	4b75      	ldr	r3, [pc, #468]	; (8008e18 <_strtod_l+0xc00>)
 8008c42:	0006      	movs	r6, r0
 8008c44:	400a      	ands	r2, r1
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d95e      	bls.n	8008d08 <_strtod_l+0xaf0>
 8008c4a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c4c:	4b73      	ldr	r3, [pc, #460]	; (8008e1c <_strtod_l+0xc04>)
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d103      	bne.n	8008c5a <_strtod_l+0xa42>
 8008c52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c54:	3301      	adds	r3, #1
 8008c56:	d100      	bne.n	8008c5a <_strtod_l+0xa42>
 8008c58:	e548      	b.n	80086ec <_strtod_l+0x4d4>
 8008c5a:	2601      	movs	r6, #1
 8008c5c:	4f6f      	ldr	r7, [pc, #444]	; (8008e1c <_strtod_l+0xc04>)
 8008c5e:	4276      	negs	r6, r6
 8008c60:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008c62:	9805      	ldr	r0, [sp, #20]
 8008c64:	f001 fc22 	bl	800a4ac <_Bfree>
 8008c68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c6a:	9805      	ldr	r0, [sp, #20]
 8008c6c:	f001 fc1e 	bl	800a4ac <_Bfree>
 8008c70:	9907      	ldr	r1, [sp, #28]
 8008c72:	9805      	ldr	r0, [sp, #20]
 8008c74:	f001 fc1a 	bl	800a4ac <_Bfree>
 8008c78:	9906      	ldr	r1, [sp, #24]
 8008c7a:	9805      	ldr	r0, [sp, #20]
 8008c7c:	f001 fc16 	bl	800a4ac <_Bfree>
 8008c80:	e61d      	b.n	80088be <_strtod_l+0x6a6>
 8008c82:	2e00      	cmp	r6, #0
 8008c84:	d11c      	bne.n	8008cc0 <_strtod_l+0xaa8>
 8008c86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c88:	031b      	lsls	r3, r3, #12
 8008c8a:	d11f      	bne.n	8008ccc <_strtod_l+0xab4>
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	0020      	movs	r0, r4
 8008c90:	0029      	movs	r1, r5
 8008c92:	4b5d      	ldr	r3, [pc, #372]	; (8008e08 <_strtod_l+0xbf0>)
 8008c94:	f7f7 fbde 	bl	8000454 <__aeabi_dcmplt>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	d11a      	bne.n	8008cd2 <_strtod_l+0xaba>
 8008c9c:	0020      	movs	r0, r4
 8008c9e:	0029      	movs	r1, r5
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	4b5f      	ldr	r3, [pc, #380]	; (8008e20 <_strtod_l+0xc08>)
 8008ca4:	f7f8 fe20 	bl	80018e8 <__aeabi_dmul>
 8008ca8:	0005      	movs	r5, r0
 8008caa:	000c      	movs	r4, r1
 8008cac:	2380      	movs	r3, #128	; 0x80
 8008cae:	061b      	lsls	r3, r3, #24
 8008cb0:	18e3      	adds	r3, r4, r3
 8008cb2:	951c      	str	r5, [sp, #112]	; 0x70
 8008cb4:	931d      	str	r3, [sp, #116]	; 0x74
 8008cb6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008cb8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008cba:	9210      	str	r2, [sp, #64]	; 0x40
 8008cbc:	9311      	str	r3, [sp, #68]	; 0x44
 8008cbe:	e79e      	b.n	8008bfe <_strtod_l+0x9e6>
 8008cc0:	2e01      	cmp	r6, #1
 8008cc2:	d103      	bne.n	8008ccc <_strtod_l+0xab4>
 8008cc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d100      	bne.n	8008ccc <_strtod_l+0xab4>
 8008cca:	e582      	b.n	80087d2 <_strtod_l+0x5ba>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	4c55      	ldr	r4, [pc, #340]	; (8008e24 <_strtod_l+0xc0c>)
 8008cd0:	e791      	b.n	8008bf6 <_strtod_l+0x9de>
 8008cd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008cd4:	4c52      	ldr	r4, [pc, #328]	; (8008e20 <_strtod_l+0xc08>)
 8008cd6:	e7e9      	b.n	8008cac <_strtod_l+0xa94>
 8008cd8:	2200      	movs	r2, #0
 8008cda:	0020      	movs	r0, r4
 8008cdc:	0029      	movs	r1, r5
 8008cde:	4b50      	ldr	r3, [pc, #320]	; (8008e20 <_strtod_l+0xc08>)
 8008ce0:	f7f8 fe02 	bl	80018e8 <__aeabi_dmul>
 8008ce4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008ce6:	0005      	movs	r5, r0
 8008ce8:	000b      	movs	r3, r1
 8008cea:	000c      	movs	r4, r1
 8008cec:	2a00      	cmp	r2, #0
 8008cee:	d107      	bne.n	8008d00 <_strtod_l+0xae8>
 8008cf0:	2280      	movs	r2, #128	; 0x80
 8008cf2:	0612      	lsls	r2, r2, #24
 8008cf4:	188b      	adds	r3, r1, r2
 8008cf6:	9016      	str	r0, [sp, #88]	; 0x58
 8008cf8:	9317      	str	r3, [sp, #92]	; 0x5c
 8008cfa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008cfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cfe:	e7dc      	b.n	8008cba <_strtod_l+0xaa2>
 8008d00:	0002      	movs	r2, r0
 8008d02:	9216      	str	r2, [sp, #88]	; 0x58
 8008d04:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d06:	e7f8      	b.n	8008cfa <_strtod_l+0xae2>
 8008d08:	23d4      	movs	r3, #212	; 0xd4
 8008d0a:	049b      	lsls	r3, r3, #18
 8008d0c:	18cf      	adds	r7, r1, r3
 8008d0e:	9b08      	ldr	r3, [sp, #32]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1a5      	bne.n	8008c60 <_strtod_l+0xa48>
 8008d14:	4b3d      	ldr	r3, [pc, #244]	; (8008e0c <_strtod_l+0xbf4>)
 8008d16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d18:	403b      	ands	r3, r7
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d1a0      	bne.n	8008c60 <_strtod_l+0xa48>
 8008d1e:	0028      	movs	r0, r5
 8008d20:	0021      	movs	r1, r4
 8008d22:	f7f7 fbfd 	bl	8000520 <__aeabi_d2lz>
 8008d26:	f7f7 fc37 	bl	8000598 <__aeabi_l2d>
 8008d2a:	0002      	movs	r2, r0
 8008d2c:	000b      	movs	r3, r1
 8008d2e:	0028      	movs	r0, r5
 8008d30:	0021      	movs	r1, r4
 8008d32:	f7f9 f845 	bl	8001dc0 <__aeabi_dsub>
 8008d36:	033b      	lsls	r3, r7, #12
 8008d38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d3a:	0b1b      	lsrs	r3, r3, #12
 8008d3c:	4333      	orrs	r3, r6
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	0004      	movs	r4, r0
 8008d42:	000d      	movs	r5, r1
 8008d44:	4a38      	ldr	r2, [pc, #224]	; (8008e28 <_strtod_l+0xc10>)
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d055      	beq.n	8008df6 <_strtod_l+0xbde>
 8008d4a:	4b38      	ldr	r3, [pc, #224]	; (8008e2c <_strtod_l+0xc14>)
 8008d4c:	f7f7 fb82 	bl	8000454 <__aeabi_dcmplt>
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d000      	beq.n	8008d56 <_strtod_l+0xb3e>
 8008d54:	e4d3      	b.n	80086fe <_strtod_l+0x4e6>
 8008d56:	0020      	movs	r0, r4
 8008d58:	0029      	movs	r1, r5
 8008d5a:	4a35      	ldr	r2, [pc, #212]	; (8008e30 <_strtod_l+0xc18>)
 8008d5c:	4b30      	ldr	r3, [pc, #192]	; (8008e20 <_strtod_l+0xc08>)
 8008d5e:	f7f7 fb8d 	bl	800047c <__aeabi_dcmpgt>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	d100      	bne.n	8008d68 <_strtod_l+0xb50>
 8008d66:	e77b      	b.n	8008c60 <_strtod_l+0xa48>
 8008d68:	e4c9      	b.n	80086fe <_strtod_l+0x4e6>
 8008d6a:	9b08      	ldr	r3, [sp, #32]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d02b      	beq.n	8008dc8 <_strtod_l+0xbb0>
 8008d70:	23d4      	movs	r3, #212	; 0xd4
 8008d72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d74:	04db      	lsls	r3, r3, #19
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d826      	bhi.n	8008dc8 <_strtod_l+0xbb0>
 8008d7a:	0028      	movs	r0, r5
 8008d7c:	0021      	movs	r1, r4
 8008d7e:	4a2d      	ldr	r2, [pc, #180]	; (8008e34 <_strtod_l+0xc1c>)
 8008d80:	4b2d      	ldr	r3, [pc, #180]	; (8008e38 <_strtod_l+0xc20>)
 8008d82:	f7f7 fb71 	bl	8000468 <__aeabi_dcmple>
 8008d86:	2800      	cmp	r0, #0
 8008d88:	d017      	beq.n	8008dba <_strtod_l+0xba2>
 8008d8a:	0028      	movs	r0, r5
 8008d8c:	0021      	movs	r1, r4
 8008d8e:	f7f7 fba9 	bl	80004e4 <__aeabi_d2uiz>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	d100      	bne.n	8008d98 <_strtod_l+0xb80>
 8008d96:	3001      	adds	r0, #1
 8008d98:	f7f9 fc28 	bl	80025ec <__aeabi_ui2d>
 8008d9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d9e:	0005      	movs	r5, r0
 8008da0:	000b      	movs	r3, r1
 8008da2:	000c      	movs	r4, r1
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	d122      	bne.n	8008dee <_strtod_l+0xbd6>
 8008da8:	2280      	movs	r2, #128	; 0x80
 8008daa:	0612      	lsls	r2, r2, #24
 8008dac:	188b      	adds	r3, r1, r2
 8008dae:	9018      	str	r0, [sp, #96]	; 0x60
 8008db0:	9319      	str	r3, [sp, #100]	; 0x64
 8008db2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008db4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008db6:	9210      	str	r2, [sp, #64]	; 0x40
 8008db8:	9311      	str	r3, [sp, #68]	; 0x44
 8008dba:	22d6      	movs	r2, #214	; 0xd6
 8008dbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dbe:	04d2      	lsls	r2, r2, #19
 8008dc0:	189b      	adds	r3, r3, r2
 8008dc2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008dc4:	1a9b      	subs	r3, r3, r2
 8008dc6:	9311      	str	r3, [sp, #68]	; 0x44
 8008dc8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008dca:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008dcc:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008dce:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8008dd0:	f001 feac 	bl	800ab2c <__ulp>
 8008dd4:	0002      	movs	r2, r0
 8008dd6:	000b      	movs	r3, r1
 8008dd8:	0030      	movs	r0, r6
 8008dda:	0039      	movs	r1, r7
 8008ddc:	f7f8 fd84 	bl	80018e8 <__aeabi_dmul>
 8008de0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008de2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008de4:	f7f7 fe42 	bl	8000a6c <__aeabi_dadd>
 8008de8:	0006      	movs	r6, r0
 8008dea:	000f      	movs	r7, r1
 8008dec:	e78f      	b.n	8008d0e <_strtod_l+0xaf6>
 8008dee:	0002      	movs	r2, r0
 8008df0:	9218      	str	r2, [sp, #96]	; 0x60
 8008df2:	9319      	str	r3, [sp, #100]	; 0x64
 8008df4:	e7dd      	b.n	8008db2 <_strtod_l+0xb9a>
 8008df6:	4b11      	ldr	r3, [pc, #68]	; (8008e3c <_strtod_l+0xc24>)
 8008df8:	f7f7 fb2c 	bl	8000454 <__aeabi_dcmplt>
 8008dfc:	e7b1      	b.n	8008d62 <_strtod_l+0xb4a>
 8008dfe:	46c0      	nop			; (mov r8, r8)
 8008e00:	fff00000 	.word	0xfff00000
 8008e04:	000fffff 	.word	0x000fffff
 8008e08:	3ff00000 	.word	0x3ff00000
 8008e0c:	7ff00000 	.word	0x7ff00000
 8008e10:	7fe00000 	.word	0x7fe00000
 8008e14:	fcb00000 	.word	0xfcb00000
 8008e18:	7c9fffff 	.word	0x7c9fffff
 8008e1c:	7fefffff 	.word	0x7fefffff
 8008e20:	3fe00000 	.word	0x3fe00000
 8008e24:	bff00000 	.word	0xbff00000
 8008e28:	94a03595 	.word	0x94a03595
 8008e2c:	3fdfffff 	.word	0x3fdfffff
 8008e30:	35afe535 	.word	0x35afe535
 8008e34:	ffc00000 	.word	0xffc00000
 8008e38:	41dfffff 	.word	0x41dfffff
 8008e3c:	3fcfffff 	.word	0x3fcfffff

08008e40 <_strtod_r>:
 8008e40:	b510      	push	{r4, lr}
 8008e42:	4b02      	ldr	r3, [pc, #8]	; (8008e4c <_strtod_r+0xc>)
 8008e44:	f7ff f9e8 	bl	8008218 <_strtod_l>
 8008e48:	bd10      	pop	{r4, pc}
 8008e4a:	46c0      	nop			; (mov r8, r8)
 8008e4c:	20000074 	.word	0x20000074

08008e50 <_strtol_l.constprop.0>:
 8008e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e52:	b087      	sub	sp, #28
 8008e54:	001e      	movs	r6, r3
 8008e56:	9005      	str	r0, [sp, #20]
 8008e58:	9101      	str	r1, [sp, #4]
 8008e5a:	9202      	str	r2, [sp, #8]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d045      	beq.n	8008eec <_strtol_l.constprop.0+0x9c>
 8008e60:	000b      	movs	r3, r1
 8008e62:	2e24      	cmp	r6, #36	; 0x24
 8008e64:	d842      	bhi.n	8008eec <_strtol_l.constprop.0+0x9c>
 8008e66:	4a3f      	ldr	r2, [pc, #252]	; (8008f64 <_strtol_l.constprop.0+0x114>)
 8008e68:	2108      	movs	r1, #8
 8008e6a:	4694      	mov	ip, r2
 8008e6c:	001a      	movs	r2, r3
 8008e6e:	4660      	mov	r0, ip
 8008e70:	7814      	ldrb	r4, [r2, #0]
 8008e72:	3301      	adds	r3, #1
 8008e74:	5d00      	ldrb	r0, [r0, r4]
 8008e76:	001d      	movs	r5, r3
 8008e78:	0007      	movs	r7, r0
 8008e7a:	400f      	ands	r7, r1
 8008e7c:	4208      	tst	r0, r1
 8008e7e:	d1f5      	bne.n	8008e6c <_strtol_l.constprop.0+0x1c>
 8008e80:	2c2d      	cmp	r4, #45	; 0x2d
 8008e82:	d13a      	bne.n	8008efa <_strtol_l.constprop.0+0xaa>
 8008e84:	2701      	movs	r7, #1
 8008e86:	781c      	ldrb	r4, [r3, #0]
 8008e88:	1c95      	adds	r5, r2, #2
 8008e8a:	2e00      	cmp	r6, #0
 8008e8c:	d065      	beq.n	8008f5a <_strtol_l.constprop.0+0x10a>
 8008e8e:	2e10      	cmp	r6, #16
 8008e90:	d109      	bne.n	8008ea6 <_strtol_l.constprop.0+0x56>
 8008e92:	2c30      	cmp	r4, #48	; 0x30
 8008e94:	d107      	bne.n	8008ea6 <_strtol_l.constprop.0+0x56>
 8008e96:	2220      	movs	r2, #32
 8008e98:	782b      	ldrb	r3, [r5, #0]
 8008e9a:	4393      	bics	r3, r2
 8008e9c:	2b58      	cmp	r3, #88	; 0x58
 8008e9e:	d157      	bne.n	8008f50 <_strtol_l.constprop.0+0x100>
 8008ea0:	2610      	movs	r6, #16
 8008ea2:	786c      	ldrb	r4, [r5, #1]
 8008ea4:	3502      	adds	r5, #2
 8008ea6:	4b30      	ldr	r3, [pc, #192]	; (8008f68 <_strtol_l.constprop.0+0x118>)
 8008ea8:	0031      	movs	r1, r6
 8008eaa:	18fb      	adds	r3, r7, r3
 8008eac:	0018      	movs	r0, r3
 8008eae:	9303      	str	r3, [sp, #12]
 8008eb0:	f7f7 f9ca 	bl	8000248 <__aeabi_uidivmod>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	4684      	mov	ip, r0
 8008eba:	0018      	movs	r0, r3
 8008ebc:	9104      	str	r1, [sp, #16]
 8008ebe:	4252      	negs	r2, r2
 8008ec0:	0021      	movs	r1, r4
 8008ec2:	3930      	subs	r1, #48	; 0x30
 8008ec4:	2909      	cmp	r1, #9
 8008ec6:	d81d      	bhi.n	8008f04 <_strtol_l.constprop.0+0xb4>
 8008ec8:	000c      	movs	r4, r1
 8008eca:	42a6      	cmp	r6, r4
 8008ecc:	dd28      	ble.n	8008f20 <_strtol_l.constprop.0+0xd0>
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	db24      	blt.n	8008f1c <_strtol_l.constprop.0+0xcc>
 8008ed2:	0013      	movs	r3, r2
 8008ed4:	4584      	cmp	ip, r0
 8008ed6:	d306      	bcc.n	8008ee6 <_strtol_l.constprop.0+0x96>
 8008ed8:	d102      	bne.n	8008ee0 <_strtol_l.constprop.0+0x90>
 8008eda:	9904      	ldr	r1, [sp, #16]
 8008edc:	42a1      	cmp	r1, r4
 8008ede:	db02      	blt.n	8008ee6 <_strtol_l.constprop.0+0x96>
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	4370      	muls	r0, r6
 8008ee4:	1820      	adds	r0, r4, r0
 8008ee6:	782c      	ldrb	r4, [r5, #0]
 8008ee8:	3501      	adds	r5, #1
 8008eea:	e7e9      	b.n	8008ec0 <_strtol_l.constprop.0+0x70>
 8008eec:	f7fe f9a8 	bl	8007240 <__errno>
 8008ef0:	2316      	movs	r3, #22
 8008ef2:	6003      	str	r3, [r0, #0]
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	b007      	add	sp, #28
 8008ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008efa:	2c2b      	cmp	r4, #43	; 0x2b
 8008efc:	d1c5      	bne.n	8008e8a <_strtol_l.constprop.0+0x3a>
 8008efe:	781c      	ldrb	r4, [r3, #0]
 8008f00:	1c95      	adds	r5, r2, #2
 8008f02:	e7c2      	b.n	8008e8a <_strtol_l.constprop.0+0x3a>
 8008f04:	0021      	movs	r1, r4
 8008f06:	3941      	subs	r1, #65	; 0x41
 8008f08:	2919      	cmp	r1, #25
 8008f0a:	d801      	bhi.n	8008f10 <_strtol_l.constprop.0+0xc0>
 8008f0c:	3c37      	subs	r4, #55	; 0x37
 8008f0e:	e7dc      	b.n	8008eca <_strtol_l.constprop.0+0x7a>
 8008f10:	0021      	movs	r1, r4
 8008f12:	3961      	subs	r1, #97	; 0x61
 8008f14:	2919      	cmp	r1, #25
 8008f16:	d803      	bhi.n	8008f20 <_strtol_l.constprop.0+0xd0>
 8008f18:	3c57      	subs	r4, #87	; 0x57
 8008f1a:	e7d6      	b.n	8008eca <_strtol_l.constprop.0+0x7a>
 8008f1c:	0013      	movs	r3, r2
 8008f1e:	e7e2      	b.n	8008ee6 <_strtol_l.constprop.0+0x96>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	da09      	bge.n	8008f38 <_strtol_l.constprop.0+0xe8>
 8008f24:	2322      	movs	r3, #34	; 0x22
 8008f26:	9a05      	ldr	r2, [sp, #20]
 8008f28:	9803      	ldr	r0, [sp, #12]
 8008f2a:	6013      	str	r3, [r2, #0]
 8008f2c:	9b02      	ldr	r3, [sp, #8]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d0e1      	beq.n	8008ef6 <_strtol_l.constprop.0+0xa6>
 8008f32:	1e6b      	subs	r3, r5, #1
 8008f34:	9301      	str	r3, [sp, #4]
 8008f36:	e007      	b.n	8008f48 <_strtol_l.constprop.0+0xf8>
 8008f38:	2f00      	cmp	r7, #0
 8008f3a:	d000      	beq.n	8008f3e <_strtol_l.constprop.0+0xee>
 8008f3c:	4240      	negs	r0, r0
 8008f3e:	9a02      	ldr	r2, [sp, #8]
 8008f40:	2a00      	cmp	r2, #0
 8008f42:	d0d8      	beq.n	8008ef6 <_strtol_l.constprop.0+0xa6>
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d1f4      	bne.n	8008f32 <_strtol_l.constprop.0+0xe2>
 8008f48:	9b02      	ldr	r3, [sp, #8]
 8008f4a:	9a01      	ldr	r2, [sp, #4]
 8008f4c:	601a      	str	r2, [r3, #0]
 8008f4e:	e7d2      	b.n	8008ef6 <_strtol_l.constprop.0+0xa6>
 8008f50:	2430      	movs	r4, #48	; 0x30
 8008f52:	2e00      	cmp	r6, #0
 8008f54:	d1a7      	bne.n	8008ea6 <_strtol_l.constprop.0+0x56>
 8008f56:	3608      	adds	r6, #8
 8008f58:	e7a5      	b.n	8008ea6 <_strtol_l.constprop.0+0x56>
 8008f5a:	2c30      	cmp	r4, #48	; 0x30
 8008f5c:	d09b      	beq.n	8008e96 <_strtol_l.constprop.0+0x46>
 8008f5e:	260a      	movs	r6, #10
 8008f60:	e7a1      	b.n	8008ea6 <_strtol_l.constprop.0+0x56>
 8008f62:	46c0      	nop			; (mov r8, r8)
 8008f64:	0800be75 	.word	0x0800be75
 8008f68:	7fffffff 	.word	0x7fffffff

08008f6c <_strtol_r>:
 8008f6c:	b510      	push	{r4, lr}
 8008f6e:	f7ff ff6f 	bl	8008e50 <_strtol_l.constprop.0>
 8008f72:	bd10      	pop	{r4, pc}

08008f74 <strtol>:
 8008f74:	b510      	push	{r4, lr}
 8008f76:	0013      	movs	r3, r2
 8008f78:	000a      	movs	r2, r1
 8008f7a:	0001      	movs	r1, r0
 8008f7c:	4802      	ldr	r0, [pc, #8]	; (8008f88 <strtol+0x14>)
 8008f7e:	6800      	ldr	r0, [r0, #0]
 8008f80:	f7ff ff66 	bl	8008e50 <_strtol_l.constprop.0>
 8008f84:	bd10      	pop	{r4, pc}
 8008f86:	46c0      	nop			; (mov r8, r8)
 8008f88:	2000000c 	.word	0x2000000c

08008f8c <quorem>:
 8008f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f8e:	0006      	movs	r6, r0
 8008f90:	690b      	ldr	r3, [r1, #16]
 8008f92:	6932      	ldr	r2, [r6, #16]
 8008f94:	b087      	sub	sp, #28
 8008f96:	2000      	movs	r0, #0
 8008f98:	9103      	str	r1, [sp, #12]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	db65      	blt.n	800906a <quorem+0xde>
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	009c      	lsls	r4, r3, #2
 8008fa2:	9300      	str	r3, [sp, #0]
 8008fa4:	000b      	movs	r3, r1
 8008fa6:	3314      	adds	r3, #20
 8008fa8:	9305      	str	r3, [sp, #20]
 8008faa:	191b      	adds	r3, r3, r4
 8008fac:	9304      	str	r3, [sp, #16]
 8008fae:	0033      	movs	r3, r6
 8008fb0:	3314      	adds	r3, #20
 8008fb2:	9302      	str	r3, [sp, #8]
 8008fb4:	191c      	adds	r4, r3, r4
 8008fb6:	9b04      	ldr	r3, [sp, #16]
 8008fb8:	6827      	ldr	r7, [r4, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	0038      	movs	r0, r7
 8008fbe:	1c5d      	adds	r5, r3, #1
 8008fc0:	0029      	movs	r1, r5
 8008fc2:	9301      	str	r3, [sp, #4]
 8008fc4:	f7f7 f8ba 	bl	800013c <__udivsi3>
 8008fc8:	9001      	str	r0, [sp, #4]
 8008fca:	42af      	cmp	r7, r5
 8008fcc:	d324      	bcc.n	8009018 <quorem+0x8c>
 8008fce:	2500      	movs	r5, #0
 8008fd0:	46ac      	mov	ip, r5
 8008fd2:	9802      	ldr	r0, [sp, #8]
 8008fd4:	9f05      	ldr	r7, [sp, #20]
 8008fd6:	cf08      	ldmia	r7!, {r3}
 8008fd8:	9a01      	ldr	r2, [sp, #4]
 8008fda:	b299      	uxth	r1, r3
 8008fdc:	4351      	muls	r1, r2
 8008fde:	0c1b      	lsrs	r3, r3, #16
 8008fe0:	4353      	muls	r3, r2
 8008fe2:	1949      	adds	r1, r1, r5
 8008fe4:	0c0a      	lsrs	r2, r1, #16
 8008fe6:	189b      	adds	r3, r3, r2
 8008fe8:	6802      	ldr	r2, [r0, #0]
 8008fea:	b289      	uxth	r1, r1
 8008fec:	b292      	uxth	r2, r2
 8008fee:	4462      	add	r2, ip
 8008ff0:	1a52      	subs	r2, r2, r1
 8008ff2:	6801      	ldr	r1, [r0, #0]
 8008ff4:	0c1d      	lsrs	r5, r3, #16
 8008ff6:	0c09      	lsrs	r1, r1, #16
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	1acb      	subs	r3, r1, r3
 8008ffc:	1411      	asrs	r1, r2, #16
 8008ffe:	185b      	adds	r3, r3, r1
 8009000:	1419      	asrs	r1, r3, #16
 8009002:	b292      	uxth	r2, r2
 8009004:	041b      	lsls	r3, r3, #16
 8009006:	431a      	orrs	r2, r3
 8009008:	9b04      	ldr	r3, [sp, #16]
 800900a:	468c      	mov	ip, r1
 800900c:	c004      	stmia	r0!, {r2}
 800900e:	42bb      	cmp	r3, r7
 8009010:	d2e1      	bcs.n	8008fd6 <quorem+0x4a>
 8009012:	6823      	ldr	r3, [r4, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d030      	beq.n	800907a <quorem+0xee>
 8009018:	0030      	movs	r0, r6
 800901a:	9903      	ldr	r1, [sp, #12]
 800901c:	f001 fcd2 	bl	800a9c4 <__mcmp>
 8009020:	2800      	cmp	r0, #0
 8009022:	db21      	blt.n	8009068 <quorem+0xdc>
 8009024:	0030      	movs	r0, r6
 8009026:	2400      	movs	r4, #0
 8009028:	9b01      	ldr	r3, [sp, #4]
 800902a:	9903      	ldr	r1, [sp, #12]
 800902c:	3301      	adds	r3, #1
 800902e:	9301      	str	r3, [sp, #4]
 8009030:	3014      	adds	r0, #20
 8009032:	3114      	adds	r1, #20
 8009034:	6803      	ldr	r3, [r0, #0]
 8009036:	c920      	ldmia	r1!, {r5}
 8009038:	b29a      	uxth	r2, r3
 800903a:	1914      	adds	r4, r2, r4
 800903c:	b2aa      	uxth	r2, r5
 800903e:	1aa2      	subs	r2, r4, r2
 8009040:	0c1b      	lsrs	r3, r3, #16
 8009042:	0c2d      	lsrs	r5, r5, #16
 8009044:	1414      	asrs	r4, r2, #16
 8009046:	1b5b      	subs	r3, r3, r5
 8009048:	191b      	adds	r3, r3, r4
 800904a:	141c      	asrs	r4, r3, #16
 800904c:	b292      	uxth	r2, r2
 800904e:	041b      	lsls	r3, r3, #16
 8009050:	4313      	orrs	r3, r2
 8009052:	c008      	stmia	r0!, {r3}
 8009054:	9b04      	ldr	r3, [sp, #16]
 8009056:	428b      	cmp	r3, r1
 8009058:	d2ec      	bcs.n	8009034 <quorem+0xa8>
 800905a:	9b00      	ldr	r3, [sp, #0]
 800905c:	9a02      	ldr	r2, [sp, #8]
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	18d3      	adds	r3, r2, r3
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	2a00      	cmp	r2, #0
 8009066:	d015      	beq.n	8009094 <quorem+0x108>
 8009068:	9801      	ldr	r0, [sp, #4]
 800906a:	b007      	add	sp, #28
 800906c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d106      	bne.n	8009082 <quorem+0xf6>
 8009074:	9b00      	ldr	r3, [sp, #0]
 8009076:	3b01      	subs	r3, #1
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	9b02      	ldr	r3, [sp, #8]
 800907c:	3c04      	subs	r4, #4
 800907e:	42a3      	cmp	r3, r4
 8009080:	d3f5      	bcc.n	800906e <quorem+0xe2>
 8009082:	9b00      	ldr	r3, [sp, #0]
 8009084:	6133      	str	r3, [r6, #16]
 8009086:	e7c7      	b.n	8009018 <quorem+0x8c>
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	2a00      	cmp	r2, #0
 800908c:	d106      	bne.n	800909c <quorem+0x110>
 800908e:	9a00      	ldr	r2, [sp, #0]
 8009090:	3a01      	subs	r2, #1
 8009092:	9200      	str	r2, [sp, #0]
 8009094:	9a02      	ldr	r2, [sp, #8]
 8009096:	3b04      	subs	r3, #4
 8009098:	429a      	cmp	r2, r3
 800909a:	d3f5      	bcc.n	8009088 <quorem+0xfc>
 800909c:	9b00      	ldr	r3, [sp, #0]
 800909e:	6133      	str	r3, [r6, #16]
 80090a0:	e7e2      	b.n	8009068 <quorem+0xdc>
	...

080090a4 <_dtoa_r>:
 80090a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090a6:	b09d      	sub	sp, #116	; 0x74
 80090a8:	9202      	str	r2, [sp, #8]
 80090aa:	9303      	str	r3, [sp, #12]
 80090ac:	9b02      	ldr	r3, [sp, #8]
 80090ae:	9c03      	ldr	r4, [sp, #12]
 80090b0:	9308      	str	r3, [sp, #32]
 80090b2:	9409      	str	r4, [sp, #36]	; 0x24
 80090b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80090b6:	0007      	movs	r7, r0
 80090b8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80090ba:	2c00      	cmp	r4, #0
 80090bc:	d10e      	bne.n	80090dc <_dtoa_r+0x38>
 80090be:	2010      	movs	r0, #16
 80090c0:	f7fe f8e8 	bl	8007294 <malloc>
 80090c4:	1e02      	subs	r2, r0, #0
 80090c6:	6278      	str	r0, [r7, #36]	; 0x24
 80090c8:	d104      	bne.n	80090d4 <_dtoa_r+0x30>
 80090ca:	21ea      	movs	r1, #234	; 0xea
 80090cc:	4bc7      	ldr	r3, [pc, #796]	; (80093ec <_dtoa_r+0x348>)
 80090ce:	48c8      	ldr	r0, [pc, #800]	; (80093f0 <_dtoa_r+0x34c>)
 80090d0:	f002 f826 	bl	800b120 <__assert_func>
 80090d4:	6044      	str	r4, [r0, #4]
 80090d6:	6084      	str	r4, [r0, #8]
 80090d8:	6004      	str	r4, [r0, #0]
 80090da:	60c4      	str	r4, [r0, #12]
 80090dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090de:	6819      	ldr	r1, [r3, #0]
 80090e0:	2900      	cmp	r1, #0
 80090e2:	d00a      	beq.n	80090fa <_dtoa_r+0x56>
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	2301      	movs	r3, #1
 80090e8:	4093      	lsls	r3, r2
 80090ea:	604a      	str	r2, [r1, #4]
 80090ec:	608b      	str	r3, [r1, #8]
 80090ee:	0038      	movs	r0, r7
 80090f0:	f001 f9dc 	bl	800a4ac <_Bfree>
 80090f4:	2200      	movs	r2, #0
 80090f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f8:	601a      	str	r2, [r3, #0]
 80090fa:	9b03      	ldr	r3, [sp, #12]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	da20      	bge.n	8009142 <_dtoa_r+0x9e>
 8009100:	2301      	movs	r3, #1
 8009102:	602b      	str	r3, [r5, #0]
 8009104:	9b03      	ldr	r3, [sp, #12]
 8009106:	005b      	lsls	r3, r3, #1
 8009108:	085b      	lsrs	r3, r3, #1
 800910a:	9309      	str	r3, [sp, #36]	; 0x24
 800910c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800910e:	4bb9      	ldr	r3, [pc, #740]	; (80093f4 <_dtoa_r+0x350>)
 8009110:	4ab8      	ldr	r2, [pc, #736]	; (80093f4 <_dtoa_r+0x350>)
 8009112:	402b      	ands	r3, r5
 8009114:	4293      	cmp	r3, r2
 8009116:	d117      	bne.n	8009148 <_dtoa_r+0xa4>
 8009118:	4bb7      	ldr	r3, [pc, #732]	; (80093f8 <_dtoa_r+0x354>)
 800911a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800911c:	0328      	lsls	r0, r5, #12
 800911e:	6013      	str	r3, [r2, #0]
 8009120:	9b02      	ldr	r3, [sp, #8]
 8009122:	0b00      	lsrs	r0, r0, #12
 8009124:	4318      	orrs	r0, r3
 8009126:	d101      	bne.n	800912c <_dtoa_r+0x88>
 8009128:	f000 fdbf 	bl	8009caa <_dtoa_r+0xc06>
 800912c:	48b3      	ldr	r0, [pc, #716]	; (80093fc <_dtoa_r+0x358>)
 800912e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009130:	9006      	str	r0, [sp, #24]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d002      	beq.n	800913c <_dtoa_r+0x98>
 8009136:	4bb2      	ldr	r3, [pc, #712]	; (8009400 <_dtoa_r+0x35c>)
 8009138:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800913a:	6013      	str	r3, [r2, #0]
 800913c:	9806      	ldr	r0, [sp, #24]
 800913e:	b01d      	add	sp, #116	; 0x74
 8009140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009142:	2300      	movs	r3, #0
 8009144:	602b      	str	r3, [r5, #0]
 8009146:	e7e1      	b.n	800910c <_dtoa_r+0x68>
 8009148:	9b08      	ldr	r3, [sp, #32]
 800914a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800914c:	9312      	str	r3, [sp, #72]	; 0x48
 800914e:	9413      	str	r4, [sp, #76]	; 0x4c
 8009150:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009152:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009154:	2200      	movs	r2, #0
 8009156:	2300      	movs	r3, #0
 8009158:	f7f7 f976 	bl	8000448 <__aeabi_dcmpeq>
 800915c:	1e04      	subs	r4, r0, #0
 800915e:	d009      	beq.n	8009174 <_dtoa_r+0xd0>
 8009160:	2301      	movs	r3, #1
 8009162:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009164:	6013      	str	r3, [r2, #0]
 8009166:	4ba7      	ldr	r3, [pc, #668]	; (8009404 <_dtoa_r+0x360>)
 8009168:	9306      	str	r3, [sp, #24]
 800916a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800916c:	2b00      	cmp	r3, #0
 800916e:	d0e5      	beq.n	800913c <_dtoa_r+0x98>
 8009170:	4ba5      	ldr	r3, [pc, #660]	; (8009408 <_dtoa_r+0x364>)
 8009172:	e7e1      	b.n	8009138 <_dtoa_r+0x94>
 8009174:	ab1a      	add	r3, sp, #104	; 0x68
 8009176:	9301      	str	r3, [sp, #4]
 8009178:	ab1b      	add	r3, sp, #108	; 0x6c
 800917a:	9300      	str	r3, [sp, #0]
 800917c:	0038      	movs	r0, r7
 800917e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009180:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009182:	f001 fd47 	bl	800ac14 <__d2b>
 8009186:	006e      	lsls	r6, r5, #1
 8009188:	9005      	str	r0, [sp, #20]
 800918a:	0d76      	lsrs	r6, r6, #21
 800918c:	d100      	bne.n	8009190 <_dtoa_r+0xec>
 800918e:	e07c      	b.n	800928a <_dtoa_r+0x1e6>
 8009190:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009192:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009194:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009196:	4a9d      	ldr	r2, [pc, #628]	; (800940c <_dtoa_r+0x368>)
 8009198:	031b      	lsls	r3, r3, #12
 800919a:	0b1b      	lsrs	r3, r3, #12
 800919c:	431a      	orrs	r2, r3
 800919e:	0011      	movs	r1, r2
 80091a0:	4b9b      	ldr	r3, [pc, #620]	; (8009410 <_dtoa_r+0x36c>)
 80091a2:	9418      	str	r4, [sp, #96]	; 0x60
 80091a4:	18f6      	adds	r6, r6, r3
 80091a6:	2200      	movs	r2, #0
 80091a8:	4b9a      	ldr	r3, [pc, #616]	; (8009414 <_dtoa_r+0x370>)
 80091aa:	f7f8 fe09 	bl	8001dc0 <__aeabi_dsub>
 80091ae:	4a9a      	ldr	r2, [pc, #616]	; (8009418 <_dtoa_r+0x374>)
 80091b0:	4b9a      	ldr	r3, [pc, #616]	; (800941c <_dtoa_r+0x378>)
 80091b2:	f7f8 fb99 	bl	80018e8 <__aeabi_dmul>
 80091b6:	4a9a      	ldr	r2, [pc, #616]	; (8009420 <_dtoa_r+0x37c>)
 80091b8:	4b9a      	ldr	r3, [pc, #616]	; (8009424 <_dtoa_r+0x380>)
 80091ba:	f7f7 fc57 	bl	8000a6c <__aeabi_dadd>
 80091be:	0004      	movs	r4, r0
 80091c0:	0030      	movs	r0, r6
 80091c2:	000d      	movs	r5, r1
 80091c4:	f7f9 f9e2 	bl	800258c <__aeabi_i2d>
 80091c8:	4a97      	ldr	r2, [pc, #604]	; (8009428 <_dtoa_r+0x384>)
 80091ca:	4b98      	ldr	r3, [pc, #608]	; (800942c <_dtoa_r+0x388>)
 80091cc:	f7f8 fb8c 	bl	80018e8 <__aeabi_dmul>
 80091d0:	0002      	movs	r2, r0
 80091d2:	000b      	movs	r3, r1
 80091d4:	0020      	movs	r0, r4
 80091d6:	0029      	movs	r1, r5
 80091d8:	f7f7 fc48 	bl	8000a6c <__aeabi_dadd>
 80091dc:	0004      	movs	r4, r0
 80091de:	000d      	movs	r5, r1
 80091e0:	f7f9 f99e 	bl	8002520 <__aeabi_d2iz>
 80091e4:	2200      	movs	r2, #0
 80091e6:	9002      	str	r0, [sp, #8]
 80091e8:	2300      	movs	r3, #0
 80091ea:	0020      	movs	r0, r4
 80091ec:	0029      	movs	r1, r5
 80091ee:	f7f7 f931 	bl	8000454 <__aeabi_dcmplt>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	d00b      	beq.n	800920e <_dtoa_r+0x16a>
 80091f6:	9802      	ldr	r0, [sp, #8]
 80091f8:	f7f9 f9c8 	bl	800258c <__aeabi_i2d>
 80091fc:	002b      	movs	r3, r5
 80091fe:	0022      	movs	r2, r4
 8009200:	f7f7 f922 	bl	8000448 <__aeabi_dcmpeq>
 8009204:	4243      	negs	r3, r0
 8009206:	4158      	adcs	r0, r3
 8009208:	9b02      	ldr	r3, [sp, #8]
 800920a:	1a1b      	subs	r3, r3, r0
 800920c:	9302      	str	r3, [sp, #8]
 800920e:	2301      	movs	r3, #1
 8009210:	9316      	str	r3, [sp, #88]	; 0x58
 8009212:	9b02      	ldr	r3, [sp, #8]
 8009214:	2b16      	cmp	r3, #22
 8009216:	d80f      	bhi.n	8009238 <_dtoa_r+0x194>
 8009218:	9812      	ldr	r0, [sp, #72]	; 0x48
 800921a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800921c:	00da      	lsls	r2, r3, #3
 800921e:	4b84      	ldr	r3, [pc, #528]	; (8009430 <_dtoa_r+0x38c>)
 8009220:	189b      	adds	r3, r3, r2
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	f7f7 f915 	bl	8000454 <__aeabi_dcmplt>
 800922a:	2800      	cmp	r0, #0
 800922c:	d049      	beq.n	80092c2 <_dtoa_r+0x21e>
 800922e:	9b02      	ldr	r3, [sp, #8]
 8009230:	3b01      	subs	r3, #1
 8009232:	9302      	str	r3, [sp, #8]
 8009234:	2300      	movs	r3, #0
 8009236:	9316      	str	r3, [sp, #88]	; 0x58
 8009238:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800923a:	1b9e      	subs	r6, r3, r6
 800923c:	2300      	movs	r3, #0
 800923e:	930a      	str	r3, [sp, #40]	; 0x28
 8009240:	0033      	movs	r3, r6
 8009242:	3b01      	subs	r3, #1
 8009244:	930d      	str	r3, [sp, #52]	; 0x34
 8009246:	d504      	bpl.n	8009252 <_dtoa_r+0x1ae>
 8009248:	2301      	movs	r3, #1
 800924a:	1b9b      	subs	r3, r3, r6
 800924c:	930a      	str	r3, [sp, #40]	; 0x28
 800924e:	2300      	movs	r3, #0
 8009250:	930d      	str	r3, [sp, #52]	; 0x34
 8009252:	9b02      	ldr	r3, [sp, #8]
 8009254:	2b00      	cmp	r3, #0
 8009256:	db36      	blt.n	80092c6 <_dtoa_r+0x222>
 8009258:	9a02      	ldr	r2, [sp, #8]
 800925a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800925c:	4694      	mov	ip, r2
 800925e:	4463      	add	r3, ip
 8009260:	930d      	str	r3, [sp, #52]	; 0x34
 8009262:	2300      	movs	r3, #0
 8009264:	9215      	str	r2, [sp, #84]	; 0x54
 8009266:	930e      	str	r3, [sp, #56]	; 0x38
 8009268:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800926a:	2401      	movs	r4, #1
 800926c:	2b09      	cmp	r3, #9
 800926e:	d864      	bhi.n	800933a <_dtoa_r+0x296>
 8009270:	2b05      	cmp	r3, #5
 8009272:	dd02      	ble.n	800927a <_dtoa_r+0x1d6>
 8009274:	2400      	movs	r4, #0
 8009276:	3b04      	subs	r3, #4
 8009278:	9322      	str	r3, [sp, #136]	; 0x88
 800927a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800927c:	1e98      	subs	r0, r3, #2
 800927e:	2803      	cmp	r0, #3
 8009280:	d864      	bhi.n	800934c <_dtoa_r+0x2a8>
 8009282:	f7f6 ff47 	bl	8000114 <__gnu_thumb1_case_uqi>
 8009286:	3829      	.short	0x3829
 8009288:	5836      	.short	0x5836
 800928a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800928c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800928e:	189e      	adds	r6, r3, r2
 8009290:	4b68      	ldr	r3, [pc, #416]	; (8009434 <_dtoa_r+0x390>)
 8009292:	18f2      	adds	r2, r6, r3
 8009294:	2a20      	cmp	r2, #32
 8009296:	dd0f      	ble.n	80092b8 <_dtoa_r+0x214>
 8009298:	2340      	movs	r3, #64	; 0x40
 800929a:	1a9b      	subs	r3, r3, r2
 800929c:	409d      	lsls	r5, r3
 800929e:	4b66      	ldr	r3, [pc, #408]	; (8009438 <_dtoa_r+0x394>)
 80092a0:	9802      	ldr	r0, [sp, #8]
 80092a2:	18f3      	adds	r3, r6, r3
 80092a4:	40d8      	lsrs	r0, r3
 80092a6:	4328      	orrs	r0, r5
 80092a8:	f7f9 f9a0 	bl	80025ec <__aeabi_ui2d>
 80092ac:	2301      	movs	r3, #1
 80092ae:	4c63      	ldr	r4, [pc, #396]	; (800943c <_dtoa_r+0x398>)
 80092b0:	3e01      	subs	r6, #1
 80092b2:	1909      	adds	r1, r1, r4
 80092b4:	9318      	str	r3, [sp, #96]	; 0x60
 80092b6:	e776      	b.n	80091a6 <_dtoa_r+0x102>
 80092b8:	2320      	movs	r3, #32
 80092ba:	9802      	ldr	r0, [sp, #8]
 80092bc:	1a9b      	subs	r3, r3, r2
 80092be:	4098      	lsls	r0, r3
 80092c0:	e7f2      	b.n	80092a8 <_dtoa_r+0x204>
 80092c2:	9016      	str	r0, [sp, #88]	; 0x58
 80092c4:	e7b8      	b.n	8009238 <_dtoa_r+0x194>
 80092c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092c8:	9a02      	ldr	r2, [sp, #8]
 80092ca:	1a9b      	subs	r3, r3, r2
 80092cc:	930a      	str	r3, [sp, #40]	; 0x28
 80092ce:	4253      	negs	r3, r2
 80092d0:	930e      	str	r3, [sp, #56]	; 0x38
 80092d2:	2300      	movs	r3, #0
 80092d4:	9315      	str	r3, [sp, #84]	; 0x54
 80092d6:	e7c7      	b.n	8009268 <_dtoa_r+0x1c4>
 80092d8:	2300      	movs	r3, #0
 80092da:	930f      	str	r3, [sp, #60]	; 0x3c
 80092dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80092de:	930c      	str	r3, [sp, #48]	; 0x30
 80092e0:	9307      	str	r3, [sp, #28]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	dc13      	bgt.n	800930e <_dtoa_r+0x26a>
 80092e6:	2301      	movs	r3, #1
 80092e8:	001a      	movs	r2, r3
 80092ea:	930c      	str	r3, [sp, #48]	; 0x30
 80092ec:	9307      	str	r3, [sp, #28]
 80092ee:	9223      	str	r2, [sp, #140]	; 0x8c
 80092f0:	e00d      	b.n	800930e <_dtoa_r+0x26a>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e7f1      	b.n	80092da <_dtoa_r+0x236>
 80092f6:	2300      	movs	r3, #0
 80092f8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80092fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80092fc:	4694      	mov	ip, r2
 80092fe:	9b02      	ldr	r3, [sp, #8]
 8009300:	4463      	add	r3, ip
 8009302:	930c      	str	r3, [sp, #48]	; 0x30
 8009304:	3301      	adds	r3, #1
 8009306:	9307      	str	r3, [sp, #28]
 8009308:	2b00      	cmp	r3, #0
 800930a:	dc00      	bgt.n	800930e <_dtoa_r+0x26a>
 800930c:	2301      	movs	r3, #1
 800930e:	2200      	movs	r2, #0
 8009310:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009312:	6042      	str	r2, [r0, #4]
 8009314:	3204      	adds	r2, #4
 8009316:	0015      	movs	r5, r2
 8009318:	3514      	adds	r5, #20
 800931a:	6841      	ldr	r1, [r0, #4]
 800931c:	429d      	cmp	r5, r3
 800931e:	d919      	bls.n	8009354 <_dtoa_r+0x2b0>
 8009320:	0038      	movs	r0, r7
 8009322:	f001 f87f 	bl	800a424 <_Balloc>
 8009326:	9006      	str	r0, [sp, #24]
 8009328:	2800      	cmp	r0, #0
 800932a:	d117      	bne.n	800935c <_dtoa_r+0x2b8>
 800932c:	21d5      	movs	r1, #213	; 0xd5
 800932e:	0002      	movs	r2, r0
 8009330:	4b43      	ldr	r3, [pc, #268]	; (8009440 <_dtoa_r+0x39c>)
 8009332:	0049      	lsls	r1, r1, #1
 8009334:	e6cb      	b.n	80090ce <_dtoa_r+0x2a>
 8009336:	2301      	movs	r3, #1
 8009338:	e7de      	b.n	80092f8 <_dtoa_r+0x254>
 800933a:	2300      	movs	r3, #0
 800933c:	940f      	str	r4, [sp, #60]	; 0x3c
 800933e:	9322      	str	r3, [sp, #136]	; 0x88
 8009340:	3b01      	subs	r3, #1
 8009342:	930c      	str	r3, [sp, #48]	; 0x30
 8009344:	9307      	str	r3, [sp, #28]
 8009346:	2200      	movs	r2, #0
 8009348:	3313      	adds	r3, #19
 800934a:	e7d0      	b.n	80092ee <_dtoa_r+0x24a>
 800934c:	2301      	movs	r3, #1
 800934e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009350:	3b02      	subs	r3, #2
 8009352:	e7f6      	b.n	8009342 <_dtoa_r+0x29e>
 8009354:	3101      	adds	r1, #1
 8009356:	6041      	str	r1, [r0, #4]
 8009358:	0052      	lsls	r2, r2, #1
 800935a:	e7dc      	b.n	8009316 <_dtoa_r+0x272>
 800935c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935e:	9a06      	ldr	r2, [sp, #24]
 8009360:	601a      	str	r2, [r3, #0]
 8009362:	9b07      	ldr	r3, [sp, #28]
 8009364:	2b0e      	cmp	r3, #14
 8009366:	d900      	bls.n	800936a <_dtoa_r+0x2c6>
 8009368:	e0eb      	b.n	8009542 <_dtoa_r+0x49e>
 800936a:	2c00      	cmp	r4, #0
 800936c:	d100      	bne.n	8009370 <_dtoa_r+0x2cc>
 800936e:	e0e8      	b.n	8009542 <_dtoa_r+0x49e>
 8009370:	9b02      	ldr	r3, [sp, #8]
 8009372:	2b00      	cmp	r3, #0
 8009374:	dd68      	ble.n	8009448 <_dtoa_r+0x3a4>
 8009376:	001a      	movs	r2, r3
 8009378:	210f      	movs	r1, #15
 800937a:	4b2d      	ldr	r3, [pc, #180]	; (8009430 <_dtoa_r+0x38c>)
 800937c:	400a      	ands	r2, r1
 800937e:	00d2      	lsls	r2, r2, #3
 8009380:	189b      	adds	r3, r3, r2
 8009382:	681d      	ldr	r5, [r3, #0]
 8009384:	685e      	ldr	r6, [r3, #4]
 8009386:	9b02      	ldr	r3, [sp, #8]
 8009388:	111c      	asrs	r4, r3, #4
 800938a:	2302      	movs	r3, #2
 800938c:	9310      	str	r3, [sp, #64]	; 0x40
 800938e:	9b02      	ldr	r3, [sp, #8]
 8009390:	05db      	lsls	r3, r3, #23
 8009392:	d50b      	bpl.n	80093ac <_dtoa_r+0x308>
 8009394:	4b2b      	ldr	r3, [pc, #172]	; (8009444 <_dtoa_r+0x3a0>)
 8009396:	400c      	ands	r4, r1
 8009398:	6a1a      	ldr	r2, [r3, #32]
 800939a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800939c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800939e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80093a0:	f7f7 fea0 	bl	80010e4 <__aeabi_ddiv>
 80093a4:	2303      	movs	r3, #3
 80093a6:	9008      	str	r0, [sp, #32]
 80093a8:	9109      	str	r1, [sp, #36]	; 0x24
 80093aa:	9310      	str	r3, [sp, #64]	; 0x40
 80093ac:	4b25      	ldr	r3, [pc, #148]	; (8009444 <_dtoa_r+0x3a0>)
 80093ae:	9314      	str	r3, [sp, #80]	; 0x50
 80093b0:	2c00      	cmp	r4, #0
 80093b2:	d108      	bne.n	80093c6 <_dtoa_r+0x322>
 80093b4:	9808      	ldr	r0, [sp, #32]
 80093b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093b8:	002a      	movs	r2, r5
 80093ba:	0033      	movs	r3, r6
 80093bc:	f7f7 fe92 	bl	80010e4 <__aeabi_ddiv>
 80093c0:	9008      	str	r0, [sp, #32]
 80093c2:	9109      	str	r1, [sp, #36]	; 0x24
 80093c4:	e05c      	b.n	8009480 <_dtoa_r+0x3dc>
 80093c6:	2301      	movs	r3, #1
 80093c8:	421c      	tst	r4, r3
 80093ca:	d00b      	beq.n	80093e4 <_dtoa_r+0x340>
 80093cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093ce:	0028      	movs	r0, r5
 80093d0:	3301      	adds	r3, #1
 80093d2:	9310      	str	r3, [sp, #64]	; 0x40
 80093d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093d6:	0031      	movs	r1, r6
 80093d8:	681a      	ldr	r2, [r3, #0]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	f7f8 fa84 	bl	80018e8 <__aeabi_dmul>
 80093e0:	0005      	movs	r5, r0
 80093e2:	000e      	movs	r6, r1
 80093e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093e6:	1064      	asrs	r4, r4, #1
 80093e8:	3308      	adds	r3, #8
 80093ea:	e7e0      	b.n	80093ae <_dtoa_r+0x30a>
 80093ec:	0800c015 	.word	0x0800c015
 80093f0:	0800c02c 	.word	0x0800c02c
 80093f4:	7ff00000 	.word	0x7ff00000
 80093f8:	0000270f 	.word	0x0000270f
 80093fc:	0800c011 	.word	0x0800c011
 8009400:	0800c014 	.word	0x0800c014
 8009404:	0800bf8c 	.word	0x0800bf8c
 8009408:	0800bf8d 	.word	0x0800bf8d
 800940c:	3ff00000 	.word	0x3ff00000
 8009410:	fffffc01 	.word	0xfffffc01
 8009414:	3ff80000 	.word	0x3ff80000
 8009418:	636f4361 	.word	0x636f4361
 800941c:	3fd287a7 	.word	0x3fd287a7
 8009420:	8b60c8b3 	.word	0x8b60c8b3
 8009424:	3fc68a28 	.word	0x3fc68a28
 8009428:	509f79fb 	.word	0x509f79fb
 800942c:	3fd34413 	.word	0x3fd34413
 8009430:	0800c198 	.word	0x0800c198
 8009434:	00000432 	.word	0x00000432
 8009438:	00000412 	.word	0x00000412
 800943c:	fe100000 	.word	0xfe100000
 8009440:	0800c087 	.word	0x0800c087
 8009444:	0800c170 	.word	0x0800c170
 8009448:	2302      	movs	r3, #2
 800944a:	9310      	str	r3, [sp, #64]	; 0x40
 800944c:	9b02      	ldr	r3, [sp, #8]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d016      	beq.n	8009480 <_dtoa_r+0x3dc>
 8009452:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009454:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009456:	425c      	negs	r4, r3
 8009458:	230f      	movs	r3, #15
 800945a:	4ab6      	ldr	r2, [pc, #728]	; (8009734 <_dtoa_r+0x690>)
 800945c:	4023      	ands	r3, r4
 800945e:	00db      	lsls	r3, r3, #3
 8009460:	18d3      	adds	r3, r2, r3
 8009462:	681a      	ldr	r2, [r3, #0]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	f7f8 fa3f 	bl	80018e8 <__aeabi_dmul>
 800946a:	2601      	movs	r6, #1
 800946c:	2300      	movs	r3, #0
 800946e:	9008      	str	r0, [sp, #32]
 8009470:	9109      	str	r1, [sp, #36]	; 0x24
 8009472:	4db1      	ldr	r5, [pc, #708]	; (8009738 <_dtoa_r+0x694>)
 8009474:	1124      	asrs	r4, r4, #4
 8009476:	2c00      	cmp	r4, #0
 8009478:	d000      	beq.n	800947c <_dtoa_r+0x3d8>
 800947a:	e094      	b.n	80095a6 <_dtoa_r+0x502>
 800947c:	2b00      	cmp	r3, #0
 800947e:	d19f      	bne.n	80093c0 <_dtoa_r+0x31c>
 8009480:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009482:	2b00      	cmp	r3, #0
 8009484:	d100      	bne.n	8009488 <_dtoa_r+0x3e4>
 8009486:	e09b      	b.n	80095c0 <_dtoa_r+0x51c>
 8009488:	9c08      	ldr	r4, [sp, #32]
 800948a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800948c:	2200      	movs	r2, #0
 800948e:	0020      	movs	r0, r4
 8009490:	0029      	movs	r1, r5
 8009492:	4baa      	ldr	r3, [pc, #680]	; (800973c <_dtoa_r+0x698>)
 8009494:	f7f6 ffde 	bl	8000454 <__aeabi_dcmplt>
 8009498:	2800      	cmp	r0, #0
 800949a:	d100      	bne.n	800949e <_dtoa_r+0x3fa>
 800949c:	e090      	b.n	80095c0 <_dtoa_r+0x51c>
 800949e:	9b07      	ldr	r3, [sp, #28]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d100      	bne.n	80094a6 <_dtoa_r+0x402>
 80094a4:	e08c      	b.n	80095c0 <_dtoa_r+0x51c>
 80094a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	dd46      	ble.n	800953a <_dtoa_r+0x496>
 80094ac:	9b02      	ldr	r3, [sp, #8]
 80094ae:	2200      	movs	r2, #0
 80094b0:	0020      	movs	r0, r4
 80094b2:	0029      	movs	r1, r5
 80094b4:	1e5e      	subs	r6, r3, #1
 80094b6:	4ba2      	ldr	r3, [pc, #648]	; (8009740 <_dtoa_r+0x69c>)
 80094b8:	f7f8 fa16 	bl	80018e8 <__aeabi_dmul>
 80094bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094be:	9008      	str	r0, [sp, #32]
 80094c0:	9109      	str	r1, [sp, #36]	; 0x24
 80094c2:	3301      	adds	r3, #1
 80094c4:	9310      	str	r3, [sp, #64]	; 0x40
 80094c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80094ca:	9c08      	ldr	r4, [sp, #32]
 80094cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80094ce:	9314      	str	r3, [sp, #80]	; 0x50
 80094d0:	f7f9 f85c 	bl	800258c <__aeabi_i2d>
 80094d4:	0022      	movs	r2, r4
 80094d6:	002b      	movs	r3, r5
 80094d8:	f7f8 fa06 	bl	80018e8 <__aeabi_dmul>
 80094dc:	2200      	movs	r2, #0
 80094de:	4b99      	ldr	r3, [pc, #612]	; (8009744 <_dtoa_r+0x6a0>)
 80094e0:	f7f7 fac4 	bl	8000a6c <__aeabi_dadd>
 80094e4:	9010      	str	r0, [sp, #64]	; 0x40
 80094e6:	9111      	str	r1, [sp, #68]	; 0x44
 80094e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094ec:	9208      	str	r2, [sp, #32]
 80094ee:	9309      	str	r3, [sp, #36]	; 0x24
 80094f0:	4a95      	ldr	r2, [pc, #596]	; (8009748 <_dtoa_r+0x6a4>)
 80094f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094f4:	4694      	mov	ip, r2
 80094f6:	4463      	add	r3, ip
 80094f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80094fa:	9309      	str	r3, [sp, #36]	; 0x24
 80094fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d161      	bne.n	80095c6 <_dtoa_r+0x522>
 8009502:	2200      	movs	r2, #0
 8009504:	0020      	movs	r0, r4
 8009506:	0029      	movs	r1, r5
 8009508:	4b90      	ldr	r3, [pc, #576]	; (800974c <_dtoa_r+0x6a8>)
 800950a:	f7f8 fc59 	bl	8001dc0 <__aeabi_dsub>
 800950e:	9a08      	ldr	r2, [sp, #32]
 8009510:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009512:	0004      	movs	r4, r0
 8009514:	000d      	movs	r5, r1
 8009516:	f7f6 ffb1 	bl	800047c <__aeabi_dcmpgt>
 800951a:	2800      	cmp	r0, #0
 800951c:	d000      	beq.n	8009520 <_dtoa_r+0x47c>
 800951e:	e2af      	b.n	8009a80 <_dtoa_r+0x9dc>
 8009520:	488b      	ldr	r0, [pc, #556]	; (8009750 <_dtoa_r+0x6ac>)
 8009522:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009524:	4684      	mov	ip, r0
 8009526:	4461      	add	r1, ip
 8009528:	000b      	movs	r3, r1
 800952a:	0020      	movs	r0, r4
 800952c:	0029      	movs	r1, r5
 800952e:	9a08      	ldr	r2, [sp, #32]
 8009530:	f7f6 ff90 	bl	8000454 <__aeabi_dcmplt>
 8009534:	2800      	cmp	r0, #0
 8009536:	d000      	beq.n	800953a <_dtoa_r+0x496>
 8009538:	e29f      	b.n	8009a7a <_dtoa_r+0x9d6>
 800953a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800953c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800953e:	9308      	str	r3, [sp, #32]
 8009540:	9409      	str	r4, [sp, #36]	; 0x24
 8009542:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009544:	2b00      	cmp	r3, #0
 8009546:	da00      	bge.n	800954a <_dtoa_r+0x4a6>
 8009548:	e172      	b.n	8009830 <_dtoa_r+0x78c>
 800954a:	9a02      	ldr	r2, [sp, #8]
 800954c:	2a0e      	cmp	r2, #14
 800954e:	dd00      	ble.n	8009552 <_dtoa_r+0x4ae>
 8009550:	e16e      	b.n	8009830 <_dtoa_r+0x78c>
 8009552:	4b78      	ldr	r3, [pc, #480]	; (8009734 <_dtoa_r+0x690>)
 8009554:	00d2      	lsls	r2, r2, #3
 8009556:	189b      	adds	r3, r3, r2
 8009558:	685c      	ldr	r4, [r3, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	930a      	str	r3, [sp, #40]	; 0x28
 800955e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009560:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009562:	2b00      	cmp	r3, #0
 8009564:	db00      	blt.n	8009568 <_dtoa_r+0x4c4>
 8009566:	e0f7      	b.n	8009758 <_dtoa_r+0x6b4>
 8009568:	9b07      	ldr	r3, [sp, #28]
 800956a:	2b00      	cmp	r3, #0
 800956c:	dd00      	ble.n	8009570 <_dtoa_r+0x4cc>
 800956e:	e0f3      	b.n	8009758 <_dtoa_r+0x6b4>
 8009570:	d000      	beq.n	8009574 <_dtoa_r+0x4d0>
 8009572:	e282      	b.n	8009a7a <_dtoa_r+0x9d6>
 8009574:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009576:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009578:	2200      	movs	r2, #0
 800957a:	4b74      	ldr	r3, [pc, #464]	; (800974c <_dtoa_r+0x6a8>)
 800957c:	f7f8 f9b4 	bl	80018e8 <__aeabi_dmul>
 8009580:	9a08      	ldr	r2, [sp, #32]
 8009582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009584:	f7f6 ff84 	bl	8000490 <__aeabi_dcmpge>
 8009588:	9e07      	ldr	r6, [sp, #28]
 800958a:	0035      	movs	r5, r6
 800958c:	2800      	cmp	r0, #0
 800958e:	d000      	beq.n	8009592 <_dtoa_r+0x4ee>
 8009590:	e259      	b.n	8009a46 <_dtoa_r+0x9a2>
 8009592:	9b06      	ldr	r3, [sp, #24]
 8009594:	9a06      	ldr	r2, [sp, #24]
 8009596:	3301      	adds	r3, #1
 8009598:	9308      	str	r3, [sp, #32]
 800959a:	2331      	movs	r3, #49	; 0x31
 800959c:	7013      	strb	r3, [r2, #0]
 800959e:	9b02      	ldr	r3, [sp, #8]
 80095a0:	3301      	adds	r3, #1
 80095a2:	9302      	str	r3, [sp, #8]
 80095a4:	e254      	b.n	8009a50 <_dtoa_r+0x9ac>
 80095a6:	4234      	tst	r4, r6
 80095a8:	d007      	beq.n	80095ba <_dtoa_r+0x516>
 80095aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095ac:	3301      	adds	r3, #1
 80095ae:	9310      	str	r3, [sp, #64]	; 0x40
 80095b0:	682a      	ldr	r2, [r5, #0]
 80095b2:	686b      	ldr	r3, [r5, #4]
 80095b4:	f7f8 f998 	bl	80018e8 <__aeabi_dmul>
 80095b8:	0033      	movs	r3, r6
 80095ba:	1064      	asrs	r4, r4, #1
 80095bc:	3508      	adds	r5, #8
 80095be:	e75a      	b.n	8009476 <_dtoa_r+0x3d2>
 80095c0:	9e02      	ldr	r6, [sp, #8]
 80095c2:	9b07      	ldr	r3, [sp, #28]
 80095c4:	e780      	b.n	80094c8 <_dtoa_r+0x424>
 80095c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80095ca:	1e5a      	subs	r2, r3, #1
 80095cc:	4b59      	ldr	r3, [pc, #356]	; (8009734 <_dtoa_r+0x690>)
 80095ce:	00d2      	lsls	r2, r2, #3
 80095d0:	189b      	adds	r3, r3, r2
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	2900      	cmp	r1, #0
 80095d8:	d051      	beq.n	800967e <_dtoa_r+0x5da>
 80095da:	2000      	movs	r0, #0
 80095dc:	495d      	ldr	r1, [pc, #372]	; (8009754 <_dtoa_r+0x6b0>)
 80095de:	f7f7 fd81 	bl	80010e4 <__aeabi_ddiv>
 80095e2:	9a08      	ldr	r2, [sp, #32]
 80095e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e6:	f7f8 fbeb 	bl	8001dc0 <__aeabi_dsub>
 80095ea:	9a06      	ldr	r2, [sp, #24]
 80095ec:	9b06      	ldr	r3, [sp, #24]
 80095ee:	4694      	mov	ip, r2
 80095f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80095f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095f4:	9010      	str	r0, [sp, #64]	; 0x40
 80095f6:	9111      	str	r1, [sp, #68]	; 0x44
 80095f8:	4463      	add	r3, ip
 80095fa:	9319      	str	r3, [sp, #100]	; 0x64
 80095fc:	0029      	movs	r1, r5
 80095fe:	0020      	movs	r0, r4
 8009600:	f7f8 ff8e 	bl	8002520 <__aeabi_d2iz>
 8009604:	9014      	str	r0, [sp, #80]	; 0x50
 8009606:	f7f8 ffc1 	bl	800258c <__aeabi_i2d>
 800960a:	0002      	movs	r2, r0
 800960c:	000b      	movs	r3, r1
 800960e:	0020      	movs	r0, r4
 8009610:	0029      	movs	r1, r5
 8009612:	f7f8 fbd5 	bl	8001dc0 <__aeabi_dsub>
 8009616:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009618:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800961a:	3301      	adds	r3, #1
 800961c:	9308      	str	r3, [sp, #32]
 800961e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009620:	0004      	movs	r4, r0
 8009622:	3330      	adds	r3, #48	; 0x30
 8009624:	7013      	strb	r3, [r2, #0]
 8009626:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009628:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800962a:	000d      	movs	r5, r1
 800962c:	f7f6 ff12 	bl	8000454 <__aeabi_dcmplt>
 8009630:	2800      	cmp	r0, #0
 8009632:	d175      	bne.n	8009720 <_dtoa_r+0x67c>
 8009634:	0022      	movs	r2, r4
 8009636:	002b      	movs	r3, r5
 8009638:	2000      	movs	r0, #0
 800963a:	4940      	ldr	r1, [pc, #256]	; (800973c <_dtoa_r+0x698>)
 800963c:	f7f8 fbc0 	bl	8001dc0 <__aeabi_dsub>
 8009640:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009642:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009644:	f7f6 ff06 	bl	8000454 <__aeabi_dcmplt>
 8009648:	2800      	cmp	r0, #0
 800964a:	d000      	beq.n	800964e <_dtoa_r+0x5aa>
 800964c:	e0d2      	b.n	80097f4 <_dtoa_r+0x750>
 800964e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009650:	9a08      	ldr	r2, [sp, #32]
 8009652:	4293      	cmp	r3, r2
 8009654:	d100      	bne.n	8009658 <_dtoa_r+0x5b4>
 8009656:	e770      	b.n	800953a <_dtoa_r+0x496>
 8009658:	9810      	ldr	r0, [sp, #64]	; 0x40
 800965a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800965c:	2200      	movs	r2, #0
 800965e:	4b38      	ldr	r3, [pc, #224]	; (8009740 <_dtoa_r+0x69c>)
 8009660:	f7f8 f942 	bl	80018e8 <__aeabi_dmul>
 8009664:	4b36      	ldr	r3, [pc, #216]	; (8009740 <_dtoa_r+0x69c>)
 8009666:	9010      	str	r0, [sp, #64]	; 0x40
 8009668:	9111      	str	r1, [sp, #68]	; 0x44
 800966a:	2200      	movs	r2, #0
 800966c:	0020      	movs	r0, r4
 800966e:	0029      	movs	r1, r5
 8009670:	f7f8 f93a 	bl	80018e8 <__aeabi_dmul>
 8009674:	9b08      	ldr	r3, [sp, #32]
 8009676:	0004      	movs	r4, r0
 8009678:	000d      	movs	r5, r1
 800967a:	9317      	str	r3, [sp, #92]	; 0x5c
 800967c:	e7be      	b.n	80095fc <_dtoa_r+0x558>
 800967e:	9808      	ldr	r0, [sp, #32]
 8009680:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009682:	f7f8 f931 	bl	80018e8 <__aeabi_dmul>
 8009686:	9a06      	ldr	r2, [sp, #24]
 8009688:	9b06      	ldr	r3, [sp, #24]
 800968a:	4694      	mov	ip, r2
 800968c:	9308      	str	r3, [sp, #32]
 800968e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009690:	9010      	str	r0, [sp, #64]	; 0x40
 8009692:	9111      	str	r1, [sp, #68]	; 0x44
 8009694:	4463      	add	r3, ip
 8009696:	9319      	str	r3, [sp, #100]	; 0x64
 8009698:	0029      	movs	r1, r5
 800969a:	0020      	movs	r0, r4
 800969c:	f7f8 ff40 	bl	8002520 <__aeabi_d2iz>
 80096a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80096a2:	f7f8 ff73 	bl	800258c <__aeabi_i2d>
 80096a6:	0002      	movs	r2, r0
 80096a8:	000b      	movs	r3, r1
 80096aa:	0020      	movs	r0, r4
 80096ac:	0029      	movs	r1, r5
 80096ae:	f7f8 fb87 	bl	8001dc0 <__aeabi_dsub>
 80096b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096b4:	9a08      	ldr	r2, [sp, #32]
 80096b6:	3330      	adds	r3, #48	; 0x30
 80096b8:	7013      	strb	r3, [r2, #0]
 80096ba:	0013      	movs	r3, r2
 80096bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80096be:	3301      	adds	r3, #1
 80096c0:	0004      	movs	r4, r0
 80096c2:	000d      	movs	r5, r1
 80096c4:	9308      	str	r3, [sp, #32]
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d12c      	bne.n	8009724 <_dtoa_r+0x680>
 80096ca:	9810      	ldr	r0, [sp, #64]	; 0x40
 80096cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80096ce:	9a06      	ldr	r2, [sp, #24]
 80096d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096d2:	4694      	mov	ip, r2
 80096d4:	4463      	add	r3, ip
 80096d6:	2200      	movs	r2, #0
 80096d8:	9308      	str	r3, [sp, #32]
 80096da:	4b1e      	ldr	r3, [pc, #120]	; (8009754 <_dtoa_r+0x6b0>)
 80096dc:	f7f7 f9c6 	bl	8000a6c <__aeabi_dadd>
 80096e0:	0002      	movs	r2, r0
 80096e2:	000b      	movs	r3, r1
 80096e4:	0020      	movs	r0, r4
 80096e6:	0029      	movs	r1, r5
 80096e8:	f7f6 fec8 	bl	800047c <__aeabi_dcmpgt>
 80096ec:	2800      	cmp	r0, #0
 80096ee:	d000      	beq.n	80096f2 <_dtoa_r+0x64e>
 80096f0:	e080      	b.n	80097f4 <_dtoa_r+0x750>
 80096f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80096f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096f6:	2000      	movs	r0, #0
 80096f8:	4916      	ldr	r1, [pc, #88]	; (8009754 <_dtoa_r+0x6b0>)
 80096fa:	f7f8 fb61 	bl	8001dc0 <__aeabi_dsub>
 80096fe:	0002      	movs	r2, r0
 8009700:	000b      	movs	r3, r1
 8009702:	0020      	movs	r0, r4
 8009704:	0029      	movs	r1, r5
 8009706:	f7f6 fea5 	bl	8000454 <__aeabi_dcmplt>
 800970a:	2800      	cmp	r0, #0
 800970c:	d100      	bne.n	8009710 <_dtoa_r+0x66c>
 800970e:	e714      	b.n	800953a <_dtoa_r+0x496>
 8009710:	9b08      	ldr	r3, [sp, #32]
 8009712:	001a      	movs	r2, r3
 8009714:	3a01      	subs	r2, #1
 8009716:	9208      	str	r2, [sp, #32]
 8009718:	7812      	ldrb	r2, [r2, #0]
 800971a:	2a30      	cmp	r2, #48	; 0x30
 800971c:	d0f8      	beq.n	8009710 <_dtoa_r+0x66c>
 800971e:	9308      	str	r3, [sp, #32]
 8009720:	9602      	str	r6, [sp, #8]
 8009722:	e055      	b.n	80097d0 <_dtoa_r+0x72c>
 8009724:	2200      	movs	r2, #0
 8009726:	4b06      	ldr	r3, [pc, #24]	; (8009740 <_dtoa_r+0x69c>)
 8009728:	f7f8 f8de 	bl	80018e8 <__aeabi_dmul>
 800972c:	0004      	movs	r4, r0
 800972e:	000d      	movs	r5, r1
 8009730:	e7b2      	b.n	8009698 <_dtoa_r+0x5f4>
 8009732:	46c0      	nop			; (mov r8, r8)
 8009734:	0800c198 	.word	0x0800c198
 8009738:	0800c170 	.word	0x0800c170
 800973c:	3ff00000 	.word	0x3ff00000
 8009740:	40240000 	.word	0x40240000
 8009744:	401c0000 	.word	0x401c0000
 8009748:	fcc00000 	.word	0xfcc00000
 800974c:	40140000 	.word	0x40140000
 8009750:	7cc00000 	.word	0x7cc00000
 8009754:	3fe00000 	.word	0x3fe00000
 8009758:	9b07      	ldr	r3, [sp, #28]
 800975a:	9e06      	ldr	r6, [sp, #24]
 800975c:	3b01      	subs	r3, #1
 800975e:	199b      	adds	r3, r3, r6
 8009760:	930c      	str	r3, [sp, #48]	; 0x30
 8009762:	9c08      	ldr	r4, [sp, #32]
 8009764:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009766:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800976a:	0020      	movs	r0, r4
 800976c:	0029      	movs	r1, r5
 800976e:	f7f7 fcb9 	bl	80010e4 <__aeabi_ddiv>
 8009772:	f7f8 fed5 	bl	8002520 <__aeabi_d2iz>
 8009776:	9007      	str	r0, [sp, #28]
 8009778:	f7f8 ff08 	bl	800258c <__aeabi_i2d>
 800977c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800977e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009780:	f7f8 f8b2 	bl	80018e8 <__aeabi_dmul>
 8009784:	0002      	movs	r2, r0
 8009786:	000b      	movs	r3, r1
 8009788:	0020      	movs	r0, r4
 800978a:	0029      	movs	r1, r5
 800978c:	f7f8 fb18 	bl	8001dc0 <__aeabi_dsub>
 8009790:	0033      	movs	r3, r6
 8009792:	9a07      	ldr	r2, [sp, #28]
 8009794:	3601      	adds	r6, #1
 8009796:	3230      	adds	r2, #48	; 0x30
 8009798:	701a      	strb	r2, [r3, #0]
 800979a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800979c:	9608      	str	r6, [sp, #32]
 800979e:	429a      	cmp	r2, r3
 80097a0:	d139      	bne.n	8009816 <_dtoa_r+0x772>
 80097a2:	0002      	movs	r2, r0
 80097a4:	000b      	movs	r3, r1
 80097a6:	f7f7 f961 	bl	8000a6c <__aeabi_dadd>
 80097aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097ae:	0004      	movs	r4, r0
 80097b0:	000d      	movs	r5, r1
 80097b2:	f7f6 fe63 	bl	800047c <__aeabi_dcmpgt>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d11b      	bne.n	80097f2 <_dtoa_r+0x74e>
 80097ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097be:	0020      	movs	r0, r4
 80097c0:	0029      	movs	r1, r5
 80097c2:	f7f6 fe41 	bl	8000448 <__aeabi_dcmpeq>
 80097c6:	2800      	cmp	r0, #0
 80097c8:	d002      	beq.n	80097d0 <_dtoa_r+0x72c>
 80097ca:	9b07      	ldr	r3, [sp, #28]
 80097cc:	07db      	lsls	r3, r3, #31
 80097ce:	d410      	bmi.n	80097f2 <_dtoa_r+0x74e>
 80097d0:	0038      	movs	r0, r7
 80097d2:	9905      	ldr	r1, [sp, #20]
 80097d4:	f000 fe6a 	bl	800a4ac <_Bfree>
 80097d8:	2300      	movs	r3, #0
 80097da:	9a08      	ldr	r2, [sp, #32]
 80097dc:	9802      	ldr	r0, [sp, #8]
 80097de:	7013      	strb	r3, [r2, #0]
 80097e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80097e2:	3001      	adds	r0, #1
 80097e4:	6018      	str	r0, [r3, #0]
 80097e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d100      	bne.n	80097ee <_dtoa_r+0x74a>
 80097ec:	e4a6      	b.n	800913c <_dtoa_r+0x98>
 80097ee:	601a      	str	r2, [r3, #0]
 80097f0:	e4a4      	b.n	800913c <_dtoa_r+0x98>
 80097f2:	9e02      	ldr	r6, [sp, #8]
 80097f4:	9b08      	ldr	r3, [sp, #32]
 80097f6:	9308      	str	r3, [sp, #32]
 80097f8:	3b01      	subs	r3, #1
 80097fa:	781a      	ldrb	r2, [r3, #0]
 80097fc:	2a39      	cmp	r2, #57	; 0x39
 80097fe:	d106      	bne.n	800980e <_dtoa_r+0x76a>
 8009800:	9a06      	ldr	r2, [sp, #24]
 8009802:	429a      	cmp	r2, r3
 8009804:	d1f7      	bne.n	80097f6 <_dtoa_r+0x752>
 8009806:	2230      	movs	r2, #48	; 0x30
 8009808:	9906      	ldr	r1, [sp, #24]
 800980a:	3601      	adds	r6, #1
 800980c:	700a      	strb	r2, [r1, #0]
 800980e:	781a      	ldrb	r2, [r3, #0]
 8009810:	3201      	adds	r2, #1
 8009812:	701a      	strb	r2, [r3, #0]
 8009814:	e784      	b.n	8009720 <_dtoa_r+0x67c>
 8009816:	2200      	movs	r2, #0
 8009818:	4baa      	ldr	r3, [pc, #680]	; (8009ac4 <_dtoa_r+0xa20>)
 800981a:	f7f8 f865 	bl	80018e8 <__aeabi_dmul>
 800981e:	2200      	movs	r2, #0
 8009820:	2300      	movs	r3, #0
 8009822:	0004      	movs	r4, r0
 8009824:	000d      	movs	r5, r1
 8009826:	f7f6 fe0f 	bl	8000448 <__aeabi_dcmpeq>
 800982a:	2800      	cmp	r0, #0
 800982c:	d09b      	beq.n	8009766 <_dtoa_r+0x6c2>
 800982e:	e7cf      	b.n	80097d0 <_dtoa_r+0x72c>
 8009830:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009832:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009834:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009836:	2d00      	cmp	r5, #0
 8009838:	d012      	beq.n	8009860 <_dtoa_r+0x7bc>
 800983a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800983c:	2a01      	cmp	r2, #1
 800983e:	dc66      	bgt.n	800990e <_dtoa_r+0x86a>
 8009840:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009842:	2a00      	cmp	r2, #0
 8009844:	d05d      	beq.n	8009902 <_dtoa_r+0x85e>
 8009846:	4aa0      	ldr	r2, [pc, #640]	; (8009ac8 <_dtoa_r+0xa24>)
 8009848:	189b      	adds	r3, r3, r2
 800984a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800984c:	2101      	movs	r1, #1
 800984e:	18d2      	adds	r2, r2, r3
 8009850:	920a      	str	r2, [sp, #40]	; 0x28
 8009852:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009854:	0038      	movs	r0, r7
 8009856:	18d3      	adds	r3, r2, r3
 8009858:	930d      	str	r3, [sp, #52]	; 0x34
 800985a:	f000 ff23 	bl	800a6a4 <__i2b>
 800985e:	0005      	movs	r5, r0
 8009860:	2c00      	cmp	r4, #0
 8009862:	dd0e      	ble.n	8009882 <_dtoa_r+0x7de>
 8009864:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009866:	2b00      	cmp	r3, #0
 8009868:	dd0b      	ble.n	8009882 <_dtoa_r+0x7de>
 800986a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800986c:	0023      	movs	r3, r4
 800986e:	4294      	cmp	r4, r2
 8009870:	dd00      	ble.n	8009874 <_dtoa_r+0x7d0>
 8009872:	0013      	movs	r3, r2
 8009874:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009876:	1ae4      	subs	r4, r4, r3
 8009878:	1ad2      	subs	r2, r2, r3
 800987a:	920a      	str	r2, [sp, #40]	; 0x28
 800987c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	930d      	str	r3, [sp, #52]	; 0x34
 8009882:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009884:	2b00      	cmp	r3, #0
 8009886:	d01f      	beq.n	80098c8 <_dtoa_r+0x824>
 8009888:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800988a:	2b00      	cmp	r3, #0
 800988c:	d054      	beq.n	8009938 <_dtoa_r+0x894>
 800988e:	2e00      	cmp	r6, #0
 8009890:	dd11      	ble.n	80098b6 <_dtoa_r+0x812>
 8009892:	0029      	movs	r1, r5
 8009894:	0032      	movs	r2, r6
 8009896:	0038      	movs	r0, r7
 8009898:	f000 ffca 	bl	800a830 <__pow5mult>
 800989c:	9a05      	ldr	r2, [sp, #20]
 800989e:	0001      	movs	r1, r0
 80098a0:	0005      	movs	r5, r0
 80098a2:	0038      	movs	r0, r7
 80098a4:	f000 ff14 	bl	800a6d0 <__multiply>
 80098a8:	9905      	ldr	r1, [sp, #20]
 80098aa:	9014      	str	r0, [sp, #80]	; 0x50
 80098ac:	0038      	movs	r0, r7
 80098ae:	f000 fdfd 	bl	800a4ac <_Bfree>
 80098b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80098b4:	9305      	str	r3, [sp, #20]
 80098b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098b8:	1b9a      	subs	r2, r3, r6
 80098ba:	42b3      	cmp	r3, r6
 80098bc:	d004      	beq.n	80098c8 <_dtoa_r+0x824>
 80098be:	0038      	movs	r0, r7
 80098c0:	9905      	ldr	r1, [sp, #20]
 80098c2:	f000 ffb5 	bl	800a830 <__pow5mult>
 80098c6:	9005      	str	r0, [sp, #20]
 80098c8:	2101      	movs	r1, #1
 80098ca:	0038      	movs	r0, r7
 80098cc:	f000 feea 	bl	800a6a4 <__i2b>
 80098d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098d2:	0006      	movs	r6, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	dd31      	ble.n	800993c <_dtoa_r+0x898>
 80098d8:	001a      	movs	r2, r3
 80098da:	0001      	movs	r1, r0
 80098dc:	0038      	movs	r0, r7
 80098de:	f000 ffa7 	bl	800a830 <__pow5mult>
 80098e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80098e4:	0006      	movs	r6, r0
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	dd2d      	ble.n	8009946 <_dtoa_r+0x8a2>
 80098ea:	2300      	movs	r3, #0
 80098ec:	930e      	str	r3, [sp, #56]	; 0x38
 80098ee:	6933      	ldr	r3, [r6, #16]
 80098f0:	3303      	adds	r3, #3
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	18f3      	adds	r3, r6, r3
 80098f6:	6858      	ldr	r0, [r3, #4]
 80098f8:	f000 fe8c 	bl	800a614 <__hi0bits>
 80098fc:	2320      	movs	r3, #32
 80098fe:	1a18      	subs	r0, r3, r0
 8009900:	e039      	b.n	8009976 <_dtoa_r+0x8d2>
 8009902:	2336      	movs	r3, #54	; 0x36
 8009904:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009906:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009908:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800990a:	1a9b      	subs	r3, r3, r2
 800990c:	e79d      	b.n	800984a <_dtoa_r+0x7a6>
 800990e:	9b07      	ldr	r3, [sp, #28]
 8009910:	1e5e      	subs	r6, r3, #1
 8009912:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009914:	42b3      	cmp	r3, r6
 8009916:	db07      	blt.n	8009928 <_dtoa_r+0x884>
 8009918:	1b9e      	subs	r6, r3, r6
 800991a:	9b07      	ldr	r3, [sp, #28]
 800991c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800991e:	2b00      	cmp	r3, #0
 8009920:	da93      	bge.n	800984a <_dtoa_r+0x7a6>
 8009922:	1ae4      	subs	r4, r4, r3
 8009924:	2300      	movs	r3, #0
 8009926:	e790      	b.n	800984a <_dtoa_r+0x7a6>
 8009928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800992a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800992c:	1af3      	subs	r3, r6, r3
 800992e:	18d3      	adds	r3, r2, r3
 8009930:	960e      	str	r6, [sp, #56]	; 0x38
 8009932:	9315      	str	r3, [sp, #84]	; 0x54
 8009934:	2600      	movs	r6, #0
 8009936:	e7f0      	b.n	800991a <_dtoa_r+0x876>
 8009938:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800993a:	e7c0      	b.n	80098be <_dtoa_r+0x81a>
 800993c:	2300      	movs	r3, #0
 800993e:	930e      	str	r3, [sp, #56]	; 0x38
 8009940:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009942:	2b01      	cmp	r3, #1
 8009944:	dc13      	bgt.n	800996e <_dtoa_r+0x8ca>
 8009946:	2300      	movs	r3, #0
 8009948:	930e      	str	r3, [sp, #56]	; 0x38
 800994a:	9b08      	ldr	r3, [sp, #32]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10e      	bne.n	800996e <_dtoa_r+0x8ca>
 8009950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009952:	031b      	lsls	r3, r3, #12
 8009954:	d10b      	bne.n	800996e <_dtoa_r+0x8ca>
 8009956:	4b5d      	ldr	r3, [pc, #372]	; (8009acc <_dtoa_r+0xa28>)
 8009958:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800995a:	4213      	tst	r3, r2
 800995c:	d007      	beq.n	800996e <_dtoa_r+0x8ca>
 800995e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009960:	3301      	adds	r3, #1
 8009962:	930a      	str	r3, [sp, #40]	; 0x28
 8009964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009966:	3301      	adds	r3, #1
 8009968:	930d      	str	r3, [sp, #52]	; 0x34
 800996a:	2301      	movs	r3, #1
 800996c:	930e      	str	r3, [sp, #56]	; 0x38
 800996e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009970:	2001      	movs	r0, #1
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1bb      	bne.n	80098ee <_dtoa_r+0x84a>
 8009976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009978:	221f      	movs	r2, #31
 800997a:	1818      	adds	r0, r3, r0
 800997c:	0003      	movs	r3, r0
 800997e:	4013      	ands	r3, r2
 8009980:	4210      	tst	r0, r2
 8009982:	d046      	beq.n	8009a12 <_dtoa_r+0x96e>
 8009984:	3201      	adds	r2, #1
 8009986:	1ad2      	subs	r2, r2, r3
 8009988:	2a04      	cmp	r2, #4
 800998a:	dd3f      	ble.n	8009a0c <_dtoa_r+0x968>
 800998c:	221c      	movs	r2, #28
 800998e:	1ad3      	subs	r3, r2, r3
 8009990:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009992:	18e4      	adds	r4, r4, r3
 8009994:	18d2      	adds	r2, r2, r3
 8009996:	920a      	str	r2, [sp, #40]	; 0x28
 8009998:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800999a:	18d3      	adds	r3, r2, r3
 800999c:	930d      	str	r3, [sp, #52]	; 0x34
 800999e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	dd05      	ble.n	80099b0 <_dtoa_r+0x90c>
 80099a4:	001a      	movs	r2, r3
 80099a6:	0038      	movs	r0, r7
 80099a8:	9905      	ldr	r1, [sp, #20]
 80099aa:	f000 ff9d 	bl	800a8e8 <__lshift>
 80099ae:	9005      	str	r0, [sp, #20]
 80099b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	dd05      	ble.n	80099c2 <_dtoa_r+0x91e>
 80099b6:	0031      	movs	r1, r6
 80099b8:	001a      	movs	r2, r3
 80099ba:	0038      	movs	r0, r7
 80099bc:	f000 ff94 	bl	800a8e8 <__lshift>
 80099c0:	0006      	movs	r6, r0
 80099c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d026      	beq.n	8009a16 <_dtoa_r+0x972>
 80099c8:	0031      	movs	r1, r6
 80099ca:	9805      	ldr	r0, [sp, #20]
 80099cc:	f000 fffa 	bl	800a9c4 <__mcmp>
 80099d0:	2800      	cmp	r0, #0
 80099d2:	da20      	bge.n	8009a16 <_dtoa_r+0x972>
 80099d4:	9b02      	ldr	r3, [sp, #8]
 80099d6:	220a      	movs	r2, #10
 80099d8:	3b01      	subs	r3, #1
 80099da:	9302      	str	r3, [sp, #8]
 80099dc:	0038      	movs	r0, r7
 80099de:	2300      	movs	r3, #0
 80099e0:	9905      	ldr	r1, [sp, #20]
 80099e2:	f000 fd87 	bl	800a4f4 <__multadd>
 80099e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099e8:	9005      	str	r0, [sp, #20]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d100      	bne.n	80099f0 <_dtoa_r+0x94c>
 80099ee:	e166      	b.n	8009cbe <_dtoa_r+0xc1a>
 80099f0:	2300      	movs	r3, #0
 80099f2:	0029      	movs	r1, r5
 80099f4:	220a      	movs	r2, #10
 80099f6:	0038      	movs	r0, r7
 80099f8:	f000 fd7c 	bl	800a4f4 <__multadd>
 80099fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099fe:	0005      	movs	r5, r0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	dc47      	bgt.n	8009a94 <_dtoa_r+0x9f0>
 8009a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	dc0d      	bgt.n	8009a26 <_dtoa_r+0x982>
 8009a0a:	e043      	b.n	8009a94 <_dtoa_r+0x9f0>
 8009a0c:	2a04      	cmp	r2, #4
 8009a0e:	d0c6      	beq.n	800999e <_dtoa_r+0x8fa>
 8009a10:	0013      	movs	r3, r2
 8009a12:	331c      	adds	r3, #28
 8009a14:	e7bc      	b.n	8009990 <_dtoa_r+0x8ec>
 8009a16:	9b07      	ldr	r3, [sp, #28]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	dc35      	bgt.n	8009a88 <_dtoa_r+0x9e4>
 8009a1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	dd32      	ble.n	8009a88 <_dtoa_r+0x9e4>
 8009a22:	9b07      	ldr	r3, [sp, #28]
 8009a24:	930c      	str	r3, [sp, #48]	; 0x30
 8009a26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d10c      	bne.n	8009a46 <_dtoa_r+0x9a2>
 8009a2c:	0031      	movs	r1, r6
 8009a2e:	2205      	movs	r2, #5
 8009a30:	0038      	movs	r0, r7
 8009a32:	f000 fd5f 	bl	800a4f4 <__multadd>
 8009a36:	0006      	movs	r6, r0
 8009a38:	0001      	movs	r1, r0
 8009a3a:	9805      	ldr	r0, [sp, #20]
 8009a3c:	f000 ffc2 	bl	800a9c4 <__mcmp>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	dd00      	ble.n	8009a46 <_dtoa_r+0x9a2>
 8009a44:	e5a5      	b.n	8009592 <_dtoa_r+0x4ee>
 8009a46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009a48:	43db      	mvns	r3, r3
 8009a4a:	9302      	str	r3, [sp, #8]
 8009a4c:	9b06      	ldr	r3, [sp, #24]
 8009a4e:	9308      	str	r3, [sp, #32]
 8009a50:	2400      	movs	r4, #0
 8009a52:	0031      	movs	r1, r6
 8009a54:	0038      	movs	r0, r7
 8009a56:	f000 fd29 	bl	800a4ac <_Bfree>
 8009a5a:	2d00      	cmp	r5, #0
 8009a5c:	d100      	bne.n	8009a60 <_dtoa_r+0x9bc>
 8009a5e:	e6b7      	b.n	80097d0 <_dtoa_r+0x72c>
 8009a60:	2c00      	cmp	r4, #0
 8009a62:	d005      	beq.n	8009a70 <_dtoa_r+0x9cc>
 8009a64:	42ac      	cmp	r4, r5
 8009a66:	d003      	beq.n	8009a70 <_dtoa_r+0x9cc>
 8009a68:	0021      	movs	r1, r4
 8009a6a:	0038      	movs	r0, r7
 8009a6c:	f000 fd1e 	bl	800a4ac <_Bfree>
 8009a70:	0029      	movs	r1, r5
 8009a72:	0038      	movs	r0, r7
 8009a74:	f000 fd1a 	bl	800a4ac <_Bfree>
 8009a78:	e6aa      	b.n	80097d0 <_dtoa_r+0x72c>
 8009a7a:	2600      	movs	r6, #0
 8009a7c:	0035      	movs	r5, r6
 8009a7e:	e7e2      	b.n	8009a46 <_dtoa_r+0x9a2>
 8009a80:	9602      	str	r6, [sp, #8]
 8009a82:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009a84:	0035      	movs	r5, r6
 8009a86:	e584      	b.n	8009592 <_dtoa_r+0x4ee>
 8009a88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d100      	bne.n	8009a90 <_dtoa_r+0x9ec>
 8009a8e:	e0ce      	b.n	8009c2e <_dtoa_r+0xb8a>
 8009a90:	9b07      	ldr	r3, [sp, #28]
 8009a92:	930c      	str	r3, [sp, #48]	; 0x30
 8009a94:	2c00      	cmp	r4, #0
 8009a96:	dd05      	ble.n	8009aa4 <_dtoa_r+0xa00>
 8009a98:	0029      	movs	r1, r5
 8009a9a:	0022      	movs	r2, r4
 8009a9c:	0038      	movs	r0, r7
 8009a9e:	f000 ff23 	bl	800a8e8 <__lshift>
 8009aa2:	0005      	movs	r5, r0
 8009aa4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aa6:	0028      	movs	r0, r5
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d022      	beq.n	8009af2 <_dtoa_r+0xa4e>
 8009aac:	0038      	movs	r0, r7
 8009aae:	6869      	ldr	r1, [r5, #4]
 8009ab0:	f000 fcb8 	bl	800a424 <_Balloc>
 8009ab4:	1e04      	subs	r4, r0, #0
 8009ab6:	d10f      	bne.n	8009ad8 <_dtoa_r+0xa34>
 8009ab8:	0002      	movs	r2, r0
 8009aba:	4b05      	ldr	r3, [pc, #20]	; (8009ad0 <_dtoa_r+0xa2c>)
 8009abc:	4905      	ldr	r1, [pc, #20]	; (8009ad4 <_dtoa_r+0xa30>)
 8009abe:	f7ff fb06 	bl	80090ce <_dtoa_r+0x2a>
 8009ac2:	46c0      	nop			; (mov r8, r8)
 8009ac4:	40240000 	.word	0x40240000
 8009ac8:	00000433 	.word	0x00000433
 8009acc:	7ff00000 	.word	0x7ff00000
 8009ad0:	0800c087 	.word	0x0800c087
 8009ad4:	000002ea 	.word	0x000002ea
 8009ad8:	0029      	movs	r1, r5
 8009ada:	692b      	ldr	r3, [r5, #16]
 8009adc:	310c      	adds	r1, #12
 8009ade:	1c9a      	adds	r2, r3, #2
 8009ae0:	0092      	lsls	r2, r2, #2
 8009ae2:	300c      	adds	r0, #12
 8009ae4:	f7fd fbe0 	bl	80072a8 <memcpy>
 8009ae8:	2201      	movs	r2, #1
 8009aea:	0021      	movs	r1, r4
 8009aec:	0038      	movs	r0, r7
 8009aee:	f000 fefb 	bl	800a8e8 <__lshift>
 8009af2:	9b06      	ldr	r3, [sp, #24]
 8009af4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009af6:	930a      	str	r3, [sp, #40]	; 0x28
 8009af8:	3b01      	subs	r3, #1
 8009afa:	189b      	adds	r3, r3, r2
 8009afc:	2201      	movs	r2, #1
 8009afe:	002c      	movs	r4, r5
 8009b00:	0005      	movs	r5, r0
 8009b02:	9314      	str	r3, [sp, #80]	; 0x50
 8009b04:	9b08      	ldr	r3, [sp, #32]
 8009b06:	4013      	ands	r3, r2
 8009b08:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b0a:	0031      	movs	r1, r6
 8009b0c:	9805      	ldr	r0, [sp, #20]
 8009b0e:	f7ff fa3d 	bl	8008f8c <quorem>
 8009b12:	0003      	movs	r3, r0
 8009b14:	0021      	movs	r1, r4
 8009b16:	3330      	adds	r3, #48	; 0x30
 8009b18:	900d      	str	r0, [sp, #52]	; 0x34
 8009b1a:	9805      	ldr	r0, [sp, #20]
 8009b1c:	9307      	str	r3, [sp, #28]
 8009b1e:	f000 ff51 	bl	800a9c4 <__mcmp>
 8009b22:	002a      	movs	r2, r5
 8009b24:	900e      	str	r0, [sp, #56]	; 0x38
 8009b26:	0031      	movs	r1, r6
 8009b28:	0038      	movs	r0, r7
 8009b2a:	f000 ff67 	bl	800a9fc <__mdiff>
 8009b2e:	68c3      	ldr	r3, [r0, #12]
 8009b30:	9008      	str	r0, [sp, #32]
 8009b32:	9310      	str	r3, [sp, #64]	; 0x40
 8009b34:	2301      	movs	r3, #1
 8009b36:	930c      	str	r3, [sp, #48]	; 0x30
 8009b38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d104      	bne.n	8009b48 <_dtoa_r+0xaa4>
 8009b3e:	0001      	movs	r1, r0
 8009b40:	9805      	ldr	r0, [sp, #20]
 8009b42:	f000 ff3f 	bl	800a9c4 <__mcmp>
 8009b46:	900c      	str	r0, [sp, #48]	; 0x30
 8009b48:	0038      	movs	r0, r7
 8009b4a:	9908      	ldr	r1, [sp, #32]
 8009b4c:	f000 fcae 	bl	800a4ac <_Bfree>
 8009b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b54:	3301      	adds	r3, #1
 8009b56:	9308      	str	r3, [sp, #32]
 8009b58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	d10c      	bne.n	8009b7c <_dtoa_r+0xad8>
 8009b62:	9b07      	ldr	r3, [sp, #28]
 8009b64:	2b39      	cmp	r3, #57	; 0x39
 8009b66:	d026      	beq.n	8009bb6 <_dtoa_r+0xb12>
 8009b68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	dd02      	ble.n	8009b74 <_dtoa_r+0xad0>
 8009b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b70:	3331      	adds	r3, #49	; 0x31
 8009b72:	9307      	str	r3, [sp, #28]
 8009b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b76:	9a07      	ldr	r2, [sp, #28]
 8009b78:	701a      	strb	r2, [r3, #0]
 8009b7a:	e76a      	b.n	8009a52 <_dtoa_r+0x9ae>
 8009b7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	db04      	blt.n	8009b8c <_dtoa_r+0xae8>
 8009b82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009b84:	4313      	orrs	r3, r2
 8009b86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	d11f      	bne.n	8009bcc <_dtoa_r+0xb28>
 8009b8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	ddf0      	ble.n	8009b74 <_dtoa_r+0xad0>
 8009b92:	9905      	ldr	r1, [sp, #20]
 8009b94:	2201      	movs	r2, #1
 8009b96:	0038      	movs	r0, r7
 8009b98:	f000 fea6 	bl	800a8e8 <__lshift>
 8009b9c:	0031      	movs	r1, r6
 8009b9e:	9005      	str	r0, [sp, #20]
 8009ba0:	f000 ff10 	bl	800a9c4 <__mcmp>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	dc03      	bgt.n	8009bb0 <_dtoa_r+0xb0c>
 8009ba8:	d1e4      	bne.n	8009b74 <_dtoa_r+0xad0>
 8009baa:	9b07      	ldr	r3, [sp, #28]
 8009bac:	07db      	lsls	r3, r3, #31
 8009bae:	d5e1      	bpl.n	8009b74 <_dtoa_r+0xad0>
 8009bb0:	9b07      	ldr	r3, [sp, #28]
 8009bb2:	2b39      	cmp	r3, #57	; 0x39
 8009bb4:	d1db      	bne.n	8009b6e <_dtoa_r+0xaca>
 8009bb6:	2339      	movs	r3, #57	; 0x39
 8009bb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bba:	7013      	strb	r3, [r2, #0]
 8009bbc:	9b08      	ldr	r3, [sp, #32]
 8009bbe:	9308      	str	r3, [sp, #32]
 8009bc0:	3b01      	subs	r3, #1
 8009bc2:	781a      	ldrb	r2, [r3, #0]
 8009bc4:	2a39      	cmp	r2, #57	; 0x39
 8009bc6:	d068      	beq.n	8009c9a <_dtoa_r+0xbf6>
 8009bc8:	3201      	adds	r2, #1
 8009bca:	e7d5      	b.n	8009b78 <_dtoa_r+0xad4>
 8009bcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	dd07      	ble.n	8009be2 <_dtoa_r+0xb3e>
 8009bd2:	9b07      	ldr	r3, [sp, #28]
 8009bd4:	2b39      	cmp	r3, #57	; 0x39
 8009bd6:	d0ee      	beq.n	8009bb6 <_dtoa_r+0xb12>
 8009bd8:	9b07      	ldr	r3, [sp, #28]
 8009bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bdc:	3301      	adds	r3, #1
 8009bde:	7013      	strb	r3, [r2, #0]
 8009be0:	e737      	b.n	8009a52 <_dtoa_r+0x9ae>
 8009be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009be4:	9a07      	ldr	r2, [sp, #28]
 8009be6:	701a      	strb	r2, [r3, #0]
 8009be8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009bea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d03e      	beq.n	8009c6e <_dtoa_r+0xbca>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	220a      	movs	r2, #10
 8009bf4:	9905      	ldr	r1, [sp, #20]
 8009bf6:	0038      	movs	r0, r7
 8009bf8:	f000 fc7c 	bl	800a4f4 <__multadd>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	9005      	str	r0, [sp, #20]
 8009c00:	220a      	movs	r2, #10
 8009c02:	0021      	movs	r1, r4
 8009c04:	0038      	movs	r0, r7
 8009c06:	42ac      	cmp	r4, r5
 8009c08:	d106      	bne.n	8009c18 <_dtoa_r+0xb74>
 8009c0a:	f000 fc73 	bl	800a4f4 <__multadd>
 8009c0e:	0004      	movs	r4, r0
 8009c10:	0005      	movs	r5, r0
 8009c12:	9b08      	ldr	r3, [sp, #32]
 8009c14:	930a      	str	r3, [sp, #40]	; 0x28
 8009c16:	e778      	b.n	8009b0a <_dtoa_r+0xa66>
 8009c18:	f000 fc6c 	bl	800a4f4 <__multadd>
 8009c1c:	0029      	movs	r1, r5
 8009c1e:	0004      	movs	r4, r0
 8009c20:	2300      	movs	r3, #0
 8009c22:	220a      	movs	r2, #10
 8009c24:	0038      	movs	r0, r7
 8009c26:	f000 fc65 	bl	800a4f4 <__multadd>
 8009c2a:	0005      	movs	r5, r0
 8009c2c:	e7f1      	b.n	8009c12 <_dtoa_r+0xb6e>
 8009c2e:	9b07      	ldr	r3, [sp, #28]
 8009c30:	930c      	str	r3, [sp, #48]	; 0x30
 8009c32:	2400      	movs	r4, #0
 8009c34:	0031      	movs	r1, r6
 8009c36:	9805      	ldr	r0, [sp, #20]
 8009c38:	f7ff f9a8 	bl	8008f8c <quorem>
 8009c3c:	9b06      	ldr	r3, [sp, #24]
 8009c3e:	3030      	adds	r0, #48	; 0x30
 8009c40:	5518      	strb	r0, [r3, r4]
 8009c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c44:	3401      	adds	r4, #1
 8009c46:	9007      	str	r0, [sp, #28]
 8009c48:	42a3      	cmp	r3, r4
 8009c4a:	dd07      	ble.n	8009c5c <_dtoa_r+0xbb8>
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	220a      	movs	r2, #10
 8009c50:	0038      	movs	r0, r7
 8009c52:	9905      	ldr	r1, [sp, #20]
 8009c54:	f000 fc4e 	bl	800a4f4 <__multadd>
 8009c58:	9005      	str	r0, [sp, #20]
 8009c5a:	e7eb      	b.n	8009c34 <_dtoa_r+0xb90>
 8009c5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c5e:	2001      	movs	r0, #1
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	dd00      	ble.n	8009c66 <_dtoa_r+0xbc2>
 8009c64:	0018      	movs	r0, r3
 8009c66:	2400      	movs	r4, #0
 8009c68:	9b06      	ldr	r3, [sp, #24]
 8009c6a:	181b      	adds	r3, r3, r0
 8009c6c:	9308      	str	r3, [sp, #32]
 8009c6e:	9905      	ldr	r1, [sp, #20]
 8009c70:	2201      	movs	r2, #1
 8009c72:	0038      	movs	r0, r7
 8009c74:	f000 fe38 	bl	800a8e8 <__lshift>
 8009c78:	0031      	movs	r1, r6
 8009c7a:	9005      	str	r0, [sp, #20]
 8009c7c:	f000 fea2 	bl	800a9c4 <__mcmp>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	dc9b      	bgt.n	8009bbc <_dtoa_r+0xb18>
 8009c84:	d102      	bne.n	8009c8c <_dtoa_r+0xbe8>
 8009c86:	9b07      	ldr	r3, [sp, #28]
 8009c88:	07db      	lsls	r3, r3, #31
 8009c8a:	d497      	bmi.n	8009bbc <_dtoa_r+0xb18>
 8009c8c:	9b08      	ldr	r3, [sp, #32]
 8009c8e:	9308      	str	r3, [sp, #32]
 8009c90:	3b01      	subs	r3, #1
 8009c92:	781a      	ldrb	r2, [r3, #0]
 8009c94:	2a30      	cmp	r2, #48	; 0x30
 8009c96:	d0fa      	beq.n	8009c8e <_dtoa_r+0xbea>
 8009c98:	e6db      	b.n	8009a52 <_dtoa_r+0x9ae>
 8009c9a:	9a06      	ldr	r2, [sp, #24]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d18e      	bne.n	8009bbe <_dtoa_r+0xb1a>
 8009ca0:	9b02      	ldr	r3, [sp, #8]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	9302      	str	r3, [sp, #8]
 8009ca6:	2331      	movs	r3, #49	; 0x31
 8009ca8:	e799      	b.n	8009bde <_dtoa_r+0xb3a>
 8009caa:	4b09      	ldr	r3, [pc, #36]	; (8009cd0 <_dtoa_r+0xc2c>)
 8009cac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009cae:	9306      	str	r3, [sp, #24]
 8009cb0:	4b08      	ldr	r3, [pc, #32]	; (8009cd4 <_dtoa_r+0xc30>)
 8009cb2:	2a00      	cmp	r2, #0
 8009cb4:	d001      	beq.n	8009cba <_dtoa_r+0xc16>
 8009cb6:	f7ff fa3f 	bl	8009138 <_dtoa_r+0x94>
 8009cba:	f7ff fa3f 	bl	800913c <_dtoa_r+0x98>
 8009cbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	dcb6      	bgt.n	8009c32 <_dtoa_r+0xb8e>
 8009cc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	dd00      	ble.n	8009ccc <_dtoa_r+0xc28>
 8009cca:	e6ac      	b.n	8009a26 <_dtoa_r+0x982>
 8009ccc:	e7b1      	b.n	8009c32 <_dtoa_r+0xb8e>
 8009cce:	46c0      	nop			; (mov r8, r8)
 8009cd0:	0800c008 	.word	0x0800c008
 8009cd4:	0800c010 	.word	0x0800c010

08009cd8 <rshift>:
 8009cd8:	0002      	movs	r2, r0
 8009cda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cdc:	6904      	ldr	r4, [r0, #16]
 8009cde:	3214      	adds	r2, #20
 8009ce0:	0013      	movs	r3, r2
 8009ce2:	b085      	sub	sp, #20
 8009ce4:	114f      	asrs	r7, r1, #5
 8009ce6:	42bc      	cmp	r4, r7
 8009ce8:	dd31      	ble.n	8009d4e <rshift+0x76>
 8009cea:	00bb      	lsls	r3, r7, #2
 8009cec:	18d3      	adds	r3, r2, r3
 8009cee:	261f      	movs	r6, #31
 8009cf0:	9301      	str	r3, [sp, #4]
 8009cf2:	000b      	movs	r3, r1
 8009cf4:	00a5      	lsls	r5, r4, #2
 8009cf6:	4033      	ands	r3, r6
 8009cf8:	1955      	adds	r5, r2, r5
 8009cfa:	9302      	str	r3, [sp, #8]
 8009cfc:	4231      	tst	r1, r6
 8009cfe:	d10c      	bne.n	8009d1a <rshift+0x42>
 8009d00:	0016      	movs	r6, r2
 8009d02:	9901      	ldr	r1, [sp, #4]
 8009d04:	428d      	cmp	r5, r1
 8009d06:	d838      	bhi.n	8009d7a <rshift+0xa2>
 8009d08:	9901      	ldr	r1, [sp, #4]
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	3903      	subs	r1, #3
 8009d0e:	428d      	cmp	r5, r1
 8009d10:	d301      	bcc.n	8009d16 <rshift+0x3e>
 8009d12:	1be3      	subs	r3, r4, r7
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	18d3      	adds	r3, r2, r3
 8009d18:	e019      	b.n	8009d4e <rshift+0x76>
 8009d1a:	2120      	movs	r1, #32
 8009d1c:	9b02      	ldr	r3, [sp, #8]
 8009d1e:	9e01      	ldr	r6, [sp, #4]
 8009d20:	1acb      	subs	r3, r1, r3
 8009d22:	9303      	str	r3, [sp, #12]
 8009d24:	ce02      	ldmia	r6!, {r1}
 8009d26:	9b02      	ldr	r3, [sp, #8]
 8009d28:	4694      	mov	ip, r2
 8009d2a:	40d9      	lsrs	r1, r3
 8009d2c:	9100      	str	r1, [sp, #0]
 8009d2e:	42b5      	cmp	r5, r6
 8009d30:	d816      	bhi.n	8009d60 <rshift+0x88>
 8009d32:	9e01      	ldr	r6, [sp, #4]
 8009d34:	2300      	movs	r3, #0
 8009d36:	3601      	adds	r6, #1
 8009d38:	42b5      	cmp	r5, r6
 8009d3a:	d302      	bcc.n	8009d42 <rshift+0x6a>
 8009d3c:	1be3      	subs	r3, r4, r7
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	3b04      	subs	r3, #4
 8009d42:	9900      	ldr	r1, [sp, #0]
 8009d44:	18d3      	adds	r3, r2, r3
 8009d46:	6019      	str	r1, [r3, #0]
 8009d48:	2900      	cmp	r1, #0
 8009d4a:	d000      	beq.n	8009d4e <rshift+0x76>
 8009d4c:	3304      	adds	r3, #4
 8009d4e:	1a99      	subs	r1, r3, r2
 8009d50:	1089      	asrs	r1, r1, #2
 8009d52:	6101      	str	r1, [r0, #16]
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d101      	bne.n	8009d5c <rshift+0x84>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	6143      	str	r3, [r0, #20]
 8009d5c:	b005      	add	sp, #20
 8009d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d60:	6833      	ldr	r3, [r6, #0]
 8009d62:	9903      	ldr	r1, [sp, #12]
 8009d64:	408b      	lsls	r3, r1
 8009d66:	9900      	ldr	r1, [sp, #0]
 8009d68:	4319      	orrs	r1, r3
 8009d6a:	4663      	mov	r3, ip
 8009d6c:	c302      	stmia	r3!, {r1}
 8009d6e:	469c      	mov	ip, r3
 8009d70:	ce02      	ldmia	r6!, {r1}
 8009d72:	9b02      	ldr	r3, [sp, #8]
 8009d74:	40d9      	lsrs	r1, r3
 8009d76:	9100      	str	r1, [sp, #0]
 8009d78:	e7d9      	b.n	8009d2e <rshift+0x56>
 8009d7a:	c908      	ldmia	r1!, {r3}
 8009d7c:	c608      	stmia	r6!, {r3}
 8009d7e:	e7c1      	b.n	8009d04 <rshift+0x2c>

08009d80 <__hexdig_fun>:
 8009d80:	0002      	movs	r2, r0
 8009d82:	3a30      	subs	r2, #48	; 0x30
 8009d84:	0003      	movs	r3, r0
 8009d86:	2a09      	cmp	r2, #9
 8009d88:	d802      	bhi.n	8009d90 <__hexdig_fun+0x10>
 8009d8a:	3b20      	subs	r3, #32
 8009d8c:	b2d8      	uxtb	r0, r3
 8009d8e:	4770      	bx	lr
 8009d90:	0002      	movs	r2, r0
 8009d92:	3a61      	subs	r2, #97	; 0x61
 8009d94:	2a05      	cmp	r2, #5
 8009d96:	d801      	bhi.n	8009d9c <__hexdig_fun+0x1c>
 8009d98:	3b47      	subs	r3, #71	; 0x47
 8009d9a:	e7f7      	b.n	8009d8c <__hexdig_fun+0xc>
 8009d9c:	001a      	movs	r2, r3
 8009d9e:	3a41      	subs	r2, #65	; 0x41
 8009da0:	2000      	movs	r0, #0
 8009da2:	2a05      	cmp	r2, #5
 8009da4:	d8f3      	bhi.n	8009d8e <__hexdig_fun+0xe>
 8009da6:	3b27      	subs	r3, #39	; 0x27
 8009da8:	e7f0      	b.n	8009d8c <__hexdig_fun+0xc>
	...

08009dac <__gethex>:
 8009dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dae:	b08d      	sub	sp, #52	; 0x34
 8009db0:	930a      	str	r3, [sp, #40]	; 0x28
 8009db2:	4bbf      	ldr	r3, [pc, #764]	; (800a0b0 <__gethex+0x304>)
 8009db4:	9005      	str	r0, [sp, #20]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	9109      	str	r1, [sp, #36]	; 0x24
 8009dba:	0018      	movs	r0, r3
 8009dbc:	9202      	str	r2, [sp, #8]
 8009dbe:	9307      	str	r3, [sp, #28]
 8009dc0:	f7f6 f9a0 	bl	8000104 <strlen>
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	9b07      	ldr	r3, [sp, #28]
 8009dc8:	4252      	negs	r2, r2
 8009dca:	181b      	adds	r3, r3, r0
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	9003      	str	r0, [sp, #12]
 8009dd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dd6:	6819      	ldr	r1, [r3, #0]
 8009dd8:	1c8b      	adds	r3, r1, #2
 8009dda:	1a52      	subs	r2, r2, r1
 8009ddc:	18d1      	adds	r1, r2, r3
 8009dde:	9301      	str	r3, [sp, #4]
 8009de0:	9108      	str	r1, [sp, #32]
 8009de2:	9901      	ldr	r1, [sp, #4]
 8009de4:	3301      	adds	r3, #1
 8009de6:	7808      	ldrb	r0, [r1, #0]
 8009de8:	2830      	cmp	r0, #48	; 0x30
 8009dea:	d0f7      	beq.n	8009ddc <__gethex+0x30>
 8009dec:	f7ff ffc8 	bl	8009d80 <__hexdig_fun>
 8009df0:	2300      	movs	r3, #0
 8009df2:	001c      	movs	r4, r3
 8009df4:	9304      	str	r3, [sp, #16]
 8009df6:	4298      	cmp	r0, r3
 8009df8:	d11f      	bne.n	8009e3a <__gethex+0x8e>
 8009dfa:	9a03      	ldr	r2, [sp, #12]
 8009dfc:	9907      	ldr	r1, [sp, #28]
 8009dfe:	9801      	ldr	r0, [sp, #4]
 8009e00:	f001 f96e 	bl	800b0e0 <strncmp>
 8009e04:	0007      	movs	r7, r0
 8009e06:	42a0      	cmp	r0, r4
 8009e08:	d000      	beq.n	8009e0c <__gethex+0x60>
 8009e0a:	e06b      	b.n	8009ee4 <__gethex+0x138>
 8009e0c:	9b01      	ldr	r3, [sp, #4]
 8009e0e:	9a03      	ldr	r2, [sp, #12]
 8009e10:	5c98      	ldrb	r0, [r3, r2]
 8009e12:	189d      	adds	r5, r3, r2
 8009e14:	f7ff ffb4 	bl	8009d80 <__hexdig_fun>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	9304      	str	r3, [sp, #16]
 8009e1c:	42a0      	cmp	r0, r4
 8009e1e:	d030      	beq.n	8009e82 <__gethex+0xd6>
 8009e20:	9501      	str	r5, [sp, #4]
 8009e22:	9b01      	ldr	r3, [sp, #4]
 8009e24:	7818      	ldrb	r0, [r3, #0]
 8009e26:	2830      	cmp	r0, #48	; 0x30
 8009e28:	d009      	beq.n	8009e3e <__gethex+0x92>
 8009e2a:	f7ff ffa9 	bl	8009d80 <__hexdig_fun>
 8009e2e:	4242      	negs	r2, r0
 8009e30:	4142      	adcs	r2, r0
 8009e32:	2301      	movs	r3, #1
 8009e34:	002c      	movs	r4, r5
 8009e36:	9204      	str	r2, [sp, #16]
 8009e38:	9308      	str	r3, [sp, #32]
 8009e3a:	9d01      	ldr	r5, [sp, #4]
 8009e3c:	e004      	b.n	8009e48 <__gethex+0x9c>
 8009e3e:	9b01      	ldr	r3, [sp, #4]
 8009e40:	3301      	adds	r3, #1
 8009e42:	9301      	str	r3, [sp, #4]
 8009e44:	e7ed      	b.n	8009e22 <__gethex+0x76>
 8009e46:	3501      	adds	r5, #1
 8009e48:	7828      	ldrb	r0, [r5, #0]
 8009e4a:	f7ff ff99 	bl	8009d80 <__hexdig_fun>
 8009e4e:	1e07      	subs	r7, r0, #0
 8009e50:	d1f9      	bne.n	8009e46 <__gethex+0x9a>
 8009e52:	0028      	movs	r0, r5
 8009e54:	9a03      	ldr	r2, [sp, #12]
 8009e56:	9907      	ldr	r1, [sp, #28]
 8009e58:	f001 f942 	bl	800b0e0 <strncmp>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	d10e      	bne.n	8009e7e <__gethex+0xd2>
 8009e60:	2c00      	cmp	r4, #0
 8009e62:	d107      	bne.n	8009e74 <__gethex+0xc8>
 8009e64:	9b03      	ldr	r3, [sp, #12]
 8009e66:	18ed      	adds	r5, r5, r3
 8009e68:	002c      	movs	r4, r5
 8009e6a:	7828      	ldrb	r0, [r5, #0]
 8009e6c:	f7ff ff88 	bl	8009d80 <__hexdig_fun>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	d102      	bne.n	8009e7a <__gethex+0xce>
 8009e74:	1b64      	subs	r4, r4, r5
 8009e76:	00a7      	lsls	r7, r4, #2
 8009e78:	e003      	b.n	8009e82 <__gethex+0xd6>
 8009e7a:	3501      	adds	r5, #1
 8009e7c:	e7f5      	b.n	8009e6a <__gethex+0xbe>
 8009e7e:	2c00      	cmp	r4, #0
 8009e80:	d1f8      	bne.n	8009e74 <__gethex+0xc8>
 8009e82:	2220      	movs	r2, #32
 8009e84:	782b      	ldrb	r3, [r5, #0]
 8009e86:	002e      	movs	r6, r5
 8009e88:	4393      	bics	r3, r2
 8009e8a:	2b50      	cmp	r3, #80	; 0x50
 8009e8c:	d11d      	bne.n	8009eca <__gethex+0x11e>
 8009e8e:	786b      	ldrb	r3, [r5, #1]
 8009e90:	2b2b      	cmp	r3, #43	; 0x2b
 8009e92:	d02c      	beq.n	8009eee <__gethex+0x142>
 8009e94:	2b2d      	cmp	r3, #45	; 0x2d
 8009e96:	d02e      	beq.n	8009ef6 <__gethex+0x14a>
 8009e98:	2300      	movs	r3, #0
 8009e9a:	1c6e      	adds	r6, r5, #1
 8009e9c:	9306      	str	r3, [sp, #24]
 8009e9e:	7830      	ldrb	r0, [r6, #0]
 8009ea0:	f7ff ff6e 	bl	8009d80 <__hexdig_fun>
 8009ea4:	1e43      	subs	r3, r0, #1
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	2b18      	cmp	r3, #24
 8009eaa:	d82b      	bhi.n	8009f04 <__gethex+0x158>
 8009eac:	3810      	subs	r0, #16
 8009eae:	0004      	movs	r4, r0
 8009eb0:	7870      	ldrb	r0, [r6, #1]
 8009eb2:	f7ff ff65 	bl	8009d80 <__hexdig_fun>
 8009eb6:	1e43      	subs	r3, r0, #1
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	3601      	adds	r6, #1
 8009ebc:	2b18      	cmp	r3, #24
 8009ebe:	d91c      	bls.n	8009efa <__gethex+0x14e>
 8009ec0:	9b06      	ldr	r3, [sp, #24]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d000      	beq.n	8009ec8 <__gethex+0x11c>
 8009ec6:	4264      	negs	r4, r4
 8009ec8:	193f      	adds	r7, r7, r4
 8009eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ecc:	601e      	str	r6, [r3, #0]
 8009ece:	9b04      	ldr	r3, [sp, #16]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d019      	beq.n	8009f08 <__gethex+0x15c>
 8009ed4:	2600      	movs	r6, #0
 8009ed6:	9b08      	ldr	r3, [sp, #32]
 8009ed8:	42b3      	cmp	r3, r6
 8009eda:	d100      	bne.n	8009ede <__gethex+0x132>
 8009edc:	3606      	adds	r6, #6
 8009ede:	0030      	movs	r0, r6
 8009ee0:	b00d      	add	sp, #52	; 0x34
 8009ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	2700      	movs	r7, #0
 8009ee8:	9d01      	ldr	r5, [sp, #4]
 8009eea:	9304      	str	r3, [sp, #16]
 8009eec:	e7c9      	b.n	8009e82 <__gethex+0xd6>
 8009eee:	2300      	movs	r3, #0
 8009ef0:	9306      	str	r3, [sp, #24]
 8009ef2:	1cae      	adds	r6, r5, #2
 8009ef4:	e7d3      	b.n	8009e9e <__gethex+0xf2>
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e7fa      	b.n	8009ef0 <__gethex+0x144>
 8009efa:	230a      	movs	r3, #10
 8009efc:	435c      	muls	r4, r3
 8009efe:	1824      	adds	r4, r4, r0
 8009f00:	3c10      	subs	r4, #16
 8009f02:	e7d5      	b.n	8009eb0 <__gethex+0x104>
 8009f04:	002e      	movs	r6, r5
 8009f06:	e7e0      	b.n	8009eca <__gethex+0x11e>
 8009f08:	9b01      	ldr	r3, [sp, #4]
 8009f0a:	9904      	ldr	r1, [sp, #16]
 8009f0c:	1aeb      	subs	r3, r5, r3
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	2b07      	cmp	r3, #7
 8009f12:	dc0a      	bgt.n	8009f2a <__gethex+0x17e>
 8009f14:	9805      	ldr	r0, [sp, #20]
 8009f16:	f000 fa85 	bl	800a424 <_Balloc>
 8009f1a:	1e04      	subs	r4, r0, #0
 8009f1c:	d108      	bne.n	8009f30 <__gethex+0x184>
 8009f1e:	0002      	movs	r2, r0
 8009f20:	21de      	movs	r1, #222	; 0xde
 8009f22:	4b64      	ldr	r3, [pc, #400]	; (800a0b4 <__gethex+0x308>)
 8009f24:	4864      	ldr	r0, [pc, #400]	; (800a0b8 <__gethex+0x30c>)
 8009f26:	f001 f8fb 	bl	800b120 <__assert_func>
 8009f2a:	3101      	adds	r1, #1
 8009f2c:	105b      	asrs	r3, r3, #1
 8009f2e:	e7ef      	b.n	8009f10 <__gethex+0x164>
 8009f30:	0003      	movs	r3, r0
 8009f32:	3314      	adds	r3, #20
 8009f34:	9304      	str	r3, [sp, #16]
 8009f36:	9309      	str	r3, [sp, #36]	; 0x24
 8009f38:	2300      	movs	r3, #0
 8009f3a:	001e      	movs	r6, r3
 8009f3c:	9306      	str	r3, [sp, #24]
 8009f3e:	9b01      	ldr	r3, [sp, #4]
 8009f40:	42ab      	cmp	r3, r5
 8009f42:	d340      	bcc.n	8009fc6 <__gethex+0x21a>
 8009f44:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009f46:	9b04      	ldr	r3, [sp, #16]
 8009f48:	c540      	stmia	r5!, {r6}
 8009f4a:	1aed      	subs	r5, r5, r3
 8009f4c:	10ad      	asrs	r5, r5, #2
 8009f4e:	0030      	movs	r0, r6
 8009f50:	6125      	str	r5, [r4, #16]
 8009f52:	f000 fb5f 	bl	800a614 <__hi0bits>
 8009f56:	9b02      	ldr	r3, [sp, #8]
 8009f58:	016d      	lsls	r5, r5, #5
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	1a2e      	subs	r6, r5, r0
 8009f5e:	9301      	str	r3, [sp, #4]
 8009f60:	429e      	cmp	r6, r3
 8009f62:	dd5a      	ble.n	800a01a <__gethex+0x26e>
 8009f64:	1af6      	subs	r6, r6, r3
 8009f66:	0031      	movs	r1, r6
 8009f68:	0020      	movs	r0, r4
 8009f6a:	f000 ff01 	bl	800ad70 <__any_on>
 8009f6e:	1e05      	subs	r5, r0, #0
 8009f70:	d016      	beq.n	8009fa0 <__gethex+0x1f4>
 8009f72:	2501      	movs	r5, #1
 8009f74:	211f      	movs	r1, #31
 8009f76:	0028      	movs	r0, r5
 8009f78:	1e73      	subs	r3, r6, #1
 8009f7a:	4019      	ands	r1, r3
 8009f7c:	4088      	lsls	r0, r1
 8009f7e:	0001      	movs	r1, r0
 8009f80:	115a      	asrs	r2, r3, #5
 8009f82:	9804      	ldr	r0, [sp, #16]
 8009f84:	0092      	lsls	r2, r2, #2
 8009f86:	5812      	ldr	r2, [r2, r0]
 8009f88:	420a      	tst	r2, r1
 8009f8a:	d009      	beq.n	8009fa0 <__gethex+0x1f4>
 8009f8c:	42ab      	cmp	r3, r5
 8009f8e:	dd06      	ble.n	8009f9e <__gethex+0x1f2>
 8009f90:	0020      	movs	r0, r4
 8009f92:	1eb1      	subs	r1, r6, #2
 8009f94:	f000 feec 	bl	800ad70 <__any_on>
 8009f98:	3502      	adds	r5, #2
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	d100      	bne.n	8009fa0 <__gethex+0x1f4>
 8009f9e:	2502      	movs	r5, #2
 8009fa0:	0031      	movs	r1, r6
 8009fa2:	0020      	movs	r0, r4
 8009fa4:	f7ff fe98 	bl	8009cd8 <rshift>
 8009fa8:	19bf      	adds	r7, r7, r6
 8009faa:	9b02      	ldr	r3, [sp, #8]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	9303      	str	r3, [sp, #12]
 8009fb0:	42bb      	cmp	r3, r7
 8009fb2:	da42      	bge.n	800a03a <__gethex+0x28e>
 8009fb4:	0021      	movs	r1, r4
 8009fb6:	9805      	ldr	r0, [sp, #20]
 8009fb8:	f000 fa78 	bl	800a4ac <_Bfree>
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009fc0:	26a3      	movs	r6, #163	; 0xa3
 8009fc2:	6013      	str	r3, [r2, #0]
 8009fc4:	e78b      	b.n	8009ede <__gethex+0x132>
 8009fc6:	1e6b      	subs	r3, r5, #1
 8009fc8:	9308      	str	r3, [sp, #32]
 8009fca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d014      	beq.n	8009ffc <__gethex+0x250>
 8009fd2:	9b06      	ldr	r3, [sp, #24]
 8009fd4:	2b20      	cmp	r3, #32
 8009fd6:	d104      	bne.n	8009fe2 <__gethex+0x236>
 8009fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fda:	c340      	stmia	r3!, {r6}
 8009fdc:	2600      	movs	r6, #0
 8009fde:	9309      	str	r3, [sp, #36]	; 0x24
 8009fe0:	9606      	str	r6, [sp, #24]
 8009fe2:	9b08      	ldr	r3, [sp, #32]
 8009fe4:	7818      	ldrb	r0, [r3, #0]
 8009fe6:	f7ff fecb 	bl	8009d80 <__hexdig_fun>
 8009fea:	230f      	movs	r3, #15
 8009fec:	4018      	ands	r0, r3
 8009fee:	9b06      	ldr	r3, [sp, #24]
 8009ff0:	9d08      	ldr	r5, [sp, #32]
 8009ff2:	4098      	lsls	r0, r3
 8009ff4:	3304      	adds	r3, #4
 8009ff6:	4306      	orrs	r6, r0
 8009ff8:	9306      	str	r3, [sp, #24]
 8009ffa:	e7a0      	b.n	8009f3e <__gethex+0x192>
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	9a03      	ldr	r2, [sp, #12]
 800a000:	1a9d      	subs	r5, r3, r2
 800a002:	9b08      	ldr	r3, [sp, #32]
 800a004:	195d      	adds	r5, r3, r5
 800a006:	9b01      	ldr	r3, [sp, #4]
 800a008:	429d      	cmp	r5, r3
 800a00a:	d3e2      	bcc.n	8009fd2 <__gethex+0x226>
 800a00c:	0028      	movs	r0, r5
 800a00e:	9907      	ldr	r1, [sp, #28]
 800a010:	f001 f866 	bl	800b0e0 <strncmp>
 800a014:	2800      	cmp	r0, #0
 800a016:	d1dc      	bne.n	8009fd2 <__gethex+0x226>
 800a018:	e791      	b.n	8009f3e <__gethex+0x192>
 800a01a:	9b01      	ldr	r3, [sp, #4]
 800a01c:	2500      	movs	r5, #0
 800a01e:	429e      	cmp	r6, r3
 800a020:	dac3      	bge.n	8009faa <__gethex+0x1fe>
 800a022:	1b9e      	subs	r6, r3, r6
 800a024:	0021      	movs	r1, r4
 800a026:	0032      	movs	r2, r6
 800a028:	9805      	ldr	r0, [sp, #20]
 800a02a:	f000 fc5d 	bl	800a8e8 <__lshift>
 800a02e:	0003      	movs	r3, r0
 800a030:	3314      	adds	r3, #20
 800a032:	0004      	movs	r4, r0
 800a034:	1bbf      	subs	r7, r7, r6
 800a036:	9304      	str	r3, [sp, #16]
 800a038:	e7b7      	b.n	8009faa <__gethex+0x1fe>
 800a03a:	9b02      	ldr	r3, [sp, #8]
 800a03c:	685e      	ldr	r6, [r3, #4]
 800a03e:	42be      	cmp	r6, r7
 800a040:	dd71      	ble.n	800a126 <__gethex+0x37a>
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	1bf6      	subs	r6, r6, r7
 800a046:	42b3      	cmp	r3, r6
 800a048:	dc38      	bgt.n	800a0bc <__gethex+0x310>
 800a04a:	9b02      	ldr	r3, [sp, #8]
 800a04c:	68db      	ldr	r3, [r3, #12]
 800a04e:	2b02      	cmp	r3, #2
 800a050:	d026      	beq.n	800a0a0 <__gethex+0x2f4>
 800a052:	2b03      	cmp	r3, #3
 800a054:	d028      	beq.n	800a0a8 <__gethex+0x2fc>
 800a056:	2b01      	cmp	r3, #1
 800a058:	d119      	bne.n	800a08e <__gethex+0x2e2>
 800a05a:	9b01      	ldr	r3, [sp, #4]
 800a05c:	42b3      	cmp	r3, r6
 800a05e:	d116      	bne.n	800a08e <__gethex+0x2e2>
 800a060:	2b01      	cmp	r3, #1
 800a062:	d10d      	bne.n	800a080 <__gethex+0x2d4>
 800a064:	9b02      	ldr	r3, [sp, #8]
 800a066:	2662      	movs	r6, #98	; 0x62
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	9301      	str	r3, [sp, #4]
 800a06c:	9a01      	ldr	r2, [sp, #4]
 800a06e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a070:	601a      	str	r2, [r3, #0]
 800a072:	2301      	movs	r3, #1
 800a074:	9a04      	ldr	r2, [sp, #16]
 800a076:	6123      	str	r3, [r4, #16]
 800a078:	6013      	str	r3, [r2, #0]
 800a07a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a07c:	601c      	str	r4, [r3, #0]
 800a07e:	e72e      	b.n	8009ede <__gethex+0x132>
 800a080:	9901      	ldr	r1, [sp, #4]
 800a082:	0020      	movs	r0, r4
 800a084:	3901      	subs	r1, #1
 800a086:	f000 fe73 	bl	800ad70 <__any_on>
 800a08a:	2800      	cmp	r0, #0
 800a08c:	d1ea      	bne.n	800a064 <__gethex+0x2b8>
 800a08e:	0021      	movs	r1, r4
 800a090:	9805      	ldr	r0, [sp, #20]
 800a092:	f000 fa0b 	bl	800a4ac <_Bfree>
 800a096:	2300      	movs	r3, #0
 800a098:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a09a:	2650      	movs	r6, #80	; 0x50
 800a09c:	6013      	str	r3, [r2, #0]
 800a09e:	e71e      	b.n	8009ede <__gethex+0x132>
 800a0a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1f3      	bne.n	800a08e <__gethex+0x2e2>
 800a0a6:	e7dd      	b.n	800a064 <__gethex+0x2b8>
 800a0a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1da      	bne.n	800a064 <__gethex+0x2b8>
 800a0ae:	e7ee      	b.n	800a08e <__gethex+0x2e2>
 800a0b0:	0800c100 	.word	0x0800c100
 800a0b4:	0800c087 	.word	0x0800c087
 800a0b8:	0800c098 	.word	0x0800c098
 800a0bc:	1e77      	subs	r7, r6, #1
 800a0be:	2d00      	cmp	r5, #0
 800a0c0:	d12f      	bne.n	800a122 <__gethex+0x376>
 800a0c2:	2f00      	cmp	r7, #0
 800a0c4:	d004      	beq.n	800a0d0 <__gethex+0x324>
 800a0c6:	0039      	movs	r1, r7
 800a0c8:	0020      	movs	r0, r4
 800a0ca:	f000 fe51 	bl	800ad70 <__any_on>
 800a0ce:	0005      	movs	r5, r0
 800a0d0:	231f      	movs	r3, #31
 800a0d2:	117a      	asrs	r2, r7, #5
 800a0d4:	401f      	ands	r7, r3
 800a0d6:	3b1e      	subs	r3, #30
 800a0d8:	40bb      	lsls	r3, r7
 800a0da:	9904      	ldr	r1, [sp, #16]
 800a0dc:	0092      	lsls	r2, r2, #2
 800a0de:	5852      	ldr	r2, [r2, r1]
 800a0e0:	421a      	tst	r2, r3
 800a0e2:	d001      	beq.n	800a0e8 <__gethex+0x33c>
 800a0e4:	2302      	movs	r3, #2
 800a0e6:	431d      	orrs	r5, r3
 800a0e8:	9b01      	ldr	r3, [sp, #4]
 800a0ea:	0031      	movs	r1, r6
 800a0ec:	1b9b      	subs	r3, r3, r6
 800a0ee:	2602      	movs	r6, #2
 800a0f0:	0020      	movs	r0, r4
 800a0f2:	9301      	str	r3, [sp, #4]
 800a0f4:	f7ff fdf0 	bl	8009cd8 <rshift>
 800a0f8:	9b02      	ldr	r3, [sp, #8]
 800a0fa:	685f      	ldr	r7, [r3, #4]
 800a0fc:	2d00      	cmp	r5, #0
 800a0fe:	d041      	beq.n	800a184 <__gethex+0x3d8>
 800a100:	9b02      	ldr	r3, [sp, #8]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	2b02      	cmp	r3, #2
 800a106:	d010      	beq.n	800a12a <__gethex+0x37e>
 800a108:	2b03      	cmp	r3, #3
 800a10a:	d012      	beq.n	800a132 <__gethex+0x386>
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d106      	bne.n	800a11e <__gethex+0x372>
 800a110:	07aa      	lsls	r2, r5, #30
 800a112:	d504      	bpl.n	800a11e <__gethex+0x372>
 800a114:	9a04      	ldr	r2, [sp, #16]
 800a116:	6810      	ldr	r0, [r2, #0]
 800a118:	4305      	orrs	r5, r0
 800a11a:	421d      	tst	r5, r3
 800a11c:	d10c      	bne.n	800a138 <__gethex+0x38c>
 800a11e:	2310      	movs	r3, #16
 800a120:	e02f      	b.n	800a182 <__gethex+0x3d6>
 800a122:	2501      	movs	r5, #1
 800a124:	e7d4      	b.n	800a0d0 <__gethex+0x324>
 800a126:	2601      	movs	r6, #1
 800a128:	e7e8      	b.n	800a0fc <__gethex+0x350>
 800a12a:	2301      	movs	r3, #1
 800a12c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a12e:	1a9b      	subs	r3, r3, r2
 800a130:	9313      	str	r3, [sp, #76]	; 0x4c
 800a132:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a134:	2b00      	cmp	r3, #0
 800a136:	d0f2      	beq.n	800a11e <__gethex+0x372>
 800a138:	6923      	ldr	r3, [r4, #16]
 800a13a:	2000      	movs	r0, #0
 800a13c:	9303      	str	r3, [sp, #12]
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	9304      	str	r3, [sp, #16]
 800a142:	0023      	movs	r3, r4
 800a144:	9a04      	ldr	r2, [sp, #16]
 800a146:	3314      	adds	r3, #20
 800a148:	1899      	adds	r1, r3, r2
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	1c55      	adds	r5, r2, #1
 800a14e:	d01e      	beq.n	800a18e <__gethex+0x3e2>
 800a150:	3201      	adds	r2, #1
 800a152:	601a      	str	r2, [r3, #0]
 800a154:	0023      	movs	r3, r4
 800a156:	3314      	adds	r3, #20
 800a158:	2e02      	cmp	r6, #2
 800a15a:	d140      	bne.n	800a1de <__gethex+0x432>
 800a15c:	9a02      	ldr	r2, [sp, #8]
 800a15e:	9901      	ldr	r1, [sp, #4]
 800a160:	6812      	ldr	r2, [r2, #0]
 800a162:	3a01      	subs	r2, #1
 800a164:	428a      	cmp	r2, r1
 800a166:	d10b      	bne.n	800a180 <__gethex+0x3d4>
 800a168:	114a      	asrs	r2, r1, #5
 800a16a:	211f      	movs	r1, #31
 800a16c:	9801      	ldr	r0, [sp, #4]
 800a16e:	0092      	lsls	r2, r2, #2
 800a170:	4001      	ands	r1, r0
 800a172:	2001      	movs	r0, #1
 800a174:	0005      	movs	r5, r0
 800a176:	408d      	lsls	r5, r1
 800a178:	58d3      	ldr	r3, [r2, r3]
 800a17a:	422b      	tst	r3, r5
 800a17c:	d000      	beq.n	800a180 <__gethex+0x3d4>
 800a17e:	2601      	movs	r6, #1
 800a180:	2320      	movs	r3, #32
 800a182:	431e      	orrs	r6, r3
 800a184:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a186:	601c      	str	r4, [r3, #0]
 800a188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a18a:	601f      	str	r7, [r3, #0]
 800a18c:	e6a7      	b.n	8009ede <__gethex+0x132>
 800a18e:	c301      	stmia	r3!, {r0}
 800a190:	4299      	cmp	r1, r3
 800a192:	d8da      	bhi.n	800a14a <__gethex+0x39e>
 800a194:	9b03      	ldr	r3, [sp, #12]
 800a196:	68a2      	ldr	r2, [r4, #8]
 800a198:	4293      	cmp	r3, r2
 800a19a:	db17      	blt.n	800a1cc <__gethex+0x420>
 800a19c:	6863      	ldr	r3, [r4, #4]
 800a19e:	9805      	ldr	r0, [sp, #20]
 800a1a0:	1c59      	adds	r1, r3, #1
 800a1a2:	f000 f93f 	bl	800a424 <_Balloc>
 800a1a6:	1e05      	subs	r5, r0, #0
 800a1a8:	d103      	bne.n	800a1b2 <__gethex+0x406>
 800a1aa:	0002      	movs	r2, r0
 800a1ac:	2184      	movs	r1, #132	; 0x84
 800a1ae:	4b1c      	ldr	r3, [pc, #112]	; (800a220 <__gethex+0x474>)
 800a1b0:	e6b8      	b.n	8009f24 <__gethex+0x178>
 800a1b2:	0021      	movs	r1, r4
 800a1b4:	6923      	ldr	r3, [r4, #16]
 800a1b6:	310c      	adds	r1, #12
 800a1b8:	1c9a      	adds	r2, r3, #2
 800a1ba:	0092      	lsls	r2, r2, #2
 800a1bc:	300c      	adds	r0, #12
 800a1be:	f7fd f873 	bl	80072a8 <memcpy>
 800a1c2:	0021      	movs	r1, r4
 800a1c4:	9805      	ldr	r0, [sp, #20]
 800a1c6:	f000 f971 	bl	800a4ac <_Bfree>
 800a1ca:	002c      	movs	r4, r5
 800a1cc:	6923      	ldr	r3, [r4, #16]
 800a1ce:	1c5a      	adds	r2, r3, #1
 800a1d0:	6122      	str	r2, [r4, #16]
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	3304      	adds	r3, #4
 800a1d6:	009b      	lsls	r3, r3, #2
 800a1d8:	18e3      	adds	r3, r4, r3
 800a1da:	605a      	str	r2, [r3, #4]
 800a1dc:	e7ba      	b.n	800a154 <__gethex+0x3a8>
 800a1de:	6922      	ldr	r2, [r4, #16]
 800a1e0:	9903      	ldr	r1, [sp, #12]
 800a1e2:	428a      	cmp	r2, r1
 800a1e4:	dd09      	ble.n	800a1fa <__gethex+0x44e>
 800a1e6:	2101      	movs	r1, #1
 800a1e8:	0020      	movs	r0, r4
 800a1ea:	f7ff fd75 	bl	8009cd8 <rshift>
 800a1ee:	9b02      	ldr	r3, [sp, #8]
 800a1f0:	3701      	adds	r7, #1
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	42bb      	cmp	r3, r7
 800a1f6:	dac2      	bge.n	800a17e <__gethex+0x3d2>
 800a1f8:	e6dc      	b.n	8009fb4 <__gethex+0x208>
 800a1fa:	221f      	movs	r2, #31
 800a1fc:	9d01      	ldr	r5, [sp, #4]
 800a1fe:	9901      	ldr	r1, [sp, #4]
 800a200:	2601      	movs	r6, #1
 800a202:	4015      	ands	r5, r2
 800a204:	4211      	tst	r1, r2
 800a206:	d0bb      	beq.n	800a180 <__gethex+0x3d4>
 800a208:	9a04      	ldr	r2, [sp, #16]
 800a20a:	189b      	adds	r3, r3, r2
 800a20c:	3b04      	subs	r3, #4
 800a20e:	6818      	ldr	r0, [r3, #0]
 800a210:	f000 fa00 	bl	800a614 <__hi0bits>
 800a214:	2320      	movs	r3, #32
 800a216:	1b5d      	subs	r5, r3, r5
 800a218:	42a8      	cmp	r0, r5
 800a21a:	dbe4      	blt.n	800a1e6 <__gethex+0x43a>
 800a21c:	e7b0      	b.n	800a180 <__gethex+0x3d4>
 800a21e:	46c0      	nop			; (mov r8, r8)
 800a220:	0800c087 	.word	0x0800c087

0800a224 <L_shift>:
 800a224:	2308      	movs	r3, #8
 800a226:	b570      	push	{r4, r5, r6, lr}
 800a228:	2520      	movs	r5, #32
 800a22a:	1a9a      	subs	r2, r3, r2
 800a22c:	0092      	lsls	r2, r2, #2
 800a22e:	1aad      	subs	r5, r5, r2
 800a230:	6843      	ldr	r3, [r0, #4]
 800a232:	6806      	ldr	r6, [r0, #0]
 800a234:	001c      	movs	r4, r3
 800a236:	40ac      	lsls	r4, r5
 800a238:	40d3      	lsrs	r3, r2
 800a23a:	4334      	orrs	r4, r6
 800a23c:	6004      	str	r4, [r0, #0]
 800a23e:	6043      	str	r3, [r0, #4]
 800a240:	3004      	adds	r0, #4
 800a242:	4288      	cmp	r0, r1
 800a244:	d3f4      	bcc.n	800a230 <L_shift+0xc>
 800a246:	bd70      	pop	{r4, r5, r6, pc}

0800a248 <__match>:
 800a248:	b530      	push	{r4, r5, lr}
 800a24a:	6803      	ldr	r3, [r0, #0]
 800a24c:	780c      	ldrb	r4, [r1, #0]
 800a24e:	3301      	adds	r3, #1
 800a250:	2c00      	cmp	r4, #0
 800a252:	d102      	bne.n	800a25a <__match+0x12>
 800a254:	6003      	str	r3, [r0, #0]
 800a256:	2001      	movs	r0, #1
 800a258:	bd30      	pop	{r4, r5, pc}
 800a25a:	781a      	ldrb	r2, [r3, #0]
 800a25c:	0015      	movs	r5, r2
 800a25e:	3d41      	subs	r5, #65	; 0x41
 800a260:	2d19      	cmp	r5, #25
 800a262:	d800      	bhi.n	800a266 <__match+0x1e>
 800a264:	3220      	adds	r2, #32
 800a266:	3101      	adds	r1, #1
 800a268:	42a2      	cmp	r2, r4
 800a26a:	d0ef      	beq.n	800a24c <__match+0x4>
 800a26c:	2000      	movs	r0, #0
 800a26e:	e7f3      	b.n	800a258 <__match+0x10>

0800a270 <__hexnan>:
 800a270:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a272:	680b      	ldr	r3, [r1, #0]
 800a274:	b08b      	sub	sp, #44	; 0x2c
 800a276:	9201      	str	r2, [sp, #4]
 800a278:	9901      	ldr	r1, [sp, #4]
 800a27a:	115a      	asrs	r2, r3, #5
 800a27c:	0092      	lsls	r2, r2, #2
 800a27e:	188a      	adds	r2, r1, r2
 800a280:	9202      	str	r2, [sp, #8]
 800a282:	0019      	movs	r1, r3
 800a284:	221f      	movs	r2, #31
 800a286:	4011      	ands	r1, r2
 800a288:	9008      	str	r0, [sp, #32]
 800a28a:	9106      	str	r1, [sp, #24]
 800a28c:	4213      	tst	r3, r2
 800a28e:	d002      	beq.n	800a296 <__hexnan+0x26>
 800a290:	9b02      	ldr	r3, [sp, #8]
 800a292:	3304      	adds	r3, #4
 800a294:	9302      	str	r3, [sp, #8]
 800a296:	9b02      	ldr	r3, [sp, #8]
 800a298:	2500      	movs	r5, #0
 800a29a:	1f1e      	subs	r6, r3, #4
 800a29c:	0037      	movs	r7, r6
 800a29e:	0034      	movs	r4, r6
 800a2a0:	9b08      	ldr	r3, [sp, #32]
 800a2a2:	6035      	str	r5, [r6, #0]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	9507      	str	r5, [sp, #28]
 800a2a8:	9305      	str	r3, [sp, #20]
 800a2aa:	9503      	str	r5, [sp, #12]
 800a2ac:	9b05      	ldr	r3, [sp, #20]
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a2b2:	9b05      	ldr	r3, [sp, #20]
 800a2b4:	785b      	ldrb	r3, [r3, #1]
 800a2b6:	9304      	str	r3, [sp, #16]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d028      	beq.n	800a30e <__hexnan+0x9e>
 800a2bc:	9804      	ldr	r0, [sp, #16]
 800a2be:	f7ff fd5f 	bl	8009d80 <__hexdig_fun>
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	d154      	bne.n	800a370 <__hexnan+0x100>
 800a2c6:	9b04      	ldr	r3, [sp, #16]
 800a2c8:	2b20      	cmp	r3, #32
 800a2ca:	d819      	bhi.n	800a300 <__hexnan+0x90>
 800a2cc:	9b03      	ldr	r3, [sp, #12]
 800a2ce:	9a07      	ldr	r2, [sp, #28]
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	dd12      	ble.n	800a2fa <__hexnan+0x8a>
 800a2d4:	42bc      	cmp	r4, r7
 800a2d6:	d206      	bcs.n	800a2e6 <__hexnan+0x76>
 800a2d8:	2d07      	cmp	r5, #7
 800a2da:	dc04      	bgt.n	800a2e6 <__hexnan+0x76>
 800a2dc:	002a      	movs	r2, r5
 800a2de:	0039      	movs	r1, r7
 800a2e0:	0020      	movs	r0, r4
 800a2e2:	f7ff ff9f 	bl	800a224 <L_shift>
 800a2e6:	9b01      	ldr	r3, [sp, #4]
 800a2e8:	2508      	movs	r5, #8
 800a2ea:	429c      	cmp	r4, r3
 800a2ec:	d905      	bls.n	800a2fa <__hexnan+0x8a>
 800a2ee:	1f27      	subs	r7, r4, #4
 800a2f0:	2500      	movs	r5, #0
 800a2f2:	003c      	movs	r4, r7
 800a2f4:	9b03      	ldr	r3, [sp, #12]
 800a2f6:	603d      	str	r5, [r7, #0]
 800a2f8:	9307      	str	r3, [sp, #28]
 800a2fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2fc:	9305      	str	r3, [sp, #20]
 800a2fe:	e7d5      	b.n	800a2ac <__hexnan+0x3c>
 800a300:	9b04      	ldr	r3, [sp, #16]
 800a302:	2b29      	cmp	r3, #41	; 0x29
 800a304:	d159      	bne.n	800a3ba <__hexnan+0x14a>
 800a306:	9b05      	ldr	r3, [sp, #20]
 800a308:	9a08      	ldr	r2, [sp, #32]
 800a30a:	3302      	adds	r3, #2
 800a30c:	6013      	str	r3, [r2, #0]
 800a30e:	9b03      	ldr	r3, [sp, #12]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d052      	beq.n	800a3ba <__hexnan+0x14a>
 800a314:	42bc      	cmp	r4, r7
 800a316:	d206      	bcs.n	800a326 <__hexnan+0xb6>
 800a318:	2d07      	cmp	r5, #7
 800a31a:	dc04      	bgt.n	800a326 <__hexnan+0xb6>
 800a31c:	002a      	movs	r2, r5
 800a31e:	0039      	movs	r1, r7
 800a320:	0020      	movs	r0, r4
 800a322:	f7ff ff7f 	bl	800a224 <L_shift>
 800a326:	9b01      	ldr	r3, [sp, #4]
 800a328:	429c      	cmp	r4, r3
 800a32a:	d935      	bls.n	800a398 <__hexnan+0x128>
 800a32c:	001a      	movs	r2, r3
 800a32e:	0023      	movs	r3, r4
 800a330:	cb02      	ldmia	r3!, {r1}
 800a332:	c202      	stmia	r2!, {r1}
 800a334:	429e      	cmp	r6, r3
 800a336:	d2fb      	bcs.n	800a330 <__hexnan+0xc0>
 800a338:	9b02      	ldr	r3, [sp, #8]
 800a33a:	1c61      	adds	r1, r4, #1
 800a33c:	1eda      	subs	r2, r3, #3
 800a33e:	2304      	movs	r3, #4
 800a340:	4291      	cmp	r1, r2
 800a342:	d805      	bhi.n	800a350 <__hexnan+0xe0>
 800a344:	9b02      	ldr	r3, [sp, #8]
 800a346:	3b04      	subs	r3, #4
 800a348:	1b1b      	subs	r3, r3, r4
 800a34a:	089b      	lsrs	r3, r3, #2
 800a34c:	3301      	adds	r3, #1
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	9a01      	ldr	r2, [sp, #4]
 800a352:	18d3      	adds	r3, r2, r3
 800a354:	2200      	movs	r2, #0
 800a356:	c304      	stmia	r3!, {r2}
 800a358:	429e      	cmp	r6, r3
 800a35a:	d2fc      	bcs.n	800a356 <__hexnan+0xe6>
 800a35c:	6833      	ldr	r3, [r6, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d104      	bne.n	800a36c <__hexnan+0xfc>
 800a362:	9b01      	ldr	r3, [sp, #4]
 800a364:	429e      	cmp	r6, r3
 800a366:	d126      	bne.n	800a3b6 <__hexnan+0x146>
 800a368:	2301      	movs	r3, #1
 800a36a:	6033      	str	r3, [r6, #0]
 800a36c:	2005      	movs	r0, #5
 800a36e:	e025      	b.n	800a3bc <__hexnan+0x14c>
 800a370:	9b03      	ldr	r3, [sp, #12]
 800a372:	3501      	adds	r5, #1
 800a374:	3301      	adds	r3, #1
 800a376:	9303      	str	r3, [sp, #12]
 800a378:	2d08      	cmp	r5, #8
 800a37a:	dd06      	ble.n	800a38a <__hexnan+0x11a>
 800a37c:	9b01      	ldr	r3, [sp, #4]
 800a37e:	429c      	cmp	r4, r3
 800a380:	d9bb      	bls.n	800a2fa <__hexnan+0x8a>
 800a382:	2300      	movs	r3, #0
 800a384:	2501      	movs	r5, #1
 800a386:	3c04      	subs	r4, #4
 800a388:	6023      	str	r3, [r4, #0]
 800a38a:	220f      	movs	r2, #15
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	4010      	ands	r0, r2
 800a390:	011b      	lsls	r3, r3, #4
 800a392:	4318      	orrs	r0, r3
 800a394:	6020      	str	r0, [r4, #0]
 800a396:	e7b0      	b.n	800a2fa <__hexnan+0x8a>
 800a398:	9b06      	ldr	r3, [sp, #24]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d0de      	beq.n	800a35c <__hexnan+0xec>
 800a39e:	2120      	movs	r1, #32
 800a3a0:	9a06      	ldr	r2, [sp, #24]
 800a3a2:	9b02      	ldr	r3, [sp, #8]
 800a3a4:	1a89      	subs	r1, r1, r2
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	4252      	negs	r2, r2
 800a3aa:	40ca      	lsrs	r2, r1
 800a3ac:	3b04      	subs	r3, #4
 800a3ae:	6819      	ldr	r1, [r3, #0]
 800a3b0:	400a      	ands	r2, r1
 800a3b2:	601a      	str	r2, [r3, #0]
 800a3b4:	e7d2      	b.n	800a35c <__hexnan+0xec>
 800a3b6:	3e04      	subs	r6, #4
 800a3b8:	e7d0      	b.n	800a35c <__hexnan+0xec>
 800a3ba:	2004      	movs	r0, #4
 800a3bc:	b00b      	add	sp, #44	; 0x2c
 800a3be:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a3c0 <_localeconv_r>:
 800a3c0:	4800      	ldr	r0, [pc, #0]	; (800a3c4 <_localeconv_r+0x4>)
 800a3c2:	4770      	bx	lr
 800a3c4:	20000164 	.word	0x20000164

0800a3c8 <__ascii_mbtowc>:
 800a3c8:	b082      	sub	sp, #8
 800a3ca:	2900      	cmp	r1, #0
 800a3cc:	d100      	bne.n	800a3d0 <__ascii_mbtowc+0x8>
 800a3ce:	a901      	add	r1, sp, #4
 800a3d0:	1e10      	subs	r0, r2, #0
 800a3d2:	d006      	beq.n	800a3e2 <__ascii_mbtowc+0x1a>
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d006      	beq.n	800a3e6 <__ascii_mbtowc+0x1e>
 800a3d8:	7813      	ldrb	r3, [r2, #0]
 800a3da:	600b      	str	r3, [r1, #0]
 800a3dc:	7810      	ldrb	r0, [r2, #0]
 800a3de:	1e43      	subs	r3, r0, #1
 800a3e0:	4198      	sbcs	r0, r3
 800a3e2:	b002      	add	sp, #8
 800a3e4:	4770      	bx	lr
 800a3e6:	2002      	movs	r0, #2
 800a3e8:	4240      	negs	r0, r0
 800a3ea:	e7fa      	b.n	800a3e2 <__ascii_mbtowc+0x1a>

0800a3ec <memchr>:
 800a3ec:	b2c9      	uxtb	r1, r1
 800a3ee:	1882      	adds	r2, r0, r2
 800a3f0:	4290      	cmp	r0, r2
 800a3f2:	d101      	bne.n	800a3f8 <memchr+0xc>
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	4770      	bx	lr
 800a3f8:	7803      	ldrb	r3, [r0, #0]
 800a3fa:	428b      	cmp	r3, r1
 800a3fc:	d0fb      	beq.n	800a3f6 <memchr+0xa>
 800a3fe:	3001      	adds	r0, #1
 800a400:	e7f6      	b.n	800a3f0 <memchr+0x4>
	...

0800a404 <__malloc_lock>:
 800a404:	b510      	push	{r4, lr}
 800a406:	4802      	ldr	r0, [pc, #8]	; (800a410 <__malloc_lock+0xc>)
 800a408:	f000 feb9 	bl	800b17e <__retarget_lock_acquire_recursive>
 800a40c:	bd10      	pop	{r4, pc}
 800a40e:	46c0      	nop			; (mov r8, r8)
 800a410:	2000043c 	.word	0x2000043c

0800a414 <__malloc_unlock>:
 800a414:	b510      	push	{r4, lr}
 800a416:	4802      	ldr	r0, [pc, #8]	; (800a420 <__malloc_unlock+0xc>)
 800a418:	f000 feb2 	bl	800b180 <__retarget_lock_release_recursive>
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	46c0      	nop			; (mov r8, r8)
 800a420:	2000043c 	.word	0x2000043c

0800a424 <_Balloc>:
 800a424:	b570      	push	{r4, r5, r6, lr}
 800a426:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a428:	0006      	movs	r6, r0
 800a42a:	000c      	movs	r4, r1
 800a42c:	2d00      	cmp	r5, #0
 800a42e:	d10e      	bne.n	800a44e <_Balloc+0x2a>
 800a430:	2010      	movs	r0, #16
 800a432:	f7fc ff2f 	bl	8007294 <malloc>
 800a436:	1e02      	subs	r2, r0, #0
 800a438:	6270      	str	r0, [r6, #36]	; 0x24
 800a43a:	d104      	bne.n	800a446 <_Balloc+0x22>
 800a43c:	2166      	movs	r1, #102	; 0x66
 800a43e:	4b19      	ldr	r3, [pc, #100]	; (800a4a4 <_Balloc+0x80>)
 800a440:	4819      	ldr	r0, [pc, #100]	; (800a4a8 <_Balloc+0x84>)
 800a442:	f000 fe6d 	bl	800b120 <__assert_func>
 800a446:	6045      	str	r5, [r0, #4]
 800a448:	6085      	str	r5, [r0, #8]
 800a44a:	6005      	str	r5, [r0, #0]
 800a44c:	60c5      	str	r5, [r0, #12]
 800a44e:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800a450:	68eb      	ldr	r3, [r5, #12]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d013      	beq.n	800a47e <_Balloc+0x5a>
 800a456:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a458:	00a2      	lsls	r2, r4, #2
 800a45a:	68db      	ldr	r3, [r3, #12]
 800a45c:	189b      	adds	r3, r3, r2
 800a45e:	6818      	ldr	r0, [r3, #0]
 800a460:	2800      	cmp	r0, #0
 800a462:	d118      	bne.n	800a496 <_Balloc+0x72>
 800a464:	2101      	movs	r1, #1
 800a466:	000d      	movs	r5, r1
 800a468:	40a5      	lsls	r5, r4
 800a46a:	1d6a      	adds	r2, r5, #5
 800a46c:	0030      	movs	r0, r6
 800a46e:	0092      	lsls	r2, r2, #2
 800a470:	f000 fca1 	bl	800adb6 <_calloc_r>
 800a474:	2800      	cmp	r0, #0
 800a476:	d00c      	beq.n	800a492 <_Balloc+0x6e>
 800a478:	6044      	str	r4, [r0, #4]
 800a47a:	6085      	str	r5, [r0, #8]
 800a47c:	e00d      	b.n	800a49a <_Balloc+0x76>
 800a47e:	2221      	movs	r2, #33	; 0x21
 800a480:	2104      	movs	r1, #4
 800a482:	0030      	movs	r0, r6
 800a484:	f000 fc97 	bl	800adb6 <_calloc_r>
 800a488:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a48a:	60e8      	str	r0, [r5, #12]
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d1e1      	bne.n	800a456 <_Balloc+0x32>
 800a492:	2000      	movs	r0, #0
 800a494:	bd70      	pop	{r4, r5, r6, pc}
 800a496:	6802      	ldr	r2, [r0, #0]
 800a498:	601a      	str	r2, [r3, #0]
 800a49a:	2300      	movs	r3, #0
 800a49c:	6103      	str	r3, [r0, #16]
 800a49e:	60c3      	str	r3, [r0, #12]
 800a4a0:	e7f8      	b.n	800a494 <_Balloc+0x70>
 800a4a2:	46c0      	nop			; (mov r8, r8)
 800a4a4:	0800c015 	.word	0x0800c015
 800a4a8:	0800c114 	.word	0x0800c114

0800a4ac <_Bfree>:
 800a4ac:	b570      	push	{r4, r5, r6, lr}
 800a4ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a4b0:	0005      	movs	r5, r0
 800a4b2:	000c      	movs	r4, r1
 800a4b4:	2e00      	cmp	r6, #0
 800a4b6:	d10e      	bne.n	800a4d6 <_Bfree+0x2a>
 800a4b8:	2010      	movs	r0, #16
 800a4ba:	f7fc feeb 	bl	8007294 <malloc>
 800a4be:	1e02      	subs	r2, r0, #0
 800a4c0:	6268      	str	r0, [r5, #36]	; 0x24
 800a4c2:	d104      	bne.n	800a4ce <_Bfree+0x22>
 800a4c4:	218a      	movs	r1, #138	; 0x8a
 800a4c6:	4b09      	ldr	r3, [pc, #36]	; (800a4ec <_Bfree+0x40>)
 800a4c8:	4809      	ldr	r0, [pc, #36]	; (800a4f0 <_Bfree+0x44>)
 800a4ca:	f000 fe29 	bl	800b120 <__assert_func>
 800a4ce:	6046      	str	r6, [r0, #4]
 800a4d0:	6086      	str	r6, [r0, #8]
 800a4d2:	6006      	str	r6, [r0, #0]
 800a4d4:	60c6      	str	r6, [r0, #12]
 800a4d6:	2c00      	cmp	r4, #0
 800a4d8:	d007      	beq.n	800a4ea <_Bfree+0x3e>
 800a4da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a4dc:	6862      	ldr	r2, [r4, #4]
 800a4de:	68db      	ldr	r3, [r3, #12]
 800a4e0:	0092      	lsls	r2, r2, #2
 800a4e2:	189b      	adds	r3, r3, r2
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	6022      	str	r2, [r4, #0]
 800a4e8:	601c      	str	r4, [r3, #0]
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}
 800a4ec:	0800c015 	.word	0x0800c015
 800a4f0:	0800c114 	.word	0x0800c114

0800a4f4 <__multadd>:
 800a4f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4f6:	000e      	movs	r6, r1
 800a4f8:	9001      	str	r0, [sp, #4]
 800a4fa:	000c      	movs	r4, r1
 800a4fc:	001d      	movs	r5, r3
 800a4fe:	2000      	movs	r0, #0
 800a500:	690f      	ldr	r7, [r1, #16]
 800a502:	3614      	adds	r6, #20
 800a504:	6833      	ldr	r3, [r6, #0]
 800a506:	3001      	adds	r0, #1
 800a508:	b299      	uxth	r1, r3
 800a50a:	4351      	muls	r1, r2
 800a50c:	0c1b      	lsrs	r3, r3, #16
 800a50e:	4353      	muls	r3, r2
 800a510:	1949      	adds	r1, r1, r5
 800a512:	0c0d      	lsrs	r5, r1, #16
 800a514:	195b      	adds	r3, r3, r5
 800a516:	0c1d      	lsrs	r5, r3, #16
 800a518:	b289      	uxth	r1, r1
 800a51a:	041b      	lsls	r3, r3, #16
 800a51c:	185b      	adds	r3, r3, r1
 800a51e:	c608      	stmia	r6!, {r3}
 800a520:	4287      	cmp	r7, r0
 800a522:	dcef      	bgt.n	800a504 <__multadd+0x10>
 800a524:	2d00      	cmp	r5, #0
 800a526:	d022      	beq.n	800a56e <__multadd+0x7a>
 800a528:	68a3      	ldr	r3, [r4, #8]
 800a52a:	42bb      	cmp	r3, r7
 800a52c:	dc19      	bgt.n	800a562 <__multadd+0x6e>
 800a52e:	6863      	ldr	r3, [r4, #4]
 800a530:	9801      	ldr	r0, [sp, #4]
 800a532:	1c59      	adds	r1, r3, #1
 800a534:	f7ff ff76 	bl	800a424 <_Balloc>
 800a538:	1e06      	subs	r6, r0, #0
 800a53a:	d105      	bne.n	800a548 <__multadd+0x54>
 800a53c:	0002      	movs	r2, r0
 800a53e:	21b5      	movs	r1, #181	; 0xb5
 800a540:	4b0c      	ldr	r3, [pc, #48]	; (800a574 <__multadd+0x80>)
 800a542:	480d      	ldr	r0, [pc, #52]	; (800a578 <__multadd+0x84>)
 800a544:	f000 fdec 	bl	800b120 <__assert_func>
 800a548:	0021      	movs	r1, r4
 800a54a:	6923      	ldr	r3, [r4, #16]
 800a54c:	310c      	adds	r1, #12
 800a54e:	1c9a      	adds	r2, r3, #2
 800a550:	0092      	lsls	r2, r2, #2
 800a552:	300c      	adds	r0, #12
 800a554:	f7fc fea8 	bl	80072a8 <memcpy>
 800a558:	0021      	movs	r1, r4
 800a55a:	9801      	ldr	r0, [sp, #4]
 800a55c:	f7ff ffa6 	bl	800a4ac <_Bfree>
 800a560:	0034      	movs	r4, r6
 800a562:	1d3b      	adds	r3, r7, #4
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	18e3      	adds	r3, r4, r3
 800a568:	605d      	str	r5, [r3, #4]
 800a56a:	1c7b      	adds	r3, r7, #1
 800a56c:	6123      	str	r3, [r4, #16]
 800a56e:	0020      	movs	r0, r4
 800a570:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a572:	46c0      	nop			; (mov r8, r8)
 800a574:	0800c087 	.word	0x0800c087
 800a578:	0800c114 	.word	0x0800c114

0800a57c <__s2b>:
 800a57c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a57e:	0006      	movs	r6, r0
 800a580:	0018      	movs	r0, r3
 800a582:	000c      	movs	r4, r1
 800a584:	3008      	adds	r0, #8
 800a586:	2109      	movs	r1, #9
 800a588:	9301      	str	r3, [sp, #4]
 800a58a:	0015      	movs	r5, r2
 800a58c:	f7f5 fe60 	bl	8000250 <__divsi3>
 800a590:	2301      	movs	r3, #1
 800a592:	2100      	movs	r1, #0
 800a594:	4283      	cmp	r3, r0
 800a596:	db0a      	blt.n	800a5ae <__s2b+0x32>
 800a598:	0030      	movs	r0, r6
 800a59a:	f7ff ff43 	bl	800a424 <_Balloc>
 800a59e:	1e01      	subs	r1, r0, #0
 800a5a0:	d108      	bne.n	800a5b4 <__s2b+0x38>
 800a5a2:	0002      	movs	r2, r0
 800a5a4:	4b19      	ldr	r3, [pc, #100]	; (800a60c <__s2b+0x90>)
 800a5a6:	481a      	ldr	r0, [pc, #104]	; (800a610 <__s2b+0x94>)
 800a5a8:	31ce      	adds	r1, #206	; 0xce
 800a5aa:	f000 fdb9 	bl	800b120 <__assert_func>
 800a5ae:	005b      	lsls	r3, r3, #1
 800a5b0:	3101      	adds	r1, #1
 800a5b2:	e7ef      	b.n	800a594 <__s2b+0x18>
 800a5b4:	9b08      	ldr	r3, [sp, #32]
 800a5b6:	6143      	str	r3, [r0, #20]
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	6103      	str	r3, [r0, #16]
 800a5bc:	2d09      	cmp	r5, #9
 800a5be:	dd18      	ble.n	800a5f2 <__s2b+0x76>
 800a5c0:	0023      	movs	r3, r4
 800a5c2:	3309      	adds	r3, #9
 800a5c4:	001f      	movs	r7, r3
 800a5c6:	9300      	str	r3, [sp, #0]
 800a5c8:	1964      	adds	r4, r4, r5
 800a5ca:	783b      	ldrb	r3, [r7, #0]
 800a5cc:	220a      	movs	r2, #10
 800a5ce:	0030      	movs	r0, r6
 800a5d0:	3b30      	subs	r3, #48	; 0x30
 800a5d2:	f7ff ff8f 	bl	800a4f4 <__multadd>
 800a5d6:	3701      	adds	r7, #1
 800a5d8:	0001      	movs	r1, r0
 800a5da:	42a7      	cmp	r7, r4
 800a5dc:	d1f5      	bne.n	800a5ca <__s2b+0x4e>
 800a5de:	002c      	movs	r4, r5
 800a5e0:	9b00      	ldr	r3, [sp, #0]
 800a5e2:	3c08      	subs	r4, #8
 800a5e4:	191c      	adds	r4, r3, r4
 800a5e6:	002f      	movs	r7, r5
 800a5e8:	9b01      	ldr	r3, [sp, #4]
 800a5ea:	429f      	cmp	r7, r3
 800a5ec:	db04      	blt.n	800a5f8 <__s2b+0x7c>
 800a5ee:	0008      	movs	r0, r1
 800a5f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a5f2:	2509      	movs	r5, #9
 800a5f4:	340a      	adds	r4, #10
 800a5f6:	e7f6      	b.n	800a5e6 <__s2b+0x6a>
 800a5f8:	1b63      	subs	r3, r4, r5
 800a5fa:	5ddb      	ldrb	r3, [r3, r7]
 800a5fc:	220a      	movs	r2, #10
 800a5fe:	0030      	movs	r0, r6
 800a600:	3b30      	subs	r3, #48	; 0x30
 800a602:	f7ff ff77 	bl	800a4f4 <__multadd>
 800a606:	3701      	adds	r7, #1
 800a608:	0001      	movs	r1, r0
 800a60a:	e7ed      	b.n	800a5e8 <__s2b+0x6c>
 800a60c:	0800c087 	.word	0x0800c087
 800a610:	0800c114 	.word	0x0800c114

0800a614 <__hi0bits>:
 800a614:	0003      	movs	r3, r0
 800a616:	0c02      	lsrs	r2, r0, #16
 800a618:	2000      	movs	r0, #0
 800a61a:	4282      	cmp	r2, r0
 800a61c:	d101      	bne.n	800a622 <__hi0bits+0xe>
 800a61e:	041b      	lsls	r3, r3, #16
 800a620:	3010      	adds	r0, #16
 800a622:	0e1a      	lsrs	r2, r3, #24
 800a624:	d101      	bne.n	800a62a <__hi0bits+0x16>
 800a626:	3008      	adds	r0, #8
 800a628:	021b      	lsls	r3, r3, #8
 800a62a:	0f1a      	lsrs	r2, r3, #28
 800a62c:	d101      	bne.n	800a632 <__hi0bits+0x1e>
 800a62e:	3004      	adds	r0, #4
 800a630:	011b      	lsls	r3, r3, #4
 800a632:	0f9a      	lsrs	r2, r3, #30
 800a634:	d101      	bne.n	800a63a <__hi0bits+0x26>
 800a636:	3002      	adds	r0, #2
 800a638:	009b      	lsls	r3, r3, #2
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	db03      	blt.n	800a646 <__hi0bits+0x32>
 800a63e:	3001      	adds	r0, #1
 800a640:	005b      	lsls	r3, r3, #1
 800a642:	d400      	bmi.n	800a646 <__hi0bits+0x32>
 800a644:	2020      	movs	r0, #32
 800a646:	4770      	bx	lr

0800a648 <__lo0bits>:
 800a648:	6803      	ldr	r3, [r0, #0]
 800a64a:	0002      	movs	r2, r0
 800a64c:	2107      	movs	r1, #7
 800a64e:	0018      	movs	r0, r3
 800a650:	4008      	ands	r0, r1
 800a652:	420b      	tst	r3, r1
 800a654:	d00d      	beq.n	800a672 <__lo0bits+0x2a>
 800a656:	3906      	subs	r1, #6
 800a658:	2000      	movs	r0, #0
 800a65a:	420b      	tst	r3, r1
 800a65c:	d105      	bne.n	800a66a <__lo0bits+0x22>
 800a65e:	3002      	adds	r0, #2
 800a660:	4203      	tst	r3, r0
 800a662:	d003      	beq.n	800a66c <__lo0bits+0x24>
 800a664:	40cb      	lsrs	r3, r1
 800a666:	0008      	movs	r0, r1
 800a668:	6013      	str	r3, [r2, #0]
 800a66a:	4770      	bx	lr
 800a66c:	089b      	lsrs	r3, r3, #2
 800a66e:	6013      	str	r3, [r2, #0]
 800a670:	e7fb      	b.n	800a66a <__lo0bits+0x22>
 800a672:	b299      	uxth	r1, r3
 800a674:	2900      	cmp	r1, #0
 800a676:	d101      	bne.n	800a67c <__lo0bits+0x34>
 800a678:	2010      	movs	r0, #16
 800a67a:	0c1b      	lsrs	r3, r3, #16
 800a67c:	b2d9      	uxtb	r1, r3
 800a67e:	2900      	cmp	r1, #0
 800a680:	d101      	bne.n	800a686 <__lo0bits+0x3e>
 800a682:	3008      	adds	r0, #8
 800a684:	0a1b      	lsrs	r3, r3, #8
 800a686:	0719      	lsls	r1, r3, #28
 800a688:	d101      	bne.n	800a68e <__lo0bits+0x46>
 800a68a:	3004      	adds	r0, #4
 800a68c:	091b      	lsrs	r3, r3, #4
 800a68e:	0799      	lsls	r1, r3, #30
 800a690:	d101      	bne.n	800a696 <__lo0bits+0x4e>
 800a692:	3002      	adds	r0, #2
 800a694:	089b      	lsrs	r3, r3, #2
 800a696:	07d9      	lsls	r1, r3, #31
 800a698:	d4e9      	bmi.n	800a66e <__lo0bits+0x26>
 800a69a:	3001      	adds	r0, #1
 800a69c:	085b      	lsrs	r3, r3, #1
 800a69e:	d1e6      	bne.n	800a66e <__lo0bits+0x26>
 800a6a0:	2020      	movs	r0, #32
 800a6a2:	e7e2      	b.n	800a66a <__lo0bits+0x22>

0800a6a4 <__i2b>:
 800a6a4:	b510      	push	{r4, lr}
 800a6a6:	000c      	movs	r4, r1
 800a6a8:	2101      	movs	r1, #1
 800a6aa:	f7ff febb 	bl	800a424 <_Balloc>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	d106      	bne.n	800a6c0 <__i2b+0x1c>
 800a6b2:	21a0      	movs	r1, #160	; 0xa0
 800a6b4:	0002      	movs	r2, r0
 800a6b6:	4b04      	ldr	r3, [pc, #16]	; (800a6c8 <__i2b+0x24>)
 800a6b8:	4804      	ldr	r0, [pc, #16]	; (800a6cc <__i2b+0x28>)
 800a6ba:	0049      	lsls	r1, r1, #1
 800a6bc:	f000 fd30 	bl	800b120 <__assert_func>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	6144      	str	r4, [r0, #20]
 800a6c4:	6103      	str	r3, [r0, #16]
 800a6c6:	bd10      	pop	{r4, pc}
 800a6c8:	0800c087 	.word	0x0800c087
 800a6cc:	0800c114 	.word	0x0800c114

0800a6d0 <__multiply>:
 800a6d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6d2:	690b      	ldr	r3, [r1, #16]
 800a6d4:	0014      	movs	r4, r2
 800a6d6:	6912      	ldr	r2, [r2, #16]
 800a6d8:	000d      	movs	r5, r1
 800a6da:	b089      	sub	sp, #36	; 0x24
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	da01      	bge.n	800a6e4 <__multiply+0x14>
 800a6e0:	0025      	movs	r5, r4
 800a6e2:	000c      	movs	r4, r1
 800a6e4:	692f      	ldr	r7, [r5, #16]
 800a6e6:	6926      	ldr	r6, [r4, #16]
 800a6e8:	6869      	ldr	r1, [r5, #4]
 800a6ea:	19bb      	adds	r3, r7, r6
 800a6ec:	9302      	str	r3, [sp, #8]
 800a6ee:	68ab      	ldr	r3, [r5, #8]
 800a6f0:	19ba      	adds	r2, r7, r6
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	da00      	bge.n	800a6f8 <__multiply+0x28>
 800a6f6:	3101      	adds	r1, #1
 800a6f8:	f7ff fe94 	bl	800a424 <_Balloc>
 800a6fc:	9001      	str	r0, [sp, #4]
 800a6fe:	2800      	cmp	r0, #0
 800a700:	d106      	bne.n	800a710 <__multiply+0x40>
 800a702:	215e      	movs	r1, #94	; 0x5e
 800a704:	0002      	movs	r2, r0
 800a706:	4b48      	ldr	r3, [pc, #288]	; (800a828 <__multiply+0x158>)
 800a708:	4848      	ldr	r0, [pc, #288]	; (800a82c <__multiply+0x15c>)
 800a70a:	31ff      	adds	r1, #255	; 0xff
 800a70c:	f000 fd08 	bl	800b120 <__assert_func>
 800a710:	9b01      	ldr	r3, [sp, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	3314      	adds	r3, #20
 800a716:	469c      	mov	ip, r3
 800a718:	19bb      	adds	r3, r7, r6
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4463      	add	r3, ip
 800a71e:	9303      	str	r3, [sp, #12]
 800a720:	4663      	mov	r3, ip
 800a722:	9903      	ldr	r1, [sp, #12]
 800a724:	428b      	cmp	r3, r1
 800a726:	d32c      	bcc.n	800a782 <__multiply+0xb2>
 800a728:	002b      	movs	r3, r5
 800a72a:	0022      	movs	r2, r4
 800a72c:	3314      	adds	r3, #20
 800a72e:	00bf      	lsls	r7, r7, #2
 800a730:	3214      	adds	r2, #20
 800a732:	9306      	str	r3, [sp, #24]
 800a734:	00b6      	lsls	r6, r6, #2
 800a736:	19db      	adds	r3, r3, r7
 800a738:	9304      	str	r3, [sp, #16]
 800a73a:	1993      	adds	r3, r2, r6
 800a73c:	9307      	str	r3, [sp, #28]
 800a73e:	2304      	movs	r3, #4
 800a740:	9305      	str	r3, [sp, #20]
 800a742:	002b      	movs	r3, r5
 800a744:	9904      	ldr	r1, [sp, #16]
 800a746:	3315      	adds	r3, #21
 800a748:	9200      	str	r2, [sp, #0]
 800a74a:	4299      	cmp	r1, r3
 800a74c:	d305      	bcc.n	800a75a <__multiply+0x8a>
 800a74e:	1b4b      	subs	r3, r1, r5
 800a750:	3b15      	subs	r3, #21
 800a752:	089b      	lsrs	r3, r3, #2
 800a754:	3301      	adds	r3, #1
 800a756:	009b      	lsls	r3, r3, #2
 800a758:	9305      	str	r3, [sp, #20]
 800a75a:	9b07      	ldr	r3, [sp, #28]
 800a75c:	9a00      	ldr	r2, [sp, #0]
 800a75e:	429a      	cmp	r2, r3
 800a760:	d311      	bcc.n	800a786 <__multiply+0xb6>
 800a762:	9b02      	ldr	r3, [sp, #8]
 800a764:	2b00      	cmp	r3, #0
 800a766:	dd06      	ble.n	800a776 <__multiply+0xa6>
 800a768:	9b03      	ldr	r3, [sp, #12]
 800a76a:	3b04      	subs	r3, #4
 800a76c:	9303      	str	r3, [sp, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	9300      	str	r3, [sp, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d053      	beq.n	800a81e <__multiply+0x14e>
 800a776:	9b01      	ldr	r3, [sp, #4]
 800a778:	9a02      	ldr	r2, [sp, #8]
 800a77a:	0018      	movs	r0, r3
 800a77c:	611a      	str	r2, [r3, #16]
 800a77e:	b009      	add	sp, #36	; 0x24
 800a780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a782:	c304      	stmia	r3!, {r2}
 800a784:	e7cd      	b.n	800a722 <__multiply+0x52>
 800a786:	9b00      	ldr	r3, [sp, #0]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	b298      	uxth	r0, r3
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d01b      	beq.n	800a7c8 <__multiply+0xf8>
 800a790:	4667      	mov	r7, ip
 800a792:	2400      	movs	r4, #0
 800a794:	9e06      	ldr	r6, [sp, #24]
 800a796:	ce02      	ldmia	r6!, {r1}
 800a798:	683a      	ldr	r2, [r7, #0]
 800a79a:	b28b      	uxth	r3, r1
 800a79c:	4343      	muls	r3, r0
 800a79e:	b292      	uxth	r2, r2
 800a7a0:	189b      	adds	r3, r3, r2
 800a7a2:	191b      	adds	r3, r3, r4
 800a7a4:	0c0c      	lsrs	r4, r1, #16
 800a7a6:	4344      	muls	r4, r0
 800a7a8:	683a      	ldr	r2, [r7, #0]
 800a7aa:	0c11      	lsrs	r1, r2, #16
 800a7ac:	1861      	adds	r1, r4, r1
 800a7ae:	0c1c      	lsrs	r4, r3, #16
 800a7b0:	1909      	adds	r1, r1, r4
 800a7b2:	0c0c      	lsrs	r4, r1, #16
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	0409      	lsls	r1, r1, #16
 800a7b8:	430b      	orrs	r3, r1
 800a7ba:	c708      	stmia	r7!, {r3}
 800a7bc:	9b04      	ldr	r3, [sp, #16]
 800a7be:	42b3      	cmp	r3, r6
 800a7c0:	d8e9      	bhi.n	800a796 <__multiply+0xc6>
 800a7c2:	4663      	mov	r3, ip
 800a7c4:	9a05      	ldr	r2, [sp, #20]
 800a7c6:	509c      	str	r4, [r3, r2]
 800a7c8:	9b00      	ldr	r3, [sp, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	0c1e      	lsrs	r6, r3, #16
 800a7ce:	d020      	beq.n	800a812 <__multiply+0x142>
 800a7d0:	4663      	mov	r3, ip
 800a7d2:	002c      	movs	r4, r5
 800a7d4:	4660      	mov	r0, ip
 800a7d6:	2700      	movs	r7, #0
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	3414      	adds	r4, #20
 800a7dc:	6822      	ldr	r2, [r4, #0]
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	b291      	uxth	r1, r2
 800a7e2:	4371      	muls	r1, r6
 800a7e4:	6802      	ldr	r2, [r0, #0]
 800a7e6:	0c12      	lsrs	r2, r2, #16
 800a7e8:	1889      	adds	r1, r1, r2
 800a7ea:	19cf      	adds	r7, r1, r7
 800a7ec:	0439      	lsls	r1, r7, #16
 800a7ee:	430b      	orrs	r3, r1
 800a7f0:	6003      	str	r3, [r0, #0]
 800a7f2:	cc02      	ldmia	r4!, {r1}
 800a7f4:	6843      	ldr	r3, [r0, #4]
 800a7f6:	0c09      	lsrs	r1, r1, #16
 800a7f8:	4371      	muls	r1, r6
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	0c3f      	lsrs	r7, r7, #16
 800a7fe:	18cb      	adds	r3, r1, r3
 800a800:	9a04      	ldr	r2, [sp, #16]
 800a802:	19db      	adds	r3, r3, r7
 800a804:	0c1f      	lsrs	r7, r3, #16
 800a806:	3004      	adds	r0, #4
 800a808:	42a2      	cmp	r2, r4
 800a80a:	d8e7      	bhi.n	800a7dc <__multiply+0x10c>
 800a80c:	4662      	mov	r2, ip
 800a80e:	9905      	ldr	r1, [sp, #20]
 800a810:	5053      	str	r3, [r2, r1]
 800a812:	9b00      	ldr	r3, [sp, #0]
 800a814:	3304      	adds	r3, #4
 800a816:	9300      	str	r3, [sp, #0]
 800a818:	2304      	movs	r3, #4
 800a81a:	449c      	add	ip, r3
 800a81c:	e79d      	b.n	800a75a <__multiply+0x8a>
 800a81e:	9b02      	ldr	r3, [sp, #8]
 800a820:	3b01      	subs	r3, #1
 800a822:	9302      	str	r3, [sp, #8]
 800a824:	e79d      	b.n	800a762 <__multiply+0x92>
 800a826:	46c0      	nop			; (mov r8, r8)
 800a828:	0800c087 	.word	0x0800c087
 800a82c:	0800c114 	.word	0x0800c114

0800a830 <__pow5mult>:
 800a830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a832:	2303      	movs	r3, #3
 800a834:	0015      	movs	r5, r2
 800a836:	0007      	movs	r7, r0
 800a838:	000e      	movs	r6, r1
 800a83a:	401a      	ands	r2, r3
 800a83c:	421d      	tst	r5, r3
 800a83e:	d008      	beq.n	800a852 <__pow5mult+0x22>
 800a840:	4925      	ldr	r1, [pc, #148]	; (800a8d8 <__pow5mult+0xa8>)
 800a842:	3a01      	subs	r2, #1
 800a844:	0092      	lsls	r2, r2, #2
 800a846:	5852      	ldr	r2, [r2, r1]
 800a848:	2300      	movs	r3, #0
 800a84a:	0031      	movs	r1, r6
 800a84c:	f7ff fe52 	bl	800a4f4 <__multadd>
 800a850:	0006      	movs	r6, r0
 800a852:	10ad      	asrs	r5, r5, #2
 800a854:	d03d      	beq.n	800a8d2 <__pow5mult+0xa2>
 800a856:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a858:	2c00      	cmp	r4, #0
 800a85a:	d10f      	bne.n	800a87c <__pow5mult+0x4c>
 800a85c:	2010      	movs	r0, #16
 800a85e:	f7fc fd19 	bl	8007294 <malloc>
 800a862:	1e02      	subs	r2, r0, #0
 800a864:	6278      	str	r0, [r7, #36]	; 0x24
 800a866:	d105      	bne.n	800a874 <__pow5mult+0x44>
 800a868:	21d7      	movs	r1, #215	; 0xd7
 800a86a:	4b1c      	ldr	r3, [pc, #112]	; (800a8dc <__pow5mult+0xac>)
 800a86c:	481c      	ldr	r0, [pc, #112]	; (800a8e0 <__pow5mult+0xb0>)
 800a86e:	0049      	lsls	r1, r1, #1
 800a870:	f000 fc56 	bl	800b120 <__assert_func>
 800a874:	6044      	str	r4, [r0, #4]
 800a876:	6084      	str	r4, [r0, #8]
 800a878:	6004      	str	r4, [r0, #0]
 800a87a:	60c4      	str	r4, [r0, #12]
 800a87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a87e:	689c      	ldr	r4, [r3, #8]
 800a880:	9301      	str	r3, [sp, #4]
 800a882:	2c00      	cmp	r4, #0
 800a884:	d108      	bne.n	800a898 <__pow5mult+0x68>
 800a886:	0038      	movs	r0, r7
 800a888:	4916      	ldr	r1, [pc, #88]	; (800a8e4 <__pow5mult+0xb4>)
 800a88a:	f7ff ff0b 	bl	800a6a4 <__i2b>
 800a88e:	9b01      	ldr	r3, [sp, #4]
 800a890:	0004      	movs	r4, r0
 800a892:	6098      	str	r0, [r3, #8]
 800a894:	2300      	movs	r3, #0
 800a896:	6003      	str	r3, [r0, #0]
 800a898:	2301      	movs	r3, #1
 800a89a:	421d      	tst	r5, r3
 800a89c:	d00a      	beq.n	800a8b4 <__pow5mult+0x84>
 800a89e:	0031      	movs	r1, r6
 800a8a0:	0022      	movs	r2, r4
 800a8a2:	0038      	movs	r0, r7
 800a8a4:	f7ff ff14 	bl	800a6d0 <__multiply>
 800a8a8:	0031      	movs	r1, r6
 800a8aa:	9001      	str	r0, [sp, #4]
 800a8ac:	0038      	movs	r0, r7
 800a8ae:	f7ff fdfd 	bl	800a4ac <_Bfree>
 800a8b2:	9e01      	ldr	r6, [sp, #4]
 800a8b4:	106d      	asrs	r5, r5, #1
 800a8b6:	d00c      	beq.n	800a8d2 <__pow5mult+0xa2>
 800a8b8:	6820      	ldr	r0, [r4, #0]
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	d107      	bne.n	800a8ce <__pow5mult+0x9e>
 800a8be:	0022      	movs	r2, r4
 800a8c0:	0021      	movs	r1, r4
 800a8c2:	0038      	movs	r0, r7
 800a8c4:	f7ff ff04 	bl	800a6d0 <__multiply>
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	6020      	str	r0, [r4, #0]
 800a8cc:	6003      	str	r3, [r0, #0]
 800a8ce:	0004      	movs	r4, r0
 800a8d0:	e7e2      	b.n	800a898 <__pow5mult+0x68>
 800a8d2:	0030      	movs	r0, r6
 800a8d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8d6:	46c0      	nop			; (mov r8, r8)
 800a8d8:	0800c260 	.word	0x0800c260
 800a8dc:	0800c015 	.word	0x0800c015
 800a8e0:	0800c114 	.word	0x0800c114
 800a8e4:	00000271 	.word	0x00000271

0800a8e8 <__lshift>:
 800a8e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8ea:	000c      	movs	r4, r1
 800a8ec:	0017      	movs	r7, r2
 800a8ee:	6923      	ldr	r3, [r4, #16]
 800a8f0:	1155      	asrs	r5, r2, #5
 800a8f2:	b087      	sub	sp, #28
 800a8f4:	18eb      	adds	r3, r5, r3
 800a8f6:	9302      	str	r3, [sp, #8]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	9301      	str	r3, [sp, #4]
 800a8fc:	6849      	ldr	r1, [r1, #4]
 800a8fe:	68a3      	ldr	r3, [r4, #8]
 800a900:	9004      	str	r0, [sp, #16]
 800a902:	9a01      	ldr	r2, [sp, #4]
 800a904:	4293      	cmp	r3, r2
 800a906:	db10      	blt.n	800a92a <__lshift+0x42>
 800a908:	9804      	ldr	r0, [sp, #16]
 800a90a:	f7ff fd8b 	bl	800a424 <_Balloc>
 800a90e:	2300      	movs	r3, #0
 800a910:	0002      	movs	r2, r0
 800a912:	0006      	movs	r6, r0
 800a914:	0019      	movs	r1, r3
 800a916:	3214      	adds	r2, #20
 800a918:	4298      	cmp	r0, r3
 800a91a:	d10c      	bne.n	800a936 <__lshift+0x4e>
 800a91c:	21da      	movs	r1, #218	; 0xda
 800a91e:	0002      	movs	r2, r0
 800a920:	4b26      	ldr	r3, [pc, #152]	; (800a9bc <__lshift+0xd4>)
 800a922:	4827      	ldr	r0, [pc, #156]	; (800a9c0 <__lshift+0xd8>)
 800a924:	31ff      	adds	r1, #255	; 0xff
 800a926:	f000 fbfb 	bl	800b120 <__assert_func>
 800a92a:	3101      	adds	r1, #1
 800a92c:	005b      	lsls	r3, r3, #1
 800a92e:	e7e8      	b.n	800a902 <__lshift+0x1a>
 800a930:	0098      	lsls	r0, r3, #2
 800a932:	5011      	str	r1, [r2, r0]
 800a934:	3301      	adds	r3, #1
 800a936:	42ab      	cmp	r3, r5
 800a938:	dbfa      	blt.n	800a930 <__lshift+0x48>
 800a93a:	43eb      	mvns	r3, r5
 800a93c:	17db      	asrs	r3, r3, #31
 800a93e:	401d      	ands	r5, r3
 800a940:	211f      	movs	r1, #31
 800a942:	0023      	movs	r3, r4
 800a944:	0038      	movs	r0, r7
 800a946:	00ad      	lsls	r5, r5, #2
 800a948:	1955      	adds	r5, r2, r5
 800a94a:	6922      	ldr	r2, [r4, #16]
 800a94c:	3314      	adds	r3, #20
 800a94e:	0092      	lsls	r2, r2, #2
 800a950:	4008      	ands	r0, r1
 800a952:	4684      	mov	ip, r0
 800a954:	189a      	adds	r2, r3, r2
 800a956:	420f      	tst	r7, r1
 800a958:	d02a      	beq.n	800a9b0 <__lshift+0xc8>
 800a95a:	3101      	adds	r1, #1
 800a95c:	1a09      	subs	r1, r1, r0
 800a95e:	9105      	str	r1, [sp, #20]
 800a960:	2100      	movs	r1, #0
 800a962:	9503      	str	r5, [sp, #12]
 800a964:	4667      	mov	r7, ip
 800a966:	6818      	ldr	r0, [r3, #0]
 800a968:	40b8      	lsls	r0, r7
 800a96a:	4301      	orrs	r1, r0
 800a96c:	9803      	ldr	r0, [sp, #12]
 800a96e:	c002      	stmia	r0!, {r1}
 800a970:	cb02      	ldmia	r3!, {r1}
 800a972:	9003      	str	r0, [sp, #12]
 800a974:	9805      	ldr	r0, [sp, #20]
 800a976:	40c1      	lsrs	r1, r0
 800a978:	429a      	cmp	r2, r3
 800a97a:	d8f3      	bhi.n	800a964 <__lshift+0x7c>
 800a97c:	0020      	movs	r0, r4
 800a97e:	3015      	adds	r0, #21
 800a980:	2304      	movs	r3, #4
 800a982:	4282      	cmp	r2, r0
 800a984:	d304      	bcc.n	800a990 <__lshift+0xa8>
 800a986:	1b13      	subs	r3, r2, r4
 800a988:	3b15      	subs	r3, #21
 800a98a:	089b      	lsrs	r3, r3, #2
 800a98c:	3301      	adds	r3, #1
 800a98e:	009b      	lsls	r3, r3, #2
 800a990:	50e9      	str	r1, [r5, r3]
 800a992:	2900      	cmp	r1, #0
 800a994:	d002      	beq.n	800a99c <__lshift+0xb4>
 800a996:	9b02      	ldr	r3, [sp, #8]
 800a998:	3302      	adds	r3, #2
 800a99a:	9301      	str	r3, [sp, #4]
 800a99c:	9b01      	ldr	r3, [sp, #4]
 800a99e:	9804      	ldr	r0, [sp, #16]
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	0021      	movs	r1, r4
 800a9a4:	6133      	str	r3, [r6, #16]
 800a9a6:	f7ff fd81 	bl	800a4ac <_Bfree>
 800a9aa:	0030      	movs	r0, r6
 800a9ac:	b007      	add	sp, #28
 800a9ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9b0:	cb02      	ldmia	r3!, {r1}
 800a9b2:	c502      	stmia	r5!, {r1}
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d8fb      	bhi.n	800a9b0 <__lshift+0xc8>
 800a9b8:	e7f0      	b.n	800a99c <__lshift+0xb4>
 800a9ba:	46c0      	nop			; (mov r8, r8)
 800a9bc:	0800c087 	.word	0x0800c087
 800a9c0:	0800c114 	.word	0x0800c114

0800a9c4 <__mcmp>:
 800a9c4:	6902      	ldr	r2, [r0, #16]
 800a9c6:	690b      	ldr	r3, [r1, #16]
 800a9c8:	b530      	push	{r4, r5, lr}
 800a9ca:	0004      	movs	r4, r0
 800a9cc:	1ad0      	subs	r0, r2, r3
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	d10d      	bne.n	800a9ee <__mcmp+0x2a>
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	3414      	adds	r4, #20
 800a9d6:	3114      	adds	r1, #20
 800a9d8:	18e2      	adds	r2, r4, r3
 800a9da:	18c9      	adds	r1, r1, r3
 800a9dc:	3a04      	subs	r2, #4
 800a9de:	3904      	subs	r1, #4
 800a9e0:	6815      	ldr	r5, [r2, #0]
 800a9e2:	680b      	ldr	r3, [r1, #0]
 800a9e4:	429d      	cmp	r5, r3
 800a9e6:	d003      	beq.n	800a9f0 <__mcmp+0x2c>
 800a9e8:	2001      	movs	r0, #1
 800a9ea:	429d      	cmp	r5, r3
 800a9ec:	d303      	bcc.n	800a9f6 <__mcmp+0x32>
 800a9ee:	bd30      	pop	{r4, r5, pc}
 800a9f0:	4294      	cmp	r4, r2
 800a9f2:	d3f3      	bcc.n	800a9dc <__mcmp+0x18>
 800a9f4:	e7fb      	b.n	800a9ee <__mcmp+0x2a>
 800a9f6:	4240      	negs	r0, r0
 800a9f8:	e7f9      	b.n	800a9ee <__mcmp+0x2a>
	...

0800a9fc <__mdiff>:
 800a9fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9fe:	000e      	movs	r6, r1
 800aa00:	0007      	movs	r7, r0
 800aa02:	0011      	movs	r1, r2
 800aa04:	0030      	movs	r0, r6
 800aa06:	b087      	sub	sp, #28
 800aa08:	0014      	movs	r4, r2
 800aa0a:	f7ff ffdb 	bl	800a9c4 <__mcmp>
 800aa0e:	1e05      	subs	r5, r0, #0
 800aa10:	d110      	bne.n	800aa34 <__mdiff+0x38>
 800aa12:	0001      	movs	r1, r0
 800aa14:	0038      	movs	r0, r7
 800aa16:	f7ff fd05 	bl	800a424 <_Balloc>
 800aa1a:	1e02      	subs	r2, r0, #0
 800aa1c:	d104      	bne.n	800aa28 <__mdiff+0x2c>
 800aa1e:	4b40      	ldr	r3, [pc, #256]	; (800ab20 <__mdiff+0x124>)
 800aa20:	4940      	ldr	r1, [pc, #256]	; (800ab24 <__mdiff+0x128>)
 800aa22:	4841      	ldr	r0, [pc, #260]	; (800ab28 <__mdiff+0x12c>)
 800aa24:	f000 fb7c 	bl	800b120 <__assert_func>
 800aa28:	2301      	movs	r3, #1
 800aa2a:	6145      	str	r5, [r0, #20]
 800aa2c:	6103      	str	r3, [r0, #16]
 800aa2e:	0010      	movs	r0, r2
 800aa30:	b007      	add	sp, #28
 800aa32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa34:	2301      	movs	r3, #1
 800aa36:	9301      	str	r3, [sp, #4]
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	db04      	blt.n	800aa46 <__mdiff+0x4a>
 800aa3c:	0023      	movs	r3, r4
 800aa3e:	0034      	movs	r4, r6
 800aa40:	001e      	movs	r6, r3
 800aa42:	2300      	movs	r3, #0
 800aa44:	9301      	str	r3, [sp, #4]
 800aa46:	0038      	movs	r0, r7
 800aa48:	6861      	ldr	r1, [r4, #4]
 800aa4a:	f7ff fceb 	bl	800a424 <_Balloc>
 800aa4e:	1e02      	subs	r2, r0, #0
 800aa50:	d103      	bne.n	800aa5a <__mdiff+0x5e>
 800aa52:	2190      	movs	r1, #144	; 0x90
 800aa54:	4b32      	ldr	r3, [pc, #200]	; (800ab20 <__mdiff+0x124>)
 800aa56:	0089      	lsls	r1, r1, #2
 800aa58:	e7e3      	b.n	800aa22 <__mdiff+0x26>
 800aa5a:	9b01      	ldr	r3, [sp, #4]
 800aa5c:	2700      	movs	r7, #0
 800aa5e:	60c3      	str	r3, [r0, #12]
 800aa60:	6920      	ldr	r0, [r4, #16]
 800aa62:	3414      	adds	r4, #20
 800aa64:	9401      	str	r4, [sp, #4]
 800aa66:	9b01      	ldr	r3, [sp, #4]
 800aa68:	0084      	lsls	r4, r0, #2
 800aa6a:	191b      	adds	r3, r3, r4
 800aa6c:	0034      	movs	r4, r6
 800aa6e:	9302      	str	r3, [sp, #8]
 800aa70:	6933      	ldr	r3, [r6, #16]
 800aa72:	3414      	adds	r4, #20
 800aa74:	0099      	lsls	r1, r3, #2
 800aa76:	1863      	adds	r3, r4, r1
 800aa78:	9303      	str	r3, [sp, #12]
 800aa7a:	0013      	movs	r3, r2
 800aa7c:	3314      	adds	r3, #20
 800aa7e:	469c      	mov	ip, r3
 800aa80:	9305      	str	r3, [sp, #20]
 800aa82:	9b01      	ldr	r3, [sp, #4]
 800aa84:	9304      	str	r3, [sp, #16]
 800aa86:	9b04      	ldr	r3, [sp, #16]
 800aa88:	cc02      	ldmia	r4!, {r1}
 800aa8a:	cb20      	ldmia	r3!, {r5}
 800aa8c:	9304      	str	r3, [sp, #16]
 800aa8e:	b2ab      	uxth	r3, r5
 800aa90:	19df      	adds	r7, r3, r7
 800aa92:	b28b      	uxth	r3, r1
 800aa94:	1afb      	subs	r3, r7, r3
 800aa96:	0c09      	lsrs	r1, r1, #16
 800aa98:	0c2d      	lsrs	r5, r5, #16
 800aa9a:	1a6d      	subs	r5, r5, r1
 800aa9c:	1419      	asrs	r1, r3, #16
 800aa9e:	186d      	adds	r5, r5, r1
 800aaa0:	4661      	mov	r1, ip
 800aaa2:	142f      	asrs	r7, r5, #16
 800aaa4:	b29b      	uxth	r3, r3
 800aaa6:	042d      	lsls	r5, r5, #16
 800aaa8:	432b      	orrs	r3, r5
 800aaaa:	c108      	stmia	r1!, {r3}
 800aaac:	9b03      	ldr	r3, [sp, #12]
 800aaae:	468c      	mov	ip, r1
 800aab0:	42a3      	cmp	r3, r4
 800aab2:	d8e8      	bhi.n	800aa86 <__mdiff+0x8a>
 800aab4:	0031      	movs	r1, r6
 800aab6:	9c03      	ldr	r4, [sp, #12]
 800aab8:	3115      	adds	r1, #21
 800aaba:	2304      	movs	r3, #4
 800aabc:	428c      	cmp	r4, r1
 800aabe:	d304      	bcc.n	800aaca <__mdiff+0xce>
 800aac0:	1ba3      	subs	r3, r4, r6
 800aac2:	3b15      	subs	r3, #21
 800aac4:	089b      	lsrs	r3, r3, #2
 800aac6:	3301      	adds	r3, #1
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	9901      	ldr	r1, [sp, #4]
 800aacc:	18cc      	adds	r4, r1, r3
 800aace:	9905      	ldr	r1, [sp, #20]
 800aad0:	0026      	movs	r6, r4
 800aad2:	18cb      	adds	r3, r1, r3
 800aad4:	469c      	mov	ip, r3
 800aad6:	9902      	ldr	r1, [sp, #8]
 800aad8:	428e      	cmp	r6, r1
 800aada:	d310      	bcc.n	800aafe <__mdiff+0x102>
 800aadc:	9e02      	ldr	r6, [sp, #8]
 800aade:	1ee1      	subs	r1, r4, #3
 800aae0:	2500      	movs	r5, #0
 800aae2:	428e      	cmp	r6, r1
 800aae4:	d304      	bcc.n	800aaf0 <__mdiff+0xf4>
 800aae6:	0031      	movs	r1, r6
 800aae8:	3103      	adds	r1, #3
 800aaea:	1b0c      	subs	r4, r1, r4
 800aaec:	08a4      	lsrs	r4, r4, #2
 800aaee:	00a5      	lsls	r5, r4, #2
 800aaf0:	195b      	adds	r3, r3, r5
 800aaf2:	3b04      	subs	r3, #4
 800aaf4:	6819      	ldr	r1, [r3, #0]
 800aaf6:	2900      	cmp	r1, #0
 800aaf8:	d00f      	beq.n	800ab1a <__mdiff+0x11e>
 800aafa:	6110      	str	r0, [r2, #16]
 800aafc:	e797      	b.n	800aa2e <__mdiff+0x32>
 800aafe:	ce02      	ldmia	r6!, {r1}
 800ab00:	b28d      	uxth	r5, r1
 800ab02:	19ed      	adds	r5, r5, r7
 800ab04:	0c0f      	lsrs	r7, r1, #16
 800ab06:	1429      	asrs	r1, r5, #16
 800ab08:	1879      	adds	r1, r7, r1
 800ab0a:	140f      	asrs	r7, r1, #16
 800ab0c:	b2ad      	uxth	r5, r5
 800ab0e:	0409      	lsls	r1, r1, #16
 800ab10:	430d      	orrs	r5, r1
 800ab12:	4661      	mov	r1, ip
 800ab14:	c120      	stmia	r1!, {r5}
 800ab16:	468c      	mov	ip, r1
 800ab18:	e7dd      	b.n	800aad6 <__mdiff+0xda>
 800ab1a:	3801      	subs	r0, #1
 800ab1c:	e7e9      	b.n	800aaf2 <__mdiff+0xf6>
 800ab1e:	46c0      	nop			; (mov r8, r8)
 800ab20:	0800c087 	.word	0x0800c087
 800ab24:	00000232 	.word	0x00000232
 800ab28:	0800c114 	.word	0x0800c114

0800ab2c <__ulp>:
 800ab2c:	4b0f      	ldr	r3, [pc, #60]	; (800ab6c <__ulp+0x40>)
 800ab2e:	4019      	ands	r1, r3
 800ab30:	4b0f      	ldr	r3, [pc, #60]	; (800ab70 <__ulp+0x44>)
 800ab32:	18c9      	adds	r1, r1, r3
 800ab34:	2900      	cmp	r1, #0
 800ab36:	dd04      	ble.n	800ab42 <__ulp+0x16>
 800ab38:	2200      	movs	r2, #0
 800ab3a:	000b      	movs	r3, r1
 800ab3c:	0010      	movs	r0, r2
 800ab3e:	0019      	movs	r1, r3
 800ab40:	4770      	bx	lr
 800ab42:	4249      	negs	r1, r1
 800ab44:	2200      	movs	r2, #0
 800ab46:	2300      	movs	r3, #0
 800ab48:	1509      	asrs	r1, r1, #20
 800ab4a:	2913      	cmp	r1, #19
 800ab4c:	dc04      	bgt.n	800ab58 <__ulp+0x2c>
 800ab4e:	2080      	movs	r0, #128	; 0x80
 800ab50:	0300      	lsls	r0, r0, #12
 800ab52:	4108      	asrs	r0, r1
 800ab54:	0003      	movs	r3, r0
 800ab56:	e7f1      	b.n	800ab3c <__ulp+0x10>
 800ab58:	3914      	subs	r1, #20
 800ab5a:	2001      	movs	r0, #1
 800ab5c:	291e      	cmp	r1, #30
 800ab5e:	dc02      	bgt.n	800ab66 <__ulp+0x3a>
 800ab60:	2080      	movs	r0, #128	; 0x80
 800ab62:	0600      	lsls	r0, r0, #24
 800ab64:	40c8      	lsrs	r0, r1
 800ab66:	0002      	movs	r2, r0
 800ab68:	e7e8      	b.n	800ab3c <__ulp+0x10>
 800ab6a:	46c0      	nop			; (mov r8, r8)
 800ab6c:	7ff00000 	.word	0x7ff00000
 800ab70:	fcc00000 	.word	0xfcc00000

0800ab74 <__b2d>:
 800ab74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab76:	0006      	movs	r6, r0
 800ab78:	6903      	ldr	r3, [r0, #16]
 800ab7a:	3614      	adds	r6, #20
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	18f3      	adds	r3, r6, r3
 800ab80:	1f1d      	subs	r5, r3, #4
 800ab82:	682c      	ldr	r4, [r5, #0]
 800ab84:	000f      	movs	r7, r1
 800ab86:	0020      	movs	r0, r4
 800ab88:	9301      	str	r3, [sp, #4]
 800ab8a:	f7ff fd43 	bl	800a614 <__hi0bits>
 800ab8e:	2320      	movs	r3, #32
 800ab90:	1a1b      	subs	r3, r3, r0
 800ab92:	491f      	ldr	r1, [pc, #124]	; (800ac10 <__b2d+0x9c>)
 800ab94:	603b      	str	r3, [r7, #0]
 800ab96:	280a      	cmp	r0, #10
 800ab98:	dc16      	bgt.n	800abc8 <__b2d+0x54>
 800ab9a:	230b      	movs	r3, #11
 800ab9c:	0027      	movs	r7, r4
 800ab9e:	1a1b      	subs	r3, r3, r0
 800aba0:	40df      	lsrs	r7, r3
 800aba2:	4339      	orrs	r1, r7
 800aba4:	469c      	mov	ip, r3
 800aba6:	000b      	movs	r3, r1
 800aba8:	2100      	movs	r1, #0
 800abaa:	42ae      	cmp	r6, r5
 800abac:	d202      	bcs.n	800abb4 <__b2d+0x40>
 800abae:	9901      	ldr	r1, [sp, #4]
 800abb0:	3908      	subs	r1, #8
 800abb2:	6809      	ldr	r1, [r1, #0]
 800abb4:	3015      	adds	r0, #21
 800abb6:	4084      	lsls	r4, r0
 800abb8:	4660      	mov	r0, ip
 800abba:	40c1      	lsrs	r1, r0
 800abbc:	430c      	orrs	r4, r1
 800abbe:	0022      	movs	r2, r4
 800abc0:	0010      	movs	r0, r2
 800abc2:	0019      	movs	r1, r3
 800abc4:	b003      	add	sp, #12
 800abc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abc8:	2700      	movs	r7, #0
 800abca:	42ae      	cmp	r6, r5
 800abcc:	d202      	bcs.n	800abd4 <__b2d+0x60>
 800abce:	9d01      	ldr	r5, [sp, #4]
 800abd0:	3d08      	subs	r5, #8
 800abd2:	682f      	ldr	r7, [r5, #0]
 800abd4:	230b      	movs	r3, #11
 800abd6:	425b      	negs	r3, r3
 800abd8:	469c      	mov	ip, r3
 800abda:	4484      	add	ip, r0
 800abdc:	280b      	cmp	r0, #11
 800abde:	d013      	beq.n	800ac08 <__b2d+0x94>
 800abe0:	4663      	mov	r3, ip
 800abe2:	2020      	movs	r0, #32
 800abe4:	409c      	lsls	r4, r3
 800abe6:	1ac0      	subs	r0, r0, r3
 800abe8:	003b      	movs	r3, r7
 800abea:	40c3      	lsrs	r3, r0
 800abec:	431c      	orrs	r4, r3
 800abee:	4321      	orrs	r1, r4
 800abf0:	000b      	movs	r3, r1
 800abf2:	2100      	movs	r1, #0
 800abf4:	42b5      	cmp	r5, r6
 800abf6:	d901      	bls.n	800abfc <__b2d+0x88>
 800abf8:	3d04      	subs	r5, #4
 800abfa:	6829      	ldr	r1, [r5, #0]
 800abfc:	4664      	mov	r4, ip
 800abfe:	40c1      	lsrs	r1, r0
 800ac00:	40a7      	lsls	r7, r4
 800ac02:	430f      	orrs	r7, r1
 800ac04:	003a      	movs	r2, r7
 800ac06:	e7db      	b.n	800abc0 <__b2d+0x4c>
 800ac08:	4321      	orrs	r1, r4
 800ac0a:	000b      	movs	r3, r1
 800ac0c:	e7fa      	b.n	800ac04 <__b2d+0x90>
 800ac0e:	46c0      	nop			; (mov r8, r8)
 800ac10:	3ff00000 	.word	0x3ff00000

0800ac14 <__d2b>:
 800ac14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac16:	2101      	movs	r1, #1
 800ac18:	0014      	movs	r4, r2
 800ac1a:	001e      	movs	r6, r3
 800ac1c:	9f08      	ldr	r7, [sp, #32]
 800ac1e:	f7ff fc01 	bl	800a424 <_Balloc>
 800ac22:	1e05      	subs	r5, r0, #0
 800ac24:	d105      	bne.n	800ac32 <__d2b+0x1e>
 800ac26:	0002      	movs	r2, r0
 800ac28:	4b26      	ldr	r3, [pc, #152]	; (800acc4 <__d2b+0xb0>)
 800ac2a:	4927      	ldr	r1, [pc, #156]	; (800acc8 <__d2b+0xb4>)
 800ac2c:	4827      	ldr	r0, [pc, #156]	; (800accc <__d2b+0xb8>)
 800ac2e:	f000 fa77 	bl	800b120 <__assert_func>
 800ac32:	0333      	lsls	r3, r6, #12
 800ac34:	0076      	lsls	r6, r6, #1
 800ac36:	0b1b      	lsrs	r3, r3, #12
 800ac38:	0d76      	lsrs	r6, r6, #21
 800ac3a:	d124      	bne.n	800ac86 <__d2b+0x72>
 800ac3c:	9301      	str	r3, [sp, #4]
 800ac3e:	2c00      	cmp	r4, #0
 800ac40:	d027      	beq.n	800ac92 <__d2b+0x7e>
 800ac42:	4668      	mov	r0, sp
 800ac44:	9400      	str	r4, [sp, #0]
 800ac46:	f7ff fcff 	bl	800a648 <__lo0bits>
 800ac4a:	9c00      	ldr	r4, [sp, #0]
 800ac4c:	2800      	cmp	r0, #0
 800ac4e:	d01e      	beq.n	800ac8e <__d2b+0x7a>
 800ac50:	9b01      	ldr	r3, [sp, #4]
 800ac52:	2120      	movs	r1, #32
 800ac54:	001a      	movs	r2, r3
 800ac56:	1a09      	subs	r1, r1, r0
 800ac58:	408a      	lsls	r2, r1
 800ac5a:	40c3      	lsrs	r3, r0
 800ac5c:	4322      	orrs	r2, r4
 800ac5e:	616a      	str	r2, [r5, #20]
 800ac60:	9301      	str	r3, [sp, #4]
 800ac62:	9c01      	ldr	r4, [sp, #4]
 800ac64:	61ac      	str	r4, [r5, #24]
 800ac66:	1e63      	subs	r3, r4, #1
 800ac68:	419c      	sbcs	r4, r3
 800ac6a:	3401      	adds	r4, #1
 800ac6c:	612c      	str	r4, [r5, #16]
 800ac6e:	2e00      	cmp	r6, #0
 800ac70:	d018      	beq.n	800aca4 <__d2b+0x90>
 800ac72:	4b17      	ldr	r3, [pc, #92]	; (800acd0 <__d2b+0xbc>)
 800ac74:	18f6      	adds	r6, r6, r3
 800ac76:	2335      	movs	r3, #53	; 0x35
 800ac78:	1836      	adds	r6, r6, r0
 800ac7a:	1a18      	subs	r0, r3, r0
 800ac7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac7e:	603e      	str	r6, [r7, #0]
 800ac80:	6018      	str	r0, [r3, #0]
 800ac82:	0028      	movs	r0, r5
 800ac84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac86:	2280      	movs	r2, #128	; 0x80
 800ac88:	0352      	lsls	r2, r2, #13
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	e7d6      	b.n	800ac3c <__d2b+0x28>
 800ac8e:	616c      	str	r4, [r5, #20]
 800ac90:	e7e7      	b.n	800ac62 <__d2b+0x4e>
 800ac92:	a801      	add	r0, sp, #4
 800ac94:	f7ff fcd8 	bl	800a648 <__lo0bits>
 800ac98:	2401      	movs	r4, #1
 800ac9a:	9b01      	ldr	r3, [sp, #4]
 800ac9c:	612c      	str	r4, [r5, #16]
 800ac9e:	616b      	str	r3, [r5, #20]
 800aca0:	3020      	adds	r0, #32
 800aca2:	e7e4      	b.n	800ac6e <__d2b+0x5a>
 800aca4:	4b0b      	ldr	r3, [pc, #44]	; (800acd4 <__d2b+0xc0>)
 800aca6:	18c0      	adds	r0, r0, r3
 800aca8:	4b0b      	ldr	r3, [pc, #44]	; (800acd8 <__d2b+0xc4>)
 800acaa:	6038      	str	r0, [r7, #0]
 800acac:	18e3      	adds	r3, r4, r3
 800acae:	009b      	lsls	r3, r3, #2
 800acb0:	18eb      	adds	r3, r5, r3
 800acb2:	6958      	ldr	r0, [r3, #20]
 800acb4:	f7ff fcae 	bl	800a614 <__hi0bits>
 800acb8:	0164      	lsls	r4, r4, #5
 800acba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acbc:	1a24      	subs	r4, r4, r0
 800acbe:	601c      	str	r4, [r3, #0]
 800acc0:	e7df      	b.n	800ac82 <__d2b+0x6e>
 800acc2:	46c0      	nop			; (mov r8, r8)
 800acc4:	0800c087 	.word	0x0800c087
 800acc8:	0000030a 	.word	0x0000030a
 800accc:	0800c114 	.word	0x0800c114
 800acd0:	fffffbcd 	.word	0xfffffbcd
 800acd4:	fffffbce 	.word	0xfffffbce
 800acd8:	3fffffff 	.word	0x3fffffff

0800acdc <__ratio>:
 800acdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acde:	b087      	sub	sp, #28
 800ace0:	000f      	movs	r7, r1
 800ace2:	a904      	add	r1, sp, #16
 800ace4:	0006      	movs	r6, r0
 800ace6:	f7ff ff45 	bl	800ab74 <__b2d>
 800acea:	9000      	str	r0, [sp, #0]
 800acec:	9101      	str	r1, [sp, #4]
 800acee:	9c00      	ldr	r4, [sp, #0]
 800acf0:	9d01      	ldr	r5, [sp, #4]
 800acf2:	0038      	movs	r0, r7
 800acf4:	a905      	add	r1, sp, #20
 800acf6:	f7ff ff3d 	bl	800ab74 <__b2d>
 800acfa:	9002      	str	r0, [sp, #8]
 800acfc:	9103      	str	r1, [sp, #12]
 800acfe:	9a02      	ldr	r2, [sp, #8]
 800ad00:	9b03      	ldr	r3, [sp, #12]
 800ad02:	6931      	ldr	r1, [r6, #16]
 800ad04:	6938      	ldr	r0, [r7, #16]
 800ad06:	9e05      	ldr	r6, [sp, #20]
 800ad08:	1a08      	subs	r0, r1, r0
 800ad0a:	9904      	ldr	r1, [sp, #16]
 800ad0c:	0140      	lsls	r0, r0, #5
 800ad0e:	1b89      	subs	r1, r1, r6
 800ad10:	1841      	adds	r1, r0, r1
 800ad12:	0508      	lsls	r0, r1, #20
 800ad14:	2900      	cmp	r1, #0
 800ad16:	dd07      	ble.n	800ad28 <__ratio+0x4c>
 800ad18:	9901      	ldr	r1, [sp, #4]
 800ad1a:	1845      	adds	r5, r0, r1
 800ad1c:	0020      	movs	r0, r4
 800ad1e:	0029      	movs	r1, r5
 800ad20:	f7f6 f9e0 	bl	80010e4 <__aeabi_ddiv>
 800ad24:	b007      	add	sp, #28
 800ad26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad28:	9903      	ldr	r1, [sp, #12]
 800ad2a:	1a0b      	subs	r3, r1, r0
 800ad2c:	e7f6      	b.n	800ad1c <__ratio+0x40>

0800ad2e <__copybits>:
 800ad2e:	b570      	push	{r4, r5, r6, lr}
 800ad30:	0014      	movs	r4, r2
 800ad32:	0005      	movs	r5, r0
 800ad34:	3901      	subs	r1, #1
 800ad36:	6913      	ldr	r3, [r2, #16]
 800ad38:	1149      	asrs	r1, r1, #5
 800ad3a:	3101      	adds	r1, #1
 800ad3c:	0089      	lsls	r1, r1, #2
 800ad3e:	3414      	adds	r4, #20
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	1841      	adds	r1, r0, r1
 800ad44:	18e3      	adds	r3, r4, r3
 800ad46:	42a3      	cmp	r3, r4
 800ad48:	d80d      	bhi.n	800ad66 <__copybits+0x38>
 800ad4a:	0014      	movs	r4, r2
 800ad4c:	3411      	adds	r4, #17
 800ad4e:	2500      	movs	r5, #0
 800ad50:	429c      	cmp	r4, r3
 800ad52:	d803      	bhi.n	800ad5c <__copybits+0x2e>
 800ad54:	1a9b      	subs	r3, r3, r2
 800ad56:	3b11      	subs	r3, #17
 800ad58:	089b      	lsrs	r3, r3, #2
 800ad5a:	009d      	lsls	r5, r3, #2
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	1940      	adds	r0, r0, r5
 800ad60:	4281      	cmp	r1, r0
 800ad62:	d803      	bhi.n	800ad6c <__copybits+0x3e>
 800ad64:	bd70      	pop	{r4, r5, r6, pc}
 800ad66:	cc40      	ldmia	r4!, {r6}
 800ad68:	c540      	stmia	r5!, {r6}
 800ad6a:	e7ec      	b.n	800ad46 <__copybits+0x18>
 800ad6c:	c008      	stmia	r0!, {r3}
 800ad6e:	e7f7      	b.n	800ad60 <__copybits+0x32>

0800ad70 <__any_on>:
 800ad70:	0002      	movs	r2, r0
 800ad72:	6900      	ldr	r0, [r0, #16]
 800ad74:	b510      	push	{r4, lr}
 800ad76:	3214      	adds	r2, #20
 800ad78:	114b      	asrs	r3, r1, #5
 800ad7a:	4298      	cmp	r0, r3
 800ad7c:	db13      	blt.n	800ada6 <__any_on+0x36>
 800ad7e:	dd0c      	ble.n	800ad9a <__any_on+0x2a>
 800ad80:	241f      	movs	r4, #31
 800ad82:	0008      	movs	r0, r1
 800ad84:	4020      	ands	r0, r4
 800ad86:	4221      	tst	r1, r4
 800ad88:	d007      	beq.n	800ad9a <__any_on+0x2a>
 800ad8a:	0099      	lsls	r1, r3, #2
 800ad8c:	588c      	ldr	r4, [r1, r2]
 800ad8e:	0021      	movs	r1, r4
 800ad90:	40c1      	lsrs	r1, r0
 800ad92:	4081      	lsls	r1, r0
 800ad94:	2001      	movs	r0, #1
 800ad96:	428c      	cmp	r4, r1
 800ad98:	d104      	bne.n	800ada4 <__any_on+0x34>
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	18d3      	adds	r3, r2, r3
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d803      	bhi.n	800adaa <__any_on+0x3a>
 800ada2:	2000      	movs	r0, #0
 800ada4:	bd10      	pop	{r4, pc}
 800ada6:	0003      	movs	r3, r0
 800ada8:	e7f7      	b.n	800ad9a <__any_on+0x2a>
 800adaa:	3b04      	subs	r3, #4
 800adac:	6819      	ldr	r1, [r3, #0]
 800adae:	2900      	cmp	r1, #0
 800adb0:	d0f5      	beq.n	800ad9e <__any_on+0x2e>
 800adb2:	2001      	movs	r0, #1
 800adb4:	e7f6      	b.n	800ada4 <__any_on+0x34>

0800adb6 <_calloc_r>:
 800adb6:	b570      	push	{r4, r5, r6, lr}
 800adb8:	0c13      	lsrs	r3, r2, #16
 800adba:	0c0d      	lsrs	r5, r1, #16
 800adbc:	d11e      	bne.n	800adfc <_calloc_r+0x46>
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d10c      	bne.n	800addc <_calloc_r+0x26>
 800adc2:	b289      	uxth	r1, r1
 800adc4:	b294      	uxth	r4, r2
 800adc6:	434c      	muls	r4, r1
 800adc8:	0021      	movs	r1, r4
 800adca:	f7fc faeb 	bl	80073a4 <_malloc_r>
 800adce:	1e05      	subs	r5, r0, #0
 800add0:	d01b      	beq.n	800ae0a <_calloc_r+0x54>
 800add2:	0022      	movs	r2, r4
 800add4:	2100      	movs	r1, #0
 800add6:	f7fc fa70 	bl	80072ba <memset>
 800adda:	e016      	b.n	800ae0a <_calloc_r+0x54>
 800addc:	1c1d      	adds	r5, r3, #0
 800adde:	1c0b      	adds	r3, r1, #0
 800ade0:	b292      	uxth	r2, r2
 800ade2:	b289      	uxth	r1, r1
 800ade4:	b29c      	uxth	r4, r3
 800ade6:	4351      	muls	r1, r2
 800ade8:	b2ab      	uxth	r3, r5
 800adea:	4363      	muls	r3, r4
 800adec:	0c0c      	lsrs	r4, r1, #16
 800adee:	191c      	adds	r4, r3, r4
 800adf0:	0c22      	lsrs	r2, r4, #16
 800adf2:	d107      	bne.n	800ae04 <_calloc_r+0x4e>
 800adf4:	0424      	lsls	r4, r4, #16
 800adf6:	b289      	uxth	r1, r1
 800adf8:	430c      	orrs	r4, r1
 800adfa:	e7e5      	b.n	800adc8 <_calloc_r+0x12>
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d101      	bne.n	800ae04 <_calloc_r+0x4e>
 800ae00:	1c13      	adds	r3, r2, #0
 800ae02:	e7ed      	b.n	800ade0 <_calloc_r+0x2a>
 800ae04:	230c      	movs	r3, #12
 800ae06:	2500      	movs	r5, #0
 800ae08:	6003      	str	r3, [r0, #0]
 800ae0a:	0028      	movs	r0, r5
 800ae0c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ae10 <__ssputs_r>:
 800ae10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae12:	688e      	ldr	r6, [r1, #8]
 800ae14:	b085      	sub	sp, #20
 800ae16:	0007      	movs	r7, r0
 800ae18:	000c      	movs	r4, r1
 800ae1a:	9203      	str	r2, [sp, #12]
 800ae1c:	9301      	str	r3, [sp, #4]
 800ae1e:	429e      	cmp	r6, r3
 800ae20:	d83c      	bhi.n	800ae9c <__ssputs_r+0x8c>
 800ae22:	2390      	movs	r3, #144	; 0x90
 800ae24:	898a      	ldrh	r2, [r1, #12]
 800ae26:	00db      	lsls	r3, r3, #3
 800ae28:	421a      	tst	r2, r3
 800ae2a:	d034      	beq.n	800ae96 <__ssputs_r+0x86>
 800ae2c:	6909      	ldr	r1, [r1, #16]
 800ae2e:	6823      	ldr	r3, [r4, #0]
 800ae30:	6960      	ldr	r0, [r4, #20]
 800ae32:	1a5b      	subs	r3, r3, r1
 800ae34:	9302      	str	r3, [sp, #8]
 800ae36:	2303      	movs	r3, #3
 800ae38:	4343      	muls	r3, r0
 800ae3a:	0fdd      	lsrs	r5, r3, #31
 800ae3c:	18ed      	adds	r5, r5, r3
 800ae3e:	9b01      	ldr	r3, [sp, #4]
 800ae40:	9802      	ldr	r0, [sp, #8]
 800ae42:	3301      	adds	r3, #1
 800ae44:	181b      	adds	r3, r3, r0
 800ae46:	106d      	asrs	r5, r5, #1
 800ae48:	42ab      	cmp	r3, r5
 800ae4a:	d900      	bls.n	800ae4e <__ssputs_r+0x3e>
 800ae4c:	001d      	movs	r5, r3
 800ae4e:	0553      	lsls	r3, r2, #21
 800ae50:	d532      	bpl.n	800aeb8 <__ssputs_r+0xa8>
 800ae52:	0029      	movs	r1, r5
 800ae54:	0038      	movs	r0, r7
 800ae56:	f7fc faa5 	bl	80073a4 <_malloc_r>
 800ae5a:	1e06      	subs	r6, r0, #0
 800ae5c:	d109      	bne.n	800ae72 <__ssputs_r+0x62>
 800ae5e:	230c      	movs	r3, #12
 800ae60:	603b      	str	r3, [r7, #0]
 800ae62:	2340      	movs	r3, #64	; 0x40
 800ae64:	2001      	movs	r0, #1
 800ae66:	89a2      	ldrh	r2, [r4, #12]
 800ae68:	4240      	negs	r0, r0
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	81a3      	strh	r3, [r4, #12]
 800ae6e:	b005      	add	sp, #20
 800ae70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae72:	9a02      	ldr	r2, [sp, #8]
 800ae74:	6921      	ldr	r1, [r4, #16]
 800ae76:	f7fc fa17 	bl	80072a8 <memcpy>
 800ae7a:	89a3      	ldrh	r3, [r4, #12]
 800ae7c:	4a14      	ldr	r2, [pc, #80]	; (800aed0 <__ssputs_r+0xc0>)
 800ae7e:	401a      	ands	r2, r3
 800ae80:	2380      	movs	r3, #128	; 0x80
 800ae82:	4313      	orrs	r3, r2
 800ae84:	81a3      	strh	r3, [r4, #12]
 800ae86:	9b02      	ldr	r3, [sp, #8]
 800ae88:	6126      	str	r6, [r4, #16]
 800ae8a:	18f6      	adds	r6, r6, r3
 800ae8c:	6026      	str	r6, [r4, #0]
 800ae8e:	6165      	str	r5, [r4, #20]
 800ae90:	9e01      	ldr	r6, [sp, #4]
 800ae92:	1aed      	subs	r5, r5, r3
 800ae94:	60a5      	str	r5, [r4, #8]
 800ae96:	9b01      	ldr	r3, [sp, #4]
 800ae98:	429e      	cmp	r6, r3
 800ae9a:	d900      	bls.n	800ae9e <__ssputs_r+0x8e>
 800ae9c:	9e01      	ldr	r6, [sp, #4]
 800ae9e:	0032      	movs	r2, r6
 800aea0:	9903      	ldr	r1, [sp, #12]
 800aea2:	6820      	ldr	r0, [r4, #0]
 800aea4:	f000 f96d 	bl	800b182 <memmove>
 800aea8:	68a3      	ldr	r3, [r4, #8]
 800aeaa:	2000      	movs	r0, #0
 800aeac:	1b9b      	subs	r3, r3, r6
 800aeae:	60a3      	str	r3, [r4, #8]
 800aeb0:	6823      	ldr	r3, [r4, #0]
 800aeb2:	199e      	adds	r6, r3, r6
 800aeb4:	6026      	str	r6, [r4, #0]
 800aeb6:	e7da      	b.n	800ae6e <__ssputs_r+0x5e>
 800aeb8:	002a      	movs	r2, r5
 800aeba:	0038      	movs	r0, r7
 800aebc:	f000 f974 	bl	800b1a8 <_realloc_r>
 800aec0:	1e06      	subs	r6, r0, #0
 800aec2:	d1e0      	bne.n	800ae86 <__ssputs_r+0x76>
 800aec4:	0038      	movs	r0, r7
 800aec6:	6921      	ldr	r1, [r4, #16]
 800aec8:	f7fc fa00 	bl	80072cc <_free_r>
 800aecc:	e7c7      	b.n	800ae5e <__ssputs_r+0x4e>
 800aece:	46c0      	nop			; (mov r8, r8)
 800aed0:	fffffb7f 	.word	0xfffffb7f

0800aed4 <_svfiprintf_r>:
 800aed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aed6:	b0a1      	sub	sp, #132	; 0x84
 800aed8:	9003      	str	r0, [sp, #12]
 800aeda:	001d      	movs	r5, r3
 800aedc:	898b      	ldrh	r3, [r1, #12]
 800aede:	000f      	movs	r7, r1
 800aee0:	0016      	movs	r6, r2
 800aee2:	061b      	lsls	r3, r3, #24
 800aee4:	d511      	bpl.n	800af0a <_svfiprintf_r+0x36>
 800aee6:	690b      	ldr	r3, [r1, #16]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d10e      	bne.n	800af0a <_svfiprintf_r+0x36>
 800aeec:	2140      	movs	r1, #64	; 0x40
 800aeee:	f7fc fa59 	bl	80073a4 <_malloc_r>
 800aef2:	6038      	str	r0, [r7, #0]
 800aef4:	6138      	str	r0, [r7, #16]
 800aef6:	2800      	cmp	r0, #0
 800aef8:	d105      	bne.n	800af06 <_svfiprintf_r+0x32>
 800aefa:	230c      	movs	r3, #12
 800aefc:	9a03      	ldr	r2, [sp, #12]
 800aefe:	3801      	subs	r0, #1
 800af00:	6013      	str	r3, [r2, #0]
 800af02:	b021      	add	sp, #132	; 0x84
 800af04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af06:	2340      	movs	r3, #64	; 0x40
 800af08:	617b      	str	r3, [r7, #20]
 800af0a:	2300      	movs	r3, #0
 800af0c:	ac08      	add	r4, sp, #32
 800af0e:	6163      	str	r3, [r4, #20]
 800af10:	3320      	adds	r3, #32
 800af12:	7663      	strb	r3, [r4, #25]
 800af14:	3310      	adds	r3, #16
 800af16:	76a3      	strb	r3, [r4, #26]
 800af18:	9507      	str	r5, [sp, #28]
 800af1a:	0035      	movs	r5, r6
 800af1c:	782b      	ldrb	r3, [r5, #0]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d001      	beq.n	800af26 <_svfiprintf_r+0x52>
 800af22:	2b25      	cmp	r3, #37	; 0x25
 800af24:	d147      	bne.n	800afb6 <_svfiprintf_r+0xe2>
 800af26:	1bab      	subs	r3, r5, r6
 800af28:	9305      	str	r3, [sp, #20]
 800af2a:	42b5      	cmp	r5, r6
 800af2c:	d00c      	beq.n	800af48 <_svfiprintf_r+0x74>
 800af2e:	0032      	movs	r2, r6
 800af30:	0039      	movs	r1, r7
 800af32:	9803      	ldr	r0, [sp, #12]
 800af34:	f7ff ff6c 	bl	800ae10 <__ssputs_r>
 800af38:	1c43      	adds	r3, r0, #1
 800af3a:	d100      	bne.n	800af3e <_svfiprintf_r+0x6a>
 800af3c:	e0ae      	b.n	800b09c <_svfiprintf_r+0x1c8>
 800af3e:	6962      	ldr	r2, [r4, #20]
 800af40:	9b05      	ldr	r3, [sp, #20]
 800af42:	4694      	mov	ip, r2
 800af44:	4463      	add	r3, ip
 800af46:	6163      	str	r3, [r4, #20]
 800af48:	782b      	ldrb	r3, [r5, #0]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d100      	bne.n	800af50 <_svfiprintf_r+0x7c>
 800af4e:	e0a5      	b.n	800b09c <_svfiprintf_r+0x1c8>
 800af50:	2201      	movs	r2, #1
 800af52:	2300      	movs	r3, #0
 800af54:	4252      	negs	r2, r2
 800af56:	6062      	str	r2, [r4, #4]
 800af58:	a904      	add	r1, sp, #16
 800af5a:	3254      	adds	r2, #84	; 0x54
 800af5c:	1852      	adds	r2, r2, r1
 800af5e:	1c6e      	adds	r6, r5, #1
 800af60:	6023      	str	r3, [r4, #0]
 800af62:	60e3      	str	r3, [r4, #12]
 800af64:	60a3      	str	r3, [r4, #8]
 800af66:	7013      	strb	r3, [r2, #0]
 800af68:	65a3      	str	r3, [r4, #88]	; 0x58
 800af6a:	2205      	movs	r2, #5
 800af6c:	7831      	ldrb	r1, [r6, #0]
 800af6e:	4854      	ldr	r0, [pc, #336]	; (800b0c0 <_svfiprintf_r+0x1ec>)
 800af70:	f7ff fa3c 	bl	800a3ec <memchr>
 800af74:	1c75      	adds	r5, r6, #1
 800af76:	2800      	cmp	r0, #0
 800af78:	d11f      	bne.n	800afba <_svfiprintf_r+0xe6>
 800af7a:	6822      	ldr	r2, [r4, #0]
 800af7c:	06d3      	lsls	r3, r2, #27
 800af7e:	d504      	bpl.n	800af8a <_svfiprintf_r+0xb6>
 800af80:	2353      	movs	r3, #83	; 0x53
 800af82:	a904      	add	r1, sp, #16
 800af84:	185b      	adds	r3, r3, r1
 800af86:	2120      	movs	r1, #32
 800af88:	7019      	strb	r1, [r3, #0]
 800af8a:	0713      	lsls	r3, r2, #28
 800af8c:	d504      	bpl.n	800af98 <_svfiprintf_r+0xc4>
 800af8e:	2353      	movs	r3, #83	; 0x53
 800af90:	a904      	add	r1, sp, #16
 800af92:	185b      	adds	r3, r3, r1
 800af94:	212b      	movs	r1, #43	; 0x2b
 800af96:	7019      	strb	r1, [r3, #0]
 800af98:	7833      	ldrb	r3, [r6, #0]
 800af9a:	2b2a      	cmp	r3, #42	; 0x2a
 800af9c:	d016      	beq.n	800afcc <_svfiprintf_r+0xf8>
 800af9e:	0035      	movs	r5, r6
 800afa0:	2100      	movs	r1, #0
 800afa2:	200a      	movs	r0, #10
 800afa4:	68e3      	ldr	r3, [r4, #12]
 800afa6:	782a      	ldrb	r2, [r5, #0]
 800afa8:	1c6e      	adds	r6, r5, #1
 800afaa:	3a30      	subs	r2, #48	; 0x30
 800afac:	2a09      	cmp	r2, #9
 800afae:	d94e      	bls.n	800b04e <_svfiprintf_r+0x17a>
 800afb0:	2900      	cmp	r1, #0
 800afb2:	d111      	bne.n	800afd8 <_svfiprintf_r+0x104>
 800afb4:	e017      	b.n	800afe6 <_svfiprintf_r+0x112>
 800afb6:	3501      	adds	r5, #1
 800afb8:	e7b0      	b.n	800af1c <_svfiprintf_r+0x48>
 800afba:	4b41      	ldr	r3, [pc, #260]	; (800b0c0 <_svfiprintf_r+0x1ec>)
 800afbc:	6822      	ldr	r2, [r4, #0]
 800afbe:	1ac0      	subs	r0, r0, r3
 800afc0:	2301      	movs	r3, #1
 800afc2:	4083      	lsls	r3, r0
 800afc4:	4313      	orrs	r3, r2
 800afc6:	002e      	movs	r6, r5
 800afc8:	6023      	str	r3, [r4, #0]
 800afca:	e7ce      	b.n	800af6a <_svfiprintf_r+0x96>
 800afcc:	9b07      	ldr	r3, [sp, #28]
 800afce:	1d19      	adds	r1, r3, #4
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	9107      	str	r1, [sp, #28]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	db01      	blt.n	800afdc <_svfiprintf_r+0x108>
 800afd8:	930b      	str	r3, [sp, #44]	; 0x2c
 800afda:	e004      	b.n	800afe6 <_svfiprintf_r+0x112>
 800afdc:	425b      	negs	r3, r3
 800afde:	60e3      	str	r3, [r4, #12]
 800afe0:	2302      	movs	r3, #2
 800afe2:	4313      	orrs	r3, r2
 800afe4:	6023      	str	r3, [r4, #0]
 800afe6:	782b      	ldrb	r3, [r5, #0]
 800afe8:	2b2e      	cmp	r3, #46	; 0x2e
 800afea:	d10a      	bne.n	800b002 <_svfiprintf_r+0x12e>
 800afec:	786b      	ldrb	r3, [r5, #1]
 800afee:	2b2a      	cmp	r3, #42	; 0x2a
 800aff0:	d135      	bne.n	800b05e <_svfiprintf_r+0x18a>
 800aff2:	9b07      	ldr	r3, [sp, #28]
 800aff4:	3502      	adds	r5, #2
 800aff6:	1d1a      	adds	r2, r3, #4
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	9207      	str	r2, [sp, #28]
 800affc:	2b00      	cmp	r3, #0
 800affe:	db2b      	blt.n	800b058 <_svfiprintf_r+0x184>
 800b000:	9309      	str	r3, [sp, #36]	; 0x24
 800b002:	4e30      	ldr	r6, [pc, #192]	; (800b0c4 <_svfiprintf_r+0x1f0>)
 800b004:	2203      	movs	r2, #3
 800b006:	0030      	movs	r0, r6
 800b008:	7829      	ldrb	r1, [r5, #0]
 800b00a:	f7ff f9ef 	bl	800a3ec <memchr>
 800b00e:	2800      	cmp	r0, #0
 800b010:	d006      	beq.n	800b020 <_svfiprintf_r+0x14c>
 800b012:	2340      	movs	r3, #64	; 0x40
 800b014:	1b80      	subs	r0, r0, r6
 800b016:	4083      	lsls	r3, r0
 800b018:	6822      	ldr	r2, [r4, #0]
 800b01a:	3501      	adds	r5, #1
 800b01c:	4313      	orrs	r3, r2
 800b01e:	6023      	str	r3, [r4, #0]
 800b020:	7829      	ldrb	r1, [r5, #0]
 800b022:	2206      	movs	r2, #6
 800b024:	4828      	ldr	r0, [pc, #160]	; (800b0c8 <_svfiprintf_r+0x1f4>)
 800b026:	1c6e      	adds	r6, r5, #1
 800b028:	7621      	strb	r1, [r4, #24]
 800b02a:	f7ff f9df 	bl	800a3ec <memchr>
 800b02e:	2800      	cmp	r0, #0
 800b030:	d03c      	beq.n	800b0ac <_svfiprintf_r+0x1d8>
 800b032:	4b26      	ldr	r3, [pc, #152]	; (800b0cc <_svfiprintf_r+0x1f8>)
 800b034:	2b00      	cmp	r3, #0
 800b036:	d125      	bne.n	800b084 <_svfiprintf_r+0x1b0>
 800b038:	2207      	movs	r2, #7
 800b03a:	9b07      	ldr	r3, [sp, #28]
 800b03c:	3307      	adds	r3, #7
 800b03e:	4393      	bics	r3, r2
 800b040:	3308      	adds	r3, #8
 800b042:	9307      	str	r3, [sp, #28]
 800b044:	6963      	ldr	r3, [r4, #20]
 800b046:	9a04      	ldr	r2, [sp, #16]
 800b048:	189b      	adds	r3, r3, r2
 800b04a:	6163      	str	r3, [r4, #20]
 800b04c:	e765      	b.n	800af1a <_svfiprintf_r+0x46>
 800b04e:	4343      	muls	r3, r0
 800b050:	0035      	movs	r5, r6
 800b052:	2101      	movs	r1, #1
 800b054:	189b      	adds	r3, r3, r2
 800b056:	e7a6      	b.n	800afa6 <_svfiprintf_r+0xd2>
 800b058:	2301      	movs	r3, #1
 800b05a:	425b      	negs	r3, r3
 800b05c:	e7d0      	b.n	800b000 <_svfiprintf_r+0x12c>
 800b05e:	2300      	movs	r3, #0
 800b060:	200a      	movs	r0, #10
 800b062:	001a      	movs	r2, r3
 800b064:	3501      	adds	r5, #1
 800b066:	6063      	str	r3, [r4, #4]
 800b068:	7829      	ldrb	r1, [r5, #0]
 800b06a:	1c6e      	adds	r6, r5, #1
 800b06c:	3930      	subs	r1, #48	; 0x30
 800b06e:	2909      	cmp	r1, #9
 800b070:	d903      	bls.n	800b07a <_svfiprintf_r+0x1a6>
 800b072:	2b00      	cmp	r3, #0
 800b074:	d0c5      	beq.n	800b002 <_svfiprintf_r+0x12e>
 800b076:	9209      	str	r2, [sp, #36]	; 0x24
 800b078:	e7c3      	b.n	800b002 <_svfiprintf_r+0x12e>
 800b07a:	4342      	muls	r2, r0
 800b07c:	0035      	movs	r5, r6
 800b07e:	2301      	movs	r3, #1
 800b080:	1852      	adds	r2, r2, r1
 800b082:	e7f1      	b.n	800b068 <_svfiprintf_r+0x194>
 800b084:	ab07      	add	r3, sp, #28
 800b086:	9300      	str	r3, [sp, #0]
 800b088:	003a      	movs	r2, r7
 800b08a:	0021      	movs	r1, r4
 800b08c:	4b10      	ldr	r3, [pc, #64]	; (800b0d0 <_svfiprintf_r+0x1fc>)
 800b08e:	9803      	ldr	r0, [sp, #12]
 800b090:	f7fc faa8 	bl	80075e4 <_printf_float>
 800b094:	9004      	str	r0, [sp, #16]
 800b096:	9b04      	ldr	r3, [sp, #16]
 800b098:	3301      	adds	r3, #1
 800b09a:	d1d3      	bne.n	800b044 <_svfiprintf_r+0x170>
 800b09c:	89bb      	ldrh	r3, [r7, #12]
 800b09e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b0a0:	065b      	lsls	r3, r3, #25
 800b0a2:	d400      	bmi.n	800b0a6 <_svfiprintf_r+0x1d2>
 800b0a4:	e72d      	b.n	800af02 <_svfiprintf_r+0x2e>
 800b0a6:	2001      	movs	r0, #1
 800b0a8:	4240      	negs	r0, r0
 800b0aa:	e72a      	b.n	800af02 <_svfiprintf_r+0x2e>
 800b0ac:	ab07      	add	r3, sp, #28
 800b0ae:	9300      	str	r3, [sp, #0]
 800b0b0:	003a      	movs	r2, r7
 800b0b2:	0021      	movs	r1, r4
 800b0b4:	4b06      	ldr	r3, [pc, #24]	; (800b0d0 <_svfiprintf_r+0x1fc>)
 800b0b6:	9803      	ldr	r0, [sp, #12]
 800b0b8:	f7fc fd46 	bl	8007b48 <_printf_i>
 800b0bc:	e7ea      	b.n	800b094 <_svfiprintf_r+0x1c0>
 800b0be:	46c0      	nop			; (mov r8, r8)
 800b0c0:	0800c26c 	.word	0x0800c26c
 800b0c4:	0800c272 	.word	0x0800c272
 800b0c8:	0800c276 	.word	0x0800c276
 800b0cc:	080075e5 	.word	0x080075e5
 800b0d0:	0800ae11 	.word	0x0800ae11

0800b0d4 <nan>:
 800b0d4:	2000      	movs	r0, #0
 800b0d6:	4901      	ldr	r1, [pc, #4]	; (800b0dc <nan+0x8>)
 800b0d8:	4770      	bx	lr
 800b0da:	46c0      	nop			; (mov r8, r8)
 800b0dc:	7ff80000 	.word	0x7ff80000

0800b0e0 <strncmp>:
 800b0e0:	b530      	push	{r4, r5, lr}
 800b0e2:	0005      	movs	r5, r0
 800b0e4:	1e10      	subs	r0, r2, #0
 800b0e6:	d008      	beq.n	800b0fa <strncmp+0x1a>
 800b0e8:	2400      	movs	r4, #0
 800b0ea:	3a01      	subs	r2, #1
 800b0ec:	5d2b      	ldrb	r3, [r5, r4]
 800b0ee:	5d08      	ldrb	r0, [r1, r4]
 800b0f0:	4283      	cmp	r3, r0
 800b0f2:	d101      	bne.n	800b0f8 <strncmp+0x18>
 800b0f4:	4294      	cmp	r4, r2
 800b0f6:	d101      	bne.n	800b0fc <strncmp+0x1c>
 800b0f8:	1a18      	subs	r0, r3, r0
 800b0fa:	bd30      	pop	{r4, r5, pc}
 800b0fc:	3401      	adds	r4, #1
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d1f4      	bne.n	800b0ec <strncmp+0xc>
 800b102:	e7f9      	b.n	800b0f8 <strncmp+0x18>

0800b104 <__ascii_wctomb>:
 800b104:	0003      	movs	r3, r0
 800b106:	1e08      	subs	r0, r1, #0
 800b108:	d005      	beq.n	800b116 <__ascii_wctomb+0x12>
 800b10a:	2aff      	cmp	r2, #255	; 0xff
 800b10c:	d904      	bls.n	800b118 <__ascii_wctomb+0x14>
 800b10e:	228a      	movs	r2, #138	; 0x8a
 800b110:	2001      	movs	r0, #1
 800b112:	601a      	str	r2, [r3, #0]
 800b114:	4240      	negs	r0, r0
 800b116:	4770      	bx	lr
 800b118:	2001      	movs	r0, #1
 800b11a:	700a      	strb	r2, [r1, #0]
 800b11c:	e7fb      	b.n	800b116 <__ascii_wctomb+0x12>
	...

0800b120 <__assert_func>:
 800b120:	b530      	push	{r4, r5, lr}
 800b122:	0014      	movs	r4, r2
 800b124:	001a      	movs	r2, r3
 800b126:	4b09      	ldr	r3, [pc, #36]	; (800b14c <__assert_func+0x2c>)
 800b128:	0005      	movs	r5, r0
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	b085      	sub	sp, #20
 800b12e:	68d8      	ldr	r0, [r3, #12]
 800b130:	4b07      	ldr	r3, [pc, #28]	; (800b150 <__assert_func+0x30>)
 800b132:	2c00      	cmp	r4, #0
 800b134:	d101      	bne.n	800b13a <__assert_func+0x1a>
 800b136:	4b07      	ldr	r3, [pc, #28]	; (800b154 <__assert_func+0x34>)
 800b138:	001c      	movs	r4, r3
 800b13a:	9301      	str	r3, [sp, #4]
 800b13c:	9100      	str	r1, [sp, #0]
 800b13e:	002b      	movs	r3, r5
 800b140:	4905      	ldr	r1, [pc, #20]	; (800b158 <__assert_func+0x38>)
 800b142:	9402      	str	r4, [sp, #8]
 800b144:	f000 f80a 	bl	800b15c <fiprintf>
 800b148:	f000 fa8c 	bl	800b664 <abort>
 800b14c:	2000000c 	.word	0x2000000c
 800b150:	0800c27d 	.word	0x0800c27d
 800b154:	0800c2b8 	.word	0x0800c2b8
 800b158:	0800c28a 	.word	0x0800c28a

0800b15c <fiprintf>:
 800b15c:	b40e      	push	{r1, r2, r3}
 800b15e:	b503      	push	{r0, r1, lr}
 800b160:	0001      	movs	r1, r0
 800b162:	ab03      	add	r3, sp, #12
 800b164:	4804      	ldr	r0, [pc, #16]	; (800b178 <fiprintf+0x1c>)
 800b166:	cb04      	ldmia	r3!, {r2}
 800b168:	6800      	ldr	r0, [r0, #0]
 800b16a:	9301      	str	r3, [sp, #4]
 800b16c:	f000 f872 	bl	800b254 <_vfiprintf_r>
 800b170:	b002      	add	sp, #8
 800b172:	bc08      	pop	{r3}
 800b174:	b003      	add	sp, #12
 800b176:	4718      	bx	r3
 800b178:	2000000c 	.word	0x2000000c

0800b17c <__retarget_lock_init_recursive>:
 800b17c:	4770      	bx	lr

0800b17e <__retarget_lock_acquire_recursive>:
 800b17e:	4770      	bx	lr

0800b180 <__retarget_lock_release_recursive>:
 800b180:	4770      	bx	lr

0800b182 <memmove>:
 800b182:	b510      	push	{r4, lr}
 800b184:	4288      	cmp	r0, r1
 800b186:	d902      	bls.n	800b18e <memmove+0xc>
 800b188:	188b      	adds	r3, r1, r2
 800b18a:	4298      	cmp	r0, r3
 800b18c:	d303      	bcc.n	800b196 <memmove+0x14>
 800b18e:	2300      	movs	r3, #0
 800b190:	e007      	b.n	800b1a2 <memmove+0x20>
 800b192:	5c8b      	ldrb	r3, [r1, r2]
 800b194:	5483      	strb	r3, [r0, r2]
 800b196:	3a01      	subs	r2, #1
 800b198:	d2fb      	bcs.n	800b192 <memmove+0x10>
 800b19a:	bd10      	pop	{r4, pc}
 800b19c:	5ccc      	ldrb	r4, [r1, r3]
 800b19e:	54c4      	strb	r4, [r0, r3]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d1fa      	bne.n	800b19c <memmove+0x1a>
 800b1a6:	e7f8      	b.n	800b19a <memmove+0x18>

0800b1a8 <_realloc_r>:
 800b1a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1aa:	0007      	movs	r7, r0
 800b1ac:	000e      	movs	r6, r1
 800b1ae:	0014      	movs	r4, r2
 800b1b0:	2900      	cmp	r1, #0
 800b1b2:	d105      	bne.n	800b1c0 <_realloc_r+0x18>
 800b1b4:	0011      	movs	r1, r2
 800b1b6:	f7fc f8f5 	bl	80073a4 <_malloc_r>
 800b1ba:	0005      	movs	r5, r0
 800b1bc:	0028      	movs	r0, r5
 800b1be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b1c0:	2a00      	cmp	r2, #0
 800b1c2:	d103      	bne.n	800b1cc <_realloc_r+0x24>
 800b1c4:	f7fc f882 	bl	80072cc <_free_r>
 800b1c8:	0025      	movs	r5, r4
 800b1ca:	e7f7      	b.n	800b1bc <_realloc_r+0x14>
 800b1cc:	f000 fc8c 	bl	800bae8 <_malloc_usable_size_r>
 800b1d0:	9001      	str	r0, [sp, #4]
 800b1d2:	4284      	cmp	r4, r0
 800b1d4:	d803      	bhi.n	800b1de <_realloc_r+0x36>
 800b1d6:	0035      	movs	r5, r6
 800b1d8:	0843      	lsrs	r3, r0, #1
 800b1da:	42a3      	cmp	r3, r4
 800b1dc:	d3ee      	bcc.n	800b1bc <_realloc_r+0x14>
 800b1de:	0021      	movs	r1, r4
 800b1e0:	0038      	movs	r0, r7
 800b1e2:	f7fc f8df 	bl	80073a4 <_malloc_r>
 800b1e6:	1e05      	subs	r5, r0, #0
 800b1e8:	d0e8      	beq.n	800b1bc <_realloc_r+0x14>
 800b1ea:	9b01      	ldr	r3, [sp, #4]
 800b1ec:	0022      	movs	r2, r4
 800b1ee:	429c      	cmp	r4, r3
 800b1f0:	d900      	bls.n	800b1f4 <_realloc_r+0x4c>
 800b1f2:	001a      	movs	r2, r3
 800b1f4:	0031      	movs	r1, r6
 800b1f6:	0028      	movs	r0, r5
 800b1f8:	f7fc f856 	bl	80072a8 <memcpy>
 800b1fc:	0031      	movs	r1, r6
 800b1fe:	0038      	movs	r0, r7
 800b200:	f7fc f864 	bl	80072cc <_free_r>
 800b204:	e7da      	b.n	800b1bc <_realloc_r+0x14>

0800b206 <__sfputc_r>:
 800b206:	6893      	ldr	r3, [r2, #8]
 800b208:	b510      	push	{r4, lr}
 800b20a:	3b01      	subs	r3, #1
 800b20c:	6093      	str	r3, [r2, #8]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	da04      	bge.n	800b21c <__sfputc_r+0x16>
 800b212:	6994      	ldr	r4, [r2, #24]
 800b214:	42a3      	cmp	r3, r4
 800b216:	db07      	blt.n	800b228 <__sfputc_r+0x22>
 800b218:	290a      	cmp	r1, #10
 800b21a:	d005      	beq.n	800b228 <__sfputc_r+0x22>
 800b21c:	6813      	ldr	r3, [r2, #0]
 800b21e:	1c58      	adds	r0, r3, #1
 800b220:	6010      	str	r0, [r2, #0]
 800b222:	7019      	strb	r1, [r3, #0]
 800b224:	0008      	movs	r0, r1
 800b226:	bd10      	pop	{r4, pc}
 800b228:	f000 f94e 	bl	800b4c8 <__swbuf_r>
 800b22c:	0001      	movs	r1, r0
 800b22e:	e7f9      	b.n	800b224 <__sfputc_r+0x1e>

0800b230 <__sfputs_r>:
 800b230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b232:	0006      	movs	r6, r0
 800b234:	000f      	movs	r7, r1
 800b236:	0014      	movs	r4, r2
 800b238:	18d5      	adds	r5, r2, r3
 800b23a:	42ac      	cmp	r4, r5
 800b23c:	d101      	bne.n	800b242 <__sfputs_r+0x12>
 800b23e:	2000      	movs	r0, #0
 800b240:	e007      	b.n	800b252 <__sfputs_r+0x22>
 800b242:	7821      	ldrb	r1, [r4, #0]
 800b244:	003a      	movs	r2, r7
 800b246:	0030      	movs	r0, r6
 800b248:	f7ff ffdd 	bl	800b206 <__sfputc_r>
 800b24c:	3401      	adds	r4, #1
 800b24e:	1c43      	adds	r3, r0, #1
 800b250:	d1f3      	bne.n	800b23a <__sfputs_r+0xa>
 800b252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b254 <_vfiprintf_r>:
 800b254:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b256:	b0a1      	sub	sp, #132	; 0x84
 800b258:	0006      	movs	r6, r0
 800b25a:	000c      	movs	r4, r1
 800b25c:	001f      	movs	r7, r3
 800b25e:	9203      	str	r2, [sp, #12]
 800b260:	2800      	cmp	r0, #0
 800b262:	d004      	beq.n	800b26e <_vfiprintf_r+0x1a>
 800b264:	6983      	ldr	r3, [r0, #24]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d101      	bne.n	800b26e <_vfiprintf_r+0x1a>
 800b26a:	f000 fb31 	bl	800b8d0 <__sinit>
 800b26e:	4b8e      	ldr	r3, [pc, #568]	; (800b4a8 <_vfiprintf_r+0x254>)
 800b270:	429c      	cmp	r4, r3
 800b272:	d11c      	bne.n	800b2ae <_vfiprintf_r+0x5a>
 800b274:	6874      	ldr	r4, [r6, #4]
 800b276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b278:	07db      	lsls	r3, r3, #31
 800b27a:	d405      	bmi.n	800b288 <_vfiprintf_r+0x34>
 800b27c:	89a3      	ldrh	r3, [r4, #12]
 800b27e:	059b      	lsls	r3, r3, #22
 800b280:	d402      	bmi.n	800b288 <_vfiprintf_r+0x34>
 800b282:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b284:	f7ff ff7b 	bl	800b17e <__retarget_lock_acquire_recursive>
 800b288:	89a3      	ldrh	r3, [r4, #12]
 800b28a:	071b      	lsls	r3, r3, #28
 800b28c:	d502      	bpl.n	800b294 <_vfiprintf_r+0x40>
 800b28e:	6923      	ldr	r3, [r4, #16]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d11d      	bne.n	800b2d0 <_vfiprintf_r+0x7c>
 800b294:	0021      	movs	r1, r4
 800b296:	0030      	movs	r0, r6
 800b298:	f000 f96c 	bl	800b574 <__swsetup_r>
 800b29c:	2800      	cmp	r0, #0
 800b29e:	d017      	beq.n	800b2d0 <_vfiprintf_r+0x7c>
 800b2a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2a2:	07db      	lsls	r3, r3, #31
 800b2a4:	d50d      	bpl.n	800b2c2 <_vfiprintf_r+0x6e>
 800b2a6:	2001      	movs	r0, #1
 800b2a8:	4240      	negs	r0, r0
 800b2aa:	b021      	add	sp, #132	; 0x84
 800b2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ae:	4b7f      	ldr	r3, [pc, #508]	; (800b4ac <_vfiprintf_r+0x258>)
 800b2b0:	429c      	cmp	r4, r3
 800b2b2:	d101      	bne.n	800b2b8 <_vfiprintf_r+0x64>
 800b2b4:	68b4      	ldr	r4, [r6, #8]
 800b2b6:	e7de      	b.n	800b276 <_vfiprintf_r+0x22>
 800b2b8:	4b7d      	ldr	r3, [pc, #500]	; (800b4b0 <_vfiprintf_r+0x25c>)
 800b2ba:	429c      	cmp	r4, r3
 800b2bc:	d1db      	bne.n	800b276 <_vfiprintf_r+0x22>
 800b2be:	68f4      	ldr	r4, [r6, #12]
 800b2c0:	e7d9      	b.n	800b276 <_vfiprintf_r+0x22>
 800b2c2:	89a3      	ldrh	r3, [r4, #12]
 800b2c4:	059b      	lsls	r3, r3, #22
 800b2c6:	d4ee      	bmi.n	800b2a6 <_vfiprintf_r+0x52>
 800b2c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2ca:	f7ff ff59 	bl	800b180 <__retarget_lock_release_recursive>
 800b2ce:	e7ea      	b.n	800b2a6 <_vfiprintf_r+0x52>
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	ad08      	add	r5, sp, #32
 800b2d4:	616b      	str	r3, [r5, #20]
 800b2d6:	3320      	adds	r3, #32
 800b2d8:	766b      	strb	r3, [r5, #25]
 800b2da:	3310      	adds	r3, #16
 800b2dc:	76ab      	strb	r3, [r5, #26]
 800b2de:	9707      	str	r7, [sp, #28]
 800b2e0:	9f03      	ldr	r7, [sp, #12]
 800b2e2:	783b      	ldrb	r3, [r7, #0]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d001      	beq.n	800b2ec <_vfiprintf_r+0x98>
 800b2e8:	2b25      	cmp	r3, #37	; 0x25
 800b2ea:	d14e      	bne.n	800b38a <_vfiprintf_r+0x136>
 800b2ec:	9b03      	ldr	r3, [sp, #12]
 800b2ee:	1afb      	subs	r3, r7, r3
 800b2f0:	9305      	str	r3, [sp, #20]
 800b2f2:	9b03      	ldr	r3, [sp, #12]
 800b2f4:	429f      	cmp	r7, r3
 800b2f6:	d00d      	beq.n	800b314 <_vfiprintf_r+0xc0>
 800b2f8:	9b05      	ldr	r3, [sp, #20]
 800b2fa:	0021      	movs	r1, r4
 800b2fc:	0030      	movs	r0, r6
 800b2fe:	9a03      	ldr	r2, [sp, #12]
 800b300:	f7ff ff96 	bl	800b230 <__sfputs_r>
 800b304:	1c43      	adds	r3, r0, #1
 800b306:	d100      	bne.n	800b30a <_vfiprintf_r+0xb6>
 800b308:	e0b5      	b.n	800b476 <_vfiprintf_r+0x222>
 800b30a:	696a      	ldr	r2, [r5, #20]
 800b30c:	9b05      	ldr	r3, [sp, #20]
 800b30e:	4694      	mov	ip, r2
 800b310:	4463      	add	r3, ip
 800b312:	616b      	str	r3, [r5, #20]
 800b314:	783b      	ldrb	r3, [r7, #0]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d100      	bne.n	800b31c <_vfiprintf_r+0xc8>
 800b31a:	e0ac      	b.n	800b476 <_vfiprintf_r+0x222>
 800b31c:	2201      	movs	r2, #1
 800b31e:	1c7b      	adds	r3, r7, #1
 800b320:	9303      	str	r3, [sp, #12]
 800b322:	2300      	movs	r3, #0
 800b324:	4252      	negs	r2, r2
 800b326:	606a      	str	r2, [r5, #4]
 800b328:	a904      	add	r1, sp, #16
 800b32a:	3254      	adds	r2, #84	; 0x54
 800b32c:	1852      	adds	r2, r2, r1
 800b32e:	602b      	str	r3, [r5, #0]
 800b330:	60eb      	str	r3, [r5, #12]
 800b332:	60ab      	str	r3, [r5, #8]
 800b334:	7013      	strb	r3, [r2, #0]
 800b336:	65ab      	str	r3, [r5, #88]	; 0x58
 800b338:	9b03      	ldr	r3, [sp, #12]
 800b33a:	2205      	movs	r2, #5
 800b33c:	7819      	ldrb	r1, [r3, #0]
 800b33e:	485d      	ldr	r0, [pc, #372]	; (800b4b4 <_vfiprintf_r+0x260>)
 800b340:	f7ff f854 	bl	800a3ec <memchr>
 800b344:	9b03      	ldr	r3, [sp, #12]
 800b346:	1c5f      	adds	r7, r3, #1
 800b348:	2800      	cmp	r0, #0
 800b34a:	d120      	bne.n	800b38e <_vfiprintf_r+0x13a>
 800b34c:	682a      	ldr	r2, [r5, #0]
 800b34e:	06d3      	lsls	r3, r2, #27
 800b350:	d504      	bpl.n	800b35c <_vfiprintf_r+0x108>
 800b352:	2353      	movs	r3, #83	; 0x53
 800b354:	a904      	add	r1, sp, #16
 800b356:	185b      	adds	r3, r3, r1
 800b358:	2120      	movs	r1, #32
 800b35a:	7019      	strb	r1, [r3, #0]
 800b35c:	0713      	lsls	r3, r2, #28
 800b35e:	d504      	bpl.n	800b36a <_vfiprintf_r+0x116>
 800b360:	2353      	movs	r3, #83	; 0x53
 800b362:	a904      	add	r1, sp, #16
 800b364:	185b      	adds	r3, r3, r1
 800b366:	212b      	movs	r1, #43	; 0x2b
 800b368:	7019      	strb	r1, [r3, #0]
 800b36a:	9b03      	ldr	r3, [sp, #12]
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	2b2a      	cmp	r3, #42	; 0x2a
 800b370:	d016      	beq.n	800b3a0 <_vfiprintf_r+0x14c>
 800b372:	2100      	movs	r1, #0
 800b374:	68eb      	ldr	r3, [r5, #12]
 800b376:	9f03      	ldr	r7, [sp, #12]
 800b378:	783a      	ldrb	r2, [r7, #0]
 800b37a:	1c78      	adds	r0, r7, #1
 800b37c:	3a30      	subs	r2, #48	; 0x30
 800b37e:	4684      	mov	ip, r0
 800b380:	2a09      	cmp	r2, #9
 800b382:	d94f      	bls.n	800b424 <_vfiprintf_r+0x1d0>
 800b384:	2900      	cmp	r1, #0
 800b386:	d111      	bne.n	800b3ac <_vfiprintf_r+0x158>
 800b388:	e017      	b.n	800b3ba <_vfiprintf_r+0x166>
 800b38a:	3701      	adds	r7, #1
 800b38c:	e7a9      	b.n	800b2e2 <_vfiprintf_r+0x8e>
 800b38e:	4b49      	ldr	r3, [pc, #292]	; (800b4b4 <_vfiprintf_r+0x260>)
 800b390:	682a      	ldr	r2, [r5, #0]
 800b392:	1ac0      	subs	r0, r0, r3
 800b394:	2301      	movs	r3, #1
 800b396:	4083      	lsls	r3, r0
 800b398:	4313      	orrs	r3, r2
 800b39a:	602b      	str	r3, [r5, #0]
 800b39c:	9703      	str	r7, [sp, #12]
 800b39e:	e7cb      	b.n	800b338 <_vfiprintf_r+0xe4>
 800b3a0:	9b07      	ldr	r3, [sp, #28]
 800b3a2:	1d19      	adds	r1, r3, #4
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	9107      	str	r1, [sp, #28]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	db01      	blt.n	800b3b0 <_vfiprintf_r+0x15c>
 800b3ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3ae:	e004      	b.n	800b3ba <_vfiprintf_r+0x166>
 800b3b0:	425b      	negs	r3, r3
 800b3b2:	60eb      	str	r3, [r5, #12]
 800b3b4:	2302      	movs	r3, #2
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	602b      	str	r3, [r5, #0]
 800b3ba:	783b      	ldrb	r3, [r7, #0]
 800b3bc:	2b2e      	cmp	r3, #46	; 0x2e
 800b3be:	d10a      	bne.n	800b3d6 <_vfiprintf_r+0x182>
 800b3c0:	787b      	ldrb	r3, [r7, #1]
 800b3c2:	2b2a      	cmp	r3, #42	; 0x2a
 800b3c4:	d137      	bne.n	800b436 <_vfiprintf_r+0x1e2>
 800b3c6:	9b07      	ldr	r3, [sp, #28]
 800b3c8:	3702      	adds	r7, #2
 800b3ca:	1d1a      	adds	r2, r3, #4
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	9207      	str	r2, [sp, #28]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	db2d      	blt.n	800b430 <_vfiprintf_r+0x1dc>
 800b3d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3d6:	2203      	movs	r2, #3
 800b3d8:	7839      	ldrb	r1, [r7, #0]
 800b3da:	4837      	ldr	r0, [pc, #220]	; (800b4b8 <_vfiprintf_r+0x264>)
 800b3dc:	f7ff f806 	bl	800a3ec <memchr>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	d007      	beq.n	800b3f4 <_vfiprintf_r+0x1a0>
 800b3e4:	4b34      	ldr	r3, [pc, #208]	; (800b4b8 <_vfiprintf_r+0x264>)
 800b3e6:	682a      	ldr	r2, [r5, #0]
 800b3e8:	1ac0      	subs	r0, r0, r3
 800b3ea:	2340      	movs	r3, #64	; 0x40
 800b3ec:	4083      	lsls	r3, r0
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	3701      	adds	r7, #1
 800b3f2:	602b      	str	r3, [r5, #0]
 800b3f4:	7839      	ldrb	r1, [r7, #0]
 800b3f6:	1c7b      	adds	r3, r7, #1
 800b3f8:	2206      	movs	r2, #6
 800b3fa:	4830      	ldr	r0, [pc, #192]	; (800b4bc <_vfiprintf_r+0x268>)
 800b3fc:	9303      	str	r3, [sp, #12]
 800b3fe:	7629      	strb	r1, [r5, #24]
 800b400:	f7fe fff4 	bl	800a3ec <memchr>
 800b404:	2800      	cmp	r0, #0
 800b406:	d045      	beq.n	800b494 <_vfiprintf_r+0x240>
 800b408:	4b2d      	ldr	r3, [pc, #180]	; (800b4c0 <_vfiprintf_r+0x26c>)
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d127      	bne.n	800b45e <_vfiprintf_r+0x20a>
 800b40e:	2207      	movs	r2, #7
 800b410:	9b07      	ldr	r3, [sp, #28]
 800b412:	3307      	adds	r3, #7
 800b414:	4393      	bics	r3, r2
 800b416:	3308      	adds	r3, #8
 800b418:	9307      	str	r3, [sp, #28]
 800b41a:	696b      	ldr	r3, [r5, #20]
 800b41c:	9a04      	ldr	r2, [sp, #16]
 800b41e:	189b      	adds	r3, r3, r2
 800b420:	616b      	str	r3, [r5, #20]
 800b422:	e75d      	b.n	800b2e0 <_vfiprintf_r+0x8c>
 800b424:	210a      	movs	r1, #10
 800b426:	434b      	muls	r3, r1
 800b428:	4667      	mov	r7, ip
 800b42a:	189b      	adds	r3, r3, r2
 800b42c:	3909      	subs	r1, #9
 800b42e:	e7a3      	b.n	800b378 <_vfiprintf_r+0x124>
 800b430:	2301      	movs	r3, #1
 800b432:	425b      	negs	r3, r3
 800b434:	e7ce      	b.n	800b3d4 <_vfiprintf_r+0x180>
 800b436:	2300      	movs	r3, #0
 800b438:	001a      	movs	r2, r3
 800b43a:	3701      	adds	r7, #1
 800b43c:	606b      	str	r3, [r5, #4]
 800b43e:	7839      	ldrb	r1, [r7, #0]
 800b440:	1c78      	adds	r0, r7, #1
 800b442:	3930      	subs	r1, #48	; 0x30
 800b444:	4684      	mov	ip, r0
 800b446:	2909      	cmp	r1, #9
 800b448:	d903      	bls.n	800b452 <_vfiprintf_r+0x1fe>
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d0c3      	beq.n	800b3d6 <_vfiprintf_r+0x182>
 800b44e:	9209      	str	r2, [sp, #36]	; 0x24
 800b450:	e7c1      	b.n	800b3d6 <_vfiprintf_r+0x182>
 800b452:	230a      	movs	r3, #10
 800b454:	435a      	muls	r2, r3
 800b456:	4667      	mov	r7, ip
 800b458:	1852      	adds	r2, r2, r1
 800b45a:	3b09      	subs	r3, #9
 800b45c:	e7ef      	b.n	800b43e <_vfiprintf_r+0x1ea>
 800b45e:	ab07      	add	r3, sp, #28
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	0022      	movs	r2, r4
 800b464:	0029      	movs	r1, r5
 800b466:	0030      	movs	r0, r6
 800b468:	4b16      	ldr	r3, [pc, #88]	; (800b4c4 <_vfiprintf_r+0x270>)
 800b46a:	f7fc f8bb 	bl	80075e4 <_printf_float>
 800b46e:	9004      	str	r0, [sp, #16]
 800b470:	9b04      	ldr	r3, [sp, #16]
 800b472:	3301      	adds	r3, #1
 800b474:	d1d1      	bne.n	800b41a <_vfiprintf_r+0x1c6>
 800b476:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b478:	07db      	lsls	r3, r3, #31
 800b47a:	d405      	bmi.n	800b488 <_vfiprintf_r+0x234>
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	059b      	lsls	r3, r3, #22
 800b480:	d402      	bmi.n	800b488 <_vfiprintf_r+0x234>
 800b482:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b484:	f7ff fe7c 	bl	800b180 <__retarget_lock_release_recursive>
 800b488:	89a3      	ldrh	r3, [r4, #12]
 800b48a:	065b      	lsls	r3, r3, #25
 800b48c:	d500      	bpl.n	800b490 <_vfiprintf_r+0x23c>
 800b48e:	e70a      	b.n	800b2a6 <_vfiprintf_r+0x52>
 800b490:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b492:	e70a      	b.n	800b2aa <_vfiprintf_r+0x56>
 800b494:	ab07      	add	r3, sp, #28
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	0022      	movs	r2, r4
 800b49a:	0029      	movs	r1, r5
 800b49c:	0030      	movs	r0, r6
 800b49e:	4b09      	ldr	r3, [pc, #36]	; (800b4c4 <_vfiprintf_r+0x270>)
 800b4a0:	f7fc fb52 	bl	8007b48 <_printf_i>
 800b4a4:	e7e3      	b.n	800b46e <_vfiprintf_r+0x21a>
 800b4a6:	46c0      	nop			; (mov r8, r8)
 800b4a8:	0800c2dc 	.word	0x0800c2dc
 800b4ac:	0800c2fc 	.word	0x0800c2fc
 800b4b0:	0800c2bc 	.word	0x0800c2bc
 800b4b4:	0800c26c 	.word	0x0800c26c
 800b4b8:	0800c272 	.word	0x0800c272
 800b4bc:	0800c276 	.word	0x0800c276
 800b4c0:	080075e5 	.word	0x080075e5
 800b4c4:	0800b231 	.word	0x0800b231

0800b4c8 <__swbuf_r>:
 800b4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ca:	0005      	movs	r5, r0
 800b4cc:	000e      	movs	r6, r1
 800b4ce:	0014      	movs	r4, r2
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	d004      	beq.n	800b4de <__swbuf_r+0x16>
 800b4d4:	6983      	ldr	r3, [r0, #24]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d101      	bne.n	800b4de <__swbuf_r+0x16>
 800b4da:	f000 f9f9 	bl	800b8d0 <__sinit>
 800b4de:	4b22      	ldr	r3, [pc, #136]	; (800b568 <__swbuf_r+0xa0>)
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	d12e      	bne.n	800b542 <__swbuf_r+0x7a>
 800b4e4:	686c      	ldr	r4, [r5, #4]
 800b4e6:	69a3      	ldr	r3, [r4, #24]
 800b4e8:	60a3      	str	r3, [r4, #8]
 800b4ea:	89a3      	ldrh	r3, [r4, #12]
 800b4ec:	071b      	lsls	r3, r3, #28
 800b4ee:	d532      	bpl.n	800b556 <__swbuf_r+0x8e>
 800b4f0:	6923      	ldr	r3, [r4, #16]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d02f      	beq.n	800b556 <__swbuf_r+0x8e>
 800b4f6:	6823      	ldr	r3, [r4, #0]
 800b4f8:	6922      	ldr	r2, [r4, #16]
 800b4fa:	b2f7      	uxtb	r7, r6
 800b4fc:	1a98      	subs	r0, r3, r2
 800b4fe:	6963      	ldr	r3, [r4, #20]
 800b500:	b2f6      	uxtb	r6, r6
 800b502:	4283      	cmp	r3, r0
 800b504:	dc05      	bgt.n	800b512 <__swbuf_r+0x4a>
 800b506:	0021      	movs	r1, r4
 800b508:	0028      	movs	r0, r5
 800b50a:	f000 f93f 	bl	800b78c <_fflush_r>
 800b50e:	2800      	cmp	r0, #0
 800b510:	d127      	bne.n	800b562 <__swbuf_r+0x9a>
 800b512:	68a3      	ldr	r3, [r4, #8]
 800b514:	3001      	adds	r0, #1
 800b516:	3b01      	subs	r3, #1
 800b518:	60a3      	str	r3, [r4, #8]
 800b51a:	6823      	ldr	r3, [r4, #0]
 800b51c:	1c5a      	adds	r2, r3, #1
 800b51e:	6022      	str	r2, [r4, #0]
 800b520:	701f      	strb	r7, [r3, #0]
 800b522:	6963      	ldr	r3, [r4, #20]
 800b524:	4283      	cmp	r3, r0
 800b526:	d004      	beq.n	800b532 <__swbuf_r+0x6a>
 800b528:	89a3      	ldrh	r3, [r4, #12]
 800b52a:	07db      	lsls	r3, r3, #31
 800b52c:	d507      	bpl.n	800b53e <__swbuf_r+0x76>
 800b52e:	2e0a      	cmp	r6, #10
 800b530:	d105      	bne.n	800b53e <__swbuf_r+0x76>
 800b532:	0021      	movs	r1, r4
 800b534:	0028      	movs	r0, r5
 800b536:	f000 f929 	bl	800b78c <_fflush_r>
 800b53a:	2800      	cmp	r0, #0
 800b53c:	d111      	bne.n	800b562 <__swbuf_r+0x9a>
 800b53e:	0030      	movs	r0, r6
 800b540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b542:	4b0a      	ldr	r3, [pc, #40]	; (800b56c <__swbuf_r+0xa4>)
 800b544:	429c      	cmp	r4, r3
 800b546:	d101      	bne.n	800b54c <__swbuf_r+0x84>
 800b548:	68ac      	ldr	r4, [r5, #8]
 800b54a:	e7cc      	b.n	800b4e6 <__swbuf_r+0x1e>
 800b54c:	4b08      	ldr	r3, [pc, #32]	; (800b570 <__swbuf_r+0xa8>)
 800b54e:	429c      	cmp	r4, r3
 800b550:	d1c9      	bne.n	800b4e6 <__swbuf_r+0x1e>
 800b552:	68ec      	ldr	r4, [r5, #12]
 800b554:	e7c7      	b.n	800b4e6 <__swbuf_r+0x1e>
 800b556:	0021      	movs	r1, r4
 800b558:	0028      	movs	r0, r5
 800b55a:	f000 f80b 	bl	800b574 <__swsetup_r>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d0c9      	beq.n	800b4f6 <__swbuf_r+0x2e>
 800b562:	2601      	movs	r6, #1
 800b564:	4276      	negs	r6, r6
 800b566:	e7ea      	b.n	800b53e <__swbuf_r+0x76>
 800b568:	0800c2dc 	.word	0x0800c2dc
 800b56c:	0800c2fc 	.word	0x0800c2fc
 800b570:	0800c2bc 	.word	0x0800c2bc

0800b574 <__swsetup_r>:
 800b574:	4b37      	ldr	r3, [pc, #220]	; (800b654 <__swsetup_r+0xe0>)
 800b576:	b570      	push	{r4, r5, r6, lr}
 800b578:	681d      	ldr	r5, [r3, #0]
 800b57a:	0006      	movs	r6, r0
 800b57c:	000c      	movs	r4, r1
 800b57e:	2d00      	cmp	r5, #0
 800b580:	d005      	beq.n	800b58e <__swsetup_r+0x1a>
 800b582:	69ab      	ldr	r3, [r5, #24]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d102      	bne.n	800b58e <__swsetup_r+0x1a>
 800b588:	0028      	movs	r0, r5
 800b58a:	f000 f9a1 	bl	800b8d0 <__sinit>
 800b58e:	4b32      	ldr	r3, [pc, #200]	; (800b658 <__swsetup_r+0xe4>)
 800b590:	429c      	cmp	r4, r3
 800b592:	d10f      	bne.n	800b5b4 <__swsetup_r+0x40>
 800b594:	686c      	ldr	r4, [r5, #4]
 800b596:	230c      	movs	r3, #12
 800b598:	5ee2      	ldrsh	r2, [r4, r3]
 800b59a:	b293      	uxth	r3, r2
 800b59c:	0711      	lsls	r1, r2, #28
 800b59e:	d42d      	bmi.n	800b5fc <__swsetup_r+0x88>
 800b5a0:	06d9      	lsls	r1, r3, #27
 800b5a2:	d411      	bmi.n	800b5c8 <__swsetup_r+0x54>
 800b5a4:	2309      	movs	r3, #9
 800b5a6:	2001      	movs	r0, #1
 800b5a8:	6033      	str	r3, [r6, #0]
 800b5aa:	3337      	adds	r3, #55	; 0x37
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	81a3      	strh	r3, [r4, #12]
 800b5b0:	4240      	negs	r0, r0
 800b5b2:	bd70      	pop	{r4, r5, r6, pc}
 800b5b4:	4b29      	ldr	r3, [pc, #164]	; (800b65c <__swsetup_r+0xe8>)
 800b5b6:	429c      	cmp	r4, r3
 800b5b8:	d101      	bne.n	800b5be <__swsetup_r+0x4a>
 800b5ba:	68ac      	ldr	r4, [r5, #8]
 800b5bc:	e7eb      	b.n	800b596 <__swsetup_r+0x22>
 800b5be:	4b28      	ldr	r3, [pc, #160]	; (800b660 <__swsetup_r+0xec>)
 800b5c0:	429c      	cmp	r4, r3
 800b5c2:	d1e8      	bne.n	800b596 <__swsetup_r+0x22>
 800b5c4:	68ec      	ldr	r4, [r5, #12]
 800b5c6:	e7e6      	b.n	800b596 <__swsetup_r+0x22>
 800b5c8:	075b      	lsls	r3, r3, #29
 800b5ca:	d513      	bpl.n	800b5f4 <__swsetup_r+0x80>
 800b5cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5ce:	2900      	cmp	r1, #0
 800b5d0:	d008      	beq.n	800b5e4 <__swsetup_r+0x70>
 800b5d2:	0023      	movs	r3, r4
 800b5d4:	3344      	adds	r3, #68	; 0x44
 800b5d6:	4299      	cmp	r1, r3
 800b5d8:	d002      	beq.n	800b5e0 <__swsetup_r+0x6c>
 800b5da:	0030      	movs	r0, r6
 800b5dc:	f7fb fe76 	bl	80072cc <_free_r>
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	6363      	str	r3, [r4, #52]	; 0x34
 800b5e4:	2224      	movs	r2, #36	; 0x24
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	4393      	bics	r3, r2
 800b5ea:	81a3      	strh	r3, [r4, #12]
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	6063      	str	r3, [r4, #4]
 800b5f0:	6923      	ldr	r3, [r4, #16]
 800b5f2:	6023      	str	r3, [r4, #0]
 800b5f4:	2308      	movs	r3, #8
 800b5f6:	89a2      	ldrh	r2, [r4, #12]
 800b5f8:	4313      	orrs	r3, r2
 800b5fa:	81a3      	strh	r3, [r4, #12]
 800b5fc:	6923      	ldr	r3, [r4, #16]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d10b      	bne.n	800b61a <__swsetup_r+0xa6>
 800b602:	21a0      	movs	r1, #160	; 0xa0
 800b604:	2280      	movs	r2, #128	; 0x80
 800b606:	89a3      	ldrh	r3, [r4, #12]
 800b608:	0089      	lsls	r1, r1, #2
 800b60a:	0092      	lsls	r2, r2, #2
 800b60c:	400b      	ands	r3, r1
 800b60e:	4293      	cmp	r3, r2
 800b610:	d003      	beq.n	800b61a <__swsetup_r+0xa6>
 800b612:	0021      	movs	r1, r4
 800b614:	0030      	movs	r0, r6
 800b616:	f000 fa23 	bl	800ba60 <__smakebuf_r>
 800b61a:	220c      	movs	r2, #12
 800b61c:	5ea3      	ldrsh	r3, [r4, r2]
 800b61e:	2001      	movs	r0, #1
 800b620:	001a      	movs	r2, r3
 800b622:	b299      	uxth	r1, r3
 800b624:	4002      	ands	r2, r0
 800b626:	4203      	tst	r3, r0
 800b628:	d00f      	beq.n	800b64a <__swsetup_r+0xd6>
 800b62a:	2200      	movs	r2, #0
 800b62c:	60a2      	str	r2, [r4, #8]
 800b62e:	6962      	ldr	r2, [r4, #20]
 800b630:	4252      	negs	r2, r2
 800b632:	61a2      	str	r2, [r4, #24]
 800b634:	2000      	movs	r0, #0
 800b636:	6922      	ldr	r2, [r4, #16]
 800b638:	4282      	cmp	r2, r0
 800b63a:	d1ba      	bne.n	800b5b2 <__swsetup_r+0x3e>
 800b63c:	060a      	lsls	r2, r1, #24
 800b63e:	d5b8      	bpl.n	800b5b2 <__swsetup_r+0x3e>
 800b640:	2240      	movs	r2, #64	; 0x40
 800b642:	4313      	orrs	r3, r2
 800b644:	81a3      	strh	r3, [r4, #12]
 800b646:	3801      	subs	r0, #1
 800b648:	e7b3      	b.n	800b5b2 <__swsetup_r+0x3e>
 800b64a:	0788      	lsls	r0, r1, #30
 800b64c:	d400      	bmi.n	800b650 <__swsetup_r+0xdc>
 800b64e:	6962      	ldr	r2, [r4, #20]
 800b650:	60a2      	str	r2, [r4, #8]
 800b652:	e7ef      	b.n	800b634 <__swsetup_r+0xc0>
 800b654:	2000000c 	.word	0x2000000c
 800b658:	0800c2dc 	.word	0x0800c2dc
 800b65c:	0800c2fc 	.word	0x0800c2fc
 800b660:	0800c2bc 	.word	0x0800c2bc

0800b664 <abort>:
 800b664:	2006      	movs	r0, #6
 800b666:	b510      	push	{r4, lr}
 800b668:	f000 fa70 	bl	800bb4c <raise>
 800b66c:	2001      	movs	r0, #1
 800b66e:	f7f8 f8b7 	bl	80037e0 <_exit>
	...

0800b674 <__sflush_r>:
 800b674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b676:	898b      	ldrh	r3, [r1, #12]
 800b678:	0005      	movs	r5, r0
 800b67a:	000c      	movs	r4, r1
 800b67c:	071a      	lsls	r2, r3, #28
 800b67e:	d45f      	bmi.n	800b740 <__sflush_r+0xcc>
 800b680:	684a      	ldr	r2, [r1, #4]
 800b682:	2a00      	cmp	r2, #0
 800b684:	dc04      	bgt.n	800b690 <__sflush_r+0x1c>
 800b686:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b688:	2a00      	cmp	r2, #0
 800b68a:	dc01      	bgt.n	800b690 <__sflush_r+0x1c>
 800b68c:	2000      	movs	r0, #0
 800b68e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b690:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b692:	2f00      	cmp	r7, #0
 800b694:	d0fa      	beq.n	800b68c <__sflush_r+0x18>
 800b696:	2200      	movs	r2, #0
 800b698:	2180      	movs	r1, #128	; 0x80
 800b69a:	682e      	ldr	r6, [r5, #0]
 800b69c:	602a      	str	r2, [r5, #0]
 800b69e:	001a      	movs	r2, r3
 800b6a0:	0149      	lsls	r1, r1, #5
 800b6a2:	400a      	ands	r2, r1
 800b6a4:	420b      	tst	r3, r1
 800b6a6:	d034      	beq.n	800b712 <__sflush_r+0x9e>
 800b6a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	075b      	lsls	r3, r3, #29
 800b6ae:	d506      	bpl.n	800b6be <__sflush_r+0x4a>
 800b6b0:	6863      	ldr	r3, [r4, #4]
 800b6b2:	1ac0      	subs	r0, r0, r3
 800b6b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d001      	beq.n	800b6be <__sflush_r+0x4a>
 800b6ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b6bc:	1ac0      	subs	r0, r0, r3
 800b6be:	0002      	movs	r2, r0
 800b6c0:	6a21      	ldr	r1, [r4, #32]
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	0028      	movs	r0, r5
 800b6c6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b6c8:	47b8      	blx	r7
 800b6ca:	89a1      	ldrh	r1, [r4, #12]
 800b6cc:	1c43      	adds	r3, r0, #1
 800b6ce:	d106      	bne.n	800b6de <__sflush_r+0x6a>
 800b6d0:	682b      	ldr	r3, [r5, #0]
 800b6d2:	2b1d      	cmp	r3, #29
 800b6d4:	d831      	bhi.n	800b73a <__sflush_r+0xc6>
 800b6d6:	4a2c      	ldr	r2, [pc, #176]	; (800b788 <__sflush_r+0x114>)
 800b6d8:	40da      	lsrs	r2, r3
 800b6da:	07d3      	lsls	r3, r2, #31
 800b6dc:	d52d      	bpl.n	800b73a <__sflush_r+0xc6>
 800b6de:	2300      	movs	r3, #0
 800b6e0:	6063      	str	r3, [r4, #4]
 800b6e2:	6923      	ldr	r3, [r4, #16]
 800b6e4:	6023      	str	r3, [r4, #0]
 800b6e6:	04cb      	lsls	r3, r1, #19
 800b6e8:	d505      	bpl.n	800b6f6 <__sflush_r+0x82>
 800b6ea:	1c43      	adds	r3, r0, #1
 800b6ec:	d102      	bne.n	800b6f4 <__sflush_r+0x80>
 800b6ee:	682b      	ldr	r3, [r5, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d100      	bne.n	800b6f6 <__sflush_r+0x82>
 800b6f4:	6560      	str	r0, [r4, #84]	; 0x54
 800b6f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6f8:	602e      	str	r6, [r5, #0]
 800b6fa:	2900      	cmp	r1, #0
 800b6fc:	d0c6      	beq.n	800b68c <__sflush_r+0x18>
 800b6fe:	0023      	movs	r3, r4
 800b700:	3344      	adds	r3, #68	; 0x44
 800b702:	4299      	cmp	r1, r3
 800b704:	d002      	beq.n	800b70c <__sflush_r+0x98>
 800b706:	0028      	movs	r0, r5
 800b708:	f7fb fde0 	bl	80072cc <_free_r>
 800b70c:	2000      	movs	r0, #0
 800b70e:	6360      	str	r0, [r4, #52]	; 0x34
 800b710:	e7bd      	b.n	800b68e <__sflush_r+0x1a>
 800b712:	2301      	movs	r3, #1
 800b714:	0028      	movs	r0, r5
 800b716:	6a21      	ldr	r1, [r4, #32]
 800b718:	47b8      	blx	r7
 800b71a:	1c43      	adds	r3, r0, #1
 800b71c:	d1c5      	bne.n	800b6aa <__sflush_r+0x36>
 800b71e:	682b      	ldr	r3, [r5, #0]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d0c2      	beq.n	800b6aa <__sflush_r+0x36>
 800b724:	2b1d      	cmp	r3, #29
 800b726:	d001      	beq.n	800b72c <__sflush_r+0xb8>
 800b728:	2b16      	cmp	r3, #22
 800b72a:	d101      	bne.n	800b730 <__sflush_r+0xbc>
 800b72c:	602e      	str	r6, [r5, #0]
 800b72e:	e7ad      	b.n	800b68c <__sflush_r+0x18>
 800b730:	2340      	movs	r3, #64	; 0x40
 800b732:	89a2      	ldrh	r2, [r4, #12]
 800b734:	4313      	orrs	r3, r2
 800b736:	81a3      	strh	r3, [r4, #12]
 800b738:	e7a9      	b.n	800b68e <__sflush_r+0x1a>
 800b73a:	2340      	movs	r3, #64	; 0x40
 800b73c:	430b      	orrs	r3, r1
 800b73e:	e7fa      	b.n	800b736 <__sflush_r+0xc2>
 800b740:	690f      	ldr	r7, [r1, #16]
 800b742:	2f00      	cmp	r7, #0
 800b744:	d0a2      	beq.n	800b68c <__sflush_r+0x18>
 800b746:	680a      	ldr	r2, [r1, #0]
 800b748:	600f      	str	r7, [r1, #0]
 800b74a:	1bd2      	subs	r2, r2, r7
 800b74c:	9201      	str	r2, [sp, #4]
 800b74e:	2200      	movs	r2, #0
 800b750:	079b      	lsls	r3, r3, #30
 800b752:	d100      	bne.n	800b756 <__sflush_r+0xe2>
 800b754:	694a      	ldr	r2, [r1, #20]
 800b756:	60a2      	str	r2, [r4, #8]
 800b758:	9b01      	ldr	r3, [sp, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	dc00      	bgt.n	800b760 <__sflush_r+0xec>
 800b75e:	e795      	b.n	800b68c <__sflush_r+0x18>
 800b760:	003a      	movs	r2, r7
 800b762:	0028      	movs	r0, r5
 800b764:	9b01      	ldr	r3, [sp, #4]
 800b766:	6a21      	ldr	r1, [r4, #32]
 800b768:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b76a:	47b0      	blx	r6
 800b76c:	2800      	cmp	r0, #0
 800b76e:	dc06      	bgt.n	800b77e <__sflush_r+0x10a>
 800b770:	2340      	movs	r3, #64	; 0x40
 800b772:	2001      	movs	r0, #1
 800b774:	89a2      	ldrh	r2, [r4, #12]
 800b776:	4240      	negs	r0, r0
 800b778:	4313      	orrs	r3, r2
 800b77a:	81a3      	strh	r3, [r4, #12]
 800b77c:	e787      	b.n	800b68e <__sflush_r+0x1a>
 800b77e:	9b01      	ldr	r3, [sp, #4]
 800b780:	183f      	adds	r7, r7, r0
 800b782:	1a1b      	subs	r3, r3, r0
 800b784:	9301      	str	r3, [sp, #4]
 800b786:	e7e7      	b.n	800b758 <__sflush_r+0xe4>
 800b788:	20400001 	.word	0x20400001

0800b78c <_fflush_r>:
 800b78c:	690b      	ldr	r3, [r1, #16]
 800b78e:	b570      	push	{r4, r5, r6, lr}
 800b790:	0005      	movs	r5, r0
 800b792:	000c      	movs	r4, r1
 800b794:	2b00      	cmp	r3, #0
 800b796:	d102      	bne.n	800b79e <_fflush_r+0x12>
 800b798:	2500      	movs	r5, #0
 800b79a:	0028      	movs	r0, r5
 800b79c:	bd70      	pop	{r4, r5, r6, pc}
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	d004      	beq.n	800b7ac <_fflush_r+0x20>
 800b7a2:	6983      	ldr	r3, [r0, #24]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d101      	bne.n	800b7ac <_fflush_r+0x20>
 800b7a8:	f000 f892 	bl	800b8d0 <__sinit>
 800b7ac:	4b14      	ldr	r3, [pc, #80]	; (800b800 <_fflush_r+0x74>)
 800b7ae:	429c      	cmp	r4, r3
 800b7b0:	d11b      	bne.n	800b7ea <_fflush_r+0x5e>
 800b7b2:	686c      	ldr	r4, [r5, #4]
 800b7b4:	220c      	movs	r2, #12
 800b7b6:	5ea3      	ldrsh	r3, [r4, r2]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d0ed      	beq.n	800b798 <_fflush_r+0xc>
 800b7bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b7be:	07d2      	lsls	r2, r2, #31
 800b7c0:	d404      	bmi.n	800b7cc <_fflush_r+0x40>
 800b7c2:	059b      	lsls	r3, r3, #22
 800b7c4:	d402      	bmi.n	800b7cc <_fflush_r+0x40>
 800b7c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7c8:	f7ff fcd9 	bl	800b17e <__retarget_lock_acquire_recursive>
 800b7cc:	0028      	movs	r0, r5
 800b7ce:	0021      	movs	r1, r4
 800b7d0:	f7ff ff50 	bl	800b674 <__sflush_r>
 800b7d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7d6:	0005      	movs	r5, r0
 800b7d8:	07db      	lsls	r3, r3, #31
 800b7da:	d4de      	bmi.n	800b79a <_fflush_r+0xe>
 800b7dc:	89a3      	ldrh	r3, [r4, #12]
 800b7de:	059b      	lsls	r3, r3, #22
 800b7e0:	d4db      	bmi.n	800b79a <_fflush_r+0xe>
 800b7e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7e4:	f7ff fccc 	bl	800b180 <__retarget_lock_release_recursive>
 800b7e8:	e7d7      	b.n	800b79a <_fflush_r+0xe>
 800b7ea:	4b06      	ldr	r3, [pc, #24]	; (800b804 <_fflush_r+0x78>)
 800b7ec:	429c      	cmp	r4, r3
 800b7ee:	d101      	bne.n	800b7f4 <_fflush_r+0x68>
 800b7f0:	68ac      	ldr	r4, [r5, #8]
 800b7f2:	e7df      	b.n	800b7b4 <_fflush_r+0x28>
 800b7f4:	4b04      	ldr	r3, [pc, #16]	; (800b808 <_fflush_r+0x7c>)
 800b7f6:	429c      	cmp	r4, r3
 800b7f8:	d1dc      	bne.n	800b7b4 <_fflush_r+0x28>
 800b7fa:	68ec      	ldr	r4, [r5, #12]
 800b7fc:	e7da      	b.n	800b7b4 <_fflush_r+0x28>
 800b7fe:	46c0      	nop			; (mov r8, r8)
 800b800:	0800c2dc 	.word	0x0800c2dc
 800b804:	0800c2fc 	.word	0x0800c2fc
 800b808:	0800c2bc 	.word	0x0800c2bc

0800b80c <std>:
 800b80c:	2300      	movs	r3, #0
 800b80e:	b510      	push	{r4, lr}
 800b810:	0004      	movs	r4, r0
 800b812:	6003      	str	r3, [r0, #0]
 800b814:	6043      	str	r3, [r0, #4]
 800b816:	6083      	str	r3, [r0, #8]
 800b818:	8181      	strh	r1, [r0, #12]
 800b81a:	6643      	str	r3, [r0, #100]	; 0x64
 800b81c:	0019      	movs	r1, r3
 800b81e:	81c2      	strh	r2, [r0, #14]
 800b820:	6103      	str	r3, [r0, #16]
 800b822:	6143      	str	r3, [r0, #20]
 800b824:	6183      	str	r3, [r0, #24]
 800b826:	2208      	movs	r2, #8
 800b828:	305c      	adds	r0, #92	; 0x5c
 800b82a:	f7fb fd46 	bl	80072ba <memset>
 800b82e:	4b05      	ldr	r3, [pc, #20]	; (800b844 <std+0x38>)
 800b830:	6224      	str	r4, [r4, #32]
 800b832:	6263      	str	r3, [r4, #36]	; 0x24
 800b834:	4b04      	ldr	r3, [pc, #16]	; (800b848 <std+0x3c>)
 800b836:	62a3      	str	r3, [r4, #40]	; 0x28
 800b838:	4b04      	ldr	r3, [pc, #16]	; (800b84c <std+0x40>)
 800b83a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b83c:	4b04      	ldr	r3, [pc, #16]	; (800b850 <std+0x44>)
 800b83e:	6323      	str	r3, [r4, #48]	; 0x30
 800b840:	bd10      	pop	{r4, pc}
 800b842:	46c0      	nop			; (mov r8, r8)
 800b844:	0800bb8d 	.word	0x0800bb8d
 800b848:	0800bbb5 	.word	0x0800bbb5
 800b84c:	0800bbed 	.word	0x0800bbed
 800b850:	0800bc19 	.word	0x0800bc19

0800b854 <_cleanup_r>:
 800b854:	b510      	push	{r4, lr}
 800b856:	4902      	ldr	r1, [pc, #8]	; (800b860 <_cleanup_r+0xc>)
 800b858:	f000 f8ba 	bl	800b9d0 <_fwalk_reent>
 800b85c:	bd10      	pop	{r4, pc}
 800b85e:	46c0      	nop			; (mov r8, r8)
 800b860:	0800b78d 	.word	0x0800b78d

0800b864 <__sfmoreglue>:
 800b864:	b570      	push	{r4, r5, r6, lr}
 800b866:	2568      	movs	r5, #104	; 0x68
 800b868:	1e4a      	subs	r2, r1, #1
 800b86a:	4355      	muls	r5, r2
 800b86c:	000e      	movs	r6, r1
 800b86e:	0029      	movs	r1, r5
 800b870:	3174      	adds	r1, #116	; 0x74
 800b872:	f7fb fd97 	bl	80073a4 <_malloc_r>
 800b876:	1e04      	subs	r4, r0, #0
 800b878:	d008      	beq.n	800b88c <__sfmoreglue+0x28>
 800b87a:	2100      	movs	r1, #0
 800b87c:	002a      	movs	r2, r5
 800b87e:	6001      	str	r1, [r0, #0]
 800b880:	6046      	str	r6, [r0, #4]
 800b882:	300c      	adds	r0, #12
 800b884:	60a0      	str	r0, [r4, #8]
 800b886:	3268      	adds	r2, #104	; 0x68
 800b888:	f7fb fd17 	bl	80072ba <memset>
 800b88c:	0020      	movs	r0, r4
 800b88e:	bd70      	pop	{r4, r5, r6, pc}

0800b890 <__sfp_lock_acquire>:
 800b890:	b510      	push	{r4, lr}
 800b892:	4802      	ldr	r0, [pc, #8]	; (800b89c <__sfp_lock_acquire+0xc>)
 800b894:	f7ff fc73 	bl	800b17e <__retarget_lock_acquire_recursive>
 800b898:	bd10      	pop	{r4, pc}
 800b89a:	46c0      	nop			; (mov r8, r8)
 800b89c:	2000043d 	.word	0x2000043d

0800b8a0 <__sfp_lock_release>:
 800b8a0:	b510      	push	{r4, lr}
 800b8a2:	4802      	ldr	r0, [pc, #8]	; (800b8ac <__sfp_lock_release+0xc>)
 800b8a4:	f7ff fc6c 	bl	800b180 <__retarget_lock_release_recursive>
 800b8a8:	bd10      	pop	{r4, pc}
 800b8aa:	46c0      	nop			; (mov r8, r8)
 800b8ac:	2000043d 	.word	0x2000043d

0800b8b0 <__sinit_lock_acquire>:
 800b8b0:	b510      	push	{r4, lr}
 800b8b2:	4802      	ldr	r0, [pc, #8]	; (800b8bc <__sinit_lock_acquire+0xc>)
 800b8b4:	f7ff fc63 	bl	800b17e <__retarget_lock_acquire_recursive>
 800b8b8:	bd10      	pop	{r4, pc}
 800b8ba:	46c0      	nop			; (mov r8, r8)
 800b8bc:	2000043e 	.word	0x2000043e

0800b8c0 <__sinit_lock_release>:
 800b8c0:	b510      	push	{r4, lr}
 800b8c2:	4802      	ldr	r0, [pc, #8]	; (800b8cc <__sinit_lock_release+0xc>)
 800b8c4:	f7ff fc5c 	bl	800b180 <__retarget_lock_release_recursive>
 800b8c8:	bd10      	pop	{r4, pc}
 800b8ca:	46c0      	nop			; (mov r8, r8)
 800b8cc:	2000043e 	.word	0x2000043e

0800b8d0 <__sinit>:
 800b8d0:	b513      	push	{r0, r1, r4, lr}
 800b8d2:	0004      	movs	r4, r0
 800b8d4:	f7ff ffec 	bl	800b8b0 <__sinit_lock_acquire>
 800b8d8:	69a3      	ldr	r3, [r4, #24]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d002      	beq.n	800b8e4 <__sinit+0x14>
 800b8de:	f7ff ffef 	bl	800b8c0 <__sinit_lock_release>
 800b8e2:	bd13      	pop	{r0, r1, r4, pc}
 800b8e4:	64a3      	str	r3, [r4, #72]	; 0x48
 800b8e6:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b8e8:	6523      	str	r3, [r4, #80]	; 0x50
 800b8ea:	4b13      	ldr	r3, [pc, #76]	; (800b938 <__sinit+0x68>)
 800b8ec:	4a13      	ldr	r2, [pc, #76]	; (800b93c <__sinit+0x6c>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	62a2      	str	r2, [r4, #40]	; 0x28
 800b8f2:	9301      	str	r3, [sp, #4]
 800b8f4:	42a3      	cmp	r3, r4
 800b8f6:	d101      	bne.n	800b8fc <__sinit+0x2c>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	61a3      	str	r3, [r4, #24]
 800b8fc:	0020      	movs	r0, r4
 800b8fe:	f000 f81f 	bl	800b940 <__sfp>
 800b902:	6060      	str	r0, [r4, #4]
 800b904:	0020      	movs	r0, r4
 800b906:	f000 f81b 	bl	800b940 <__sfp>
 800b90a:	60a0      	str	r0, [r4, #8]
 800b90c:	0020      	movs	r0, r4
 800b90e:	f000 f817 	bl	800b940 <__sfp>
 800b912:	2200      	movs	r2, #0
 800b914:	2104      	movs	r1, #4
 800b916:	60e0      	str	r0, [r4, #12]
 800b918:	6860      	ldr	r0, [r4, #4]
 800b91a:	f7ff ff77 	bl	800b80c <std>
 800b91e:	2201      	movs	r2, #1
 800b920:	2109      	movs	r1, #9
 800b922:	68a0      	ldr	r0, [r4, #8]
 800b924:	f7ff ff72 	bl	800b80c <std>
 800b928:	2202      	movs	r2, #2
 800b92a:	2112      	movs	r1, #18
 800b92c:	68e0      	ldr	r0, [r4, #12]
 800b92e:	f7ff ff6d 	bl	800b80c <std>
 800b932:	2301      	movs	r3, #1
 800b934:	61a3      	str	r3, [r4, #24]
 800b936:	e7d2      	b.n	800b8de <__sinit+0xe>
 800b938:	0800bf78 	.word	0x0800bf78
 800b93c:	0800b855 	.word	0x0800b855

0800b940 <__sfp>:
 800b940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b942:	0007      	movs	r7, r0
 800b944:	f7ff ffa4 	bl	800b890 <__sfp_lock_acquire>
 800b948:	4b1f      	ldr	r3, [pc, #124]	; (800b9c8 <__sfp+0x88>)
 800b94a:	681e      	ldr	r6, [r3, #0]
 800b94c:	69b3      	ldr	r3, [r6, #24]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d102      	bne.n	800b958 <__sfp+0x18>
 800b952:	0030      	movs	r0, r6
 800b954:	f7ff ffbc 	bl	800b8d0 <__sinit>
 800b958:	3648      	adds	r6, #72	; 0x48
 800b95a:	68b4      	ldr	r4, [r6, #8]
 800b95c:	6873      	ldr	r3, [r6, #4]
 800b95e:	3b01      	subs	r3, #1
 800b960:	d504      	bpl.n	800b96c <__sfp+0x2c>
 800b962:	6833      	ldr	r3, [r6, #0]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d022      	beq.n	800b9ae <__sfp+0x6e>
 800b968:	6836      	ldr	r6, [r6, #0]
 800b96a:	e7f6      	b.n	800b95a <__sfp+0x1a>
 800b96c:	220c      	movs	r2, #12
 800b96e:	5ea5      	ldrsh	r5, [r4, r2]
 800b970:	2d00      	cmp	r5, #0
 800b972:	d11a      	bne.n	800b9aa <__sfp+0x6a>
 800b974:	0020      	movs	r0, r4
 800b976:	4b15      	ldr	r3, [pc, #84]	; (800b9cc <__sfp+0x8c>)
 800b978:	3058      	adds	r0, #88	; 0x58
 800b97a:	60e3      	str	r3, [r4, #12]
 800b97c:	6665      	str	r5, [r4, #100]	; 0x64
 800b97e:	f7ff fbfd 	bl	800b17c <__retarget_lock_init_recursive>
 800b982:	f7ff ff8d 	bl	800b8a0 <__sfp_lock_release>
 800b986:	0020      	movs	r0, r4
 800b988:	2208      	movs	r2, #8
 800b98a:	0029      	movs	r1, r5
 800b98c:	6025      	str	r5, [r4, #0]
 800b98e:	60a5      	str	r5, [r4, #8]
 800b990:	6065      	str	r5, [r4, #4]
 800b992:	6125      	str	r5, [r4, #16]
 800b994:	6165      	str	r5, [r4, #20]
 800b996:	61a5      	str	r5, [r4, #24]
 800b998:	305c      	adds	r0, #92	; 0x5c
 800b99a:	f7fb fc8e 	bl	80072ba <memset>
 800b99e:	6365      	str	r5, [r4, #52]	; 0x34
 800b9a0:	63a5      	str	r5, [r4, #56]	; 0x38
 800b9a2:	64a5      	str	r5, [r4, #72]	; 0x48
 800b9a4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b9a6:	0020      	movs	r0, r4
 800b9a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9aa:	3468      	adds	r4, #104	; 0x68
 800b9ac:	e7d7      	b.n	800b95e <__sfp+0x1e>
 800b9ae:	2104      	movs	r1, #4
 800b9b0:	0038      	movs	r0, r7
 800b9b2:	f7ff ff57 	bl	800b864 <__sfmoreglue>
 800b9b6:	1e04      	subs	r4, r0, #0
 800b9b8:	6030      	str	r0, [r6, #0]
 800b9ba:	d1d5      	bne.n	800b968 <__sfp+0x28>
 800b9bc:	f7ff ff70 	bl	800b8a0 <__sfp_lock_release>
 800b9c0:	230c      	movs	r3, #12
 800b9c2:	603b      	str	r3, [r7, #0]
 800b9c4:	e7ef      	b.n	800b9a6 <__sfp+0x66>
 800b9c6:	46c0      	nop			; (mov r8, r8)
 800b9c8:	0800bf78 	.word	0x0800bf78
 800b9cc:	ffff0001 	.word	0xffff0001

0800b9d0 <_fwalk_reent>:
 800b9d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9d2:	0004      	movs	r4, r0
 800b9d4:	0006      	movs	r6, r0
 800b9d6:	2700      	movs	r7, #0
 800b9d8:	9101      	str	r1, [sp, #4]
 800b9da:	3448      	adds	r4, #72	; 0x48
 800b9dc:	6863      	ldr	r3, [r4, #4]
 800b9de:	68a5      	ldr	r5, [r4, #8]
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	9b00      	ldr	r3, [sp, #0]
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	9300      	str	r3, [sp, #0]
 800b9e8:	d504      	bpl.n	800b9f4 <_fwalk_reent+0x24>
 800b9ea:	6824      	ldr	r4, [r4, #0]
 800b9ec:	2c00      	cmp	r4, #0
 800b9ee:	d1f5      	bne.n	800b9dc <_fwalk_reent+0xc>
 800b9f0:	0038      	movs	r0, r7
 800b9f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b9f4:	89ab      	ldrh	r3, [r5, #12]
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d908      	bls.n	800ba0c <_fwalk_reent+0x3c>
 800b9fa:	220e      	movs	r2, #14
 800b9fc:	5eab      	ldrsh	r3, [r5, r2]
 800b9fe:	3301      	adds	r3, #1
 800ba00:	d004      	beq.n	800ba0c <_fwalk_reent+0x3c>
 800ba02:	0029      	movs	r1, r5
 800ba04:	0030      	movs	r0, r6
 800ba06:	9b01      	ldr	r3, [sp, #4]
 800ba08:	4798      	blx	r3
 800ba0a:	4307      	orrs	r7, r0
 800ba0c:	3568      	adds	r5, #104	; 0x68
 800ba0e:	e7e8      	b.n	800b9e2 <_fwalk_reent+0x12>

0800ba10 <__swhatbuf_r>:
 800ba10:	b570      	push	{r4, r5, r6, lr}
 800ba12:	000e      	movs	r6, r1
 800ba14:	001d      	movs	r5, r3
 800ba16:	230e      	movs	r3, #14
 800ba18:	5ec9      	ldrsh	r1, [r1, r3]
 800ba1a:	0014      	movs	r4, r2
 800ba1c:	b096      	sub	sp, #88	; 0x58
 800ba1e:	2900      	cmp	r1, #0
 800ba20:	da08      	bge.n	800ba34 <__swhatbuf_r+0x24>
 800ba22:	220c      	movs	r2, #12
 800ba24:	5eb3      	ldrsh	r3, [r6, r2]
 800ba26:	2200      	movs	r2, #0
 800ba28:	602a      	str	r2, [r5, #0]
 800ba2a:	061b      	lsls	r3, r3, #24
 800ba2c:	d411      	bmi.n	800ba52 <__swhatbuf_r+0x42>
 800ba2e:	2380      	movs	r3, #128	; 0x80
 800ba30:	00db      	lsls	r3, r3, #3
 800ba32:	e00f      	b.n	800ba54 <__swhatbuf_r+0x44>
 800ba34:	466a      	mov	r2, sp
 800ba36:	f000 f91b 	bl	800bc70 <_fstat_r>
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	dbf1      	blt.n	800ba22 <__swhatbuf_r+0x12>
 800ba3e:	23f0      	movs	r3, #240	; 0xf0
 800ba40:	9901      	ldr	r1, [sp, #4]
 800ba42:	021b      	lsls	r3, r3, #8
 800ba44:	4019      	ands	r1, r3
 800ba46:	4b05      	ldr	r3, [pc, #20]	; (800ba5c <__swhatbuf_r+0x4c>)
 800ba48:	18c9      	adds	r1, r1, r3
 800ba4a:	424b      	negs	r3, r1
 800ba4c:	4159      	adcs	r1, r3
 800ba4e:	6029      	str	r1, [r5, #0]
 800ba50:	e7ed      	b.n	800ba2e <__swhatbuf_r+0x1e>
 800ba52:	2340      	movs	r3, #64	; 0x40
 800ba54:	2000      	movs	r0, #0
 800ba56:	6023      	str	r3, [r4, #0]
 800ba58:	b016      	add	sp, #88	; 0x58
 800ba5a:	bd70      	pop	{r4, r5, r6, pc}
 800ba5c:	ffffe000 	.word	0xffffe000

0800ba60 <__smakebuf_r>:
 800ba60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba62:	2602      	movs	r6, #2
 800ba64:	898b      	ldrh	r3, [r1, #12]
 800ba66:	0005      	movs	r5, r0
 800ba68:	000c      	movs	r4, r1
 800ba6a:	4233      	tst	r3, r6
 800ba6c:	d006      	beq.n	800ba7c <__smakebuf_r+0x1c>
 800ba6e:	0023      	movs	r3, r4
 800ba70:	3347      	adds	r3, #71	; 0x47
 800ba72:	6023      	str	r3, [r4, #0]
 800ba74:	6123      	str	r3, [r4, #16]
 800ba76:	2301      	movs	r3, #1
 800ba78:	6163      	str	r3, [r4, #20]
 800ba7a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ba7c:	466a      	mov	r2, sp
 800ba7e:	ab01      	add	r3, sp, #4
 800ba80:	f7ff ffc6 	bl	800ba10 <__swhatbuf_r>
 800ba84:	9900      	ldr	r1, [sp, #0]
 800ba86:	0007      	movs	r7, r0
 800ba88:	0028      	movs	r0, r5
 800ba8a:	f7fb fc8b 	bl	80073a4 <_malloc_r>
 800ba8e:	2800      	cmp	r0, #0
 800ba90:	d108      	bne.n	800baa4 <__smakebuf_r+0x44>
 800ba92:	220c      	movs	r2, #12
 800ba94:	5ea3      	ldrsh	r3, [r4, r2]
 800ba96:	059a      	lsls	r2, r3, #22
 800ba98:	d4ef      	bmi.n	800ba7a <__smakebuf_r+0x1a>
 800ba9a:	2203      	movs	r2, #3
 800ba9c:	4393      	bics	r3, r2
 800ba9e:	431e      	orrs	r6, r3
 800baa0:	81a6      	strh	r6, [r4, #12]
 800baa2:	e7e4      	b.n	800ba6e <__smakebuf_r+0xe>
 800baa4:	4b0f      	ldr	r3, [pc, #60]	; (800bae4 <__smakebuf_r+0x84>)
 800baa6:	62ab      	str	r3, [r5, #40]	; 0x28
 800baa8:	2380      	movs	r3, #128	; 0x80
 800baaa:	89a2      	ldrh	r2, [r4, #12]
 800baac:	6020      	str	r0, [r4, #0]
 800baae:	4313      	orrs	r3, r2
 800bab0:	81a3      	strh	r3, [r4, #12]
 800bab2:	9b00      	ldr	r3, [sp, #0]
 800bab4:	6120      	str	r0, [r4, #16]
 800bab6:	6163      	str	r3, [r4, #20]
 800bab8:	9b01      	ldr	r3, [sp, #4]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d00d      	beq.n	800bada <__smakebuf_r+0x7a>
 800babe:	0028      	movs	r0, r5
 800bac0:	230e      	movs	r3, #14
 800bac2:	5ee1      	ldrsh	r1, [r4, r3]
 800bac4:	f000 f8e6 	bl	800bc94 <_isatty_r>
 800bac8:	2800      	cmp	r0, #0
 800baca:	d006      	beq.n	800bada <__smakebuf_r+0x7a>
 800bacc:	2203      	movs	r2, #3
 800bace:	89a3      	ldrh	r3, [r4, #12]
 800bad0:	4393      	bics	r3, r2
 800bad2:	001a      	movs	r2, r3
 800bad4:	2301      	movs	r3, #1
 800bad6:	4313      	orrs	r3, r2
 800bad8:	81a3      	strh	r3, [r4, #12]
 800bada:	89a0      	ldrh	r0, [r4, #12]
 800badc:	4307      	orrs	r7, r0
 800bade:	81a7      	strh	r7, [r4, #12]
 800bae0:	e7cb      	b.n	800ba7a <__smakebuf_r+0x1a>
 800bae2:	46c0      	nop			; (mov r8, r8)
 800bae4:	0800b855 	.word	0x0800b855

0800bae8 <_malloc_usable_size_r>:
 800bae8:	1f0b      	subs	r3, r1, #4
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	1f18      	subs	r0, r3, #4
 800baee:	2b00      	cmp	r3, #0
 800baf0:	da01      	bge.n	800baf6 <_malloc_usable_size_r+0xe>
 800baf2:	580b      	ldr	r3, [r1, r0]
 800baf4:	18c0      	adds	r0, r0, r3
 800baf6:	4770      	bx	lr

0800baf8 <_raise_r>:
 800baf8:	b570      	push	{r4, r5, r6, lr}
 800bafa:	0004      	movs	r4, r0
 800bafc:	000d      	movs	r5, r1
 800bafe:	291f      	cmp	r1, #31
 800bb00:	d904      	bls.n	800bb0c <_raise_r+0x14>
 800bb02:	2316      	movs	r3, #22
 800bb04:	6003      	str	r3, [r0, #0]
 800bb06:	2001      	movs	r0, #1
 800bb08:	4240      	negs	r0, r0
 800bb0a:	bd70      	pop	{r4, r5, r6, pc}
 800bb0c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d004      	beq.n	800bb1c <_raise_r+0x24>
 800bb12:	008a      	lsls	r2, r1, #2
 800bb14:	189b      	adds	r3, r3, r2
 800bb16:	681a      	ldr	r2, [r3, #0]
 800bb18:	2a00      	cmp	r2, #0
 800bb1a:	d108      	bne.n	800bb2e <_raise_r+0x36>
 800bb1c:	0020      	movs	r0, r4
 800bb1e:	f000 f831 	bl	800bb84 <_getpid_r>
 800bb22:	002a      	movs	r2, r5
 800bb24:	0001      	movs	r1, r0
 800bb26:	0020      	movs	r0, r4
 800bb28:	f000 f81a 	bl	800bb60 <_kill_r>
 800bb2c:	e7ed      	b.n	800bb0a <_raise_r+0x12>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	2a01      	cmp	r2, #1
 800bb32:	d0ea      	beq.n	800bb0a <_raise_r+0x12>
 800bb34:	1c51      	adds	r1, r2, #1
 800bb36:	d103      	bne.n	800bb40 <_raise_r+0x48>
 800bb38:	2316      	movs	r3, #22
 800bb3a:	3001      	adds	r0, #1
 800bb3c:	6023      	str	r3, [r4, #0]
 800bb3e:	e7e4      	b.n	800bb0a <_raise_r+0x12>
 800bb40:	2400      	movs	r4, #0
 800bb42:	0028      	movs	r0, r5
 800bb44:	601c      	str	r4, [r3, #0]
 800bb46:	4790      	blx	r2
 800bb48:	0020      	movs	r0, r4
 800bb4a:	e7de      	b.n	800bb0a <_raise_r+0x12>

0800bb4c <raise>:
 800bb4c:	b510      	push	{r4, lr}
 800bb4e:	4b03      	ldr	r3, [pc, #12]	; (800bb5c <raise+0x10>)
 800bb50:	0001      	movs	r1, r0
 800bb52:	6818      	ldr	r0, [r3, #0]
 800bb54:	f7ff ffd0 	bl	800baf8 <_raise_r>
 800bb58:	bd10      	pop	{r4, pc}
 800bb5a:	46c0      	nop			; (mov r8, r8)
 800bb5c:	2000000c 	.word	0x2000000c

0800bb60 <_kill_r>:
 800bb60:	2300      	movs	r3, #0
 800bb62:	b570      	push	{r4, r5, r6, lr}
 800bb64:	4d06      	ldr	r5, [pc, #24]	; (800bb80 <_kill_r+0x20>)
 800bb66:	0004      	movs	r4, r0
 800bb68:	0008      	movs	r0, r1
 800bb6a:	0011      	movs	r1, r2
 800bb6c:	602b      	str	r3, [r5, #0]
 800bb6e:	f7f7 fe27 	bl	80037c0 <_kill>
 800bb72:	1c43      	adds	r3, r0, #1
 800bb74:	d103      	bne.n	800bb7e <_kill_r+0x1e>
 800bb76:	682b      	ldr	r3, [r5, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d000      	beq.n	800bb7e <_kill_r+0x1e>
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}
 800bb80:	20000438 	.word	0x20000438

0800bb84 <_getpid_r>:
 800bb84:	b510      	push	{r4, lr}
 800bb86:	f7f7 fe15 	bl	80037b4 <_getpid>
 800bb8a:	bd10      	pop	{r4, pc}

0800bb8c <__sread>:
 800bb8c:	b570      	push	{r4, r5, r6, lr}
 800bb8e:	000c      	movs	r4, r1
 800bb90:	250e      	movs	r5, #14
 800bb92:	5f49      	ldrsh	r1, [r1, r5]
 800bb94:	f000 f8a4 	bl	800bce0 <_read_r>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	db03      	blt.n	800bba4 <__sread+0x18>
 800bb9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800bb9e:	181b      	adds	r3, r3, r0
 800bba0:	6563      	str	r3, [r4, #84]	; 0x54
 800bba2:	bd70      	pop	{r4, r5, r6, pc}
 800bba4:	89a3      	ldrh	r3, [r4, #12]
 800bba6:	4a02      	ldr	r2, [pc, #8]	; (800bbb0 <__sread+0x24>)
 800bba8:	4013      	ands	r3, r2
 800bbaa:	81a3      	strh	r3, [r4, #12]
 800bbac:	e7f9      	b.n	800bba2 <__sread+0x16>
 800bbae:	46c0      	nop			; (mov r8, r8)
 800bbb0:	ffffefff 	.word	0xffffefff

0800bbb4 <__swrite>:
 800bbb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbb6:	001f      	movs	r7, r3
 800bbb8:	898b      	ldrh	r3, [r1, #12]
 800bbba:	0005      	movs	r5, r0
 800bbbc:	000c      	movs	r4, r1
 800bbbe:	0016      	movs	r6, r2
 800bbc0:	05db      	lsls	r3, r3, #23
 800bbc2:	d505      	bpl.n	800bbd0 <__swrite+0x1c>
 800bbc4:	230e      	movs	r3, #14
 800bbc6:	5ec9      	ldrsh	r1, [r1, r3]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	2302      	movs	r3, #2
 800bbcc:	f000 f874 	bl	800bcb8 <_lseek_r>
 800bbd0:	89a3      	ldrh	r3, [r4, #12]
 800bbd2:	4a05      	ldr	r2, [pc, #20]	; (800bbe8 <__swrite+0x34>)
 800bbd4:	0028      	movs	r0, r5
 800bbd6:	4013      	ands	r3, r2
 800bbd8:	81a3      	strh	r3, [r4, #12]
 800bbda:	0032      	movs	r2, r6
 800bbdc:	230e      	movs	r3, #14
 800bbde:	5ee1      	ldrsh	r1, [r4, r3]
 800bbe0:	003b      	movs	r3, r7
 800bbe2:	f000 f81f 	bl	800bc24 <_write_r>
 800bbe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbe8:	ffffefff 	.word	0xffffefff

0800bbec <__sseek>:
 800bbec:	b570      	push	{r4, r5, r6, lr}
 800bbee:	000c      	movs	r4, r1
 800bbf0:	250e      	movs	r5, #14
 800bbf2:	5f49      	ldrsh	r1, [r1, r5]
 800bbf4:	f000 f860 	bl	800bcb8 <_lseek_r>
 800bbf8:	89a3      	ldrh	r3, [r4, #12]
 800bbfa:	1c42      	adds	r2, r0, #1
 800bbfc:	d103      	bne.n	800bc06 <__sseek+0x1a>
 800bbfe:	4a05      	ldr	r2, [pc, #20]	; (800bc14 <__sseek+0x28>)
 800bc00:	4013      	ands	r3, r2
 800bc02:	81a3      	strh	r3, [r4, #12]
 800bc04:	bd70      	pop	{r4, r5, r6, pc}
 800bc06:	2280      	movs	r2, #128	; 0x80
 800bc08:	0152      	lsls	r2, r2, #5
 800bc0a:	4313      	orrs	r3, r2
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	6560      	str	r0, [r4, #84]	; 0x54
 800bc10:	e7f8      	b.n	800bc04 <__sseek+0x18>
 800bc12:	46c0      	nop			; (mov r8, r8)
 800bc14:	ffffefff 	.word	0xffffefff

0800bc18 <__sclose>:
 800bc18:	b510      	push	{r4, lr}
 800bc1a:	230e      	movs	r3, #14
 800bc1c:	5ec9      	ldrsh	r1, [r1, r3]
 800bc1e:	f000 f815 	bl	800bc4c <_close_r>
 800bc22:	bd10      	pop	{r4, pc}

0800bc24 <_write_r>:
 800bc24:	b570      	push	{r4, r5, r6, lr}
 800bc26:	0004      	movs	r4, r0
 800bc28:	0008      	movs	r0, r1
 800bc2a:	0011      	movs	r1, r2
 800bc2c:	001a      	movs	r2, r3
 800bc2e:	2300      	movs	r3, #0
 800bc30:	4d05      	ldr	r5, [pc, #20]	; (800bc48 <_write_r+0x24>)
 800bc32:	602b      	str	r3, [r5, #0]
 800bc34:	f7f7 fdfd 	bl	8003832 <_write>
 800bc38:	1c43      	adds	r3, r0, #1
 800bc3a:	d103      	bne.n	800bc44 <_write_r+0x20>
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d000      	beq.n	800bc44 <_write_r+0x20>
 800bc42:	6023      	str	r3, [r4, #0]
 800bc44:	bd70      	pop	{r4, r5, r6, pc}
 800bc46:	46c0      	nop			; (mov r8, r8)
 800bc48:	20000438 	.word	0x20000438

0800bc4c <_close_r>:
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	b570      	push	{r4, r5, r6, lr}
 800bc50:	4d06      	ldr	r5, [pc, #24]	; (800bc6c <_close_r+0x20>)
 800bc52:	0004      	movs	r4, r0
 800bc54:	0008      	movs	r0, r1
 800bc56:	602b      	str	r3, [r5, #0]
 800bc58:	f7f7 fe07 	bl	800386a <_close>
 800bc5c:	1c43      	adds	r3, r0, #1
 800bc5e:	d103      	bne.n	800bc68 <_close_r+0x1c>
 800bc60:	682b      	ldr	r3, [r5, #0]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d000      	beq.n	800bc68 <_close_r+0x1c>
 800bc66:	6023      	str	r3, [r4, #0]
 800bc68:	bd70      	pop	{r4, r5, r6, pc}
 800bc6a:	46c0      	nop			; (mov r8, r8)
 800bc6c:	20000438 	.word	0x20000438

0800bc70 <_fstat_r>:
 800bc70:	2300      	movs	r3, #0
 800bc72:	b570      	push	{r4, r5, r6, lr}
 800bc74:	4d06      	ldr	r5, [pc, #24]	; (800bc90 <_fstat_r+0x20>)
 800bc76:	0004      	movs	r4, r0
 800bc78:	0008      	movs	r0, r1
 800bc7a:	0011      	movs	r1, r2
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	f7f7 fdfe 	bl	800387e <_fstat>
 800bc82:	1c43      	adds	r3, r0, #1
 800bc84:	d103      	bne.n	800bc8e <_fstat_r+0x1e>
 800bc86:	682b      	ldr	r3, [r5, #0]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d000      	beq.n	800bc8e <_fstat_r+0x1e>
 800bc8c:	6023      	str	r3, [r4, #0]
 800bc8e:	bd70      	pop	{r4, r5, r6, pc}
 800bc90:	20000438 	.word	0x20000438

0800bc94 <_isatty_r>:
 800bc94:	2300      	movs	r3, #0
 800bc96:	b570      	push	{r4, r5, r6, lr}
 800bc98:	4d06      	ldr	r5, [pc, #24]	; (800bcb4 <_isatty_r+0x20>)
 800bc9a:	0004      	movs	r4, r0
 800bc9c:	0008      	movs	r0, r1
 800bc9e:	602b      	str	r3, [r5, #0]
 800bca0:	f7f7 fdfb 	bl	800389a <_isatty>
 800bca4:	1c43      	adds	r3, r0, #1
 800bca6:	d103      	bne.n	800bcb0 <_isatty_r+0x1c>
 800bca8:	682b      	ldr	r3, [r5, #0]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d000      	beq.n	800bcb0 <_isatty_r+0x1c>
 800bcae:	6023      	str	r3, [r4, #0]
 800bcb0:	bd70      	pop	{r4, r5, r6, pc}
 800bcb2:	46c0      	nop			; (mov r8, r8)
 800bcb4:	20000438 	.word	0x20000438

0800bcb8 <_lseek_r>:
 800bcb8:	b570      	push	{r4, r5, r6, lr}
 800bcba:	0004      	movs	r4, r0
 800bcbc:	0008      	movs	r0, r1
 800bcbe:	0011      	movs	r1, r2
 800bcc0:	001a      	movs	r2, r3
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	4d05      	ldr	r5, [pc, #20]	; (800bcdc <_lseek_r+0x24>)
 800bcc6:	602b      	str	r3, [r5, #0]
 800bcc8:	f7f7 fdf0 	bl	80038ac <_lseek>
 800bccc:	1c43      	adds	r3, r0, #1
 800bcce:	d103      	bne.n	800bcd8 <_lseek_r+0x20>
 800bcd0:	682b      	ldr	r3, [r5, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d000      	beq.n	800bcd8 <_lseek_r+0x20>
 800bcd6:	6023      	str	r3, [r4, #0]
 800bcd8:	bd70      	pop	{r4, r5, r6, pc}
 800bcda:	46c0      	nop			; (mov r8, r8)
 800bcdc:	20000438 	.word	0x20000438

0800bce0 <_read_r>:
 800bce0:	b570      	push	{r4, r5, r6, lr}
 800bce2:	0004      	movs	r4, r0
 800bce4:	0008      	movs	r0, r1
 800bce6:	0011      	movs	r1, r2
 800bce8:	001a      	movs	r2, r3
 800bcea:	2300      	movs	r3, #0
 800bcec:	4d05      	ldr	r5, [pc, #20]	; (800bd04 <_read_r+0x24>)
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	f7f7 fd82 	bl	80037f8 <_read>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	d103      	bne.n	800bd00 <_read_r+0x20>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d000      	beq.n	800bd00 <_read_r+0x20>
 800bcfe:	6023      	str	r3, [r4, #0]
 800bd00:	bd70      	pop	{r4, r5, r6, pc}
 800bd02:	46c0      	nop			; (mov r8, r8)
 800bd04:	20000438 	.word	0x20000438

0800bd08 <_init>:
 800bd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd0a:	46c0      	nop			; (mov r8, r8)
 800bd0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd0e:	bc08      	pop	{r3}
 800bd10:	469e      	mov	lr, r3
 800bd12:	4770      	bx	lr

0800bd14 <_fini>:
 800bd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd16:	46c0      	nop			; (mov r8, r8)
 800bd18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd1a:	bc08      	pop	{r3}
 800bd1c:	469e      	mov	lr, r3
 800bd1e:	4770      	bx	lr
