/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [29:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_9z | celloutsig_0_5z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_8z) & celloutsig_0_7z[1]);
  assign celloutsig_0_22z = ~((celloutsig_0_14z | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_5z[1]) & (celloutsig_1_4z[2] | celloutsig_1_5z[3]));
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_12z[1];
  assign celloutsig_0_8z = celloutsig_0_6z | in_data[12];
  assign celloutsig_0_12z = celloutsig_0_1z[9] | celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_6z | celloutsig_0_7z[7];
  assign celloutsig_1_12z = celloutsig_1_5z[8:2] + { in_data[165:160], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[17:10], celloutsig_0_6z, celloutsig_0_6z } + { in_data[58:50], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z } & { in_data[188:180], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[18:10], celloutsig_0_0z } & { in_data[95:87], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[186:185], celloutsig_1_0z, celloutsig_1_1z } == in_data[139:136];
  assign celloutsig_1_3z = in_data[167:162] == { in_data[188], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_1z[0] & ~(celloutsig_0_1z[8]);
  assign celloutsig_0_11z = celloutsig_0_10z & ~(celloutsig_0_9z);
  assign celloutsig_0_3z = celloutsig_0_0z & ~(in_data[14]);
  assign celloutsig_0_0z = in_data[74:66] !== in_data[62:54];
  assign celloutsig_0_5z = { in_data[50:48], celloutsig_0_2z, celloutsig_0_3z } !== celloutsig_0_4z[12:8];
  assign celloutsig_1_1z = in_data[173:156] !== { in_data[180:164], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[174:167], celloutsig_1_4z } !== { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_17z = ~ { celloutsig_0_7z[9:5], celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[126:125], celloutsig_1_0z } | { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_4z[27:15], celloutsig_0_3z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_4z[14:10], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[177:165];
  assign celloutsig_1_8z = ~^ celloutsig_1_5z[7:2];
  assign celloutsig_0_23z = ^ { celloutsig_0_1z[3:2], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 30'h00000000;
    else if (!celloutsig_1_19z) celloutsig_0_4z = in_data[52:23];
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_7z[8:7], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_7z) | (celloutsig_1_5z[3] & celloutsig_1_7z));
  assign { celloutsig_1_5z[8], celloutsig_1_5z[5], celloutsig_1_5z[7], celloutsig_1_5z[4:3], celloutsig_1_5z[6], celloutsig_1_5z[1], celloutsig_1_5z[2] } = { celloutsig_1_4z[2], celloutsig_1_4z[2:1], celloutsig_1_4z[1:0], celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_1z } | { in_data[114], in_data[111], in_data[113], in_data[110], celloutsig_1_2z, in_data[112], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_5z[0] = celloutsig_1_5z[2];
  assign { out_data[146:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
