4-Bit Adder-Subtractor â€“ Physical Design (OpenLane + Sky130)
ğŸ“Œ Project Overview

This project implements a 4-bit Adder-Subtractor using Verilog RTL, synthesized and physically designed using OpenLane with the SkyWater 130nm (Sky130) PDK.
The flow includes RTL to GDS-II generation along with timing, power, and area analysis.


ğŸ› ï¸ Tools & Technologies
    RTL Design â†’ Verilog HDL
    Synthesis & Physical Design â†’ OpenLane
    PDK â†’ SkyWater SKY130
    Layout Viewer â†’ KLayout
    Reports â†’ OpenROAD analysis


ğŸ“‚ Repository Structure
.
â”œâ”€â”€ src/                # RTL source code
â”œâ”€â”€ config.tcl          # OpenLane configuration file
â”œâ”€â”€ runs/
â”‚   â””â”€â”€ run1/
â”‚       â”œâ”€â”€ final/
â”‚       â”‚   â”œâ”€â”€ def/    # Final DEF file
â”‚       â”‚   â”œâ”€â”€ gds/    # Final GDS-II layout
â”‚       â”‚   â”œâ”€â”€ verilog/# Post-layout netlist
â”‚       â”‚   â”œâ”€â”€ spef/   # Parasitics
â”‚       â”œâ”€â”€ reports/    # Synthesis, timing, power, DRC/LVS reports
â”œâ”€â”€ README.md


ğŸ“Š Design Specifications
| Parameter       | Value           |
| --------------- | --------------- |
| **Technology**  | SkyWater SKY130 |
| **Design Name** | addsub4\_top    |
| **Area**        | 619.344 ÂµmÂ²     |
| **WNS (Slack)** | 14.86 ns        |
| **Power**       | 84 ÂµW           |
| **Frequency**   | \~66 MHz\*      |


ğŸ–¼ Layout
    <img width="1914" height="1016" alt="GDS of 4 Bit Adder-Subtractor" src="https://github.com/user-attachments/assets/be6d33ff-3176-4d8c-a177-fbabfd62f976" />

âš¡ Flow Steps
RTL Design â€“ Verilog implementation of a 4-bit Adder-Subtractor.
Synthesis â€“ Using Yosys to generate gate-level netlist.
Floorplanning â€“ Core and I/O pin placement.
Placement â€“ Standard cell placement using RePlAce.
Clock Tree Synthesis (CTS) â€“ Buffer insertion for clock distribution.
Routing â€“ Detailed routing using TritonRoute.
Signoff â€“ DRC, LVS, power, and timing verification.
GDS-II Export â€“ Final chip layout.

ğŸ“œReports 
Area Report â€“ runs/run1/reports/synthesis/
Timing Report â€“ runs/run1/reports/signoff/
Power Report â€“ runs/run1/reports/signoff/
DRC/LVS Reports â€“ runs/run1/reports/signoff/Reports/

ğŸ“… Author
Abhishek Madalli
Physical Design Trainee
