tbfiles=corevx_tlb_tb.sv
files=../../src/corevx_tlb.sv ../../src/mem_1w1r.sv
include ../SimulateTemplate.mk
