/**
 * Copyright (C) 2019 Jan Nowotsch
 * Author Jan Nowotsch	<jan.nowotsch@gmail.com>
 *
 * Released under the terms of the GNU GPL v2.0
 */



uart0 = {
	compatible = "avr,uart";

	baseaddr = 0xc0;			// uart0 config register base

	reg = [ 0x64 ];				// PRR0
	int<8> = [ 0x2 ];			// PRR0_PRUSART0

	int<8> = [
		20,						// uart0 rx interrupt
		0						// uart0 tx interrupt
	];

	tty0 = {
		compatible = "terminal";
	};
};

pwm0 = {
	compatible = "avr,pwm8";

	baseaddr = 0x44;			// tcc0 config register base

	reg = [
		0x35,					// TIFR0
		0x6e					// TIMSK0
	];

	reg = [ 0x64 ];				// PRR0
	int<8> = [ 0x20 ];			// PRR0_PRTIM0

	reg = [ 0x24 ];				// DRRB
	int<8> = [ 0x18 ];			// DDRB bits 3..4

};

pwm1 = {
	compatible = "avr,pwm16";

	baseaddr = 0x80;			// tcc1 config register base

	reg = [
		0x36,					// TIFR1
		0x6f					// TIMSK1
	];

	reg = [ 0x64 ];				// PRR0
	int<8> = [ 0x08 ];			// PRR0_PRTIM1

	reg = [ 0x2a ];				// DRRD
	int<8> = [ 0x30 ];			// DDRD bits 4..5

};

pa0 = {
	compatible = "avr,gpio";

	baseaddr = 0x20;			// porta

	int<8> = [
		0x3,					// direction (in)
		0,						// offset
		0x1						// mask
	];
};

pa1 = {
	compatible = "avr,gpio";

	baseaddr = 0x20;			// porta

	int<8> = [
		0x3,					// direction (in/out)
		1,						// offset
		0x2						// mask
	];
};
