
# ğŸš€ Week 3 â€” Post Synthesis GLS & STA Fundamentals

Welcome to **Week 3 Research!**  
This week, we dive into one of the most crucial phases of the VLSI design flow â€” **Post Synthesis Verification** and **Static Timing Analysis (STA)**.  

If Week 2 was about building functional models and system intuition, Week 3 is where we **validate and time the design** â€” ensuring that what we built behaves **logically and temporally correct** before tapeout. âš™ï¸  

Weâ€™ll explore how the synthesized netlist behaves through **Gate-Level Simulation (GLS)** and how timing constraints are analyzed and verified using **OpenSTA**.

---

## ğŸ“‘ Contents
ğŸ“˜ About Week 3  
ğŸ› ï¸ Prerequisites  
ğŸ“‚ Research & Lab Roadmap  
ğŸ¯ Learning Outcomes  
ğŸ™ Acknowledgements  

---

## ğŸ“˜ About Week 3

This module focuses on understanding how **post-synthesis simulations and static timing analysis** form the backbone of reliable chip design.  

Through theory and practical labs, youâ€™ll learn how synthesis transforms RTL into gates and how STA ensures every signal transition happens within timing limits.

Youâ€™ll explore:

ğŸ”¹ What happens after synthesis â€” logic mapping, optimization, and timing impact  
ğŸ”¹ Performing **Post Synthesis GLS (Gate-Level Simulation)**  
ğŸ”¹ Fundamentals of **STA (Static Timing Analysis)**  
ğŸ”¹ Generating and interpreting **timing graphs** using **OpenSTA**  
ğŸ”¹ Understanding the link between **timing closure** and **design performance**

ğŸ’¡ *If Week 2 was about thinking in systems, Week 3 is about validating those systems under real hardware constraints.*

---

## ğŸ› ï¸ Prerequisites

Before diving in, ensure youâ€™re comfortable with:

âœ… **Verilog RTL Design & Simulation** (Week 1 & 2 concepts)  
âœ… **Synthesis tools** (Yosys or equivalent)  
âœ… **Waveform Analysis using GTKWave**  
âœ… Installed tools (recommended):
- Icarus Verilog / Verilator  
- Yosys (for synthesis)  
- OpenSTA (for timing analysis)  
- GTKWave (for post-synthesis waveform visualization)

ğŸ’¡ *Tip:* Keep your Week 2 BabySoC models ready â€” they form the perfect base to analyze post-synthesis behavior this week!

---

## ğŸ“‚ Research & Lab Roadmap

This week is structured into **three major parts**, combining theory and hands-on exploration:

| ğŸ“… Part | ğŸ“ Focus Area | ğŸ”— Link |
|:--:|:--|:--|
| 1ï¸âƒ£ | **Post Synthesis GLS** â†’ Explore gate-level netlist simulation, understand how timing delays impact behavior | Part1-PostSynthesisGLS |
| 2ï¸âƒ£ | **Fundamentals of STA (Static Timing Analysis)** â†’ Learn how STA checks setup, hold, and path delays to ensure design reliability | Part2-FundamentalsOfSTA |
| 3ï¸âƒ£ | **Generate Timing Graphs with OpenSTA** â†’ Use OpenSTA to visualize and verify design timing through reports and timing graphs | Part3-TimingGraphsOpenSTA |

Each part includes:  
âœ”ï¸ Concept walkthroughs  
âœ”ï¸ Lab exercises with command flow  
âœ”ï¸ Timing and waveform observations  
âœ”ï¸ Practical STA checks for design signoff confidence  

---

## ğŸ¯ Learning Outcomes

By the end of Week 3, you will:

ğŸ§  Understand **Post Synthesis GLS flow** and its importance  
ğŸ“ˆ Perform **Static Timing Analysis** to verify design timing integrity  
âš™ï¸ Generate and interpret **timing reports** and **graphs** using OpenSTA  
ğŸ’¡ Correlate **synthesis results**, **functional correctness**, and **timing closure**  
ğŸš€ Be ready for **Week 4**, where timing optimization and advanced synthesis techniques come into play  

---

## ğŸ™ Acknowledgements

This research module builds on the continued efforts of the **Open-Source VLSI Design Community** and contributors to open hardware education.

ğŸ‘¨â€ğŸ’» **Kunal Ghosh (VSDI)**  
ğŸ› ï¸ Open-source tools: **Yosys**, **OpenSTA**, **GTKWave**, **Icarus Verilog**  
ğŸ“˜ Learners and developers contributing to open silicon design ecosystems  

âœ¨ *â€œSynthesis gives structure, STA gives confidence â€” together, they define the readiness of silicon.â€* âœ¨  

**Author:** *jaynandan-kushwah*
