Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 24 17:34:56 2023
| Host         : KUNJ running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_function_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu065_CIV-ffvc1517-1H-e
| Speed File   : -1H
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                            Instance                           |                                 Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                  |                                                                  (top) |       2978 |       2918 |      60 |    0 | 2932 |      0 |      9 |    0 |          0 |
|   bd_0_i                                                      |                                                                   bd_0 |       2978 |       2918 |      60 |    0 | 2932 |      0 |      9 |    0 |          0 |
|     hls_inst                                                  |                                                        bd_0_hls_inst_0 |       2978 |       2918 |      60 |    0 | 2932 |      0 |      9 |    0 |          0 |
|       (hls_inst)                                              |                                                        bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                    |                                           bd_0_hls_inst_0_top_function |       2978 |       2918 |      60 |    0 | 2932 |      0 |      9 |    0 |          0 |
|         (inst)                                                |                                           bd_0_hls_inst_0_top_function |          3 |          3 |       0 |    0 |  160 |      0 |      0 |    0 |          0 |
|         adjacencyList_11_U                                    |            bd_0_hls_inst_0_top_function_adjacencyList_18_RAM_AUTO_1R1W |          4 |          2 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|         adjacencyList_13_U                                    |          bd_0_hls_inst_0_top_function_adjacencyList_18_RAM_AUTO_1R1W_0 |          3 |          1 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|         adjacencyList_15_U                                    |          bd_0_hls_inst_0_top_function_adjacencyList_18_RAM_AUTO_1R1W_1 |          3 |          1 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|         adjacencyList_16_U                                    |          bd_0_hls_inst_0_top_function_adjacencyList_18_RAM_AUTO_1R1W_2 |          3 |          1 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|         adjacencyList_18_U                                    |          bd_0_hls_inst_0_top_function_adjacencyList_18_RAM_AUTO_1R1W_3 |          3 |          1 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|         adjacencyList_1_U                                     |             bd_0_hls_inst_0_top_function_adjacencyList_7_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         adjacencyList_2_U                                     |           bd_0_hls_inst_0_top_function_adjacencyList_7_RAM_AUTO_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         adjacencyList_3_U                                     |           bd_0_hls_inst_0_top_function_adjacencyList_7_RAM_AUTO_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         adjacencyList_4_U                                     |           bd_0_hls_inst_0_top_function_adjacencyList_7_RAM_AUTO_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         adjacencyList_7_U                                     |           bd_0_hls_inst_0_top_function_adjacencyList_7_RAM_AUTO_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         allTraversal_U                                        |                bd_0_hls_inst_0_top_function_allTraversal_RAM_AUTO_1R1W |         24 |         14 |      10 |    0 |    5 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_1_fu_432                    |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_1 |         15 |         15 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_1_fu_432)                |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_1 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_21 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_3_fu_438                    |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_3 |         20 |         20 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_3_fu_438)                |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_3 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_20 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_5_fu_444                    |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_5 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_5_fu_444)                |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_5 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_19 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_7_fu_450                    |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_7 |         14 |         14 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_7_fu_450)                |                   bd_0_hls_inst_0_top_function_top_function_Pipeline_7 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_18 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550     |    bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_100_1 |        669 |        669 |       0 |    0 |  700 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550) |    bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_100_1 |        621 |        621 |       0 |    0 |  698 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_17 |         48 |         48 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582     |    bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_141_1 |        119 |        119 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582) |    bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_141_1 |         39 |         39 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_16 |         80 |         80 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456      |     bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_37_1 |        583 |        583 |       0 |    0 |  604 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456)  |     bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_37_1 |        567 |        567 |       0 |    0 |  602 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_15 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486      |     bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_58_1 |        716 |        716 |       0 |    0 |  671 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486)  |     bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_58_1 |        622 |        622 |       0 |    0 |  669 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init_14 |         94 |         94 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518      |     bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_79_1 |        721 |        721 |       0 |    0 |  671 |      0 |      0 |    0 |          0 |
|           (grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518)  |     bd_0_hls_inst_0_top_function_top_function_Pipeline_VITIS_LOOP_79_1 |        628 |        628 |       0 |    0 |  669 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |    bd_0_hls_inst_0_top_function_flow_control_loop_pipe_sequential_init |         93 |         93 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         nodeQueue_U                                           |                   bd_0_hls_inst_0_top_function_nodeQueue_RAM_AUTO_1R1W |         30 |         20 |      10 |    0 |    5 |      0 |      0 |    0 |          0 |
|         queue_U                                               |                 bd_0_hls_inst_0_top_function_nodeQueue_RAM_AUTO_1R1W_8 |         10 |          0 |      10 |    0 |    5 |      0 |      0 |    0 |          0 |
|         stack_1_U                                             |                 bd_0_hls_inst_0_top_function_nodeQueue_RAM_AUTO_1R1W_9 |         10 |          0 |      10 |    0 |    5 |      0 |      0 |    0 |          0 |
|         stack_U                                               |                bd_0_hls_inst_0_top_function_nodeQueue_RAM_AUTO_1R1W_10 |         15 |          5 |      10 |    0 |    5 |      0 |      0 |    0 |          0 |
|         visited_1_U                                           |                     bd_0_hls_inst_0_top_function_visited_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         visited_2_U                                           |                  bd_0_hls_inst_0_top_function_visited_RAM_AUTO_1R1W_11 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         visited_3_U                                           |                  bd_0_hls_inst_0_top_function_visited_RAM_AUTO_1R1W_12 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         visited_U                                             |                  bd_0_hls_inst_0_top_function_visited_RAM_AUTO_1R1W_13 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
+---------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


