{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 20:33:39 2020 " "Info: Processing started: Wed Nov 25 20:33:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register Q\[1\]~reg0 Q\[2\]~reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"Q\[1\]~reg0\" and destination register \"Q\[2\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.503 ns + Longest register register " "Info: + Longest register to register delay is 0.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[1\]~reg0 1 REG LCFF_X10_Y4_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N7; Fanout = 2; REG Node = 'Q\[1\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.053 ns) 0.348 ns Q\[2\]~reg0feeder 2 COMB LCCOMB_X10_Y4_N4 1 " "Info: 2: + IC(0.295 ns) + CELL(0.053 ns) = 0.348 ns; Loc. = LCCOMB_X10_Y4_N4; Fanout = 1; COMB Node = 'Q\[2\]~reg0feeder'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.348 ns" { Q[1]~reg0 Q[2]~reg0feeder } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.503 ns Q\[2\]~reg0 3 REG LCFF_X10_Y4_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.503 ns; Loc. = LCFF_X10_Y4_N5; Fanout = 2; REG Node = 'Q\[2\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Q[2]~reg0feeder Q[2]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 41.35 % ) " "Info: Total cell delay = 0.208 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 58.65 % ) " "Info: Total interconnect delay = 0.295 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { Q[1]~reg0 Q[2]~reg0feeder Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "0.503 ns" { Q[1]~reg0 {} Q[2]~reg0feeder {} Q[2]~reg0 {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Q\[2\]~reg0 3 REG LCFF_X10_Y4_N5 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N5; Fanout = 2; REG Node = 'Q\[2\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Q\[1\]~reg0 3 REG LCFF_X10_Y4_N7 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N7; Fanout = 2; REG Node = 'Q\[1\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { Q[1]~reg0 Q[2]~reg0feeder Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "0.503 ns" { Q[1]~reg0 {} Q[2]~reg0feeder {} Q[2]~reg0 {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[1]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { Q[2]~reg0 {} } {  } {  } "" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Q\[0\]~reg0 D clk 2.721 ns register " "Info: tsu for register \"Q\[0\]~reg0\" (data pin = \"D\", clock pin = \"clk\") is 2.721 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.122 ns + Longest pin register " "Info: + Longest pin to register delay is 5.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'D'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.983 ns) + CELL(0.309 ns) 5.122 ns Q\[0\]~reg0 2 REG LCFF_X10_Y4_N1 2 " "Info: 2: + IC(3.983 ns) + CELL(0.309 ns) = 5.122 ns; Loc. = LCFF_X10_Y4_N1; Fanout = 2; REG Node = 'Q\[0\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { D Q[0]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 22.24 % ) " "Info: Total cell delay = 1.139 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.983 ns ( 77.76 % ) " "Info: Total interconnect delay = 3.983 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { D Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { D {} D~combout {} Q[0]~reg0 {} } { 0.000ns 0.000ns 3.983ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Q\[0\]~reg0 3 REG LCFF_X10_Y4_N1 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N1; Fanout = 2; REG Node = 'Q\[0\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { D Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { D {} D~combout {} Q[0]~reg0 {} } { 0.000ns 0.000ns 3.983ns } { 0.000ns 0.830ns 0.309ns } "" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[2\] Q\[2\]~reg0 6.648 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[2\]\" through register \"Q\[2\]~reg0\" is 6.648 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Q\[2\]~reg0 3 REG LCFF_X10_Y4_N5 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N5; Fanout = 2; REG Node = 'Q\[2\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.063 ns + Longest register pin " "Info: + Longest register to pin delay is 4.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[2\]~reg0 1 REG LCFF_X10_Y4_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N5; Fanout = 2; REG Node = 'Q\[2\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[2]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(2.002 ns) 4.063 ns Q\[2\] 2 PIN PIN_A18 0 " "Info: 2: + IC(2.061 ns) + CELL(2.002 ns) = 4.063 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { Q[2]~reg0 Q[2] } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 49.27 % ) " "Info: Total cell delay = 2.002 ns ( 49.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.061 ns ( 50.73 % ) " "Info: Total interconnect delay = 2.061 ns ( 50.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { Q[2]~reg0 Q[2] } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { Q[2]~reg0 {} Q[2] {} } { 0.000ns 2.061ns } { 0.000ns 2.002ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[2]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { Q[2]~reg0 Q[2] } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { Q[2]~reg0 {} Q[2] {} } { 0.000ns 2.061ns } { 0.000ns 2.002ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Q\[0\]~reg0 D clk -2.482 ns register " "Info: th for register \"Q\[0\]~reg0\" (data pin = \"D\", clock pin = \"clk\") is -2.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Q\[0\]~reg0 3 REG LCFF_X10_Y4_N1 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N1; Fanout = 2; REG Node = 'Q\[0\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.122 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'D'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.983 ns) + CELL(0.309 ns) 5.122 ns Q\[0\]~reg0 2 REG LCFF_X10_Y4_N1 2 " "Info: 2: + IC(3.983 ns) + CELL(0.309 ns) = 5.122 ns; Loc. = LCFF_X10_Y4_N1; Fanout = 2; REG Node = 'Q\[0\]~reg0'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { D Q[0]~reg0 } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Sequential/Shift_reg/shift_reg.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 22.24 % ) " "Info: Total cell delay = 1.139 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.983 ns ( 77.76 % ) " "Info: Total interconnect delay = 3.983 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { D Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { D {} D~combout {} Q[0]~reg0 {} } { 0.000ns 0.000ns 3.983ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Q[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { D Q[0]~reg0 } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { D {} D~combout {} Q[0]~reg0 {} } { 0.000ns 0.000ns 3.983ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 20:33:39 2020 " "Info: Processing ended: Wed Nov 25 20:33:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
