// Seed: 1437182990
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    output wire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11
);
  supply0 id_13 = 1;
  module_0(
      id_0, id_5, id_6, id_7
  );
endmodule
