library ieee;
use ieee.std_logic_1164.all;

entity fsm is
	port(clock : in std_logic;
      b3: in std_logic;
		b2: in std_logic;
		b1: in std_logic;
		b0: in std_logic;
      y4: out std_logic;
		y3: out std_logic;
		y2: out std_logic;
		y1: out std_logic;
		y0: out std_logic);
end fsm;

architecture behav  of fsm is
	type statetype is (idle,stud,res,prof,admin);
	signal ps_state,nx_state : statetype := idle;
	signal count : integer := 1;
	signal warn : std_logic_vector := '0';
	begin 
		state_trans_proc: process(b3, b2, b1, b0, clock)
		begin
			
		end process;	
		
		warn_proc: process(clock, warn)
		begin
		
		end process;
		
		led_proc: process(clock, nx_state)
		begin
			if(warn='1') then
				y4 <= '1';
				y3 <= '1';
				y2 <= '1';
				y1 <= '1';
				y0 <= '1';
			else
				y4 <= '0';
				y3 <= '0';
				y2 <= '0';
				y1 <= '0';
				y0 <= '0';
		end process;
end behav;
