<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_iwdg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_hal_iwdg.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of IWDG HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_hal_iwdg.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__iwdg_8h__incl.png" border="0" usemap="#a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__iwdg_8h" loading="lazy" alt=""/></div>
<map name="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__iwdg_8h" id="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__iwdg_8h">
<area shape="rect" title="Header file of IWDG HAL module." alt="" coords="114,5,313,80"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="142,128,284,155"/>
<area shape="poly" title=" " alt="" coords="216,80,216,112,211,112,211,80"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS STM32F4xx Device Peripheral Access Layer Header File." alt="" coords="5,203,99,229"/>
<area shape="poly" title=" " alt="" coords="186,158,95,198,93,193,184,153"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="122,203,304,229"/>
<area shape="poly" title=" " alt="" coords="216,155,216,187,211,187,211,155"/>
<area shape="rect" title=" " alt="" coords="328,203,397,229"/>
<area shape="poly" title=" " alt="" coords="241,153,324,193,321,198,238,158"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__iwdg_8h__dep__incl.png" border="0" usemap="#a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__iwdg_8hdep" loading="lazy" alt=""/></div>
<map name="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__iwdg_8hdep" id="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__iwdg_8hdep">
<area shape="rect" title="Header file of IWDG HAL module." alt="" coords="5,5,205,80"/>
<area shape="rect" href="stm32f4xx__hal__conf__template_8h.html" title="HAL configuration template file. This file should be copied to the application folder and renamed to ..." alt="" coords="5,128,205,203"/>
<area shape="poly" title=" " alt="" coords="108,96,108,128,102,128,102,96"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__hal__iwdg_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:IWDG_5FInitTypeDef" id="r_IWDG_5FInitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___init_type_def.html">IWDG_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Init structure definition.  <a href="struct_i_w_d_g___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:IWDG_5FHandleTypeDef" id="r_IWDG_5FHandleTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___handle_type_def.html">IWDG_HandleTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Handle Structure definition.  <a href="struct_i_w_d_g___handle_type_def.html#details">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga470bb195d35ef7a0b75164c228b4ee69" id="r_ga470bb195d35ef7a0b75164c228b4ee69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#ga470bb195d35ef7a0b75164c228b4ee69">IWDG_PRESCALER_4</a>&#160;&#160;&#160;0x00000000u</td></tr>
<tr class="memitem:ga5f00866f823ee700005e8a753b28ad75" id="r_ga5f00866f823ee700005e8a753b28ad75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#ga5f00866f823ee700005e8a753b28ad75">IWDG_PRESCALER_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a></td></tr>
<tr class="memitem:gab3eb3c6a10facc8b0dc7c33608f6e129" id="r_gab3eb3c6a10facc8b0dc7c33608f6e129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#gab3eb3c6a10facc8b0dc7c33608f6e129">IWDG_PRESCALER_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a></td></tr>
<tr class="memitem:gac3f33494fb7aaa2845ac106858394e03" id="r_gac3f33494fb7aaa2845ac106858394e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#gac3f33494fb7aaa2845ac106858394e03">IWDG_PRESCALER_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>)</td></tr>
<tr class="memitem:ga52a956c645ce59312c84cbe37b2b20e4" id="r_ga52a956c645ce59312c84cbe37b2b20e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#ga52a956c645ce59312c84cbe37b2b20e4">IWDG_PRESCALER_64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a></td></tr>
<tr class="memitem:ga17901d4e3e52af620acbbb146fd79264" id="r_ga17901d4e3e52af620acbbb146fd79264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#ga17901d4e3e52af620acbbb146fd79264">IWDG_PRESCALER_128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>)</td></tr>
<tr class="memitem:ga885221d5bb09157c9e953a1be38556f0" id="r_ga885221d5bb09157c9e953a1be38556f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___prescaler.html#ga885221d5bb09157c9e953a1be38556f0">IWDG_PRESCALER_256</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>)</td></tr>
<tr class="memitem:ga5914aff5b85e3151bb75377a32d83d6a" id="r_ga5914aff5b85e3151bb75377a32d83d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___exported___macros.html#ga5914aff5b85e3151bb75377a32d83d6a">__HAL_IWDG_START</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga5914aff5b85e3151bb75377a32d83d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the IWDG peripheral.  <br /></td></tr>
<tr class="memitem:gac0eaf381e60a654d6b51c43f645e088f" id="r_gac0eaf381e60a654d6b51c43f645e088f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___exported___macros.html#gac0eaf381e60a654d6b51c43f645e088f">__HAL_IWDG_RELOAD_COUNTER</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gac0eaf381e60a654d6b51c43f645e088f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reload IWDG counter with value defined in the reload register (write access to IWDG_PR and IWDG_RLR registers disabled).  <br /></td></tr>
<tr class="memitem:ga33abf7b7c76dfda6b6380448a1d28966" id="r_ga33abf7b7c76dfda6b6380448a1d28966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___constants.html#ga33abf7b7c76dfda6b6380448a1d28966">IWDG_KEY_RELOAD</a>&#160;&#160;&#160;0x0000AAAAu</td></tr>
<tr class="memdesc:ga33abf7b7c76dfda6b6380448a1d28966"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Key Register BitMask.  <br /></td></tr>
<tr class="memitem:ga493295d56bb62752982234755612386f" id="r_ga493295d56bb62752982234755612386f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___constants.html#ga493295d56bb62752982234755612386f">IWDG_KEY_ENABLE</a>&#160;&#160;&#160;0x0000CCCCu</td></tr>
<tr class="memitem:ga90fbb0a5e42ed25b44c0330ad75724e6" id="r_ga90fbb0a5e42ed25b44c0330ad75724e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___constants.html#ga90fbb0a5e42ed25b44c0330ad75724e6">IWDG_KEY_WRITE_ACCESS_ENABLE</a>&#160;&#160;&#160;0x00005555u</td></tr>
<tr class="memitem:ga9e63bed9af448ad96c4621e74230a415" id="r_ga9e63bed9af448ad96c4621e74230a415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___constants.html#ga9e63bed9af448ad96c4621e74230a415">IWDG_KEY_WRITE_ACCESS_DISABLE</a>&#160;&#160;&#160;0x00000000u</td></tr>
<tr class="memitem:ga65cf77f3cfd45d3fd66c0cf33d23d7ab" id="r_ga65cf77f3cfd45d3fd66c0cf33d23d7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___macros.html#ga65cf77f3cfd45d3fd66c0cf33d23d7ab">IWDG_ENABLE_WRITE_ACCESS</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga65cf77f3cfd45d3fd66c0cf33d23d7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable write access to IWDG_PR and IWDG_RLR registers.  <br /></td></tr>
<tr class="memitem:ga31636a55162fc73caf03c2d2808ea9dd" id="r_ga31636a55162fc73caf03c2d2808ea9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___macros.html#ga31636a55162fc73caf03c2d2808ea9dd">IWDG_DISABLE_WRITE_ACCESS</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga31636a55162fc73caf03c2d2808ea9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable write access to IWDG_PR and IWDG_RLR registers.  <br /></td></tr>
<tr class="memitem:ga2b1af237dca5c067fbc9088185cb8185" id="r_ga2b1af237dca5c067fbc9088185cb8185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___macros.html#ga2b1af237dca5c067fbc9088185cb8185">IS_IWDG_PRESCALER</a>(__PRESCALER__)</td></tr>
<tr class="memdesc:ga2b1af237dca5c067fbc9088185cb8185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check IWDG prescaler value.  <br /></td></tr>
<tr class="memitem:gad7ade0982243f56ba89ff764534f553c" id="r_gad7ade0982243f56ba89ff764534f553c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___private___macros.html#gad7ade0982243f56ba89ff764534f553c">IS_IWDG_RELOAD</a>(__RELOAD__)</td></tr>
<tr class="memdesc:gad7ade0982243f56ba89ff764534f553c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check IWDG reload value.  <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-func-members" class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2e1669e60f2dc298fecaed919e7ae810" id="r_ga2e1669e60f2dc298fecaed919e7ae810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___exported___functions___group1.html#ga2e1669e60f2dc298fecaed919e7ae810">HAL_IWDG_Init</a> (<a class="el" href="struct_i_w_d_g___handle_type_def.html">IWDG_HandleTypeDef</a> *hiwdg)</td></tr>
<tr class="memitem:ga7e86236aea6d2f3638397fdf90333e4a" id="r_ga7e86236aea6d2f3638397fdf90333e4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_w_d_g___exported___functions___group2.html#ga7e86236aea6d2f3638397fdf90333e4a">HAL_IWDG_Refresh</a> (<a class="el" href="struct_i_w_d_g___handle_type_def.html">IWDG_HandleTypeDef</a> *hiwdg)</td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of IWDG HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2016 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="stm32f4xx__hal__iwdg_8h_source.html">stm32f4xx_hal_iwdg.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
