# **32-bit Brent-Kung Adder - Verilog Implementation**

## **Overview**  
This project implements a **32-bit Brent-Kung adder** using Verilog HDL. The Brent-Kung adder is a **parallel prefix adder** that optimizes carry propagation with a tree-like structure, reducing computational delay while minimizing wiring complexity. It strikes a balance between speed and hardware efficiency, making it ideal for **high-performance arithmetic operations** in modern digital systems.  

## **Features**  
âœ… **32-bit Addition** with carry-in support  
âœ… **Logarithmic Delay** for efficient carry propagation  
âœ… **Modular Design**, including black cells, gray cells, and buffers  
âœ… **Comprehensive Testbench** to verify correctness and performance  
âœ… **Simulated in Icarus Verilog & Cadence NCLaunch**  

## **File Structure**  

ğŸ“‚ **Verilog Modules:**  
- `brent_kung_adder.v` â€“ Main module implementing the 32-bit Brent-Kung adder  
- `black_cell.v` â€“ Black cell module for carry computation  
- `gray_cell.v` â€“ Gray cell module for carry computation  
- `white_cell.v` â€“ Buffer module for intermediate storage  
- `preprocess.v` â€“ Generates propagate and generate signals  
- `postprocess.v` â€“ Computes final sum  
Note: all of them have been merged into 1 file, in the brentkung32.v file

ğŸ›  **Testbench & Simulation:**  
- `tb_brent_kung_adder.v` â€“ Testbench for functional verification  
- `waveform.vcd` â€“ Output waveforms from simulations  

ğŸ“„ **Documentation:**  
- `Brent_Kung_Adder_Report.pdf` â€“ Detailed design documentation  

## **Usage**  

### **1. Clone the Repository**  
```sh
git clone https://github.com/your-repo/brent-kung-adder.git
cd brent-kung-adder
```

### **2. Run Simulation**  
#### **Using Icarus Verilog**  
```sh
iverilog -o adder brent_kung_adder.v tb_brent_kung_adder.v
vvp adder
gtkwave waveform.vcd  # View waveforms
```
#### **Using ModelSim or Cadence NCLaunch**  
- Load the Verilog files into the simulator  
- Compile and run `tb_brent_kung_adder.v`  
- Observe the output waveforms  

## **Simulation Results**  
The adder has been tested under various conditions, including:  
âœ” **Basic Addition** â€“ Ensures correctness for simple sums  
âœ” **Overflow Cases** â€“ Verifies proper handling of carry-out  
âœ” **Carry Propagation** â€“ Checks correct carry computations  
âœ” **Zero Addition** â€“ Tests when inputs are zero  
âœ” **Random Input Addition** â€“ Ensures robustness  

All test cases confirm the **accuracy and efficiency** of the Brent-Kung adder.  

## **Performance Analysis**  
ğŸ”¹ **Speed:** Faster than ripple-carry adders due to logarithmic delay  
ğŸ”¹ **Hardware Efficiency:** Requires fewer wiring connections than Kogge-Stone  
ğŸ”¹ **Scalability:** Can be extended for higher bit-widths  

## **Future Work**  
ğŸš€ Optimize for lower power consumption  
ğŸš€ Compare with Kogge-Stone and Han-Carlson adders  
ğŸš€ Extend to a 64-bit or 128-bit version  

## **Contributors**  
ğŸ‘¨â€ğŸ’» **Yashvardhan Singh**  

