OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0163] /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/synthesis/resizer_sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/placement/7-global.def
[INFO ODB-0128] Design: shiftregister
[INFO ODB-0130]     Created 72 pins.
[INFO ODB-0131]     Created 451 components and 2459 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1600 connections.
[INFO ODB-0133]     Created 322 nets and 859 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Fri Oct  7 16:07:37 2022
###############################################################################
current_design shiftregister
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 100.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {load}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[0]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[10]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[11]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[12]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[13]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[14]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[15]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[16]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[17]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[18]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[19]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[1]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[20]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[21]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[22]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[23]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[24]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[25]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[26]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[27]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[28]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[29]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[2]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[30]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[31]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[3]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[4]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[5]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[6]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[7]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[8]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[9]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {read}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {s_in}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[0]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[10]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[11]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[12]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[13]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[14]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[15]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[16]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[17]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[18]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[19]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[1]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[20]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[21]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[22]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[23]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[24]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[25]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[26]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[27]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[28]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[29]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[2]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[30]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[31]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[3]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[4]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[5]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[6]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[7]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[8]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[9]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {s_out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {s_out}]
set_load -pin_load 0.0334 [get_ports {r_load[31]}]
set_load -pin_load 0.0334 [get_ports {r_load[30]}]
set_load -pin_load 0.0334 [get_ports {r_load[29]}]
set_load -pin_load 0.0334 [get_ports {r_load[28]}]
set_load -pin_load 0.0334 [get_ports {r_load[27]}]
set_load -pin_load 0.0334 [get_ports {r_load[26]}]
set_load -pin_load 0.0334 [get_ports {r_load[25]}]
set_load -pin_load 0.0334 [get_ports {r_load[24]}]
set_load -pin_load 0.0334 [get_ports {r_load[23]}]
set_load -pin_load 0.0334 [get_ports {r_load[22]}]
set_load -pin_load 0.0334 [get_ports {r_load[21]}]
set_load -pin_load 0.0334 [get_ports {r_load[20]}]
set_load -pin_load 0.0334 [get_ports {r_load[19]}]
set_load -pin_load 0.0334 [get_ports {r_load[18]}]
set_load -pin_load 0.0334 [get_ports {r_load[17]}]
set_load -pin_load 0.0334 [get_ports {r_load[16]}]
set_load -pin_load 0.0334 [get_ports {r_load[15]}]
set_load -pin_load 0.0334 [get_ports {r_load[14]}]
set_load -pin_load 0.0334 [get_ports {r_load[13]}]
set_load -pin_load 0.0334 [get_ports {r_load[12]}]
set_load -pin_load 0.0334 [get_ports {r_load[11]}]
set_load -pin_load 0.0334 [get_ports {r_load[10]}]
set_load -pin_load 0.0334 [get_ports {r_load[9]}]
set_load -pin_load 0.0334 [get_ports {r_load[8]}]
set_load -pin_load 0.0334 [get_ports {r_load[7]}]
set_load -pin_load 0.0334 [get_ports {r_load[6]}]
set_load -pin_load 0.0334 [get_ports {r_load[5]}]
set_load -pin_load 0.0334 [get_ports {r_load[4]}]
set_load -pin_load 0.0334 [get_ports {r_load[3]}]
set_load -pin_load 0.0334 [get_ports {r_load[2]}]
set_load -pin_load 0.0334 [get_ports {r_load[1]}]
set_load -pin_load 0.0334 [get_ports {r_load[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {load}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {read}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {s_in}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 36 input buffers.
[INFO RSZ-0028] Inserted 33 output buffers.
[INFO RSZ-0058] Using max wire length 2319um.
[INFO RSZ-0039] Resized 295 instances.
Placement Analysis
---------------------------------
total displacement       1575.6 u
average displacement        3.0 u
max displacement           24.9 u
original HPWL            6678.5 u
legalized HPWL           7999.1 u
delta HPWL                   20 %

[INFO DPL-0020] Mirrored 124 instances
[INFO DPL-0021] HPWL before            7999.1 u
[INFO DPL-0022] HPWL after             7798.0 u
[INFO DPL-0023] HPWL delta               -2.5 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _502_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.13 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.31 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.31 v _438_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05   20.36 ^ _438_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _028_ (net)
                  0.03    0.00   20.36 ^ _502_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.36   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _502_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.36   data arrival time
-----------------------------------------------------------------------------
                                 19.77   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _501_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.13 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.31 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.31 v _437_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05   20.36 ^ _437_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _027_ (net)
                  0.03    0.00   20.36 ^ _501_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.36   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _501_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.36   data arrival time
-----------------------------------------------------------------------------
                                 19.77   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _500_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.13 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.31 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.31 v _436_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06   20.36 ^ _436_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _026_ (net)
                  0.03    0.00   20.36 ^ _500_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.36   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _500_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.36   data arrival time
-----------------------------------------------------------------------------
                                 19.77   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _499_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.13 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.31 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.31 v _435_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06   20.36 ^ _435_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _025_ (net)
                  0.03    0.00   20.36 ^ _499_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.36   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _499_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.36   data arrival time
-----------------------------------------------------------------------------
                                 19.77   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _503_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.13 v _434_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18   20.31 v _434_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _220_ (net)
                  0.08    0.00   20.31 v _439_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   20.37 ^ _439_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _029_ (net)
                  0.04    0.00   20.37 ^ _503_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _503_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.37   data arrival time
-----------------------------------------------------------------------------
                                 19.77   slack (MET)


Startpoint: _450_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _450_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _450_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.33    0.33 ^ _450_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net67 (net)
                  0.06    0.00    0.33 ^ _351_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.11    0.45 ^ _351_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _186_ (net)
                  0.04    0.00    0.45 ^ _352_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.52 ^ _352_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _040_ (net)
                  0.04    0.00    0.52 ^ _450_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _450_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _471_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _471_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _471_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.34    0.34 ^ _471_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net58 (net)
                  0.06    0.00    0.34 ^ _397_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    0.46 ^ _397_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _211_ (net)
                  0.04    0.00    0.46 ^ _398_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.53 ^ _398_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _061_ (net)
                  0.04    0.00    0.53 ^ _471_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _471_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _445_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _445_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _445_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.34    0.34 ^ _445_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net62 (net)
                  0.07    0.00    0.34 ^ _340_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    0.46 ^ _340_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _180_ (net)
                  0.04    0.00    0.46 ^ _341_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.53 ^ _341_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _035_ (net)
                  0.04    0.00    0.53 ^ _445_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _445_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _456_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _456_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _456_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.34    0.34 ^ _456_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net42 (net)
                  0.07    0.00    0.34 ^ _364_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    0.46 ^ _364_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _193_ (net)
                  0.04    0.00    0.46 ^ _365_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.53 ^ _365_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _046_ (net)
                  0.04    0.00    0.53 ^ _456_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _456_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _469_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _469_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _469_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.34    0.34 ^ _469_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net56 (net)
                  0.07    0.00    0.34 ^ _393_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.12    0.46 ^ _393_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _209_ (net)
                  0.04    0.00    0.46 ^ _394_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.53 ^ _394_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _059_ (net)
                  0.04    0.00    0.53 ^ _469_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _469_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _479_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.34 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.11    0.00   20.34 v _410_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.55 v _410_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _216_ (net)
                  0.08    0.00   20.56 v _411_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.63 ^ _411_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _005_ (net)
                  0.04    0.00   20.63 ^ _479_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.63   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _479_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.26  100.01   library recovery time
                                100.01   data required time
-----------------------------------------------------------------------------
                                100.01   data required time
                                -20.63   data arrival time
-----------------------------------------------------------------------------
                                 79.38   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _481_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.34 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.11    0.00   20.34 v _410_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.55 v _410_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _216_ (net)
                  0.08    0.00   20.56 v _413_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.62 ^ _413_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _007_ (net)
                  0.04    0.00   20.62 ^ _481_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.62   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _481_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.26  100.01   library recovery time
                                100.01   data required time
-----------------------------------------------------------------------------
                                100.01   data required time
                                -20.62   data arrival time
-----------------------------------------------------------------------------
                                 79.39   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _480_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.34 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.11    0.00   20.34 v _410_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.55 v _410_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _216_ (net)
                  0.08    0.00   20.56 v _412_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.62 ^ _412_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _006_ (net)
                  0.04    0.00   20.62 ^ _480_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.62   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _480_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.26  100.01   library recovery time
                                100.01   data required time
-----------------------------------------------------------------------------
                                100.01   data required time
                                -20.62   data arrival time
-----------------------------------------------------------------------------
                                 79.39   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _482_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.34 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.11    0.00   20.34 v _410_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.55 v _410_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _216_ (net)
                  0.08    0.00   20.56 v _414_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   20.62 ^ _414_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _008_ (net)
                  0.04    0.00   20.62 ^ _482_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.62   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _482_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.26  100.01   library recovery time
                                100.01   data required time
-----------------------------------------------------------------------------
                                100.01   data required time
                                -20.62   data arrival time
-----------------------------------------------------------------------------
                                 79.39   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _483_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.34 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.11    0.00   20.34 v _410_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.55 v _410_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _216_ (net)
                  0.08    0.00   20.56 v _415_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   20.62 ^ _415_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _009_ (net)
                  0.04    0.00   20.62 ^ _483_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.62   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _483_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.26  100.01   library recovery time
                                100.01   data required time
-----------------------------------------------------------------------------
                                100.01   data required time
                                -20.62   data arrival time
-----------------------------------------------------------------------------
                                 79.40   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.02    0.01   20.01 ^ read (in)
     1    0.00                           read (net)
                  0.02    0.00   20.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19   20.20 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net34 (net)
                  0.19    0.00   20.20 ^ _221_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.23   20.43 ^ _221_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _096_ (net)
                  0.14    0.00   20.43 ^ _240_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22   20.65 ^ _240_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _110_ (net)
                  0.14    0.00   20.65 ^ _251_/S (sky130_fd_sc_hd__mux2_1)
                  0.05    0.35   21.00 v _251_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _118_ (net)
                  0.05    0.00   21.00 v _252_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30   21.30 v _252_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _119_ (net)
                  0.06    0.00   21.30 v _253_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10   21.40 v _253_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _087_ (net)
                  0.03    0.00   21.40 v _497_/D (sky130_fd_sc_hd__dfrtp_1)
                                 21.40   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _497_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.40   data arrival time
-----------------------------------------------------------------------------
                                 78.27   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.02    0.01   20.01 ^ read (in)
     1    0.00                           read (net)
                  0.02    0.00   20.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19   20.20 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net34 (net)
                  0.19    0.00   20.20 ^ _221_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.23   20.43 ^ _221_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _096_ (net)
                  0.14    0.00   20.43 ^ _240_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22   20.65 ^ _240_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _110_ (net)
                  0.14    0.00   20.65 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
                  0.05    0.34   21.00 v _248_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _116_ (net)
                  0.05    0.00   21.00 v _249_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30   21.29 v _249_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _117_ (net)
                  0.06    0.00   21.29 v _250_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10   21.39 v _250_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _088_ (net)
                  0.03    0.00   21.39 v _498_/D (sky130_fd_sc_hd__dfrtp_1)
                                 21.39   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _498_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.39   data arrival time
-----------------------------------------------------------------------------
                                 78.27   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.02    0.01   20.01 ^ read (in)
     1    0.00                           read (net)
                  0.02    0.00   20.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19   20.20 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net34 (net)
                  0.19    0.00   20.20 ^ _221_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.23   20.43 ^ _221_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _096_ (net)
                  0.14    0.00   20.44 ^ _257_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.64 ^ _257_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _122_ (net)
                  0.13    0.00   20.64 ^ _271_/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.36   21.00 v _271_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _132_ (net)
                  0.06    0.00   21.00 v _272_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30   21.30 v _272_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _133_ (net)
                  0.06    0.00   21.30 v _273_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10   21.39 v _273_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _081_ (net)
                  0.03    0.00   21.39 v _491_/D (sky130_fd_sc_hd__dfrtp_1)
                                 21.39   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _491_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.39   data arrival time
-----------------------------------------------------------------------------
                                 78.28   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.02    0.01   20.01 ^ read (in)
     1    0.00                           read (net)
                  0.02    0.00   20.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19   20.20 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net34 (net)
                  0.19    0.00   20.20 ^ _221_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.23   20.43 ^ _221_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _096_ (net)
                  0.14    0.00   20.44 ^ _257_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   20.64 ^ _257_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _122_ (net)
                  0.13    0.00   20.64 ^ _258_/S (sky130_fd_sc_hd__mux2_1)
                  0.05    0.34   20.99 v _258_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _123_ (net)
                  0.05    0.00   20.99 v _260_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30   21.29 v _260_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _125_ (net)
                  0.06    0.00   21.29 v _261_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10   21.39 v _261_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _085_ (net)
                  0.03    0.00   21.39 v _495_/D (sky130_fd_sc_hd__dfrtp_1)
                                 21.39   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _495_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.39   data arrival time
-----------------------------------------------------------------------------
                                 78.28   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.02    0.01   20.01 ^ read (in)
     1    0.00                           read (net)
                  0.02    0.00   20.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19   20.20 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net34 (net)
                  0.19    0.00   20.20 ^ _221_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.23   20.43 ^ _221_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _096_ (net)
                  0.14    0.00   20.43 ^ _240_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22   20.65 ^ _240_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _110_ (net)
                  0.14    0.00   20.65 ^ _241_/S (sky130_fd_sc_hd__mux2_1)
                  0.05    0.35   21.00 v _241_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _111_ (net)
                  0.05    0.00   21.00 v _243_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.29   21.29 v _243_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _113_ (net)
                  0.06    0.00   21.29 v _244_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10   21.39 v _244_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _090_ (net)
                  0.03    0.00   21.39 v _500_/D (sky130_fd_sc_hd__dfrtp_1)
                                 21.39   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _500_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.39   data arrival time
-----------------------------------------------------------------------------
                                 78.28   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _479_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.01   20.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.01 v input35/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14   20.15 v input35/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net35 (net)
                  0.08    0.00   20.15 v _403_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.34 v _403_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _214_ (net)
                  0.11    0.00   20.34 v _410_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.21   20.55 v _410_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _216_ (net)
                  0.08    0.00   20.56 v _411_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   20.63 ^ _411_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _005_ (net)
                  0.04    0.00   20.63 ^ _479_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.63   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _479_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.26  100.01   library recovery time
                                100.01   data required time
-----------------------------------------------------------------------------
                                100.01   data required time
                                -20.63   data arrival time
-----------------------------------------------------------------------------
                                 79.38   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.02    0.01   20.01 ^ read (in)
     1    0.00                           read (net)
                  0.02    0.00   20.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.19   20.20 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net34 (net)
                  0.19    0.00   20.20 ^ _221_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.23   20.43 ^ _221_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _096_ (net)
                  0.14    0.00   20.43 ^ _240_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22   20.65 ^ _240_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.03                           _110_ (net)
                  0.14    0.00   20.65 ^ _251_/S (sky130_fd_sc_hd__mux2_1)
                  0.05    0.35   21.00 v _251_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _118_ (net)
                  0.05    0.00   21.00 v _252_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30   21.30 v _252_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _119_ (net)
                  0.06    0.00   21.30 v _253_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10   21.40 v _253_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _087_ (net)
                  0.03    0.00   21.40 v _497_/D (sky130_fd_sc_hd__dfrtp_1)
                                 21.40   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _497_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.40   data arrival time
-----------------------------------------------------------------------------
                                 78.27   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 78.27

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.29
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_442_/CLK ^
   0.42
_442_/CLK ^
   0.38      0.00       0.04

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.77e-05   1.65e-06   5.49e-10   2.94e-05  72.0%
Combinational          5.04e-06   6.36e-06   1.19e-09   1.14e-05  28.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.28e-05   8.01e-06   1.74e-09   4.08e-05 100.0%
                          80.4%      19.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 3765 u^2 49% utilization.
area_report_end
