// Seed: 1461474076
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wire id_14,
    output tri1 id_15
);
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  uwire id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0
  );
  wire id_6;
  always @(1 < id_3) begin : LABEL_0
    id_5 <= id_5;
  end
  xnor primCall (id_0, id_1, id_3);
endmodule
