<root><simulation><result_generated_time />2023-05-17 18:51:13<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [104, 1, 1], 'I': [20, 1, 1], 'O': [130, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('K', 26)], [('C', 4)]], [], []]<I />[[[('K', 26)], []], [[], [('C', 4), ('OY', 5)]], [], []]<O />[[[], [('C', 4)]], [[('K', 26)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2)], [('C', 32), ('K', 3), ('K', 7), ('OX', 5), ('C', 2)], []]<I />[[('C', 2), ('C', 32), ('K', 3), ('K', 7)], [('OX', 5), ('C', 2)], []]<O />[[('C', 2), ('C', 32)], [('K', 3), ('K', 7), ('OX', 5), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 1, 5, 1], 'I': [26.0, 21.0, 1.0, 1.0], 'O': [4.0, 64, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 2236416, 2236416], 'I': [512, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.07, 0.0], 'I': [1.0, 0.07, 0.0], 'O': [0.02, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 1118208, 2236416], 'I': [512, 51200, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<total_unit_count />{'W': [520, 104, 1, 1], 'I': [520, 20, 1, 1], 'O': [520, 130, 1, 1]}<unique_unit_count />{'W': [104, 104, 1, 1], 'I': [20, 20, 1, 1], 'O': [130, 130, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [26.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1397760, 1397760], [1397760, 279552], [279552, 0]]<I />[[268800, 12800], [12800, 12800], [12800, 0]]<O />[[(1733550, 1747200), (27300, 13650)], [(13650, 27300), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(1733550, 1747200), (27300, 13650)], [(13650, 27300), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[174720, 174720], [21840, 4368], [1092, 0]]<I />[[33600, 1600], [200, 200], [50, 0]]<O />[[(216694, 218400), (3412, 1706)], [(213, 427), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([216694, 218400], [3412, 1706]), ([213, 427], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />6773760</mac_count></basic_info><energy><total_energy />15620914.6<mem_energy_breakdown><W />[122.4, 2705.1, 1454.4]<I />[11.9, 39.6, 66.6]<O />[154.2, 84.5, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />338688.0<total />15616204.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2695<utilization_without_data_loading />0.3288<utilization_spatial />0.5078<utilization_temporal_with_data_loading />0.5306<mac_utilize_temporal_without_data_loading />0.6475</mac_array_utilization><latency><latency_cycle_with_data_loading />25329<latency_cycle_without_data_loading />20757<ideal_computing_cycle />13440<data_loading><load_cycle_total />4572<load_cycle_individual />{'W': [4, 4368, 0], 'I': [20, 200, 0]}<load_cycle_combined />{'W': 4368, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />7317<mem_stall_cycle_individual />{'W': [[-13439], [-13438, 6719], [-13440, -13440]], 'I': [[-13439], [-504, -396], [-13440, -13440]], 'O': [[-13440], [-13440, -13020], [-13227, -13387]]}<mem_stall_cycle_shared />{'W': [[-13439], [-13438, 7317], [0, 0]], 'I': [[-13439], [-504, 7317], [0, 0]], 'O': [[-13440], [-13440, -13020], [-13227, -13387]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2236416, 2236416], 'I': [512, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<data_size_each_level_total />{'W': [1664, 2236416, 2236416], 'I': [10240, 102400, 102400], 'O': [1040, 109200, 109200]}<loop_cycles_each_level />{'W': [2, 13440, 13440], 'I': [1344, 13440, 13440], 'O': [64, 13440, 13440]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [21, 1, 1], 'O': [64, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [832.0, 166.4], [166.4, 166.4]], 'I': [[8.0, 0.4], [7.6, 7.6], [7.6, 7.6]], 'O': [[8.0, 0.1], [16.2, 8.1], [8.1, 8.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [832.0, 166.4], [166.4, 166.4]], 'I': [[8.0, 8.0], [160.0, 7.6], [7.6, 7.6]], 'O': [[8.0, 8.0], [1040.0, 16.2], [16.2, 8.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [832.0, 166.4], [166.4, 0]], 'I': [[8.0, 8.0], [160.0, 7.6], [7.6, 0]], 'O': [[8.0, 0.1], [16.2, 8.1], [8.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1016.4, 190.3], [174.0, 8.1]], 'I': [[8.0, 8.0], [1016.4, 190.3], [174.0, 8.1]], 'O': [[8.0, 0.1], [1016.4, 190.3], [174.0, 8.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13440], [2, 2, 6720], [13440, 13440, 1]], 'I': [[1, 1, 13440], [64, 1344, 10], [13440, 13440, 1]], 'O': [[1, 1, 13440], [64, 64, 210], [13440, 13440, 1]]}<trans_time_real />{'W': [[0, 1, 13440], [[0, 2, 6720], [3, 2, 6720]], [[4368, 13440, 1], [1092, 13440, 1]]], 'I': [[0, 1, 13440], [[8, 1344, 10], [20, 1344, 10]], [[200, 13440, 1], [50, 13440, 1]]], 'O': [[0, 1, 13440], [[0, 64, 210], [2, 64, 210]], [[213, 13440, 1], [53, 13440, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 1], [-9072, -12348]], 'I': [[-1], [-56, -44], [-13240, -13390]], 'O': [[-1], [-64, -62], [-13227, -13387]]}<single_stall_count />{'W': [13439, 6719, 0], 'I': [13439, 9, 0], 'O': [13440, 210, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [213, 0]}, 1: {'W': [13438, 0], 'I': [180, 0], 'O': [420, 213]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-13440, -13440], [-13227, -13440]], 1: [[598, -13440], [-13020, -13227]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>