--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml reg_b.twx reg_b.ncd -o reg_b.twr reg_b.pcf

Design file:              reg_b.ncd
Physical constraint file: reg_b.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_bus<0>   |    0.108(R)|    1.253(R)|clk_BUFGP         |   0.000|
in_bus<1>   |    0.130(R)|    1.229(R)|clk_BUFGP         |   0.000|
in_bus<2>   |    0.127(R)|    1.231(R)|clk_BUFGP         |   0.000|
in_bus<3>   |    0.419(R)|    0.992(R)|clk_BUFGP         |   0.000|
in_bus<4>   |    0.454(R)|    0.959(R)|clk_BUFGP         |   0.000|
in_bus<5>   |    0.149(R)|    1.205(R)|clk_BUFGP         |   0.000|
in_bus<6>   |    0.136(R)|    1.220(R)|clk_BUFGP         |   0.000|
in_bus<7>   |    0.402(R)|    1.013(R)|clk_BUFGP         |   0.000|
load_b      |    2.136(R)|    1.190(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out_bus<0>  |    6.426(R)|clk_BUFGP         |   0.000|
out_bus<1>  |    6.407(R)|clk_BUFGP         |   0.000|
out_bus<2>  |    6.404(R)|clk_BUFGP         |   0.000|
out_bus<3>  |    6.386(R)|clk_BUFGP         |   0.000|
out_bus<4>  |    6.372(R)|clk_BUFGP         |   0.000|
out_bus<5>  |    6.378(R)|clk_BUFGP         |   0.000|
out_bus<6>  |    6.393(R)|clk_BUFGP         |   0.000|
out_bus<7>  |    6.407(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Apr 16 11:58:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



