Information: Updating design information... (UID-85)
Warning: Design 'systolic_array' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 50
        -max_paths 50
        -sort_by slack
Design : systolic_array
Version: J-2014.09
Date   : Sun Feb 24 01:57:17 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.193 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.171 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.679 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.288 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.626 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.964 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.302 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.640 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    275.117 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    277.177 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    281.053 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.268 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.268 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.268 r
  data arrival time                                               286.268

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.268
  --------------------------------------------------------------------------
  slack (MET)                                                     705.250


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.146 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.124 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.102 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.610 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.219 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.557 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.895 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.233 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.571 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    275.048 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    277.108 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.983 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.198 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.198 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.198 r
  data arrival time                                               286.198

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.198
  --------------------------------------------------------------------------
  slack (MET)                                                     705.320


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.537 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.146 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.484 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.822 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.160 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.498 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.975 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    277.035 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.911 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.126 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.126 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.126 r
  data arrival time                                               286.126

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.126
  --------------------------------------------------------------------------
  slack (MET)                                                     705.393


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.537 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.146 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.484 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.822 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.160 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.498 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.975 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    277.035 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.911 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.126 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.126 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.126 r
  data arrival time                                               286.126

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.126
  --------------------------------------------------------------------------
  slack (MET)                                                     705.393


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.167 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.144 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.122 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.100 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.077 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.055 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.033 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.010 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.519 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.127 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.465 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.804 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.142 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.480 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.957 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    277.017 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.892 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.107 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.107 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.107 r
  data arrival time                                               286.107

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.107
  --------------------------------------------------------------------------
  slack (MET)                                                     705.411


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.116 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.093 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.071 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.049 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.026 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.004 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.982 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.960 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.468 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.076 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.415 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.753 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.091 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.429 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.906 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.966 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.841 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.056 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.056 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.056 r
  data arrival time                                               286.056

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.056
  --------------------------------------------------------------------------
  slack (MET)                                                     705.462


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.116 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.093 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.071 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.049 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.026 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.004 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.982 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.960 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.468 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.076 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.415 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.753 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.091 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.429 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.906 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.966 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.841 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.056 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.056 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.056 r
  data arrival time                                               286.056

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.056
  --------------------------------------------------------------------------
  slack (MET)                                                     705.462


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.097 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.075 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.052 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.030 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.008 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.986 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.963 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.941 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.449 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.058 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.396 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.734 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.072 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.410 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.887 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.947 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.823 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.038 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.038 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.038 r
  data arrival time                                               286.038

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.038
  --------------------------------------------------------------------------
  slack (MET)                                                     705.481


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.247 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.087 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.065 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.042 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.020 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.998 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.976 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.953 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.931 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.439 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.048 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.386 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.724 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.062 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.400 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.877 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.937 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.813 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    286.028 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    286.028 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    286.028 r
  data arrival time                                               286.028

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -286.028
  --------------------------------------------------------------------------
  slack (MET)                                                     705.490


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.203 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.043 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.021 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.998 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.976 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.954 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.932 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.909 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.887 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.395 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    243.004 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.342 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.680 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.018 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.356 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.833 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.893 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.769 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.984 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.984 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.984 r
  data arrival time                                               285.984

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.984
  --------------------------------------------------------------------------
  slack (MET)                                                     705.535


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.024 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.002 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.980 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.958 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.935 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.913 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.891 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.868 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.377 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.985 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.323 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.662 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.000 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.338 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.815 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.875 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.750 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.965 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.965 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.965 r
  data arrival time                                               285.965

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.965
  --------------------------------------------------------------------------
  slack (MET)                                                     705.553


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.024 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.002 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.980 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.958 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.935 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.913 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.891 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.868 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.377 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.985 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.323 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.662 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    262.000 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.338 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.815 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.875 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.750 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.965 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.965 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.965 r
  data arrival time                                               285.965

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.965
  --------------------------------------------------------------------------
  slack (MET)                                                     705.553


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.247 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.018 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.995 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.973 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.951 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.928 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.906 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.884 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.862 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.370 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.978 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.317 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.655 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.993 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.331 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.808 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.868 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.743 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.958 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.958 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.958 r
  data arrival time                                               285.958

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.958
  --------------------------------------------------------------------------
  slack (MET)                                                     705.560


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.203 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.974 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.951 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.929 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.907 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.884 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.862 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.840 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.817 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.326 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.934 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.272 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.611 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.949 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.287 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.764 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.824 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.699 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.914 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.914 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.914 r
  data arrival time                                               285.914

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.914
  --------------------------------------------------------------------------
  slack (MET)                                                     705.604


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.955 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.933 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.910 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.888 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.866 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.844 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.821 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.799 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.307 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.916 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.254 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.592 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.930 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.268 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.745 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.805 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.681 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.896 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.896 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.896 r
  data arrival time                                               285.896

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.896
  --------------------------------------------------------------------------
  slack (MET)                                                     705.623


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.955 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.933 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.910 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.888 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.866 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.844 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.821 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.799 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.307 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.916 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.254 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.592 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.930 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.268 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.745 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.805 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.681 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.896 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.896 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.896 r
  data arrival time                                               285.896

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.896
  --------------------------------------------------------------------------
  slack (MET)                                                     705.623


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.945 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.923 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.900 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.878 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.856 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.834 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.811 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.789 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.297 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.906 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.244 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.582 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.920 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.258 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.735 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.795 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.671 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.886 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.886 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.886 r
  data arrival time                                               285.886

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.886
  --------------------------------------------------------------------------
  slack (MET)                                                     705.633


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.945 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.923 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.900 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.878 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.856 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.834 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.811 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.789 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.297 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.906 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.244 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.582 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.920 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.258 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.735 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.795 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.671 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.886 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.886 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.886 r
  data arrival time                                               285.886

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.886
  --------------------------------------------------------------------------
  slack (MET)                                                     705.633


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.177     82.707 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.953 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.945 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.922 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.900 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.878 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.856 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.833 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.811 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.789 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.297 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.906 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.244 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.582 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.920 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.258 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.735 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.795 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.671 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.886 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.886 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.886 r
  data arrival time                                               285.886

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.886
  --------------------------------------------------------------------------
  slack (MET)                                                     705.633


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.193 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.171 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.118    236.289 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.898 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.236 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.574 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.912 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.250 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.727 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.787 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.663 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.878 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.878 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.878 r
  data arrival time                                               285.878

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.878
  --------------------------------------------------------------------------
  slack (MET)                                                     705.641


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.554    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.554    180.859 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.837 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.193 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.554    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.554    171.881 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.859 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.837 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.554    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.554    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.554    189.837 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.256 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.865 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.203 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.541 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.879 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.217 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.694 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.754 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.629 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.845 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.845 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.845 r
  data arrival time                                               285.845

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.845
  --------------------------------------------------------------------------
  slack (MET)                                                     705.674


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.043 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.882 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.860 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.838 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.816 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.793 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.771 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.749 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.726 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.235 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.843 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.181 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.519 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.858 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.196 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.673 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.733 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.608 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.823 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.823 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.823 r
  data arrival time                                               285.823

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.823
  --------------------------------------------------------------------------
  slack (MET)                                                     705.695


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.876 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.853 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.831 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.809 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.786 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.764 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.742 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.719 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.228 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.836 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.175 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.513 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.851 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.189 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.666 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.726 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.601 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.816 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.816 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.816 r
  data arrival time                                               285.816

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.816
  --------------------------------------------------------------------------
  slack (MET)                                                     705.702


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.876 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.853 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.831 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.809 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.786 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.764 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.742 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.719 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.228 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.836 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.175 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.513 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.851 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.189 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.666 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.726 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.601 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.816 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.816 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.816 r
  data arrival time                                               285.816

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.816
  --------------------------------------------------------------------------
  slack (MET)                                                     705.702


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.177     82.707 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.953 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.875 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.853 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.831 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.808 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.786 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.764 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.742 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.719 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.228 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.836 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.174 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.512 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.850 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.189 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.666 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.725 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.601 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.816 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.816 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.816 r
  data arrival time                                               285.816

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.816
  --------------------------------------------------------------------------
  slack (MET)                                                     705.702


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.146 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.124 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.102 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.118    236.220 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.828 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.166 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.504 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.842 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.181 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.658 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.717 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.593 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.808 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.808 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.808 r
  data arrival time                                               285.808

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.808
  --------------------------------------------------------------------------
  slack (MET)                                                     705.710


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.554    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.554    180.790 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.767 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.554    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.146 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.554    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.554    171.812 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.790 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.767 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.146 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.124 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.554    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.554    189.767 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.187 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.795 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.133 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.471 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.809 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.148 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.625 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.684 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.560 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.775 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.775 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.775 r
  data arrival time                                               285.775

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.775
  --------------------------------------------------------------------------
  slack (MET)                                                     705.743


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.043 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.813 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.791 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.768 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.746 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.724 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.679 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.657 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.165 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.774 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.112 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.450 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.788 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.126 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.603 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.663 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.539 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.754 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.754 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.754 r
  data arrival time                                               285.754

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.754
  --------------------------------------------------------------------------
  slack (MET)                                                     705.765


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    138.963 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.803 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.781 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.758 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.736 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.714 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.691 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.669 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.647 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.155 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.764 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.102 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.440 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.778 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.116 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.593 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.653 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.529 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.744 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.744 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.744 r
  data arrival time                                               285.744

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.744
  --------------------------------------------------------------------------
  slack (MET)                                                     705.775


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.177     82.707 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.953 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.764 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.010 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    138.963 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.803 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.780 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.758 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.736 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.714 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.691 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.669 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.647 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.155 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.764 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.102 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.440 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.778 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.116 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.593 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.653 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.528 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.744 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.744 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.744 r
  data arrival time                                               285.744

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.744
  --------------------------------------------------------------------------
  slack (MET)                                                     705.775


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.177     82.707 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.953 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    138.963 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.583 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.803 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.780 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.758 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.736 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.714 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.691 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.669 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.647 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.155 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.764 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.102 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.440 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.778 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.116 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.593 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.653 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.528 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.744 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.744 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.744 r
  data arrival time                                               285.744

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.744
  --------------------------------------------------------------------------
  slack (MET)                                                     705.775


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.118    236.147 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.756 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.094 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.432 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.770 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.108 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.585 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.645 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.520 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.736 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.736 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.736 r
  data arrival time                                               285.736

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.736
  --------------------------------------------------------------------------
  slack (MET)                                                     705.783


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.118    236.147 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.756 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.094 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.432 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.770 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.108 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.585 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.645 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.520 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.736 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.736 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.736 r
  data arrival time                                               285.736

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.736
  --------------------------------------------------------------------------
  slack (MET)                                                     705.783


  Startpoint: top_inputs[57]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  top_inputs[57] (in)                                    0.000     50.000 r
  gen3_0__gen4_0__mac_inst/b[1] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/B[6] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U34/ZN (INV_X1)       4.972     54.972 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.525     61.498 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.054 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.025 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     82.546 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.792 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    110.745 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    124.991 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    138.944 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.564 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.564 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.564 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.564 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.564 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.784 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.762 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.739 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.717 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.695 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.673 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.650 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.628 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.136 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.745 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.083 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.421 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.759 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.097 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.574 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.634 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.510 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.725 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.725 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.725 r
  data arrival time                                               285.725

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.725
  --------------------------------------------------------------------------
  slack (MET)                                                     705.794


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.167 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.144 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.122 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.100 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.077 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.055 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.033 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.010 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.118    236.128 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.737 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.075 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.413 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.751 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.089 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.567 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.626 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.502 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.717 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.717 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.717 r
  data arrival time                                               285.717

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.717
  --------------------------------------------------------------------------
  slack (MET)                                                     705.801


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.554    189.695 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.672 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.650 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.628 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.606 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.114 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.723 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.061 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.399 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.737 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.075 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.552 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.612 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.487 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.702 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.702 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.702 r
  data arrival time                                               285.702

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.702
  --------------------------------------------------------------------------
  slack (MET)                                                     705.816


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.554    180.717 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.695 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.672 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.650 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.628 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.606 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.114 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.723 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.061 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.399 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.737 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.075 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.552 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.612 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.487 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.702 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.702 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.702 r
  data arrival time                                               285.702

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.702
  --------------------------------------------------------------------------
  slack (MET)                                                     705.816


  Startpoint: left_inputs[63]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[63] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U33/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.554    225.606 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/CO (FA_X1)      10.508    236.114 r
  gen3_0__gen4_0__mac_inst/add_24/U2/Z (AND2_X1)         6.609    242.723 r
  gen3_0__gen4_0__mac_inst/add_24/U3/Z (AND2_X1)         6.338    249.061 r
  gen3_0__gen4_0__mac_inst/add_24/U4/Z (AND2_X1)         6.338    255.399 r
  gen3_0__gen4_0__mac_inst/add_24/U5/Z (AND2_X1)         6.338    261.737 r
  gen3_0__gen4_0__mac_inst/add_24/U6/Z (AND2_X1)         6.338    268.075 r
  gen3_0__gen4_0__mac_inst/add_24/U7/Z (AND2_X1)         6.477    274.552 r
  gen3_0__gen4_0__mac_inst/add_24/U10/ZN (INV_X1)        2.060    276.612 f
  gen3_0__gen4_0__mac_inst/add_24/U8/ZN (NOR2_X1)        3.876    280.487 r
  gen3_0__gen4_0__mac_inst/add_24/U13/Z (XOR2_X1)        5.215    285.702 r
  gen3_0__gen4_0__mac_inst/add_24/SUM[23] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE24_63_DW01_add_0)
                                                         0.000    285.702 r
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    285.702 r
  data arrival time                                               285.702

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -8.282    991.518
  data required time                                              991.518
  --------------------------------------------------------------------------
  data required time                                              991.518
  data arrival time                                              -285.702
  --------------------------------------------------------------------------
  slack (MET)                                                     705.816


1
