[2025-09-17 04:28:50] START suite=qualcomm_srv trace=srv80_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv80_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2816754 heartbeat IPC: 3.55 cumulative IPC: 3.55 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5432392 heartbeat IPC: 3.823 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5432392 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5432392 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11065234 heartbeat IPC: 1.775 cumulative IPC: 1.775 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 16668867 heartbeat IPC: 1.785 cumulative IPC: 1.78 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 22251792 heartbeat IPC: 1.791 cumulative IPC: 1.784 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 27830457 heartbeat IPC: 1.793 cumulative IPC: 1.786 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 33384315 heartbeat IPC: 1.801 cumulative IPC: 1.789 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 38996715 heartbeat IPC: 1.782 cumulative IPC: 1.788 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 44513915 heartbeat IPC: 1.813 cumulative IPC: 1.791 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv80_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 50062561 heartbeat IPC: 1.802 cumulative IPC: 1.793 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 55567963 heartbeat IPC: 1.816 cumulative IPC: 1.795 (Simulation time: 00 hr 09 min 55 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 55658681 cumulative IPC: 1.797 (Simulation time: 00 hr 10 min 50 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 55658681 cumulative IPC: 1.797 (Simulation time: 00 hr 10 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv80_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.797 instructions: 100000002 cycles: 55658681
CPU 0 Branch Prediction Accuracy: 96.98% MPKI: 5.19 Average ROB Occupancy at Mispredict: 72.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.06067
BRANCH_CONDITIONAL: 4.807
BRANCH_DIRECT_CALL: 0.00032
BRANCH_INDIRECT_CALL: 0.3032
BRANCH_RETURN: 0.01829


====Backend Stall Breakdown====
ROB_STALL: 445330
LQ_STALL: 0
SQ_STALL: 70852


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 144.92188
REPLAY_LOAD: 54.46444
NON_REPLAY_LOAD: 22.146385

== Total ==
ADDR_TRANS: 46375
REPLAY_LOAD: 37526
NON_REPLAY_LOAD: 361429

== Counts ==
ADDR_TRANS: 320
REPLAY_LOAD: 689
NON_REPLAY_LOAD: 16320

cpu0->cpu0_STLB TOTAL        ACCESS:    2208591 HIT:    2197449 MISS:      11142 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2208591 HIT:    2197449 MISS:      11142 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 258.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9017662 HIT:    8633768 MISS:     383894 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8434285 HIT:    8125150 MISS:     309135 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     109297 HIT:      58202 MISS:      51095 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     449371 HIT:     447969 MISS:       1402 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24709 HIT:       2447 MISS:      22262 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17265827 HIT:    6362134 MISS:   10903693 MSHR_MERGE:    3205565
cpu0->cpu0_L1I LOAD         ACCESS:   17265827 HIT:    6362134 MISS:   10903693 MSHR_MERGE:    3205565
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26823976 HIT:   25343184 MISS:    1480792 MSHR_MERGE:     610627
cpu0->cpu0_L1D LOAD         ACCESS:   14613514 HIT:   13458791 MISS:    1154723 MSHR_MERGE:     418565
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12184232 HIT:   11883635 MISS:     300597 MSHR_MERGE:     191299
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26230 HIT:        758 MISS:      25472 MSHR_MERGE:        763
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13900966 HIT:   11194967 MISS:    2705999 MSHR_MERGE:    1499524
cpu0->cpu0_ITLB LOAD         ACCESS:   13900966 HIT:   11194967 MISS:    2705999 MSHR_MERGE:    1499524
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.028 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25080631 HIT:   23530747 MISS:    1549884 MSHR_MERGE:     547768
cpu0->cpu0_DTLB LOAD         ACCESS:   25080631 HIT:   23530747 MISS:    1549884 MSHR_MERGE:     547768
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.822 cycles
cpu0->LLC TOTAL        ACCESS:     588849 HIT:     534333 MISS:      54516 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     309135 HIT:     278196 MISS:      30939 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51095 HIT:      39739 MISS:      11356 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     206357 HIT:     205931 MISS:        426 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22262 HIT:      10467 MISS:      11795 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.48 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1115
  ROW_BUFFER_MISS:      52957
  AVG DBUS CONGESTED CYCLE: 5.101
Channel 0 WQ ROW_BUFFER_HIT:       1101
  ROW_BUFFER_MISS:      14268
  FULL:          0
Channel 0 REFRESHES ISSUED:       4638

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1038971       155292        76199        12611
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          182          423          466
  STLB miss resolved @ L2C                0           82          252         1001         2660
  STLB miss resolved @ LLC                0          105          827         2871         7905
  STLB miss resolved @ MEM                0            0          871         5492        10852

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             256221        40280      1795361         8982           77
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           88           53            5
  STLB miss resolved @ L2C                0           32           70           91            5
  STLB miss resolved @ LLC                0           56          167          250           15
  STLB miss resolved @ MEM                0            1           11           64           10
[2025-09-17 04:39:40] END   suite=qualcomm_srv trace=srv80_ap (rc=0)
