"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unisims_ver
"C:\Program Files\ModelSim\win64/vmap" unisims_ver D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unisims_ver
"C:\Program Files\ModelSim\win64/vlog" -source -64 -work unisims_ver -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf
"C:\Program Files\ModelSim\win64/vlog" -source -64 -sv -work unisims_ver -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.nt64.cmf
"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unimacro_ver
"C:\Program Files\ModelSim\win64/vmap" unimacro_ver D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unimacro_ver
"C:\Program Files\ModelSim\win64/vlog" -source -64 -work unimacro_ver -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.nt64.cmf
"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unifast_ver
"C:\Program Files\ModelSim\win64/vmap" unifast_ver D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/unifast_ver
"C:\Program Files\ModelSim\win64/vlog" -source -64 -work unifast_ver -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/unifast_ver/.cxl.verilog.unifast.unifast_ver.nt64.cmf
