# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Oef_4_2.srcs/sources_1/new/Boolean_expression.vhd" \
"../../../../Oef_4_2.srcs/sim_1/new/Boolean_expression_tb.vhd" \

# Do not sort compile order
nosort
