These files contain Verilog codes developed and practiced using Vivado Design Suite as part of my Digital Logic Design (DLD) course evaluation. 
Each text file can be directly copied and executed within Vivado for simulation and verification purposes.
