# 1 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-nontreble.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-nontreble.dts" 2





/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-common.dtsi" 1





# 1 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953.dtsi"
# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8953.h" 1
# 16 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 17 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 18 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8953";
 compatible = "qcom,msm8953";
 qcom,msm-id = <293 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "threadirqs";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,noatime,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };
    system {
     compatible = "android,system";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/system";
     type = "ext4";
     mnt_flags = "ro,noatime,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };

   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  other_ext_mem: other_ext_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85b00000 0x0 0xd00000>;
  };

  modem_mem: modem_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86c00000 0x0 0x6a00000>;
  };

  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8d600000 0x0 0x1100000>;
  };

  wcnss_fw_mem: wcnss_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8e700000 0x0 0x700000>;
  };

  venus_mem: venus_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x0800000>;
  };

  secure_mem: secure_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x09800000>;
  };

  qseecom_mem: qseecom_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  adsp_mem: adsp_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x400000>;
  };

  dfps_data_mem: dfps_data_mem@90000000 {
         reg = <0 0x90000000 0 0x1000>;
         label = "dfps_data_mem";
  };

  cont_splash_mem: splash_region@0x90001000 {
   reg = <0x0 0x90001000 0x0 0x13ff000>;
   label = "cont_splash_mem";
  };

  gpu_mem: gpu_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };
 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  i2c2 = &i2c_2;
  i2c3 = &i2c_3;
  i2c5 = &i2c_5;
  spi3 = &spi_3;
 };

 soc: soc { };

};


# 1 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8953-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };
  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_default: cam_sensor_ir_cut_default {

   mux {
    pins = "gpio38", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_sleep: cam_sensor_ir_cut_sleep {

   mux {
    pins = "gpio38","gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default1: cam_sensor_rear_default1 {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep1: cam_sensor_rear_sleep1 {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana: cam_sensor_rear_vdig {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana_sleep: cam_sensor_rear_vdig_sleep {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana1: cam_sensor_rear_vdig1 {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana_sleep1: cam_sensor_rear_vdig_sleep1 {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_default: cam_sensor_front1_default {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_sleep: cam_sensor_front1_sleep {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   adv7533_int_active: adv7533_int_active {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

   adv7533_int_suspend: adv7533_int_suspend {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };

   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_dsi_gpio: mdss_dsi_gpio {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-pull-down;
     output-low;
    };
   };

  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  hsuart_active: default {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "blsp_uart4";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <16>;
    bias-disable;
   };
  };

  hsuart_sleep: sleep {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "gpio";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart0_active: blsp2_uart0_active {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "blsp_uart5";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart0_sleep: blsp2_uart0_sleep {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_rd_nfc_int {

   pins = "gpio17";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {

   pins = "gpio16";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
     "gpio78", "gpio79",
     "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc_mclk2_pin {
   cdc_mclk2_sleep: cdc_mclk2_sleep {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   cdc_mclk2_active: cdc_mclk2_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-comp-lines {
   cdc_pdm_comp_lines_act: pdm_comp_lines_on {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <8>;
    };
   };

   cdc_pdm_comp_lines_sus: pdm_comp_lines_off {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <8>;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };
  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  typec_ssmux_config: typec_ssmux_config {
   mux {
    pins = "gpio139";
    function = "gpio";
   };

   config {
    pins = "gpio139";
    drive-strength = <2>;
    bias-disable;
   };
  };

  ssusb_mode_sel: ssusb_mode_sel {
   mux {
    pins = "gpio12";
    function = "gpio";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };
 };
};
# 157 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-cpu.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-cpu.dtsi"
/ {
 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
    core2 {
     cpu = <&CPU6>;
    };
    core3 {
     cpu = <&CPU7>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   qcom,acc = <&acc0>;
   qcom,limits-info = <&mitigation_profile0>;
   qcom,ea = <&ea0>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;

         qcom,dump-size = <0x0>;
   };
   L1_I_0: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_0: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x1>;
   qcom,acc = <&acc1>;
   qcom,limits-info = <&mitigation_profile1>;
   qcom,ea = <&ea1>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L1_I_1: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_1: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x2>;
   qcom,acc = <&acc2>;
   qcom,limits-info = <&mitigation_profile2>;
   qcom,ea = <&ea2>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L1_I_2: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_2: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x3>;
   qcom,acc = <&acc3>;
   qcom,limits-info = <&mitigation_profile3>;
   qcom,ea = <&ea3>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L1_I_3: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_3: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x100>;
   qcom,acc = <&acc4>;
   qcom,limits-info = <&mitigation_profile4>;
   qcom,ea = <&ea4>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_1>;

         qcom,dump-size = <0x0>;
   };
   L1_I_100: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_100: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x101>;
   qcom,acc = <&acc5>;
   qcom,limits-info = <&mitigation_profile5>;
   qcom,ea = <&ea5>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_101: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_101: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x102>;
   qcom,acc = <&acc6>;
   qcom,limits-info = <&mitigation_profile6>;
   qcom,ea = <&ea6>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_102: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_102: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x103>;
   qcom,acc = <&acc7>;
   qcom,limits-info = <&mitigation_profile7>;
   qcom,ea = <&ea7>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_103: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_103: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };
 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
     652800 5
    1036800 10
    1401600 16
    1689600 22
    1804800 26
    1958400 33
    2016000 36
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
     652800 69
    1036800 74
    1401600 80
    1689600 100
    1804800 110
    1958400 130
    2016000 140
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
  CLUSTER_COST_1: cluster-cost1 {
   busy-cost-data = <
     652800 5
    1036800 10
    1401600 16
    1689600 95
    1804800 105
    1958400 125
    2016000 135
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
 };
};

&soc {
 l2ccc_0: clock-controller@b111000 {
  compatible = "qcom,8953-l2ccc";
  reg = <0x0b111000 0x1000>;
 };

 l2ccc_1: clock-controller@b011000 {
  compatible = "qcom,8953-l2ccc";
  reg = <0x0b011000 0x1000>;
 };

 acc0:clock-controller@b188000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b188000 0x1000>;
 };

 acc1:clock-controller@b198000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b198000 0x1000>;
 };

 acc2:clock-controller@b1a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1a8000 0x1000>;
 };

 acc3:clock-controller@b1b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1b8000 0x1000>;
 };

 acc4:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>;
 };

 acc5:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>;
 };

 acc6:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>;
 };

 acc7:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>;
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l2_dump0 {

   qcom,dump-node = <&L2_0>;
   qcom,dump-id = <0xC0>;
  };
  qcom,l2_dump1 {

   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
 };
};
# 158 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-gpu.dtsi"
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a506_zap";
  memory-region = <&gpu_mem>;
  clocks = <&clock_gcc 0x00d390d2>,
  <&clock_gcc 0x94de4919>,
  <&clock_gcc 0xd4415c9b>,
  <&clock_gcc 0x37a21414>;
  clock-names = "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;
 };

 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;





  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 3222 >,
   < 4248 >,
   < 5126 >,
   < 5859 >,
   < 6152 >,
   < 6445 >,
   < 7104 >;
 };

 msm_gpu: qcom,kgsl-3d0@1c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x1c00000 0x40000>;
  reg-names = "kgsl_3d0_reg_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;
  qcom,chipid = <0x05000600>;

  qcom,initial-pwrlevel = <8>;


  #cooling-cells = <2>;

  qcom,idle-timeout = <80>;
  qcom,deep-nap-timeout = <100>;
  qcom,strtstp-sleepwake;

  qcom,highest-bank-bit = <14>;

  qcom,snapshot-size = <1048576>;

  clocks = <&clock_gcc_gfx 0x49a51fd9>,
   <&clock_gcc_gfx 0xd15c8a00>,
   <&clock_gcc_gfx 0x3edd69ad>,
   <&clock_gcc_gfx 0x19922503>,
   <&clock_gcc_gfx 0x1180db06>,
   <&clock_gcc_gfx 0xae18e54d>;

  clock-names = "core_clk", "iface_clk",
         "mem_iface_clk", "alt_mem_iface_clk",
         "rbbmtimer_clk", "alwayson_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,bus-width = <16>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <11>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1689600>,
    <26 512 0 2227200>,
    <26 512 0 3072000>,
    <26 512 0 3379200>,
    <26 512 0 4454400>,
    <26 512 0 5376000>,
    <26 512 0 6144000>,
    <26 512 0 6451200>,
    <26 512 0 6758400>,
    <26 512 0 7449600>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


  qcom,pm-qos-active-latency = <213>;
  qcom,pm-qos-wakeup-latency = <213>;


  qcom,gpu-quirk-two-pass-use-wfi;
  qcom,gpu-quirk-dp2clockgating-disable;
  qcom,gpu-quirk-lmloadkill-disable;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <6>;


  qcom,enable-ca-jump;


  qcom,ca-busy-penalty = <12000>;


  qcom,ca-target-pwrlevel = <4>;


  qcom,gpu-mempools {
   #address-cells= <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";

   qcom,mempool-max-pages = <32768>;


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <65536>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <750000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <10>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <700000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <10>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <10>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <560000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <8>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <510000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <6>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <320000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <2>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <216000000>;
    qcom,bus-freq = <1>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };


   qcom,gpu-pwrlevel@8 {
    reg = <8>;
    qcom,gpu-freq = <133300000>;
    qcom,bus-freq = <1>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };


   qcom,gpu-pwrlevel@9 {
    reg = <9>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };

  };
    };

 kgsl_msm_iommu: qcom,kgsl-iommu@1c40000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x1c40000 0x10000>;
  qcom,protect = <0x40000 0x10000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks = <&clock_gcc_gfx 0xd15c8a00>,
    <&clock_gcc_gfx 0x3edd69ad>;

  clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };
  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>;
   memory-region = <&secure_mem>;
  };
 };
};
# 159 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@8 {
   reg = <8>;
   memory-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 160 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8953-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 qcom,smp2p-adsp@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 291 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 161 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8953.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8953.dtsi"
&soc {
 kgsl_smmu: arm,smmu-kgsl@1c40000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "GPU";
  reg = <0x1c40000 0x10000>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  interrupts = <0 199 0>, <0 225 0>, <0 232 0>,
    <0 233 0>, <0 234 0>;
  qcom,deferred-regulator-disable-delay = <80>;
  qcom,register-save;
  qcom,skip-init;
  qcom,dynamic;
  qcom,enable-smmu-halt;
  qcom,enable-static-cb;
  qcom,no-smr-check;
  vdd-supply = <&gdsc_oxili_cx>;
  clocks = <&clock_gcc_gfx 0xd15c8a00>,
   <&clock_gcc_gfx 0x3edd69ad>;
  clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";
  #clock-cells = <1>;
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  #iommu-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000>;
  reg-names = "iommu_base";
  interrupts = <0 41 0>, <0 38 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
     <&clock_gcc 0x8fbc51da>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "ok";

  adsp_elf: qcom,iommu-ctx@1e20000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e20000 0x1000>;
   qcom,secure-context;
   interrupts = <0 253 0>, <0 253 0>;
   qcom,iommu-ctx-sids = <0x2400>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_elf";
  };

  adsp_sec_pixel: qcom,iommu-ctx@1e21000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e21000 0x1000>;
   qcom,secure-context;
   interrupts = <0 254 0>, <0 254 0>;
   qcom,iommu-ctx-sids = <0x2402>;
   qcom,iommu-sid-mask = <0x3f1>;
   label = "adsp_sec_pixel";
  };

  mdp_1: qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   qcom,secure-context;
   interrupts = <0 255 0>, <0 255 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_fw: qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   qcom,secure-context;
   interrupts = <0 53 0>, <0 53 0>;
   qcom,iommu-ctx-sids = <0x980 0x986 0x903>;
   qcom,iommu-sid-mask = <0x200 0x200 0x220>;
   label = "venus_fw";
   qcom,report-error-on-fault;
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   qcom,secure-context;
   interrupts = <0 54 0>, <0 54 0>;
   qcom,iommu-ctx-sids = <0x908 0x905 0x925 0x928>;
   qcom,iommu-sid-mask = <0x200 0x20a 0x208 0x200>;
   label = "venus_sec_non_pixel";
   qcom,report-error-on-fault;
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   qcom,secure-context;
   interrupts = <0 58 0>, <0 58 0>;
   qcom,iommu-ctx-sids = <0x900 0x902 0x909 0x90e
      0x926 0x929>;
   qcom,iommu-sid-mask = <0x200 0x208 0x202 0x200
      0x200 0x202>;
   label = "venus_sec_bitstream";
   qcom,report-error-on-fault;
  };

  venus_sec_pixel: qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   qcom,secure-context;
   interrupts = <0 60 0>, <0 60 0>;
   qcom,iommu-ctx-sids = <0x904 0x910 0x92c>;
   qcom,iommu-sid-mask = <0x208 0x200 0x200>;
   label = "venus_sec_pixel";
   qcom,report-error-on-fault;
  };

  pronto_pil: qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 76 0>;
   qcom,iommu-ctx-sids = <0x1401 0x1402 0x1404>;
   qcom,iommu-sid-mask = <0x3f2 0x3f0 0x3f0>;
   label = "pronto_pil";
  };

  q6: qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 77 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "q6";
  };

  periph_rpm: qcom,iommu-ctx@1e2a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2a000 0x1000>;
   interrupts = <0 80 0>;
   qcom,iommu-ctx-sids = <0x40>;
   qcom,iommu-sid-mask = <0x3f>;
   label = "periph_rpm";
  };

  lpass: qcom,iommu-ctx@1e2b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2b000 0x1000>;
   interrupts = <0 94 0>;
   qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1cc
     0x1d0 0x1d6 0x1d8 0x1e0
     0x1e4 0x1e8 0x1f0>;
   qcom,iommu-sid-mask = <0x7 0x1 0x3
     0x3 0x1 0x7 0x3
     0x1 0x7 0x1>;
   label = "lpass";
  };

  adsp_io: qcom,iommu-ctx@1e2f000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2f000 0x1000>;
   interrupts = <0 104 0>;
   qcom,iommu-ctx-sids = <0x2401>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_io";
  };

  adsp_opendsp: qcom,iommu-ctx@1e30000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e30000 0x1000>;
   interrupts = <0 105 0>;
   qcom,iommu-ctx-sids = <0x2404>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_opendsp";
  };

  adsp_shared: qcom,iommu-ctx@1e31000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e31000 0x1000>;
   interrupts = <0 106 0>;
   qcom,iommu-ctx-sids = <0x2408>;
   qcom,iommu-sid-mask = <0x3f7>;
   label = "adsp_shared";
  };

  cpp: qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e32000 0x1000>;
   interrupts = <0 109 0>;
   qcom,iommu-ctx-sids = <0x1c00>;
   qcom,iommu-sid-mask = <0x3fc>;
   label = "cpp";
  };

  jpeg_enc0: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e33000 0x1000>;
   interrupts = <0 110 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "jpeg_enc0";
  };

  vfe: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e34000 0x1000>;
   interrupts = <0 111 0>;
   qcom,iommu-ctx-sids = <0x400 0x2800>;
   qcom,iommu-sid-mask = <0x3fc 0x3fc>;
   label = "vfe";
  };

  mdp_0: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e35000 0x1000>;
   interrupts = <0 112 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e36000 0x1000>;
   interrupts = <0 113 0>;
   qcom,iommu-ctx-sids = <0x800 0x807 0x808
     0x810 0x828 0x82c
     0x821>;
   qcom,iommu-sid-mask = <0x201 0x200 0x207
     0x201 0x203 0x201
     0x210>;
   label = "venus_ns";
   qcom,report-error-on-fault;
  };

  ipa: qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 115 0>;
   qcom,iommu-ctx-sids = <0x2000 0x2004>;
   qcom,iommu-sid-mask = <0x3fa 0x3f8>;
   label = "ipa";
  };

  access_control: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e37000 0x1000>;
   interrupts = <0 114 0>;
   qcom,iommu-ctx-sids = <0x1406 0x1408 0x140c
     0x100 0x1d4 0x1e6 0x340>;
   qcom,iommu-sid-mask = <0x3f1 0x3f3 0x3f1
     0x7f 0x1 0x1 0x3f>;
   label = "access_control";
  };
 };
};


# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8953.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8953.dtsi"
&kgsl_smmu {
 attach-impl-defs = <0x6000 0x270>,
  <0x6060 0x1055>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6924 0x204>,
  <0x6928 0x10800>,
  <0x6930 0x400>,
  <0x6960 0xffffffff>,
  <0x6b64 0xa0000>,
  <0x6b68 0xaaab92a>;
};
# 273 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8953.dtsi" 2
# 162 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-coresight.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-coresight.dtsi"
&soc {
 tmc_etr: tmc@6028000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6028000 0x1000>,
        <0x6044000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;
  qcom,sg-enable;
  qcom,force-reg-dump;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports= <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@6020000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x6020000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  pinctrl-names = "sdcard", "trace", "swduart",
    "swdtrc", "jtag", "spmi";

  pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
        &qdsd_data0_sdcard &qdsd_data1_sdcard
        &qdsd_data2_sdcard &qdsd_data3_sdcard>;
  pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
        &qdsd_data0_trace &qdsd_data1_trace
        &qdsd_data2_trace &qdsd_data3_trace>;
  pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
        &qdsd_data1_swduart &qdsd_data2_swduart
        &qdsd_data3_swduart>;
  pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
        &qdsd_data0_swdtrc &qdsd_data1_swdtrc
        &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
  pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
        &qdsd_data1_jtag &qdsd_data2_jtag
        &qdsd_data3_jtag>;
  pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
        &qdsd_data0_spmi &qdsd_data3_spmi>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <133>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8953_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8953_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@6026000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x6026000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@6027000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6027000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;
  qcom,force-reg-dump;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-center";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-right";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coesight-funnel-mm";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_cam: funnel@6132000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6132000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-cam";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss1: funnel@61d0000 {
  compatible = "arm,coresight-funnel";
  reg = <0x61d0000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-apss1";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss0: funnel@61a1000 {
  compatible = "arm,coresight-funnel";
  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <10>;
  coresight-name = "coresight-funnel-apss0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@619c000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@619d000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@619e000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@619f000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x619f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <14>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm4: etm@61bc000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bc000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <15>;
  coresight-name = "coresight-etm4";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <4>;
  coresight-etm-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm5: etm@61bd000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bd000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <16>;
  coresight-name = "coresight-etm5";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <5>;
  coresight-etm-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm6: etm@61be000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61be000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <17>;
  coresight-name = "coresight-etm6";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <6>;
  coresight-etm-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm7: etm@61bf000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bf000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <18>;
  coresight-name = "coresight-etm7";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <7>;
  coresight-etm-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@6002000 {
  compatible = "arm,coresight-stm";
  reg = <0x6002000 0x1000>,
     <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <19>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti9";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti10";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti11";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti12";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti13";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti14";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti15";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@6198000{
  compatible = "arm,coresight-cti";
  reg = <0x6198000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@6199000{
  compatible = "arm,coresight-cti";
  reg = <0x6199000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@619a000{
  compatible = "arm,coresight-cti";
  reg = <0x619a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@619b000{
  compatible = "arm,coresight-cti";
  reg = <0x619b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu4: cti@61b8000{
  compatible = "arm,coresight-cti";
  reg = <0x61b8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <40>;
  coresight-name = "coresight-cti-cpu4";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu5: cti@61b9000{
  compatible = "arm,coresight-cti";
  reg = <0x61b9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <41>;
  coresight-name = "coresight-cti-cpu5";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu6: cti@61ba000{
  compatible = "arm,coresight-cti";
  reg = <0x61ba000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <42>;
  coresight-name = "coresight-cti-cpu6";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu7: cti@61bb000{
  compatible = "arm,coresight-cti";
  reg = <0x61bb000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <43>;
  coresight-name = "coresight-cti-cpu7";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@6128000 {
  compatible = "arm,coresight-cti";
  reg = <0x6128000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <44>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu1: cti@6124000{
  compatible = "arm,coresight-cti";
  reg = <0x6124000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <45>;
  coresight-name = "coresight-cti-modem-cpu1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_video_cpu0: cti@6134000 {
  compatible = "arm,coresight-cti";
  reg = <0x6134000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <46>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_wcn_cpu0: cti@6139000 {
  compatible = "arm,coresight-cti";
  reg = <0x6139000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <47>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_audio_cpu0: cti@613c000 {
  compatible = "arm,coresight-cti";
  reg = <0x613c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <48>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,coresight-cti";
  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <49>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <50>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <0>;

  qcom,inst-id = <3>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <51>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_center>;
  coresight-child-ports = <0>;

  qcom,inst-id = <4>;
 };


 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <52>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <5>;

  qcom,inst-id = <5>;
 };


 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <53>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <2>;

  qcom,inst-id = <11>;
 };


 modem_etm1 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <54>;
  coresight-name = "coresight-modem-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <1>;

  qcom,inst-id = <2>;
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <55>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;
  qcom,blk-size = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";

  coresight-id = <56>;
  coresight-name = "coresight-dbgui";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_center>;
  coresight-child-ports = <2>;

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda: tpda@6003000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <57>;
  coresight-name = "coresight-tpda";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <58>;
  coresight-name = "coresight-tpdm-dcc";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x7105010 0x4>,
        <0x7885010 0x4>;
  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
       "right-wrapper-mux", "right-wrapper-lockaccess",
       "mm-wrapper-mux", "mm-wrapper-lockaccess",
       "usbbam-mux", "blsp-mux";

  coresight-id = <59>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@a601c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0xa601c 0x8>,
        <0xa6004 0x4>,
        <0xa600c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <60>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <61>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8953_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8953_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 163 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-bus.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-bus.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-bus.dtsi" 2

&soc {

 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x16080>,
   <0x580000 0x16080>,
   <0x400000 0x5A000>,
   <0x500000 0x12080>;
  reg-names = "snoc-base", "snoc-mm-base",
       "bimc-base", "pcnoc-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
    <&clock_gcc 0x71d1a499>;

   coresight-id = <203>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <2>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2b53b688>,
    <&clock_gcc 0x9753a54f>;

   coresight-id = <201>;
   coresight-name = "coresight-pcnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_center>;
   coresight-child-ports = <3>;

   qcom,node-qos-clks {
    clock-names = "pcnoc-usb3-axi-no-rate";
    clocks =
     <&clock_gcc 0xf7f4b314>;
   };
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
    <&clock_gcc 0x5d4683bd>;

   coresight-id = <200>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_center>;
   coresight-child-ports = <4>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd61e5721>,
    <&clock_gcc 0x50600f1b>;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_2: mas-snoc-bimc-2 {
   cell-id = <10045>;
   label = "mas-snoc-bimc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <108>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_snoc_pcnoc>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe0: mas-vfe0 {
   cell-id = <29>;
   label = "mas-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
  };

  mas_vfe1: mas-vfe1 {
   cell-id = <109>;
   label = "mas-vfe1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <133>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <115>;
  };

  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <14>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,prio1 = <0>;
   qcom,prio0 = <0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_int_2 &slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_int_2: pcnoc-int-2 {
   cell-id = <10049>;
   label = "pcnoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_s_1 &pcnoc_s_2
    &pcnoc_s_0 &pcnoc_s_4 &pcnoc_s_6
    &pcnoc_s_7 &pcnoc_s_8 &pcnoc_s_9
    &slv_tcu &slv_gpu_cfg &pcnoc_s_3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <124>;
   qcom,slv-rpm-id = <184>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pdm &slv_spdm>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tcsr>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tlmm &slv_prng &slv_blsp_1
     &slv_blsp_2 &slv_message_ram>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg
    &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_6: pcnoc-s-6 {
   cell-id = <721>;
   label = "pcnoc-s-6";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_crypto_0_cfg
    &slv_sdcc_2 &slv_sdcc_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <94>;
   qcom,slv-rpm-id = <123>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  pcnoc_s_8: pcnoc-s-8 {
   cell-id = <10023>;
   label = "pcnoc-s-8";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_usb3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <96>;
   qcom,slv-rpm-id = <125>;
  };

  pcnoc_s_9: pcnoc-s-9 {
   cell-id = <10024>;
   label = "pcnoc-s-9";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_ipa_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <97>;
   qcom,slv-rpm-id = <126>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_lpass
    &slv_wcss &slv_kpss_ahb>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qdss_stm &slv_imem
     &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_2: snoc-int-2 {
   cell-id = <10066>;
   label = "snoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <134>;
   qcom,slv-rpm-id = <197>;
  };



  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_usb3:slv-usb3 {
   cell-id = <583>;
   label = "slv-usb3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_ipa_cfg:slv-ipa-cfg {
   cell-id = <676>;
   label = "slv-ipa-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_wcss:slv-wcss {
   cell-id = <584>;
   label = "slv-wcss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <23>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_snoc_bimc_2:slv-snoc-bimc-2 {
   cell-id = <10046>;
   label = "slv-snoc-bimc-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_2>;
   qcom,slv-rpm-id = <137>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x96854074>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <4200>;
  qcom,max-vote = <4200>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <30>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <230000 770000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <6000 6000 4000 4000 2000 2000>;

  qcom,cci-response-time-us = <4000 4000 3000 3000 2000 2000>;
  qcom,max-cci-freq = <870000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 164 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-iommu-domains.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain2 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
      0xdcc00000 0x1000000>;
  };




  venus_domain_sec_bitstream: qcom,iommu-domain3 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };




  venus_domain_sec_pixel: qcom,iommu-domain4 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };




  venus_domain_sec_non_pixel: qcom,iommu-domain5 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };
 };
};
# 165 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-vidc.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-vidc.dtsi"
&soc {
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>,
   <0x000a4124 0x4>,
   <0x000a0164 0x4>;
  reg-names = "vidc", "efuse", "efuse2";
  qcom,platform-version = <0x00180000 0x13>;
  qcom,capability-version = <0x00002000 0x0d>;
  interrupts = <0 44 0>;

  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;

  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0 0x0>;
  qcom,hfi = "venus";
  qcom,hfi-version = "3xx";
  qcom,reg-presets = <0xe0020 0x05555556>,
   <0xe0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x825000 0x1000>,
   <0x826000 0x1000>,
   <0x821000 0x1000>,
   <0x802000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,max-hw-load = <1044480>;
  qcom,slave-side-cp;
  qcom,sw-power-collapse;
  qcom,firmware-name = "venus";
  qcom,pm-qos-latency-us = <213>;
  qcom,dcvs-tbl =

   <816000 816000 979200 0x3f00000c>,


   <855000 821100 979200 0x4000004>,


   <816000 720000 835584 0x4000004>;
  qcom,dcvs-limit =
   <28800 24>,
   <32400 24>;
  qcom,allowed-clock-rates = <465000000 400000000
   360000000 310000000 228570000 114290000>;
  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <863>;
    qcom,low-power-mode-factor = <35616>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <355>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <400>;
   };
  };
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-buffer-types = <0xfff>;
   };

   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle =
     <&venus_domain_sec_bitstream>;
    qcom,vidc-buffer-types = <0x241>;
   };

   qcom,domain-sec-px {
    qcom,vidc-domain-phandle =
     <&venus_domain_sec_pixel>;
    qcom,vidc-buffer-types = <0x106>;
   };

   qcom,domain-sec-np {
    qcom,vidc-domain-phandle =
     <&venus_domain_sec_non_pixel>;
    qcom,vidc-buffer-types = <0x480>;
   };
  };


  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 2365000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };
 };

 venus-ddr-gov {
  compatible = "qcom,msm-vidc,governor,table";
  name = "venus-ddr-gov";
  status = "ok";
  qcom,bus-freq-table {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,load-busfreq-tbl =
     <979200 1044000>,
     <864000 887000>,
     <489600 666000>,
     <432000 578000>,
     <244800 346000>,
     <216000 293000>,
     <108000 151000>,
     <0 0>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xffffffff>;
    qcom,load-busfreq-tbl =
     <979200 2365000>,
     <864000 1978000>,
     <489600 1133000>,
     <432000 994000>,
     <244800 580000>,
     <216000 501000>,
     <108000 255000>,
     <0 0>;
   };
   qcom,profile-dec-ubwc {
    qcom,codec-mask = <0xffffffff>;
    qcom,ubwc-mode;
    qcom,load-busfreq-tbl =
     <979200 1892000>,
     <864000 1554000>,
     <489600 895000>,
     <432000 781000>,
     <244800 460000>,
     <216000 301000>,
     <108000 202000>,
     <0 0>;
   };
  };
 };

};
# 166 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-pm.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/msm/pm.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-pm.dtsi" 2

&soc {
 qcom,spm@b1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1d2000 0x1000>;
  reg-names = "saw-base";
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-avs-ctl = <0x10>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3
     &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk",
    "cpu2_clk", "cpu3_clk", "cpu4_clk",
    "cpu5_clk", "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,default-level=<0>;
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-active";
    qcom,psci-mode = <0>;
    qcom,latency-us = <423>;
    qcom,ss-power = <349>;
    qcom,energy-overhead = <299110>;
    qcom,time-overhead = <719>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-wfi";
    qcom,psci-mode = <1>;
    qcom,latency-us = <480>;
    qcom,ss-power = <348>;
    qcom,energy-overhead = <313989>;
    qcom,time-overhead = <753>;
    qcom,min-child-idx = <3>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "system-pc";
    qcom,psci-mode = <3>;
    qcom,latency-us = <11027>;
    qcom,ss-power = <340>;
    qcom,energy-overhead = <616035>;
    qcom,time-overhead = <1495>;
    qcom,min-child-idx = <3>;
    qcom,notify-rpm;
    qcom,is-reset;
    qcom,reset-level = <3>;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <180>;
     qcom,ss-power = <361>;
     qcom,energy-overhead = <113215>;
     qcom,time-overhead = <270>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-retention";
     qcom,psci-mode = <3>;
     qcom,latency-us = <188>;
     qcom,ss-power = <360>;
     qcom,energy-overhead = <121271>;
     qcom,time-overhead = <307>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <4>;
     qcom,latency-us = <212>;
     qcom,ss-power = <354>;
     qcom,energy-overhead = <150748>;
     qcom,time-overhead = <363>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <5>;
     qcom,latency-us = <421>;
     qcom,ss-power = <350>;
     qcom,energy-overhead = <277479>;
     qcom,time-overhead = <690>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
     qcom,reset-level =
      <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,psci-cpu-mode = <1>;
      qcom,latency-us = <1>;
      qcom,ss-power = <395>;
      qcom,energy-overhead = <30424>;
      qcom,time-overhead = <61>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "pc";
      qcom,psci-cpu-mode = <3>;
      qcom,latency-us = <180>;
      qcom,ss-power = <361>;
      qcom,energy-overhead = <113215>;
      qcom,time-overhead = <270>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
      qcom,reset-level =
       <3>;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <179>;
     qcom,ss-power = <362>;
     qcom,energy-overhead = <113242>;
     qcom,time-overhead = <268>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-retention";
     qcom,psci-mode = <3>;
     qcom,latency-us = <186>;
     qcom,ss-power = <361>;
     qcom,energy-overhead = <125982>;
     qcom,time-overhead = <306>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <4>;
     qcom,latency-us = <210>;
     qcom,ss-power = <355>;
     qcom,energy-overhead = <155728>;
     qcom,time-overhead = <361>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "perf-l2-pc";
     qcom,psci-mode = <5>;
     qcom,latency-us = <423>;
     qcom,ss-power = <349>;
     qcom,energy-overhead = <299110>;
     qcom,time-overhead = <719>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
     qcom,reset-level =
      <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,psci-cpu-mode = <1>;
      qcom,latency-us = <1>;
      qcom,ss-power = <397>;
      qcom,energy-overhead = <30424>;
      qcom,time-overhead = <61>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "pc";
      qcom,psci-cpu-mode = <3>;
      qcom,latency-us = <179>;
      qcom,ss-power = <362>;
      qcom,energy-overhead = <113242>;
      qcom,time-overhead = <268>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
      qcom,reset-level =
       <3>;
     };
    };
   };
  };
 };

 qcom,mpm@601d4 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d4 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_gcc 0x2be48257>;
  clock-names = "xo";
  qcom,ipc-bit-offset = <1>;
  qcom,gic-parent = <&intc>;
  qcom,num-mpm-irqs = <96>;
  qcom,gic-map = <2 216>,
   <58 168>,
   <49 168>,
   <37 252>,
   <53 104>,
   <88 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 23>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 54>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 69>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 78>,
   <0xff 79>,
   <0xff 85>,
   <0xff 86>,
   <0xff 90>,
   <0xff 92>,
   <0xff 93>,
   <0xff 97>,
   <0xff 102>,
   <0xff 108>,
   <0xff 109>,
   <0xff 112>,
   <0xff 114>,
   <0xff 126>,
   <0xff 128>,
   <0xff 131>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 139>,
   <0xff 140>,
   <0xff 141>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 155>,
   <0xff 157>,
   <0xff 166>,
   <0xff 167>,
   <0xff 170>,
   <0xff 172>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 212>,
   <0xff 215>,
   <0xff 224>,
   <0xff 231>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 257>,
   <0xff 260>,
   <0xff 262>,
   <0xff 263>,
   <0xff 264>,
   <0xff 269>,
   <0xff 270>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>,
   <0xff 285>,
   <0xff 286>,
   <0xff 287>,
   <0xff 305>,
   <0xff 306>,
   <0xff 307>,
   <0xff 308>,
   <0xff 314>,
   <0xff 321>,
   <0xff 322>,
   <0xff 323>,
   <0xff 325>,
   <0xff 344>,
   <0xff 346>;

  qcom,gpio-parent = <&tlmm>;
  qcom,gpio-map = <3 38 >,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <8 37>,
   <9 36>,
   <10 13>,
   <11 35>,
   <12 17>,
   <13 21>,
   <14 54>,
   <15 34>,
   <16 31>,
   <17 58>,
   <18 28>,
   <19 42>,
   <20 25>,
   <21 12>,
   <22 43>,
   <23 44>,
   <24 45>,
   <25 46>,
   <26 48>,
   <27 65>,
   <28 93>,
   <29 97>,
   <30 63>,
   <31 70>,
   <32 71>,
   <33 72>,
   <34 81>,
   <35 85>,
   <36 90>,
   <50 67>,
   <51 73>,
   <52 74>,
   <53 62>,
   <59 59>,
   <60 60>,
   <61 61>,
   <62 86>,
   <63 87>,
   <64 91>,
   <65 129>,
   <66 130>,
   <67 131>,
   <68 132>,
   <69 133>,
   <70 137>,
   <71 138>,
   <72 139>,
   <73 140>,
   <74 141>,
   <0xff 88>;
 };

 qcom,cpu-sleep-status{
  compatible = "qcom,cpu-sleep-status";
 };

 qcom,rpm-log@29fc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29fc00 0x4000>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@200000 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
        <0x290014 0x4>,
        <0x29001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr",
      "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x5000>;
  qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 167 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 apc_apm: apm@b111000 {
  compatible = "qcom,msm8953-apm";
  reg = <0xb111000 0x1000>;
  reg-names = "pm-apcc-glb";
  qcom,apm-post-halt-delay = <0x2>;
  qcom,apm-halt-clk-delay = <0x11>;
  qcom,apm-resume-clk-delay = <0x10>;
  qcom,apm-sel-switch-delay = <0x01>;
 };

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
        <0x0b002000 0x1000>;
 };

 arm64-cpu-erp {
  compatible = "arm,arm64-cpu-erp";
  interrupts = <0 275 0>,
        <0 276 0>,
        <0 273 0>,
        <0 274 0>;
  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq";
  poll-delay-ms = <5000>;
 };

 qcom,msm-gladiator@b1c0000 {
  compatible = "qcom,msm-gladiator";
  reg = <0x0b1c0000 0x4000>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };
 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 0xff00>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8953-tsens";
  reg = <0x4a8000 0x2000>,
   <0xa4000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>, <0 314 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  qcom,client-id = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
  qcom,sensor-id = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
  qcom,sensors = <15>;
  qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200
     3200 3200 3200 3200 3200 3200 3200>;
  qcom,valid-status-check;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
   qcom,scaling-factor = <10>;
  };

  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
   qcom,scaling-factor = <10>;
  };

  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,alias-name = "pop_mem";
   qcom,scaling-factor = <10>;
  };

  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
   qcom,scaling-factor = <10>;
  };

  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,scaling-factor = <10>;
  };

  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
   qcom,scaling-factor = <10>;
  };

  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
   qcom,scaling-factor = <10>;
  };

  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
   qcom,scaling-factor = <10>;
  };

  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "L2_cache_1";
  };

  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,scaling-factor = <10>;
  };

  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,scaling-factor = <10>;
  };

  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor11";
   qcom,scaling-factor = <10>;
  };

  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor12";
   qcom,scaling-factor = <10>;
  };

  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor13";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "L2_cache_0";
  };

  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor14";
   qcom,scaling-factor = <10>;
  };

  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor15";
   qcom,alias-name = "gpu";
   qcom,scaling-factor = <10>;
  };

  sensor_information16: qcom,sensor-information-16 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8953_tz";
   qcom,scaling-factor = <1000>;
  };

  sensor_information17: qcom,sensor-information-17 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };

  sensor_information19: qcom,sensor-information-19 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };

  sensor_information20: qcom,sensor-information-20 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm_buf";
  };

  sensor_information21: qcom,sensor-information-21 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "case_therm";
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information9>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information10>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information11>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information12>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile4: qcom,limit_info-4 {
  qcom,temperature-sensor = <&sensor_information4>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile5: qcom,limit_info-5 {
  qcom,temperature-sensor = <&sensor_information5>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile6: qcom,limit_info-6 {
  qcom,temperature-sensor = <&sensor_information6>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile7: qcom,limit_info-7 {
  qcom,temperature-sensor = <&sensor_information7>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <9>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <40>;
  qcom,freq-mitigation-temp = <95>;
  qcom,freq-mitigation-temp-hysteresis = <10>;
  qcom,freq-mitigation-value = <1036800>;
  qcom,therm-reset-temp = <115>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <0 4 &CPU0 &CPU1 &CPU2 &CPU3>,
      <1 4 &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,disable-cx-phase-ctrl;
  qcom,disable-gfx-phase-ctrl;
  qcom,disable-vdd-mx;
  qcom,disable-psm;
  qcom,disable-ocr;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8953_s2_floor_level>;
  vdd-gfx-supply = <&gfx_vreg_corner>;

  qcom,vdd-dig-rstr {
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <256
     512
     512>;
   qcom,min-level = <0>;
  };

  qcom,vdd-gfx-rstr {
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr {
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <1689600>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU0 &CPU1 &CPU2 &CPU3
      &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,bcl-hotplug-list = <&CPU6 &CPU7>;
  qcom,bcl-soc-hotplug-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,mitigation-freq-khz = <1689600>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3200000>;
   qcom,soc-low-threshold = <5>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 qcom,msm-core@a0000 {
  compatible = "qcom,apss-core-ea";
  reg = <0xa0000 0x1000>;
  qcom,low-hyst-temp = <150>;
  qcom,high-hyst-temp = <200>;

  ea0: ea0 {
   sensor = <&sensor_information9>;
  };

  ea1: ea1 {
   sensor = <&sensor_information10>;
  };

  ea2: ea2 {
   sensor = <&sensor_information11>;
  };

  ea3: ea3 {
   sensor = <&sensor_information12>;
  };

  ea4: ea4 {
   sensor = <&sensor_information4>;
  };

  ea5: ea5 {
   sensor = <&sensor_information5>;
  };

  ea6: ea6 {
   sensor = <&sensor_information6>;
  };

  ea7: ea7 {
   sensor = <&sensor_information7>;
  };
 };

 blsp1_uart0: serial@78af000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78af000 0x200>;
  interrupts = <0 107 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xc7c62f90>,
  <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 blsp1_uart1: uart@78b0000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78b0000 0x200>,
   <0x7884000 0x1f000>;
  reg-names = "core_mem", "bam_mem";

  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 108 0
    1 &intc 0 238 0
    2 &tlmm 13 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;
  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  status = "disabled";
 };

 blsp2_uart0: uart@7aef000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7aef000 0x200>,
   <0x7ac4000 0x1f000>;
  reg-names = "core_mem", "bam_mem";

  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart0>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 306 0
    1 &intc 0 239 0
    2 &tlmm 17 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x8c3512ff>,
   <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart0_sleep>;
  pinctrl-1 = <&blsp2_uart0_active>;
  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,msm-bus,name = "blsp2_uart0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
  status = "disabled";
 };

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x1f000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 dma_blsp2: qcom,sps-dma@7ac4000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7ac4000 0x1f000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <10>;
 };

 spi_3: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi3_default &spi3_cs0_active>;
  pinctrl-1 = <&spi3_sleep &spi3_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";


  adv7533@39 {
   compatible = "adv7533";
   reg = <0x39>;
   instance_id = <0>;
   adi,video-mode = <3>;
   adi,main-addr = <0x39>;
   adi,cec-dsi-addr = <0x3C>;
   adi,enable-audio;
   pinctrl-names = "pmx_adv7533_active",
      "pmx_adv7533_suspend";
   pinctrl-0 = <&adv7533_int_active>;
   pinctrl-1 = <&adv7533_int_suspend>;
   adi,irq-gpio = <&tlmm 90 0x2002>;
   hpd-5v-en-supply = <&adv_vreg>;
   qcom,supply-names = "hpd-5v-en";
   qcom,min-voltage-level = <0>;
   qcom,max-voltage-level = <0>;
   qcom,enable-load = <0>;
   qcom,disable-load = <0>;
  };
 };

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_5: i2c@7af5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 299 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x9ace11dd>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 slim_msm: slim@c140000{
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xc140000 0x2c000>,
        <0xc104000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x600000>;
  qcom,ea-pc = <0x200>;
  status = "disabled";
 };

 dcc: dcc@b3000 {
  compatible = "qcom,dcc";
  reg = <0xb3000 0x1000>,
        <0xb4000 0x800>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xd1000c50>;
  clock-names = "dcc_clk";

  qcom,save-reg;
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8953";
  reg = <0x1800000 0x80000>,
   <0x00a4124 0x08>;
  reg-names = "cc_base", "efuse";
  vdd_dig-supply = <&pm8953_s2_level>;
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1800000 {
  compatible = "qcom,gcc-mdss-8953";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  clock-names = "pclk0_src", "pclk1_src",
    "byte0_src", "byte1_src";
  clocks = <&mdss_dsi0_pll 0x792379e1>,
   <&mdss_dsi1_pll 0x36458019>,
   <&mdss_dsi0_pll 0x60e83f06>,
   <&mdss_dsi1_pll 0xb5a42b7b>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8953";
  reg = <0x1874000 0x4>;
  reg-names = "cc_base";
  clocks = <&clock_cpu 0x61a2945f>;
  clock-names = "debug_cpu_clk";
  #clock-cells = <1>;
 };

 clock_gcc_gfx: qcom,gcc-gfx@1800000 {
  compatible = "qcom,gcc-gfx-8953";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  vdd_gfx-supply = <&gfx_vreg_corner>;
  clocks = <&clock_gcc 0x23f5649f>;
  clock-names = "xo";
        qcom,gcc_oxili_gfx3d_clk-opp-handle = <&msm_gpu>;
  qcom,gfxfreq-corner =
    < 0 0 >,
    < 133330000 1 >,
    < 216000000 2 >,
    < 320000000 3 >,
    < 400000000 4 >,
    < 510000000 5 >,
    < 560000000 6 >,
    < 650000000 7 >,
    < 700000000 8 >,
             < 750000000 9 >;
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8953@b116000 {
  compatible = "qcom,cpu-clock-8953";
  reg = <0xb114000 0x68>,
   <0xb014000 0x68>,
   <0xb116000 0x400>,
   <0xb111050 0x08>,
   <0xb011050 0x08>,
   <0xb1d1050 0x08>,
   <0x00a4124 0x08>;
  reg-names = "rcgwr-c0-base", "rcgwr-c1-base",
       "c0-pll", "c0-mux", "c1-mux",
       "cci-mux", "efuse";
  vdd-mx-supply = <&pm8953_s7_level_ao>;
  vdd-cl-supply = <&apc_vreg>;
  clocks = <&clock_gcc 0x2fdd2c7c>;
  clock-names = "xo_a";
  qcom,num-clusters = <2>;
  qcom,speed0-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>,
   < 1958400000 6>,
   < 2016000000 7>;
  qcom,speed0-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>,
   < 783360000 6>,
   < 806400000 7>;
  qcom,speed2-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>,
   < 1958400000 6>,
   < 2016000000 7>;
  qcom,speed2-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>,
   < 783360000 6>,
   < 806400000 7>;
  qcom,speed7-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>,
   < 1958400000 6>,
   < 2016000000 7>,
   < 2150400000 8>,
   < 2208000000 9>;
  qcom,speed7-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>,
   < 783360000 6>,
   < 806400000 7>,
   < 860160000 8>,
   < 883200000 9>;
  qcom,speed6-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>;
  qcom,speed6-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>;
  #clock-cells = <1>;
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk",
    "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>;

  qcom,cpufreq-table =
    < 652800 >,
    < 1036800 >,
    < 1401600 >,
    < 1689600 >,
    < 1804800 >,
    < 1958400 >,
    < 2016000 >,
    < 2150400 >,
    < 2208000 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "bw_hwmon";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 3221 >,
   < 4248 >,
   < 5126 >,
   < 5859 >,
   < 6152 >,
   < 6445 >,
   < 7104 >;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 3221 >,
   < 4248 >,
   < 5126 >,
   < 5859 >,
   < 6152 >,
   < 6445 >,
   < 7104 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
  target-dev = <&cpubw>;
  cpu-to-dev-map =
    < 652800 1611>,
    < 1036800 3221>,
    < 1401600 5859>,
    < 1689600 6445>,
    < 1804800 7104>,
    < 1958400 7104>,
    < 2208000 7104>;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map =
    < 652800 1611 >,
    < 1401600 3221 >,
    < 2208000 5859 >;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193d000 0x8>;
  reg-names = "smem", "irq-reg-base",
    "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 289 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 290 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 qcom,chd {
  compatible = "qcom,core-hang-detect";
  qcom,threshold-arr = <0xb1880b0 0xb1980b0 0xb1a80b0
   0xb1b80b0 0xb0880b0 0xb0980b0 0xb0a80b0 0xb0b80b0>;
  qcom,config-arr = <0xb1880b8 0xb1980b8 0xb1a80b8
   0xb1b80b8 0xb0880b8 0xb0980b8 0xb0a80b8 0xb0b80b8>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

   pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;

  };
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };

 jtag_fuse: jtagfuse@a601c {
  compatible = "qcom,jtag-fuse-v2";
  reg = <0xa601c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@619c000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619c000 0x1000>,
        <0x6190000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm1: jtagmm@619d000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619d000 0x1000>,
        <0x6192000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm2: jtagmm@619e000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619e000 0x1000>,
        <0x6194000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm3: jtagmm@619f000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619f000 0x1000>,
        <0x6196000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm4: jtagmm@61bc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bc000 0x1000>,
        <0x61b0000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm5: jtagmm@61bd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bd000 0x1000>,
        <0x61b2000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm6: jtagmm@61be000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61be000 0x1000>,
        <0x61b4000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm7: jtagmm@61bf000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bf000 0x1000>,
        <0x61b6000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 ipa_hw: qcom,ipa@07900000 {
  compatible = "qcom,ipa";
  reg = <0x07900000 0x4effc>, <0x07904000 0x26934>;
  reg-names = "ipa-base", "bam-base";
  interrupts = <0 228 0>,
    <0 230 0>;
  interrupt-names = "ipa-irq", "bam-irq";
  qcom,ipa-hw-ver = <6>;
  qcom,ipa-hw-mode = <0>;
  qcom,wan-rx-ring-size = <192>;
  qcom,lan-rx-ring-size = <192>;
  clock-names = "core_clk";
  clocks = <&clock_gcc 0xfa685cda>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
  <90 512 0 0>,
  <90 512 100000 800000>,
  <90 512 100000 1200000>;
  qcom,bus-vector-names = "MIN", "SVS", "PERF";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
  qcom,ipa-advertise-sg-support;
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
        <0x0b011008 0x04>,
        <0x0a21b000 0x3000>,
        <0x03204000 0x00000100>,
        <0x03200800 0x00000200>,
        <0x0a100400 0x00000200>,
        <0x0a205050 0x00000200>,
        <0x0a219000 0x00000020>,
        <0x0a080488 0x00000008>,
        <0x0a080fb0 0x00000008>,
        <0x0a08040c 0x00000008>,
        <0x0a0120a8 0x00000008>,
        <0x0a012448 0x00000008>,
        <0x0a080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8953_s7_level_ao>;
  qcom,pronto-vddcx-supply = <&pm8953_s2_level>;
  qcom,pronto-vddpx-supply = <&pm8953_l5>;
  qcom,iris-vddxo-supply = <&pm8953_l7>;
  qcom,iris-vddrfa-supply = <&pm8953_l19>;
  qcom,iris-vddpa-supply = <&pm8953_l9>;
  qcom,iris-vdddig-supply = <&pm8953_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <384
     0
     384>;
  qcom,vddcx-voltage-level = <256
     0
     384>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
    "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&tlmm 76 0>, <&tlmm 77 0>, <&tlmm 78 0>,
   <&tlmm 79 0>, <&tlmm 80 0>;

  clocks = <&clock_gcc 0x0116b76f>,
    <&clock_gcc 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;

  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
  qcom,has-vsys-adc-channel;
  qcom,has-a2xb-split-reg;
  qcom,wcnss-adc_tm = <&pm8953_adc_tm>;
 };

 qcom_rng: qrng@e3000 {
  compatible = "qcom,msm-rng";
  reg = <0xe3000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@08600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x2000>;
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
   <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-hmac-algo;
  qcom,use-sw-aead-algo;
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_seecom: qseecom@85b00000 {
  compatible = "qcom,qseecom";
  reg = <0x85b00000 0x800000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,adsprpc_domains {
  compatible = "qcom,msm-fastrpc-legacy-compute-cb";
  qcom,msm_fastrpc_compute_cb {
   qcom,adsp-shared-phandle = <&adsp_shared>;
   qcom,adsp-shared-sids =
     <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
   qcom,virtual-addr-pool = <0x80000000 0x7FFFFFFF>;
  };
 };

 sdcc1_ice: sdcc1ice@7803000 {
  compatible = "qcom,ice";
  reg = <0x7803000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq",
      "sdcc_ice_sec_level_irq";
  interrupts = <0 312 0>, <0 313 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <270000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,detect-dpdm-floating;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN", "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  sdhc-msm-crypto = <&sdcc1_ice>;
  qcom,bus-width = <8>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 213>;

  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <2 213>, <2 213>;

  qcom,pm-qos-legacy-latency-us = <2 213>, <2 213>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1046 3200>,
   <78 512 52286 160000>,
   <78 512 65360 200000>,
   <78 512 130718 400000>,
   <78 512 130718 400000>,
   <78 512 261438 800000>,
   <78 512 261438 800000>,
   <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  qcom,ice-clk-rates = <270000000 160000000>;
  qcom,large-address-bus;

  status = "disabled";
 };

 sdhc_2: sdhci@7864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x500>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 213>;

  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <2 213>, <2 213>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
   <81 512 1046 3200>,
   <81 512 52286 160000>,
   <81 512 65360 200000>,
   <81 512 130718 400000>,
   <81 512 261438 800000>,
   <81 512 261438 800000>,
   <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x23d5727f>,
   <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,large-address-bus;
  status = "disabled";
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x800000>,
   <0x2c00000 0x800000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-max-peripherals = <256>;
  qcom,pmic-arb-max-periph-interrupts = <256>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x01871000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8953_s1>;
  vdd_cx-supply = <&pm8953_s2_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8953_s7_level_ao>;
  vdd_mx-uV = <384>;
  vdd_pll-supply = <&pm8953_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_gcc 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,pas-id = <5>;
  qcom,pil-mss-memsetup;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v56-1-10;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  memory-region = <&modem_mem>;
 };

 qcom,lpass@c200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xc200000 0x00100>;
  interrupts = <0 293 1>;

  vdd_cx-supply = <&pm8953_s2_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_gcc 0xb72aa4c9>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;
  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <1>;
  qcom,complete-ramdump;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  memory-region = <&adsp_fw_mem>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_mem>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8953_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_gcc 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  memory-region = <&wcnss_fw_mem>;
 };

 usb3: ssusb@7000000{
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x07000000 0xfc000>,
   <0x0007e000 0x400>;
  reg-names = "core_base",
   "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 136 0>, <0 220 0>, <0 134 0>;
  interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;
  qcom,usb-dbm = <&dbm_1p5>;
  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <61 512 0 0>,
     <61 512 240000 800000>,
     <61 512 240000 800000>;

  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;

  clocks = <&clock_gcc 0xb3b4e2cb>,
   <&clock_gcc 0xf7f4b314>,
   <&clock_gcc 0xa800b65a>,
   <&clock_gcc 0xd0b65c92>,
   <&clock_gcc 0xfad488ce>,
   <&clock_gcc 0xccb7e26f>;

  clock-names = "core_clk", "iface_clk", "utmi_clk",
    "sleep_clk", "xo", "cfg_ahb_clk";

  dwc3@7000000 {
   compatible = "snps,dwc3";
   reg = <0x07000000 0xc8d0>;
   interrupt-parent = <&intc>;
   interrupts = <0 140 0>;
   usb-phy = <&qusb_phy>, <&ssphy>;
   tx-fifo-resize;
   snps,usb3-u1u2-disable;
   snps,nominal-elastic-buffer;
   snps,is-utmi-l1-suspend;
   snps,hird-threshold = /bits/ 8 <0x0>;
  };

  qcom,usbbam@7104000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x07104000 0x1a934>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x08605000>;
   qcom,usb-bam-num-pipes = <8>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-ipa-out-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <0>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,src-bam-pipe-index = <1>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };

   qcom,pipe1 {
    label = "ssusb-ipa-in-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };

   qcom,pipe2 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x06044000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };

   qcom,pipe3 {
    label = "ssusb-dpl-ipa-in-1";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <1>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
  };
 };

 qusb_phy: qusb@79000 {
  compatible = "qcom,qusb2phy";
  reg = <0x079000 0x180>,
   <0x01841030 0x4>,
   <0x0193f044 0x4>,
   <0x0193f020 0x4>;
  reg-names = "qusb_phy_base",
   "ref_clk_addr",
   "tcsr_phy_clk_scheme_sel",
   "tcsr_phy_level_shift_keeper";

  USB3_GDSC-supply = <&gdsc_usb30>;
  vdd-supply = <&pm8953_l3>;
  vdda18-supply = <&pm8953_l7>;
  vdda33-supply = <&pm8953_l13>;
  qcom,vdd-voltage-level = <0 925000 925000>;

  qcom,qusb-phy-init-seq = <0xF8 0x80
     0xB3 0x84
     0x83 0x88
     0xC0 0x8C
     0x14 0x9C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x00 0x90
     0x9F 0x1C
     0x00 0x18>;
  phy_type= "utmi";

  clocks = <&clock_gcc 0xf5304268>,
    <&clock_gcc 0x16e35a90>,
    <&clock_gcc 0xccb7e26f>,
    <&clock_gcc 0x3ce5fa84>,
    <&clock_gcc 0xf7f4b314>,
    <&clock_gcc 0xb3b4e2cb>;

  clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk",
         "phy_reset", "iface_clk", "core_clk";

 };

 usb_nop_phy: usb_nop_phy {
  status = "disabled";
  compatible = "usb-nop-xceiv";
 };


 ssphy: ssphy@78000 {
  compatible = "qcom,usb-ssphy-qmp";
  reg = <0x78000 0x9f8>,
        <0x0193f244 0x4>,
        <0x0193f044 0x4>;
  reg-names = "qmp_phy_base",
       "vls_clamp_reg",
       "tcsr_phy_clk_scheme_sel";
  qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x00
     0x34 0x08 0x08 0x00
     0x174 0x30 0x30 0x00
     0x3c 0x06 0x06 0x00
     0xb4 0x00 0x00 0x00
     0xb8 0x08 0x08 0x00
     0x194 0x06 0x06 0x3e8
     0x19c 0x01 0x01 0x00
     0x178 0x00 0x00 0x00
     0xd0 0x82 0x82 0x00
     0xdc 0x55 0x55 0x00
     0xe0 0x55 0x55 0x00
     0xe4 0x03 0x03 0x00
     0x78 0x0b 0x0b 0x00
     0x84 0x16 0x16 0x00
     0x90 0x28 0x28 0x00
     0x108 0x80 0x80 0x00
     0x10c 0x00 0x00 0x00
     0x184 0x0a 0x0a 0x00
     0x4c 0x15 0x15 0x00
     0x50 0x34 0x34 0x00
     0x54 0x00 0x00 0x00
     0xc8 0x00 0x00 0x00
     0x18c 0x00 0x00 0x00
     0xcc 0x00 0x00 0x00
     0x128 0x00 0x00 0x00
     0x0c 0x0a 0x0a 0x00
     0x10 0x01 0x01 0x00
     0x1c 0x31 0x31 0x00
     0x20 0x01 0x01 0x00
     0x14 0x00 0x00 0x00
     0x18 0x00 0x00 0x00
     0x24 0xde 0xde 0x00
     0x28 0x07 0x07 0x00
     0x48 0x0f 0x0f 0x00
     0x70 0x0f 0x0f 0x00
     0x100 0x80 0x80 0x00
     0x440 0x0b 0x0b 0x00
     0x4d8 0x02 0x02 0x00
     0x4dc 0x6c 0x6c 0x00
     0x4e0 0xbb 0xbb 0x00
     0x508 0x77 0x77 0x00
     0x50c 0x80 0x80 0x00
     0x514 0x03 0x03 0x00
     0x51c 0x16 0x16 0x00
     0x448 0x75 0x75 0x00
     0x454 0x00 0x00 0x00
     0x40c 0x0a 0x0a 0x00
     0x41c 0x06 0x06 0x00
     0x510 0x00 0x00 0x00
     0x268 0x45 0x45 0x00
     0x2ac 0x12 0x12 0x00
     0x294 0x06 0x06 0x00
     0x254 0x00 0x00 0x00
     0x8c8 0x83 0x83 0x00
     0x8c4 0x02 0x02 0x00
     0x8cc 0x09 0x09 0x00
     0x8d0 0xa2 0xa2 0x00
     0x8d4 0x85 0x85 0x00
     0x880 0xd1 0xd1 0x00
     0x884 0x1f 0x1f 0x00
     0x888 0x47 0x47 0x00
     0x80c 0x9f 0x9f 0x00
     0x824 0x17 0x17 0x00
     0x828 0x0f 0x0f 0x00
     0x8b8 0x75 0x75 0x00
     0x8bc 0x13 0x13 0x00
     0x8b0 0x86 0x86 0x00
     0x8a0 0x04 0x04 0x00
     0x88c 0x44 0x44 0x00
     0x870 0xe7 0xe7 0x00
     0x874 0x03 0x03 0x00
     0x878 0x40 0x40 0x00
     0x87c 0x00 0x00 0x00
     0x9d8 0x88 0x88 0x00
     0xffffffff 0xffffffff 0x00 0x00>;
  qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994
     0x974 0x8d8 0x8dc 0x804 0x800
     0x808>;
  vdd-supply = <&pm8953_l3>;
  core-supply = <&pm8953_l7>;
  qcom,vdd-voltage-level = <0 925000 925000>;
  qcom,vbus-valid-override;

  clocks = <&clock_gcc 0x555d16b2>,
    <&clock_gcc 0x26f8a97a>,
    <&clock_gcc 0xccb7e26f>,
    <&clock_gcc 0x03d559f1>,
    <&clock_gcc 0xb1a4f885>,
    <&clock_gcc 0xf5304268>,
    <&clock_gcc 0xb85dadfa>;

  clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset",
         "phy_phy_reset", "ref_clk_src", "ref_clk";

 };

 dbm_1p5: dbm@70f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0x070f8000 0x300>;
  qcom,reset-ep-after-lpm-resume;
 };

 android_usb@86000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 213 11028>;
 };
};


# 1 "arch/arm64/boot/dts/qcom/msm-pm8953-rpm-regulator.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-pm8953-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-clk0 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "clk0";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-clk0 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "rpm_apc";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2361 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pm8953.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-pm8953.dtsi"
&spmi_bus {

 qcom,pm8953@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8953_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
    <0x0 0x8 0x1>,
    <0x0 0x8 0x4>,
    <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8953_temp_alarm: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8953_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8953_vadc>;
  };

  pm8953_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8953_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8953-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8953_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8953-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };
  };

  pm8953_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8953_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8953_vadc>;

  };

  pm8953_rtc: qcom,pm8953_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8953_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm8953_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };

  pm8953_typec: qcom,pm8953_typec@bf00 {
   compatible = "qcom,qpnp-typec";
   reg = <0xbf00 0x100>;
   interrupts = <0x0 0xbf 0x0>,
     <0x0 0xbf 0x1>,
     <0x0 0xbf 0x2>,
     <0x0 0xbf 0x3>,
     <0x0 0xbf 0x4>,
     <0x0 0xbf 0x6>,
     <0x0 0xbf 0x7>;

   interrupt-names = "vrd-change",
      "ufp-detect",
      "ufp-detach",
      "dfp-detect",
      "dfp-detach",
      "vbus-err",
      "vconn-oc";
  };
 };

 pm8953_1: qcom,pm8953@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8953_pwm: pwm@bc00 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };
 };
};
# 2362 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-regulator.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-regulator.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "arch/arm64/boot/dts/qcom/msm8953-regulator.dtsi" 2

&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8953_s1: regulator-s1 {
   regulator-min-microvolt = <452000>;
   regulator-max-microvolt = <1041000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa2 {
     qcom,gx-retention;
  qcom,soft-start-enable = <0x1>;
  qcom,hpm-enable = <0x1>;
  qcom,boost-current-limit = <14>;
  qcom,ocp-enable = <1>;
  status = "okay";
  pm8953_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
  };

  pm8953_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8953_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8953_s3: regulator-s3 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8953_s4: regulator-s4 {
   regulator-min-microvolt = <1900000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <1900000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa7 {
  status = "okay";
  pm8953_s7_level: regulator-s7-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,init-voltage-level =
     <16>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8953_s7_level_ao: regulator-s7-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8953_s7_level_so: regulator-s7-level-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7_level_so";
   qcom,set = <2>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,init-voltage-level =
     <16>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8953_l1: regulator-l1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8953_l2: regulator-l2 {
   regulator-min-microvolt = <975000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <975000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8953_l3: regulator-l3 {
   regulator-min-microvolt = <925000>;
   regulator-max-microvolt = <925000>;
   qcom,init-voltage = <925000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8953_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8953_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8953_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1900000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8953_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1900000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8953_l8: regulator-l8 {
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8953_l9: regulator-l9 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8953_l10: regulator-l10 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8953_l11: regulator-l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8953_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8953_l13: regulator-l13 {
   regulator-min-microvolt = <3125000>;
   regulator-max-microvolt = <3125000>;
   qcom,init-voltage = <3125000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8953_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8953_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8953_l19: regulator-l19 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8953_l22: regulator-l22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8953_l23: regulator-l23 {
   regulator-min-microvolt = <975000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <975000>;
   status = "okay";
  };
 };
};

&spmi_bus {
 qcom,pm8953@1 {

  pm8953_s5: spm-regulator@2000 {
   compatible = "qcom,spm-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8953_s5";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1140000>;

   pm8953_s5_limit: avs-limit-regulator {
    regulator-name = "pm8953_s5_avs_limit";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1140000>;
   };
  };
 };
};

&soc {
 apc_mem_acc_vreg: regulator@019461d4 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x019461d4 0x4>, <0x019461d8 0x4>;
  reg-names = "acc-sel-l1", "acc-sel-l2";
  regulator-name = "apc_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,corner-acc-map = <0x1 0x0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
  qcom,acc-sel-l2-bit-pos = <0>;
  qcom,acc-sel-l2-bit-size = <1>;
 };

 apc_cpr: cpr4-ctrl@b018000 {
  compatible = "qcom,cpr4-msm8953-apss-regulator";
  reg = <0xb018000 0x4000>, <0xa4000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  interrupts = <0 15 1>;
  interrupt-names = "cpr";

  qcom,cpr-ctrl-name = "apc";

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <12>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <14>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;

  qcom,apm-ctrl = <&apc_apm>;
  qcom,apm-threshold-voltage = <850000>;
  qcom,apm-hysteresis-voltage = <5000>;

  vdd-supply = <&pm8953_s5>;
  qcom,voltage-step = <5000>;
  vdd-limit-supply = <&pm8953_s5_limit>;
  mem-acc-supply = <&apc_mem_acc_vreg>;

  qcom,cpr-enable;
  qcom,cpr-hw-closed-loop;

  qcom,cpr-panic-reg-addr-list =
   <0xb1d2c18 0xb1d2900 0x0b1112b0 0xb018798>;
  qcom,cpr-panic-reg-name-list =
   "CCI_SAW4_PMIC_STS", "CCI_SAW4_VCTL",
   "APCS_ALIAS0_APM_CTLER_STATUS",
   "APCS0_CPR_CORE_ADJ_MODE_REG";

  qcom,cpr-temp-point-map = <250 650 850>;
  qcom,cpr-initial-temp-band = <0>;


  qcom,cpr-aging-ref-voltage = <990000>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <1>;

   apc_vreg: regulator {
    regulator-name = "apc_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <9>;

    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <64>;
    qcom,cpr-speed-bins = <8>;
    qcom,cpr-speed-bin-corners =
     <9 0 7 0 0 0 7 9>;
    qcom,cpr-corners =

     <9 9 9 9 9 9 9 9>,


     <0 0 0 0 0 0 0 0>,


     <7 7 7 7 7 7 7 7>,


     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,


     <7 7 7 7 7 7 7 7>,


     <9 9 9 9 9 9 9 9>;

    qcom,cpr-corner-fmax-map =

     <1 2 4 9>,


     <0 0 0 0>,


     <1 2 4 7>,


     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,


     <1 2 4 7>,


     <1 2 4 9>;

    qcom,cpr-voltage-ceiling =

     <715000 790000 860000 865000 920000
      990000 1065000 1065000 1065000>,


     <715000 790000 860000 865000 920000
      990000 1065000>,


     <715000 790000 860000 865000 920000
      990000 1065000>,


     <715000 790000 860000 865000 920000
      990000 1065000 1065000 1065000>;

    qcom,cpr-voltage-floor =

     <500000 500000 500000 500000 500000
      500000 500000 500000 500000>,


     <500000 500000 500000 500000 500000
      500000 500000>,


     <500000 500000 500000 500000 500000
      500000 500000>,


     <500000 500000 500000 500000 500000
      500000 500000 500000 500000>;

    qcom,cpr-floor-to-ceiling-max-range =

      < 0 0 0 0 0
           0 0 0 0>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,


      < 0 0 0 0 0
           0 0>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,


      < 0 0 0 0 0
           0 0>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,


      < 0 0 0 0 0
           0 0 0 0>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>;

    qcom,cpr-misc-fuse-voltage-adjustment =

     < 0 0 0 0 0
          0 0 0 0>,
     < 0 0 30000 0 0
          0 0 0 0>,


     < 0 0 0 0 0
          0 0>,
     < 0 0 30000 0 0
          0 0>,


     < 0 0 0 0 0
          0 0>,
     < 0 0 30000 0 0
          0 0>,


     < 0 0 0 0 0
          0 0 0 0>,
     < 0 0 30000 0 0
          0 0 0 0>;

    qcom,mem-acc-voltage =

     <1 1 2 2 2 2 2 2 2>,


     <1 1 2 2 2 2 2>,


     <1 1 2 2 2 2 2>,


     <1 1 2 2 2 2 2 2 2>;

    qcom,corner-frequencies =

     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000 2150400000 2208000000>,


     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000>,


     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000>,


     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000 2150400000 2208000000>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =

     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =

     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-ro-scaling-factor =
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>,
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>,
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>,
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,corner-allow-temp-adjustment =

     <0 0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,


     <0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,


     <0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,
     <1 1 1 1 0 0 0>,


     <0 0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>,
     <1 1 1 1 0 0 0 0 0>;

    qcom,cpr-corner1-temp-core-voltage-adjustment =
     <(0) (-5000) (-15000) (-20000)>;

    qcom,cpr-corner2-temp-core-voltage-adjustment =
     <(0) (-5000) (-15000) (-15000)>;

    qcom,cpr-corner3-temp-core-voltage-adjustment =
     <(0) (-5000) (-15000) (0)>;

    qcom,cpr-corner4-temp-core-voltage-adjustment =
     <(0) (-5000) (-15000) (0)>;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <6>;
    qcom,cpr-aging-ro-scaling-factor = <2800>;
    qcom,allow-aging-voltage-adjustment =

     <0 0 0 1 1 1 1 1>,


     <0 0 0 0 0 0 0 0>,


     <0 0 0 1 1 1 1 1>,


     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,


     <0 0 0 1 1 1 1 1>,


     <0 0 0 1 1 1 1 1>;
   };
  };
 };

 gfx_mem_acc: regulator@0194415c {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x0194415c 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "gfx_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
  qcom,corner-acc-map = <0x1 0x0>;
 };

 gfx_vreg_corner: ldo@0185f000 {
  compatible = "qcom,msm8953-gfx-ldo";
  reg = <0x0185f000 0x30>, <0xa4000 0x1000>;
  reg-names = "ldo_addr", "efuse_addr";

  regulator-name = "msm_gfx_ldo";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <9>;

  qcom,ldo-voltage-ceiling = <620000 680000 750000>;
  qcom,ldo-voltage-floor = <510000 510000 600000>;

  qcom,num-corners = <9>;
  qcom,num-ldo-corners = <3>;
  qcom,ldo-enable-corner-map = <1 1 1 0 0 0 0 0 0>;
  qcom,init-corner = <4>;

  vdd-cx-supply = <&pm8953_s2_level>;
  qcom,vdd-cx-corner-map = <64>,
     <64>,
     <128>,
     <192>,
     <256>,
     <320>,
     <384>,
     <384>,
     <384>;

  mem-acc-supply = <&gfx_mem_acc>;
  qcom,mem-acc-corner-map = <1 1 1 2 2 2 2 2 2>;
  qcom,ldo-init-voltage-adjustment = <35000 25000 0>;
 };

 eldo2_8953: eldo2 {
  compatible = "regulator-fixed";
  regulator-name = "eldo2_8953";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&tlmm 50 0>;
  regulator-always-on;
 };

 adv_vreg: adv_vreg {
  compatible = "regulator-fixed";
  regulator-name = "adv_vreg";
  startup-delay-us = <400>;
  enable-active-high;
  gpio = <&pm8953_gpios 5 0>;
 };
};
# 2363 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-audio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-audio.dtsi"
&soc {

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <24577>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <1>;
  qcom,smmu-enabled;
  iommus = <&adsp_io 1>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,avtimer@c0a300c {
  compatible = "qcom,avtimer";
  reg = <0x0c0a300c 0x4>,
   <0x0c0a3010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 int_codec: sound {
  status = "disabled";
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8952-snd-card-mtp";
  reg = <0xc051000 0x4>,
        <0xc051004 0x4>,
        <0xc055000 0x4>,
        <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
       "csr_gp_io_mux_spkr_ctl",
       "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
       "csr_gp_io_mux_quin_ctl";

  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <12288000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "external";
  qcom,msm-micbias1-ext-cap;
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External",
   "WSA_SPK OUT", "VDD_WSA_SWITCH",
   "SpkrMono WSA_IN", "WSA_SPK OUT";

  qcom,hdmi-dba-codec-rx;

  qcom,msm-gpios =
   "pri_i2s",
   "us_eu_gpio",
   "quin_i2s";
  qcom,pinctrl-names =
   "all_off",
   "pri_i2s_act",
   "us_eu_gpio_act",
   "pri_i2s_us_eu_gpio_act",
   "quin_act",
   "quin_pri_i2s_act",
   "quin_us_eu_gpio_act",
   "quin_us_eu_gpio_pri_i2s_act";
  pinctrl-names =
   "all_off",
   "pri_i2s_act",
   "us_eu_gpio_act",
   "pri_i2s_us_eu_gpio_act",
   "quin_act",
   "quin_pri_i2s_act",
   "quin_us_eu_gpio_act",
   "quin_us_eu_gpio_pri_i2s_act";
  pinctrl-0 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_sus
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-1 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_sus
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-2 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_act
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-3 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_act
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-4 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_sus
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-5 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_sus
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-6 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_act
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-7 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_act
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s5>, <&dai_mi2s6>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
    <&bt_sco_rx>, <&bt_sco_tx>,
    <&int_fm_rx>, <&int_fm_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
    <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770";
 };

 ext_codec: sound-9335 {
  status = "disabled";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8952-tasha-snd-card";
  reg = <0xc051000 0x4>,
      <0xc051004 0x4>,
      <0xc055000 0x4>,
      <0xc052000 0x4>;

  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "AIF4 VI", "MICBIAS_REGULATOR",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AIF4 MAD", "MICBIAS_REGULATOR",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "MIC BIAS1", "MICBIAS_REGULATOR",
   "MIC BIAS2", "MICBIAS_REGULATOR",
   "MIC BIAS3", "MICBIAS_REGULATOR",
   "MIC BIAS4", "MICBIAS_REGULATOR",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,hdmi-dba-codec-rx;

  qcom,msm-gpios =
   "quin_i2s",
   "us_eu_gpio";
  qcom,pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-0 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_sus>;
  pinctrl-1 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_sus>;
  pinctrl-2 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_act>;
  pinctrl-3 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_act>;

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,tasha-mclk-clk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s5>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
     <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>,
    <&sb_5_rx>, <&bt_sco_rx>,
    <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>,
    <&sb_6_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.2",
    "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.16396";
  asoc-codec = <&stub_codec>, <&hdmi_dba>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";
 };

 i2c@78b6000 {
  wsa881x_i2c_e: wsa881x-i2c-codec@e {
   status = "disabled";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0e>;
   qcom,msm-gpios = "wsa_clk",
     "wsa_reset",
     "wsa_vi";
   qcom,pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-0 = <&wsa_clk_off &wsa_reset_off &wsa_vi_off>;
   pinctrl-1 = <&wsa_clk_on &wsa_reset_off &wsa_vi_off>;
   pinctrl-2 = <&wsa_clk_off &wsa_reset_on &wsa_vi_off>;
   pinctrl-3 = <&wsa_clk_on &wsa_reset_on &wsa_vi_off>;
   pinctrl-4 = <&wsa_clk_off &wsa_reset_off &wsa_vi_on>;
   pinctrl-5 = <&wsa_clk_on &wsa_reset_off &wsa_vi_on>;
   pinctrl-6 = <&wsa_clk_off &wsa_reset_on &wsa_vi_on>;
   pinctrl-7 = <&wsa_clk_on &wsa_reset_on &wsa_vi_on>;
  };
  wsa881x_i2c_44: wsa881x-i2c-codec@44 {
   status = "disabled";

   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x44>;
  };
  wsa881x_i2c_f: wsa881x-i2c-codec@f {
   status = "disabled";

   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0f>;
   qcom,msm-gpios = "wsa_clk",
     "wsa_reset",
     "wsa_vi";
   qcom,pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-0 = <&wsa_clk_off &wsa_reset_off &wsa_vi_off>;
   pinctrl-1 = <&wsa_clk_on &wsa_reset_off &wsa_vi_off>;
   pinctrl-2 = <&wsa_clk_off &wsa_reset_on &wsa_vi_off>;
   pinctrl-3 = <&wsa_clk_on &wsa_reset_on &wsa_vi_off>;
   pinctrl-4 = <&wsa_clk_off &wsa_reset_off &wsa_vi_on>;
   pinctrl-5 = <&wsa_clk_on &wsa_reset_off &wsa_vi_on>;
   pinctrl-6 = <&wsa_clk_off &wsa_reset_on &wsa_vi_on>;
   pinctrl-7 = <&wsa_clk_on &wsa_reset_on &wsa_vi_on>;
  };
  wsa881x_i2c_45: wsa881x-i2c-codec@45 {
   status = "disabled";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x45>;
  };
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "disabled";
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-names = "cdc-int";
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 wcd_rst_gpio: wcd_gpio_ctrl {
  status = "disabled";
  compatible = "qcom,wcd-gpio-ctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_reset_active>;
  pinctrl-1 = <&cdc_reset_sleep>;
 };

 clock_audio: audio_ext_clk {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };
};

&adsp_io {
 qcom,virtual-addr-pool = <0x10000000 0x0fffffff>;
 #iommu-cells = <1>;
};

&slim_msm {
 status = "disabled";
 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 wcd9335: tasha_codec {
  status = "disabled";
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 A0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
   17 18 19 20 21 22 23 24 25 26 27 28 29
   30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk";
  clocks = <&clock_audio 0xb7ba2274>;

  qcom,cdc-static-supplies =
   "cdc-vdd-buck",
   "cdc-buck-sido",
   "cdc-vdd-tx-h",
   "cdc-vdd-rx-h",
   "cdc-vdd-px";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];
  qcom,cdc-dmic-sample-rate = <2400000>;
 };
};
# 2364 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8953-wsa881x.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi" 2

&int_codec {
 qcom,model = "msm8953-snd-card-mtp";

 qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;
 qcom,msm-hs-micbias-type = "internal";
 qcom,msm-micbias1-ext-cap;

 qcom,msm-gpios =
  "pri_i2s",
  "us_eu_gpio",
  "quin_i2s",
  "comp_gpio";
 qcom,pinctrl-names =
  "all_off",
  "pri_i2s_act",
  "us_eu_gpio_act",
  "pri_i2s_us_eu_gpio_act",
  "quin_act",
  "quin_pri_i2s_act",
  "quin_us_eu_gpio_act",
  "quin_us_eu_gpio_pri_i2s_act",
  "comp_gpio_act",
  "comp_gpio_pri_i2s_act",
  "comp_gpio_us_eu_gpio_act",
  "comp_gpio_pri_i2s_us_eu_gpio_act",
  "comp_gpio_quin_act",
  "comp_gpio_quin_pri_i2s_act",
  "comp_gpio_quin_us_eu_gpio_act",
  "comp_gpio_quin_us_eu_gpio_pri_i2s_act";

 pinctrl-names =
  "all_off",
  "pri_i2s_act",
  "us_eu_gpio_act",
  "pri_i2s_us_eu_gpio_act",
  "quin_act",
  "quin_pri_i2s_act",
  "quin_us_eu_gpio_act",
  "quin_us_eu_gpio_pri_i2s_act",
  "comp_gpio_act",
  "comp_gpio_pri_i2s_act",
  "comp_gpio_us_eu_gpio_act",
  "comp_gpio_pri_i2s_us_eu_gpio_act",
  "comp_gpio_quin_act",
  "comp_gpio_quin_pri_i2s_act",
  "comp_gpio_quin_us_eu_gpio_act",
  "comp_gpio_quin_us_eu_gpio_pri_i2s_act";

 pinctrl-0 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_sus &cross_conn_det_sus
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-1 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_act &cross_conn_det_sus
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-2 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_sus &cross_conn_det_act
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-3 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_act &cross_conn_det_act
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-4 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_sus &cross_conn_det_sus
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-5 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_act &cross_conn_det_sus
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-6 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_sus &cross_conn_det_act
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-7 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_sus
  &cdc_pdm_lines_2_act &cross_conn_det_act
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-8 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_sus &cross_conn_det_sus
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-9 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_act &cross_conn_det_sus
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-10 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_sus &cross_conn_det_act
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-11 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_act &cross_conn_det_act
  &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 pinctrl-12 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_sus &cross_conn_det_sus
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-13 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_act &cross_conn_det_sus
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-14 = <&cdc_pdm_lines_sus &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_sus &cross_conn_det_act
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;
 pinctrl-15 = <&cdc_pdm_lines_act &cdc_pdm_comp_lines_act
  &cdc_pdm_lines_2_act &cross_conn_det_act
  &pri_tlmm_lines_act &pri_tlmm_ws_act>;

 asoc-codec = <&stub_codec>, <&pm8953_diangu_dig>, <&hdmi_dba>;
 asoc-codec-names = "msm-stub-codec.1", "cajon_codec",
      "msm-hdmi-dba-codec-rx";
 asoc-wsa-codec-names = "wsa881x-i2c-codec.2-000f";
 asoc-wsa-codec-prefixes = "SpkrMono";

 msm-vdd-wsa-switch-supply = <&pm8953_l5>;
 qcom,msm-vdd-wsa-switch-voltage = <1800000>;
 qcom,msm-vdd-wsa-switch-current = <10000>;
};

&pm8953_gpios {
 gpio@c000 {
  status = "ok";
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  qcom,out-strength = <2>;
 };
};

&ext_codec {
 qcom,model = "msm8953-tasha-snd-card";

 qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;

 qcom,wsa-max-devs = <2>;
 qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
   <&wsa881x_213>, <&wsa881x_214>;
 qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
    "SpkrLeft", "SpkrRight";
};

&wcd9xxx_intc {
 interrupt-parent = <&tlmm>;
 interrupts = <73 0>;
 qcom,gpio-connect = <&tlmm 73 0>;
};

&clock_audio {
 qcom,audio-ref-clk-gpio = <&pm8953_gpios 1 0>;
 qcom,lpass-mclk-id = "pri_mclk";
 clocks = <&clock_gcc 0xd454019f>;
 pinctrl-names = "sleep", "active";
 pinctrl-0 = <&cdc_mclk2_sleep>;
 pinctrl-1 = <&cdc_mclk2_active>;
};

&pm8953_1 {
 pm8953_diangu_dig: 8953_wcd_codec@f000 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf000 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf0 0x0>,
        <0x1 0xf0 0x1>,
        <0x1 0xf0 0x2>,
        <0x1 0xf0 0x3>,
        <0x1 0xf0 0x4>,
        <0x1 0xf0 0x5>,
        <0x1 0xf0 0x6>,
        <0x1 0xf0 0x7>;
  interrupt-names = "spk_cnp_int",
      "spk_clip_int",
      "spk_ocp_int",
      "ins_rem_det1",
      "but_rel_det",
      "but_press_det",
      "ins_rem_det",
      "mbhc_int";

  cdc-vdda-cp-supply = <&pm8953_s4>;
  qcom,cdc-vdda-cp-voltage = <1900000 2050000>;
  qcom,cdc-vdda-cp-current = <500000>;

  cdc-vdd-io-supply = <&pm8953_l5>;
  qcom,cdc-vdd-io-voltage = <1800000 1800000>;
  qcom,cdc-vdd-io-current = <5000>;

  cdc-vdd-pa-supply = <&pm8953_s4>;
  qcom,cdc-vdd-pa-voltage = <1900000 2050000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm8953_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3125000 3125000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdd-io",
        "cdc-vdd-pa",
        "cdc-vdda-cp";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };

 pm8953_diangu_analog: 8953_wcd_codec@f100 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf100 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf1 0x0>,
        <0x1 0xf1 0x1>,
        <0x1 0xf1 0x2>,
        <0x1 0xf1 0x3>,
        <0x1 0xf1 0x4>,
        <0x1 0xf1 0x5>;
  interrupt-names = "ear_ocp_int",
      "hphr_ocp_int",
      "hphl_ocp_det",
      "ear_cnp_int",
      "hphr_cnp_int",
      "hphl_cnp_int";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };
};

&wcd_rst_gpio {
 qcom,cdc-rst-n-gpio = <&tlmm 67 0>;
};

&wcd9335 {
 clock-names = "wcd_clk", "wcd_native_clk";
 clocks = <&clock_audio 0xb7ba2274>,
  <&clock_audio 0xf0fbaf5b>;

 qcom,cdc-reset-gpio = <&tlmm 67 0>;

 cdc-vdd-buck-supply = <&eldo2_8953>;
 qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
 qcom,cdc-vdd-buck-current = <650000>;

 cdc-buck-sido-supply = <&eldo2_8953>;
 qcom,cdc-buck-sido-voltage = <1800000 1800000>;
 qcom,cdc-buck-sido-current = <150000>;

 cdc-vdd-tx-h-supply = <&eldo2_8953>;
 qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
 qcom,cdc-vdd-tx-h-current = <25000>;

 cdc-vdd-rx-h-supply = <&eldo2_8953>;
 qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
 qcom,cdc-vdd-rx-h-current = <25000>;

 cdc-vdd-px-supply = <&eldo2_8953>;
 qcom,cdc-vdd-px-voltage = <1800000 1800000>;
 qcom,cdc-vdd-px-current = <10000>;

 cdc-vdd-mic-bias-supply = <&pm8953_l13>;
 qcom,cdc-vdd-mic-bias-voltage = <3125000 3125000>;
 qcom,cdc-vdd-mic-bias-current = <15000>;
};
# 2365 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@183f078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x183f078 0x4>;
  status = "disabled";
 };
};
# 2366 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-camera.dtsi"
&soc {
 qcom,msm-cam@1b00000 {
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 320000000 640000000 640000000>;
 };

 qcom,csiphy@1b34000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1b34000 0x1000>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csiphy@1b35000 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1b35000 0x1000>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csiphy@1b36000 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1b36000 0x1000>,
   <0x1b00040 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 315 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x62ffea9c>,
   <&clock_gcc 0xe768898c>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csid@1b30000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csid-v3.5.1", "qcom,csid";
  reg = <0x1b30000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1225000>;
  qcom,mipi-csi-vdd-supply = <&pm8953_s3>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi0_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b30400 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csid-v3.5.1", "qcom,csid";
  reg = <0x1b30400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1225000>;
  qcom,mipi-csi-vdd-supply = <&pm8953_s3>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi1_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b30800 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csid-v3.5.1", "qcom,csid";
  reg = <0x1b30800 0x400>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1225000>;
  qcom,mipi-csi-vdd-supply = <&pm8953_s3>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xbeeffbcd>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi2_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,ispif@1b31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b31000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vfe0-vdd-supply = <&gdsc_vfe>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "vfe0-vdd", "vfe1-vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>;
  clock-names = "ispif_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "camss_ahb_src",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_rdi_clk", "csi2_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk", "vfe1_clk_src",
   "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <61540000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-cntl-support;
  qcom,clock-control = "SET_RATE","NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE";
 };

 vfe0: qcom,vfe0@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk", "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <465000000>;
 };

 vfe1: qcom,vfe1@1b14000 {
  cell-index = <1>;
  compatible = "qcom,vfe40";
  reg = <0x1b14000 0x1000>,
   <0x1ba0000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 29 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>,
   <&clock_gcc 0x634a738a>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <465000000>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 qcom,cam_smmu {
  status = "ok";
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x400>,
    <&apps_iommu 0x2800>;
   label = "vfe";
   qcom,scratch-buf-support;
  };


  msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1c00>;
   label = "cpp";
  };

  msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1800>;
   label = "jpeg_enc0";
  };
 };

 qcom,jpeg@1b1c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "vdd";
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  qcom,clock-rates = <266670000 0 0 0 0>;
  qcom,qos-reg-settings = <0x28 0x0000555e>,
   <0xc8 0x00005555>;
  qcom,vbif-reg-settings = <0xc0 0x10101000>,
   <0xb0 0x10100010>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 800000 800000>;
 };

 qcom,irqrouter@1b00000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b80000 0x200>,
   <0x1b18000 0x018>,
   <0x1858078 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "vdd";
  clocks = <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x8382f56d>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0xbbf73861>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_ahb_src", "camss_top_ahb_clk",
   "cpp_core_clk", "camss_vfe_cpp_ahb_clk",
   "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk",
   "micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <80000000 0 180000000 0 0 180000000 0 0>;
  qcom,min-clock-rate = <100000000>;
  qcom,bus-master = <1>;
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <156>;
   qcom,plane-base = <141>;
   qcom,stripe-size = <27>;
   qcom,plane-size = <5>;
   qcom,fe-ptr-off = <5>;
   qcom,we-ptr-off = <11>;
  };
 };

 cci: qcom,cci@1b0c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 29 0>,
   <&tlmm 30 0>,
   <&tlmm 31 0>,
   <&tlmm 32 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0",
      "CCI_I2C_DATA1",
      "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };

 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 2367 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x01a00000 0x90000>,
        <0x01ab0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2048>;
  qcom,max-pipe-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <3400000>;
  qcom,max-bandwidth-high-kbps = <3400000>;
  qcom,max-bandwidth-per-pipe-kbps = <2300000>;
  qcom,max-clk-rate = <400000000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <16>;


  qcom,max-bw-settings = <1 3400000>,
           <2 3100000>;

  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-cursor-xin-id = <7>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2aC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2aC 4 8>,
            <0x2b4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 16 15>;


  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00066000>;
  qcom,mdss-intf-off = <0x0006b000 0x0006b800 0x0006c000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-rot-downscale-min = <2>;
  qcom,mdss-rot-downscale-max = <16>;
  qcom,mdss-idle-power-collapse-enabled;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-ppb-off = <0x00000330>;
  qcom,mdss-has-pingpong-split;

  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc_mdss 0x588460a4>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  qcom,mdp-settings = <0x0506c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x2506c 0x00000000>;

  qcom,vbif-settings = <0x0d0 0x00000010>;

  qcom,regs-dump-mdp = <0x01000 0x01454>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x05000 0x05150>,
         <0x05200 0x05230>,
         <0x15000 0x15150>,
         <0x17000 0x17150>,
         <0x25000 0x25150>,
         <0x35000 0x35150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x55000 0x5522c>,
         <0x65000 0x652c0>,
         <0x66000 0x662c0>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0",
   "RGB0_SSPP", "RGB1_SSPP",
   "DMA0_SSPP",
   "CURSOR0_SSPP",
   "LAYER_0", "LAYER_1",
   "DSPP_0",
   "WB_0", "WB_2",
   "INTF_1", "INTF_2",
   "PP_0", "PP_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1780>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3c0>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17c0>;
  };

  qcom,mdss-reg-bus {

   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };

  qcom,mdss-hw-rt-bus {

   qcom,msm-bus,name = "mdss_hw_rt";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
  };
  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_secondary {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "single_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8953_s3>;
  vcca-supply = <&pm8953_l3>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  ranges = <0x1a94000 0x1a94000 0x400
   0x1a94400 0x1a94400 0x588
   0x193e000 0x193e000 0x30
   0x1a96000 0x1a96000 0x400
   0x1a96400 0x1a96400 0x588
   0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc_mdss 0x588460a4>,
   <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc 0x668f51de>,
   <&clock_gcc_mdss 0xfb32f31e>,
   <&clock_gcc_mdss 0x585ef6d4>,
   <&clock_gcc_mdss 0x087c1612>,
   <&clock_gcc_mdss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk",
   "ext_pixel1_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb2>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1225000>;
    qcom,supply-max-voltage = <1225000>;
    qcom,supply-enable-load = <18160>;
    qcom,supply-disable-load = <1>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <925000>;
    qcom,supply-max-voltage = <925000>;
    qcom,supply-enable-load = <17000>;
    qcom,supply-disable-load = <32>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1a94000 0x400>,
    <0x1a94400 0x580>,
    <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8953_l17>;
   vddio-supply = <&pm8953_l6>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>,
    <&clock_gcc_mdss 0x75cc885b>,
    <&clock_gcc_mdss 0xccac1f35>,
    <&mdss_dsi0_pll 0x60e83f06>,
    <&mdss_dsi0_pll 0x792379e1>,
    <&mdss_dsi0_pll 0xbbaa30be>,
    <&mdss_dsi0_pll 0x45b3260f>,
    <&mdss_dsi0_pll
     0x177c029c>,
    <&mdss_dsi0_pll
     0x98ae3c92>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "pll_byte_clk_mux", "pll_pixel_clk_mux",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x1a96000 0x400>,
         <0x1a96400 0x588>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8953_l17>;
   vddio-supply = <&pm8953_l6>;

   clocks = <&clock_gcc_mdss 0x41f97fd8>,
    <&clock_gcc_mdss 0x9a9c430d>,
    <&clock_gcc 0x34653cc7>,
    <&clock_gcc_mdss 0x63c2c955>,
    <&clock_gcc_mdss 0x090f68ac>,
    <&mdss_dsi1_pll 0xb5a42b7b>,
    <&mdss_dsi1_pll 0x36458019>,
    <&mdss_dsi1_pll 0x63930a8f>,
    <&mdss_dsi1_pll 0x0e4c9b56>,
    <&mdss_dsi1_pll
     0xfc021ce5>,
    <&mdss_dsi1_pll
     0xdcca3ffc>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "pll_byte_clk_mux", "pll_pixel_clk_mux",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,timing-db-mode;
   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 640>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,mdss_rotator";
  qcom,mdss-wb-count = <1>;
  qcom,mdss-has-downscale;
  qcom,mdss-has-ubwc;

  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";
  qcom,mdss-has-reg-bus;
  clocks = <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc_mdss 0x5b1f675e>;
  clock-names = "iface_clk", "rot_core_clk";

  qcom,mdss-rot-reg-bus {

   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };
 };
};
# 2368 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-mdss-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@994400 {
  compatible = "qcom,mdss_dsi_pll_8953";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x01a94400 0x588>,
        <0x0184d074 0x8>,
        <0x01a94200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";

  memory-region = <&dfps_data_mem>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@996400 {
  compatible = "qcom,mdss_dsi_pll_8953";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x01a96400 0x588>,
        <0x0184d074 0x8>,
        <0x01a96200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2369 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 proxy-supply = <&gdsc_mdss>;
 qcom,proxy-consumer-enable;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk";
 clocks =<&clock_gcc_gfx 0x917f76ef>;
 qcom,force-enable-root-clk;
 parent-supply = <&gfx_vreg_corner>;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_vfe1 {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xb1ef6e8b>;
 status = "okay";
};

&gdsc_cpp {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xbbf73861>;
 status = "okay";
};

&gdsc_oxili_cx {
 clock-names = "core_clk";
 clocks = <&clock_gcc_gfx 0x49a51fd9>;
 status = "okay";
};

&gdsc_usb30 {
 status = "okay";
};

&pm8953_mpps {
 mpp@a100 {

  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <1>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
 };

 mpp@a300 {

  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <3>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
 };
};

&pm8953_vadc {
 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@11 {
  label = "pa_therm1";
  reg = <0x11>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@32 {
  label = "xo_therm";
  reg = <0x32>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@3c {
  label = "xo_therm_buf";
  reg = <0x3c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@13 {
  label = "case_therm";
  reg = <0x13>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };
};

&pm8953_adc_tm {
 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x48>;
  qcom,thermal-node;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <0x7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x68>;
 };
};
# 7 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pmi8950.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-pmi8950.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/msm/power-on.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm-pmi8950.dtsi" 2

&spmi_bus {

 qcom,pmi8950@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;

   pon_perph_reg: qcom,pon_perph_reg {
    regulator-name = "pon_spare_reg";
    qcom,pon-spare-reg-addr = <0x8c>;
    qcom,pon-spare-reg-bit = <1>;
   };
  };

  pmi8950_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@0 {
    label = "usbin";
    reg = <0>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@1 {
    label = "dcin";
    reg = <1>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@3 {
    label = "vchg_sns";
    reg = <3>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@d {
    label = "chg_temp";
    reg = <0xd>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <16>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@43 {
    label = "usb_dp";
    reg = <0x43>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@44 {
    label = "usb_dm";
    reg = <0x44>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pmi8950_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8950-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };
  };

  pmi8950_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8950-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };
  };

  pmi8950_charger: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,float-voltage-mv = <4200>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,force-aicl-rerun;
   qcom,aicl-rerun-period-s = <180>;
   qcom,autoadjust-vfloat;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x2 0x11 0x0>,
      <0x2 0x11 0x1>,
      <0x2 0x11 0x3>;
    interrupt-names = "otg-fail",
       "otg-oc",
      "usbid-change";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
     <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
      "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
     <0x2 0x13 0x2>,
      <0x2 0x13 0x5>;

    interrupt-names = "usbin-uv",
      "usbin-ov",
       "usbin-src-det",
       "aicl-done";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;
    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
     <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "wdog-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };

   smbcharger_charger_otg: qcom,smbcharger-boost-otg {
    regulator-name = "smbcharger_charger_otg";
   };
  };

  pmi8950_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <150>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,fg-cutoff-voltage-mv = <3500>;
   qcom,cycle-counter-en;
   qcom,capacity-learning-on;

   qcom,fg-soc@4000 {
   status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "update-soc";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
     <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x2>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pmi8950@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_pwm: pwm@b000 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xb000 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8950_revid>;

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <32>;
    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <500>;
   };

  };

  wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,cons-sync-write-delay-us = <1000>;
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,pmic-revid = <&pmi8950_revid>;

   pmi8950_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8950_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8950_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
   };

   pmi8950_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
   };

   pmi8950_switch: qcom,switch {
    label = "switch";
    qcom,led-name = "led:switch";
    qcom,default-led-trigger =
      "switch_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <2>;
    qcom,current = <625>;
    reg0 {
     regulator-name = "pon_spare_reg";
    };
   };
  };

  pmi_haptic: qcom,haptic@c000 {
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
     <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,pmic-revid = <&pmi8950_revid>;
   vcc_pon-supply = <&pon_perph_reg>;
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "erm";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };
 };
};
# 8 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-common.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8953 + PMI8950 QRD SKU3";
 compatible = "qcom,msm8953-qrd-sku3",
     "qcom,msm8953-qrd", "qcom,msm8953", "qcom,qrd";
 qcom,board-id= <0x0b 0>;
};

&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};


# 1 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8953-qrd.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-qrd.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8953-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };
  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_default: cam_sensor_ir_cut_default {

   mux {
    pins = "gpio38", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_sleep: cam_sensor_ir_cut_sleep {

   mux {
    pins = "gpio38","gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default1: cam_sensor_rear_default1 {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep1: cam_sensor_rear_sleep1 {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana: cam_sensor_rear_vdig {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana_sleep: cam_sensor_rear_vdig_sleep {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana1: cam_sensor_rear_vdig1 {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana_sleep1: cam_sensor_rear_vdig_sleep1 {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_default: cam_sensor_front1_default {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_sleep: cam_sensor_front1_sleep {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   adv7533_int_active: adv7533_int_active {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

   adv7533_int_suspend: adv7533_int_suspend {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };

   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_dsi_gpio: mdss_dsi_gpio {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-pull-down;
     output-low;
    };
   };

  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  hsuart_active: default {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "blsp_uart4";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <16>;
    bias-disable;
   };
  };

  hsuart_sleep: sleep {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "gpio";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart0_active: blsp2_uart0_active {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "blsp_uart5";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart0_sleep: blsp2_uart0_sleep {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_rd_nfc_int {

   pins = "gpio17";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {

   pins = "gpio16";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
     "gpio78", "gpio79",
     "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc_mclk2_pin {
   cdc_mclk2_sleep: cdc_mclk2_sleep {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   cdc_mclk2_active: cdc_mclk2_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-comp-lines {
   cdc_pdm_comp_lines_act: pdm_comp_lines_on {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <8>;
    };
   };

   cdc_pdm_comp_lines_sus: pdm_comp_lines_off {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <8>;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };
  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  typec_ssmux_config: typec_ssmux_config {
   mux {
    pins = "gpio139";
    function = "gpio";
   };

   config {
    pins = "gpio139";
    drive-strength = <2>;
    bias-disable;
   };
  };

  ssusb_mode_sel: ssusb_mode_sel {
   mux {
    pins = "gpio12";
    function = "gpio";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-qrd.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-camera-sensor-qrd.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-camera-sensor-qrd.dtsi"
&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <80000>;
 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <0>;
  reg = <0x0>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vdig-supply = <&pm8953_l2>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vio", "cam_vdig", "cam_vaf";
  qcom,cam-vreg-min-voltage = <0 1100000 2850000>;
  qcom,cam-vreg-max-voltage = <0 1100000 2850000>;
  qcom,cam-vreg-op-mode = <0 105000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  reg = <0x2>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <1>;
  cam_vdig-supply = <&pm8953_l23>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
      &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front1_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 129 0>,
   <&tlmm 130 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,sensor-mode = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom0>;
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vdig-supply = <&pm8953_l2>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vana-supply = <&pm8953_l22>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-op-mode = <200000 0 80000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep
    &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
   <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  cam_vdig-supply = <&pm8953_l23>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana",
       "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <200000 0 80000 100000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default
    &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep
    &cam_sensor_front_sleep>;
  gpios = <&tlmm 28 0>,
   <&tlmm 131 0>,
   <&tlmm 132 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
   "CAM_RESET1",
   "CAM_STANDBY1";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "disabled";
  clocks = <&clock_gcc 0x42545468>,
    <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  qcom,mount-angle = <270>;
  qcom,eeprom-src = <&eeprom2>;
  cam_vdig-supply = <&pm8953_l23>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
    &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep
    &cam_sensor_front1_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 129 0>,
   <&tlmm 130 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8953-qrd.dtsi" 2

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  vol_up {
   label = "volume_up";
   gpios = <&tlmm 85 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };

 i2c@78b7000 {
  status = "okay";
  synaptics@4b {
   compatible = "synaptics,dsx-i2c";
   reg = <0x4b>;
   interrupt-parent = <&tlmm>;
   interrupts = <65 0x2008>;
   vdd_ana-supply = <&vdd_vreg>;
   vcc_i2c-supply = <&pm8953_l6>;
   synaptics,pwr-reg-name = "vdd_ana";
   synaptics,bus-reg-name = "vcc_i2c";
   synaptics,irq-gpio = <&tlmm 65 0x2008>;
   synaptics,irq-on-state = <0>;
   synaptics,irq-flags = <0x2008>;
   synaptics,power-delay-ms = <200>;
   synaptics,reset-delay-ms = <200>;
   synaptics,max-y-for-2d = <1919>;
   synaptics,cap-button-codes = <139 158 172>;
   synaptics,vir-button-codes = <139 180 2000 320 160
            158 540 2000 320 160
            172 900 2000 320 160>;
   synaptics,resume-in-workqueue;

   clock-names = "iface_clk", "core_clk";
   clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x9e25ac82>;
  };
 };

 vdd_vreg: vdd_vreg {
  compatible = "regulator-fixed";
  status = "ok";
  regulator-name = "vdd_vreg";
 };
};

&wled {
 qcom,cons-sync-write-delay-us = <1000>;
};

&spmi_bus {
 qcom,pmi8950@2 {
  qcom,leds@a100 {
   status = "okay";
   qcom,led_mpp_2 {
    label = "mpp";
    linux,name = "green";
    linux,default-trigger = "none";
    qcom,default-state = "off";
    qcom,max-current = <40>;
    qcom,current-setting = <5>;
    qcom,id = <6>;
    qcom,mode = "manual";
    qcom,source-sel = <1>;
    qcom,mode-ctrl = <0x60>;
   };
  };
 };
};

/ {
 qrd_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;

# 1 "arch/arm64/boot/dts/qcom/batterydata-qrd-sku1-4v4-2800mah.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/batterydata-qrd-sku1-4v4-2800mah.dtsi"
qcom,qrd_msm8937_sku1_2920mah {

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <2800>;
 qcom,batt-id-kohm = <90>;
 qcom,battery-beta = <3380>;
 qcom,battery-type = "qrd_msm8937_sku1_2800mah";
 qcom,fastchg-current-ma = <2600>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,chg-rslow-comp-c1 = <6733839>;
 qcom,chg-rslow-comp-c2 = <23336040>;
 qcom,chg-rs-to-rslow = <1049243>;
 qcom,chg-rslow-comp-thr = <0xDB>;
 qcom,checksum = <0x7E2A>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.14";
 qcom,fg-profile-data = [
  C6 83 8A 77
  3E 80 84 75
  72 83 A1 7C
  A0 90 FC 97
  3F 82 09 99
  92 B7 97 C3
  4C 14 EB 83
  A7 7C CE 80
  79 76 60 83
  3B 64 34 88
  19 94 49 82
  07 9A 7F BD
  BF CA 53 0D
  32 0B 68 59
  14 70 71 FD
  8C 28 9C 45
  3F 21 00 00
  B6 47 FE 30
  0B 40 00 00
  00 00 00 00
  00 00 00 00
  3A 70 78 6B
  F7 77 7F 88
  32 7C F2 70
  64 75 0B 79
  2B 77 F3 6B
  CA 70 7D B1
  21 57 6B 6B
  6D A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0C
 ];
};
# 98 "arch/arm64/boot/dts/qcom/msm8953-qrd.dtsi" 2
 };
};

&pm8953_typec {
 ss-mux-supply = <&pm8953_l6>;
 qcom,ssmux-gpio = <&tlmm 139 1>;
 pinctrl-names = "default";
 pinctrl-0 = <&typec_ssmux_config>;
};

&pmi8950_charger {
 qcom,battery-data = <&qrd_batterydata>;
 qcom,float-voltage-mv = <4400>;
 qcom,chg-led-sw-controls;
 qcom,chg-led-support;
 qcom,external-typec;
 qcom,typec-psy-name = "typec";
 qcom,thermal-mitigation = <3000 2500 2000 1500 1000 500 0>;
 status = "okay";
};

&pmi8950_fg {
 qcom,battery-data = <&qrd_batterydata>;
 qcom,cold-bat-decidegc = <(-100)>;
 qcom,cool-bat-decidegc = <0>;
 qcom,warm-bat-decidegc = <550>;
 qcom,hot-bat-decidegc = <550>;
 qcom,bad-battery-detection-enable;
 qcom,hold-soc-while-full;
};

&blsp1_uart0 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&sdhc_1 {

 vdd-supply = <&pm8953_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 570000>;


 vdd-io-supply = <&pm8953_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000
        384000000>;
 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {

 vdd-supply = <&pm8953_l11>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;


 vdd-io-supply = <&pm8953_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
  1 &intc 0 221 0
  2 &tlmm 133 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&tlmm 133 0x1>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 status = "ok";
};

&i2c_5 {
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 17 0x00>;
  qcom,nq-ven = <&tlmm 16 0x00>;
  qcom,nq-firm = <&tlmm 62 0x00>;
  qcom,nq-clkreq = <&pm8953_gpios 2 0x00>;
  interrupt-parent = <&tlmm>;
  qcom,clk-src = "BBCLK2";
  interrupts = <17 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend>;
  clocks = <&clock_gcc 0x498938e5>;
  clock-names = "ref_clk";
 };
};

&pm8953_gpios {

 gpio@c100 {
  qcom,mode = <0>;
  qcom,output-type = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <3>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&i2c_3 {
 status = "ok";
};

&flash_led {
 /delete-node/ qcom,flash_1;
 /delete-node/ qcom,torch_1;
};

&led_flash0{
 qcom,flash-source = <&pmi8950_flash0>;
 qcom,torch-source = <&pmi8950_torch0>;
};

&pm8953_vadc {
 /delete-node/ chan@11;
};

&sdc2_cmd_on {
 config {
  drive-strength=<12>;
 };
};

&sdc2_data_on {
 config {
  drive-strength=<12>;
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3.dtsi" 2

&spmi_bus {
 qcom,pmi8950@3 {
  labibb: qpnp-labibb-regulator {
   ibb_regulator: qcom,ibb@dc00 {
    /delete-property/
     qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-lcd-voltage = <5700000>;
   };

   lab_regulator: qcom,lab@de00 {
    /delete-property/
     qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-lcd-voltage = <5700000>;
   };
  };
 };
};


# 1 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi"
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <8>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid: qcom,mdss_dsi_dual_sim_video {
  qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd: qcom,mdss_dsi_dual_sim_cmd {
  qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 17 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-video.dtsi"
&mdss_mdp {
 dsi_truly_1080_vid: qcom,mdss_dsi_truly_1080p_video {
  qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 00
   29 01 00 00 00 00 07 b3 14 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 18 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_truly_1080_cmd: qcom,mdss_dsi_truly_1080p_cmd {
  qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 04
   29 01 00 00 00 00 07 b3 04 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 19 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-adv7533-1080p.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-adv7533-1080p.dtsi"
&mdss_mdp {
  dsi_adv7533_1080p: qcom,mdss_dsi_adv7533_1080p {
  label = "adv7533 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_1080p";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1080>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <148>;
  qcom,mdss-dsi-h-pulse-width = <44>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <36>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [
    E6 38 26 00 68 6C 2A 3A 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,mdss-dsi-panel-timings-phy-v2 = [1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0];
  qcom,dba-panel;
  qcom,bridge-name = "adv7533";
 };
};
# 20 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-adv7533-720p.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-adv7533-720p.dtsi"
&mdss_mdp {
dsi_adv7533_720p: qcom,mdss_dsi_adv7533_720p {
  label = "adv7533 720p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_720p";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <720>;
  qcom,mdss-dsi-h-front-porch = <110>;
  qcom,mdss-dsi-h-back-porch = <220>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <5>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-panel-timings = [
    A4 24 18 00 4E 52 1C 28 1C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x20>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,mdss-dsi-panel-timings-phy-v2 = [1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 08 02 03 01 03 04 a0];
  qcom,dba-panel;
  qcom,bridge-name = "adv7533";
 };
};
# 21 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-video.dtsi" 1
# 18 "arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-video.dtsi"
&mdss_mdp {
 dsi_r69006_1080p_video: qcom,mdss_dsi_r69006_1080p_video {
  qcom,mdss-dsi-panel-name = "r69006 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <82>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <9>;
  qcom,mdss-dsi-v-front-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <15>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 B0 00
   29 01 00 00 00 00 06
    B3 05 10 00 00 00
   29 01 00 00 00 00 03 B4 0c 00
   29 01 00 00 00 00 04 B6 3b c3 00
   23 01 00 00 00 00 02 C0 00
   15 01 00 00 00 00 02 36 98
   23 01 00 00 00 00 02 CC 04
   29 01 00 00 00 00 20
    C1 84 00 10 EF 8B
    F1 FF FF DF 9C C5
    9A 73 8D AD 63 FE
    FF FF CB F8 01 00
    AA 40 00 C2 01 08
    00 01
   29 01 00 00 00 00 0A
    CB 0D FE 1F 2C 00
    00 00 00 00
   29 01 00 00 00 00 0B
    C2 01 F7 80 04 63
    00 60 00 01 30
   29 01 00 00 00 00 07
    C3 55 01 00 01 00
    00
   29 01 00 00 00 00 12
    C4 70 00 00 00 00
    00 00 00 00 02 01
    00 05 01 00 00 00
   29 01 00 00 00 00 0F
    C6 59 07 4a 07 4a
    01 0E 01 02 01 02
    09 15 07
   29 01 00 00 00 00 1F
    C7 00 30 32 34 42
    4E 56 62 44 4A 54
    62 6B 73 7F 08 30
    32 34 42 4E 56 62
    44 4A 54 62 6B 73
    7F
   29 01 00 00 00 00 14
    C8 00 00 00 00 00
    FC 00 00 00 00 00
    FC 00 00 00 00 00
    FC 00
   29 01 00 00 00 00 09
    C9 1F 68 1F 68 4C
    4C C4 11
   29 01 00 00 00 00 11
    D0 33 01 91 0B D9
    19 19 00 00 00 19
    99 00 00 00 00
   29 01 00 00 00 00 1D
    D3 1B 3B BB AD A5
    33 33 33 00 80 AD
    A8 6f 6f 33 33 33
    F7 F2 1F 7D 7C FF
    0F 99 00 FF FF
   29 01 00 00 00 00 04
    D4 57 33 03
   29 01 00 00 00 00 0C
    D5 66 00 00 01 27
    01 27 00 6D 00 6D
   23 01 00 00 00 00 02 D6 81
   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 96 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7d 25 1d 00 37 33
   22 27 1e 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x20>;
  qcom,mdss-dsi-t-clk-pre = <0x2c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x1C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 22 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-cmd.dtsi" 1
# 19 "arch/arm64/boot/dts/qcom/dsi-panel-r69006-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_r69006_1080p_cmd: qcom,mdss_dsi_r69006_1080p_cmd {
  qcom,mdss-dsi-panel-name = "r69006 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <82>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <9>;
  qcom,mdss-dsi-v-front-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <15>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 B0 00
   29 01 00 00 00 00 06
    B3 04 10 00 00 00
   29 01 00 00 00 00 03
    B4 0C 00
   29 01 00 00 00 00 04
    B6 3B D3 00
   23 01 00 00 00 00
    02 C0 00
   15 01 00 00 00 00
    02 36 98
   23 01 00 00 00 00
    02 CC 04
   29 01 00 00 00 00 20
    C1 84 00 10 EF 8B F1 FF
    FF DF 9C C5 9A 73 8D AD
    63 FE FF FF CB F8 01 00
    AA 40 02 C2 01 08 00 01
   29 01 00 00 00 00 0A
    CB 0D FE 1F 2C 00 00 00
    00 00
   29 01 00 00 00 00 0B
    C2 01 F7 80 04 63 00 60
    00 01 30
   29 01 00 00 00 00 07
    C3 55 01 00 01 00 00
   29 01 00 00 00 00 12
    C4 70 00 00 00 00 00 00
    00 00 02 01 00 05 01 00
    00 00
   29 01 00 00 00 00 0F
    C6 57 07 4A 07 4A 01 0E
    01 02 01 02 09 15 07
   29 01 00 00 00 00 1F
    C7 00 06 0C 16 27 35 3F
    4D 33 3C 49 5B 64 66 67
    00 06 0C 16 27 35 3F 4D
    33 3C 49 5B 64 66 67
   29 01 00 00 00 00 14
    C8 00 00 FE 01 08 E7 00
    00 FD 02 03 A8 00 00 FC
    E7 E9 C9 00
   29 01 00 00 00 00 09
    C9 1F 68 1F 68 4C 4C C4
    11
   29 01 00 00 00 00 11
    D0 11 01 91 0B D9 19 19
    00 00 00 19 99 00 00 00
    00
   29 01 00 00 00 00 1D
    D3 1B 3B BB AD A5 33 33
    33 00 80 AD A8 37 33 33
    33 33 F7 F2 1F 7D 7C FF
    0F 99 00 FF FF
   29 01 00 00 00 00 04
    D4 57 33 03
   29 01 00 00 00 00 0C
    D5 66 00 00 01 32 01 32
    00 0b 00 0b
   29 01 00 00 00 00 02 BE 04
   29 01 00 00 00 00 11
    CF 40 10 00 00 00 00 32
    00 00 00 00 00 00 00 00
    00
   29 01 00 00 00 00 06
    DE 00 00 3F FF 10
   29 01 00 00 00 00 02 E9 00
   29 01 00 00 00 00 02 F2 00
   23 01 00 00 00 00 02 D6 01
   39 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 02 51 FF
   39 01 00 00 00 00 02 53 2C
   39 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 0A 00 02 28 00
   29 01 00 00 00 00 1d D3 13 3B BB A5 A5 33 33 33
    00 80 A4 A8 37 33 33 33 33 F7 F2 1F 7D
    7C FF 0F 99 00 FF FF
   05 01 00 00 5A 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings = [6E 3F 36 00 5A 4F 38 41 54
   03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1e>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x1C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-dsi-rx-eot-ignore;
  qcom,mdss-dsi-tx-eot-append;
 };
};
# 23 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-truly-wuxga-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-truly-wuxga-video.dtsi"
&mdss_mdp {
 dsi_truly_wuxga_vid: qcom,mdss_dsi_truly_wuxga_video {
  qcom,mdss-dsi-panel-name = "truly wuxga video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1200>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [f3 3a 26 00 6c 6e
      2c 3e 2f 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 200>;
 };
};
# 24 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-lt8912-480p-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-lt8912-480p-video.dtsi"
&mdss_mdp {
 dsi_lt8912_480_vid: qcom,mdss_dsi_lt8912_480p_video {
  qcom,mdss-dsi-panel-name = "lt8912 480p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <16>;
  qcom,mdss-dsi-h-back-porch = <48>;
  qcom,mdss-dsi-h-pulse-width = <96>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <32>;
  qcom,mdss-dsi-v-front-porch = <15>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings-phy-v2 = [
   1D 1A 03 05 01 03 04 a0
   1D 1A 03 05 01 03 04 a0
   1D 0A 03 04 01 03 04 a0];
  qcom,mdss-dsi-panel-timings = [
   65 12 0C 00 34 38 10 16 0F 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,mdss-dsi-force-clock-lane-hs;
 };
};
# 25 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-lt8912-1080p-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-lt8912-1080p-video.dtsi"
&mdss_mdp {
 dsi_lt8912_1080_vid: qcom,mdss_dsi_lt8912_1080p_video {
  qcom,mdss-dsi-panel-name = "lt8912 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1080>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <148>;
  qcom,mdss-dsi-h-pulse-width = <44>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <36>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings-phy-v2 = [
   23 1e 08 09 05 03 04 a0
   23 1e 08 09 05 03 04 a0
   23 1e 08 09 05 03 04 a0
   23 1e 08 09 05 03 04 a0
   23 1a 08 09 05 03 04 a0];
  qcom,mdss-dsi-panel-timings = [
    e6 38 26 00 68 6c 2a 3a 2c 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,mdss-dsi-force-clock-lane-hs;
 };
};
# 26 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-lgd-incell-sw49106-fhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-lgd-incell-sw49106-fhd-video.dtsi"
&mdss_mdp {
 dsi_lgd_incell_sw49106_fhd_video:
  qcom,mdss_dsi_lgd_incell_sw49106_fhd_video {
   qcom,mdss-dsi-panel-name =
    "lgd incell sw49106 fhd video";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2160>;
  qcom,mdss-dsi-h-front-porch = <8>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <92>;
  qcom,mdss-dsi-v-front-porch = <170>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [F8 3C 28 00 6E 72 2E
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2D>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [05 01 00 00 0B 00 02 35 00
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 51 FF
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 55 80
   39 01 00 00 00 00 02 B0 AC
   39 01 00 00 00 00 06 B1 46 00 80 14 85
   39 01 00 00 00 00 08 B3 05 08 14 00 1C 00 02
   39 01 00 00 00 00 10 B4 83 08 00 04 04 04 04 00
    00 00 00 00 00 00 00
   39 01 00 00 00 00 13 B5 03 1E 0B 02 29 00 00 00
    00 04 00 24 00 10 10 10 10 00
   39 01 00 00 00 00 0A B6 00 72 39 13 08 67 00 60 46
   39 01 00 00 00 00 05 B7 00 50 37 04
   39 01 00 00 00 00 0C B8 70 38 14 ED 08 04 00 01
    0A A0 00
   39 01 00 00 00 00 06 C0 8A 8F 18 C1 12
   39 01 00 00 00 00 07 C1 01 00 30 C2 C7 0F
   39 01 00 00 00 00 03 C2 2A 00
   39 01 00 00 00 00 07 C3 05 0E 0E 50 88 09
   39 01 00 00 00 00 04 C4 A2 E8 F4
   39 01 00 00 00 00 05 C5 C2 2A 4E 08
   39 01 00 00 00 00 03 C6 15 01
   39 01 00 00 00 00 07 CA 00 00 03 84 55 F5
   39 01 00 00 00 00 03 CB 3F A0
   39 01 00 00 00 00 09 CC F0 03 10 55 11 FC 34 34
   39 01 00 00 00 00 07 CD 11 50 50 90 00 F3
   39 01 00 00 00 00 07 CE A0 28 28 34 00 AB
   39 01 00 00 00 00 10 D0 10 1B 22 2A 35 42 4A 53 4D
    44 34 23 10 03 81
   39 01 00 00 00 00 10 D1 09 15 1C 25 31 3F 47 52 4F
    45 34 22 0E 01 83
   39 01 00 00 00 00 10 D2 10 1B 22 29 34 41 49 52 4E
    44 34 23 10 03 81
   39 01 00 00 00 00 10 D3 09 15 1C 24 30 3E 46 51 50
    45 34 22 0E 01 83
   39 01 00 00 00 00 10 D4 10 1B 22 2A 35 42 4A 53 4D
    44 34 23 10 03 81
   39 01 00 00 00 00 10 D5 09 15 1C 25 31 3F 47 52 4F
    45 34 22 0E 01 83
   39 01 00 00 00 00 0D E5 24 23 11 10 00 0A 08 06 04
    11 0E 23
   39 01 00 00 00 00 0D E6 24 23 11 10 01 0B 09 07 05
    11 0E 23
   39 01 00 00 00 00 07 E7 15 16 17 18 19 1A
   39 01 00 00 00 00 07 E8 1B 1C 1D 1E 1F 20
   39 01 00 00 00 00 05 ED 00 01 53 0C
   39 01 00 00 00 00 03 F0 B2 00
   39 01 00 00 00 00 05 F2 01 00 17 00
   39 01 00 00 64 00 07 F3 00 50 90 C9 00 01
   05 01 00 00 78 00 02 11 00
   05 01 00 00 05 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
   05 01 00 00 64 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 200>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 27 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-hx83100a-800p-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-hx83100a-800p-video.dtsi"
&mdss_mdp {
 dsi_boyi_hx83100a_800p_video: qcom,mdss_dsi_boyi_hx83100a_800p_video {
  qcom,mdss-dsi-panel-name = "hx83100a 800p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <800>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <40>;
  qcom,mdss-dsi-h-back-porch = <40>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <412>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 78 00 02 11 00
   39 01 00 00 14 00 02 29 00
   39 01 00 00 00 00 04 B9 83 10 0A
   39 01 00 00 00 00 08 C9 1F 00 08 1E 81 1E 00
   39 01 00 00 00 00 02 53 24
   39 01 00 00 05 00 02 55 02
   39 01 00 00 00 00 0A CA 40 3C 38 34 33 32 30 2C 28
  ];
  qcom,mdss-dsi-off-command = [05 01 00 00 96 00 02 28 00
          05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [
   9B 22 18 00 4A 4E 1C 26 1D 03 04 00
  ];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1f>;
  qcom,mdss-dsi-bl-min-level = <2>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";



  qcom,mdss-pan-physical-width-dimension = <107>;
  qcom,mdss-pan-physical-height-dimension = <172>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 5>, <1 50>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 28 "arch/arm64/boot/dts/qcom/msm8953-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <2850000>;
   qcom,supply-max-voltage = <2850000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };
 };
};

&dsi_truly_1080_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1a 08 09 05 03 04 a0];
};

&dsi_truly_1080_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1a 08 09 05 03 04 a0];
};

&dsi_r69006_1080p_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1b 08 09 05 03 04 a0];
};

&dsi_r69006_1080p_cmd{
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1b 08 09 05 03 04 a0];
};

&dsi_adv7533_1080p {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1b 08 09 05 03 04 a0];
};

&dsi_adv7533_720p {
 qcom,mdss-dsi-panel-timings-phy-v2 = [1e 1b 04 06 02 03 04 a0
  1e 1b 04 06 02 03 04 a0
  1e 1b 04 06 02 03 04 a0
  1e 1b 04 06 02 03 04 a0
  1e 0e 04 05 02 03 04 a0];
};

&dsi_truly_wuxga_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1c 08 09 05 03 04 a0];
};

&dsi_lgd_incell_sw49106_fhd_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1F 08 09 05 03 04 a0
  24 1F 08 09 05 03 04 a0
  24 1F 08 09 05 03 04 a0
  24 1F 08 09 05 03 04 a0
  24 1B 08 09 05 03 04 a0];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
};

&dsi_boyi_hx83100a_800p_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [1f 1c 05 06 03 03 04 a0
  1f 1c 05 06 03 03 04 a0
  1f 1c 05 06 03 03 04 a0
  1f 1c 05 06 03 03 04 a0
  1f 10 05 06 03 03 04 a0];
};
# 35 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3.dtsi" 2

&tlmm {
 pmx_mdss {
  mdss_dsi_active: mdss_dsi_active {
   mux {
    pins = "gpio61";
   };
   config {
    pins = "gpio61";
   };
  };
  mdss_dsi_suspend: mdss_dsi_suspend {
   mux {
    pins = "gpio61";
   };
   config {
    pins = "gpio61";
   };
  };
 };
};

&dsi_r69006_1080p_cmd {
 qcom,esd-check-enabled;
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi {
 hw-config = "single_dsi";
};

&mdss_dsi0 {
 lab-supply = <&lab_regulator>;
 ibb-supply = <&ibb_regulator>;
 /delete-property/ vdd-supply;

 qcom,dsi-pref-prim-pan = <&dsi_r69006_1080p_cmd>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-te-gpio = <&tlmm 24 0>;
 qcom,platform-reset-gpio = <&tlmm 61 0>;
};

&mdss_dsi1 {
 status = "disabled";
};

&labibb {
 status = "ok";
 qpnp,qpnp-labibb-mode = "lcd";
};

&dsi_r69006_1080p_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_r69006_1080p_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&int_codec {
 status = "disabled";
};

&pm8953_diangu_dig {
 status = "disabled";
};

&pm8953_diangu_analog {
 status = "disabled";
};

&ext_codec {
 status = "ok";
 qcom,model = "msm8953-sku3-tasha-snd-card";

 qcom,audio-routing =
  "AIF4 VI", "MCLK",
  "RX_BIAS", "MCLK",
  "DMIC0", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic0",
  "AMIC2", "MIC BIAS2",
  "MIC BIAS2", "Headset Mic",
  "DMIC2", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic2",
  "MIC BIAS1", "MICBIAS_REGULATOR",
  "MIC BIAS2", "MICBIAS_REGULATOR",
  "MIC BIAS3", "MICBIAS_REGULATOR",
  "SpkrLeft IN", "SPK1 OUT";

 qcom,cdc-us-euro-gpios;

 qcom,msm-mbhc-hphl-swh = <1>;

 qcom,wsa-max-devs = <1>;
 qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_213>;
 qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrLeft";
};

&slim_msm {
 status = "ok";
};

&dai_slim {
 status = "ok";
};

&wcd9xxx_intc {
 status = "ok";
};

&clock_audio {
 status = "ok";
};

&wcd9335 {
 status = "ok";
};

&wcd_rst_gpio {
 status = "ok";
};
# 28 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-common.dtsi" 2

&usb3 {
 vbus_dwc3-supply = <&smbcharger_charger_otg>;
};

&mdss_dsi1 {
 lab-supply = <&lab_regulator>;
 ibb-supply = <&ibb_regulator>;
};

&dsi_panel_pwr_supply {
 qcom,panel-supply-entry@2 {
  reg = <2>;
  qcom,supply-name = "lab";
  qcom,supply-min-voltage = <4600000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
 };

 qcom,panel-supply-entry@3 {
  reg = <3>;
  qcom,supply-name = "ibb";
  qcom,supply-min-voltage = <4600000>;
  qcom,supply-max-voltage = <6000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-post-on-sleep = <10>;
 };
};


# 1 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi"
# 1 "arch/arm64/boot/dts/qcom/mido/msm-audio-mido.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/msm-audio-mido.dtsi"
&int_codec {
 status = "ok";

 qcom,msm-hs-micbias-type = "internal";
 qcom,msm-spk-ext-pa = <&tlmm 96 0>;
 qcom,audio-routing =
  "RX_BIAS", "MCLK",
  "SPK_RX_BIAS", "MCLK",
  "INT_LDO_H", "MCLK",
  "MIC BIAS External", "Handset Mic",
  "MIC BIAS Internal2", "Headset Mic",
  "MIC BIAS External", "Secondary Mic",
  "AMIC1", "MIC BIAS External",
  "AMIC2", "MIC BIAS Internal2",
  "AMIC3", "MIC BIAS External";
 /delete-property/asoc-wsa-codec-names;
 /delete-property/asoc-wsa-codec-prefixes;
 /delete-property/msm-vdd-wsa-switch-supply;
 /delete-property/qcom,msm-vdd-wsa-switch-voltage;
 /delete-property/qcom,msm-vdd-wsa-switch-current;
};
# 15 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi"
&spmi_bus {
 qcom,pm8953@0 {
  qcom,power-on@800 {
                       qcom,store-hard-reset-reason;
   qcom,pon_1 {
    qcom,support-reset = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <0>;
    qcom,s2-type = <7>;
   };
   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
    qcom,pull-up = <1>;
   };
  };
                qcom,leds@a100 {
                        status = "okay";
                        compatible = "qcom,leds-qpnp";
                        reg = <0xa100 0x100>;
                        label = "mpp";
                        qcom,led_mpp_2 {
                                label = "mpp";
                                linux,name = "button-backlight";
                                linux,default-trigger = "none";
                                qcom,default-state = "off";
                                qcom,max-current = <5>;
                                qcom,current-setting = <5>;
                                qcom,id = <6>;
                                qcom,mode = "manual";
                                qcom,source-sel = <1>;
                                qcom,mode-ctrl = <0x61>;
                        };
                };
  /delete-node/ qcom,pm8953_typec@bf00;
 };

 qcom,pmi8950@2 {
  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
   /delete-node/ qcom,led_mpp_2;
  };
 };
};

&pm8953_gpios {
 gpio@c700 {
  status = "ok";
  qcom,master-en = <0>;
 };
};

&pmi8950_gpios {
 gpio@c000 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  qcom,out-strength = <2>;
  status = "okay";
 };
};

&qrd_batterydata {
 qcom,batt-id-range-pct = <5>;

# 1 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-sunwoda-4v4-4100mah.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-sunwoda-4v4-4100mah.dtsi"
qcom,qrd_msm8953_id1_4100mah {
 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <4100>;
 qcom,batt-id-kohm = <33>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "qrd_msm8953_sunwoda_4100mah";
 qcom,fastchg-current-ma = <2000>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,chg-rslow-comp-c1 = <3047055>;
 qcom,chg-rslow-comp-c2 = <3708812>;
 qcom,chg-rs-to-rslow = <1708063>;
 qcom,chg-rslow-comp-thr = <0x99>;
 qcom,checksum = <0x6FF9>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   DC 83 9E 7C
   CD 80 80 76
   60 83 FD 6E
   04 89 50 94
   38 82 24 99
   C7 B7 F4 C3
   56 0F 06 88
   F9 7D BA 81
   0F 7C 54 83
   B3 69 2B 7A
   FE 87 4B 82
   DA 99 33 BD
   45 CA 58 0D
   13 10 39 58
   14 70 DA FC
   3A 36 CF 46
   1E 42 00 00
   5D 46 C4 3B
   0A 44 00 00
   00 00 00 00
   00 00 00 00
   AD 72 EE 70
   73 58 12 88
   E9 75 4D 68
   47 61 B0 7A
   24 74 10 53
   19 74 5B AA
   23 44 69 3E
   67 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 84 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-sunwoda-ATL-4v4-4100mah.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-sunwoda-ATL-4v4-4100mah.dtsi"
qcom,2728170_mido_sunwoda_4100mah_averaged_masterslave_jan3rd2017 {
 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <4100>;
 qcom,batt-id-kohm = <40>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "qrd_msm8953_sunwoda_atl_4100mah";
 qcom,chg-rslow-comp-c1 = <3159320>;
 qcom,chg-rslow-comp-c2 = <4074348>;
 qcom,chg-rs-to-rslow = <921524>;
 qcom,chg-rslow-comp-thr = <0x9C>;
 qcom,checksum = <0xDC57>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   DC 83 AD 7C
   04 81 2F 77
   5E 83 68 6E
   C6 88 02 94
   34 82 87 99
   7C BC F0 C8
   57 0F 11 88
   BA 7E 69 82
   D1 7C 48 83
   1C 72 05 75
   09 6D 53 82
   5A 99 80 BC
   1E C9 60 0C
   EC 0F E8 59
   14 70 DA FC
   59 32 B3 45
   5F 28 00 00
   05 47 6C 38
   6E 33 00 00
   00 00 00 00
   00 00 00 00
   8A 70 78 6A
   BA 7E 25 88
   28 7C B2 71
   DF 6C 90 78
   2E 74 DB 68
   FD 5B BA A1
   32 86 68 DC
   66 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 85 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-coslight-4v4-4100mah.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-coslight-4v4-4100mah.dtsi"
qcom,2786095_mido_coslight_4100mah_averaged_masterslave_feb3rd2017 {
 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <4100>;
 qcom,batt-id-kohm = <50>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "qrd_msm8953_coslight_4100mah";
 qcom,chg-rslow-comp-c1 = <3439671>;
 qcom,chg-rslow-comp-c2 = <5394943>;
 qcom,chg-rs-to-rslow = <823652>;
 qcom,chg-rslow-comp-thr = <0xAE>;
 qcom,checksum = <0xF02E>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   DF 83 B4 7C
   E0 80 A2 76
   56 83 B7 5E
   DF 82 41 8E
   40 82 BC 98
   C2 B6 78 C2
   57 17 EA 83
   B7 7C CA 80
   59 76 4F 83
   37 6B 71 78
   EE 86 41 82
   FA 99 50 BD
   65 CA 55 0D
   07 10 F0 58
   14 70 DA FC
   05 3E F6 35
   FE 12 00 00
   3B 3D 7B 30
   92 45 00 00
   00 00 00 00
   00 00 00 00
   7B 6A 86 69
   1C 68 1C 7B
   0C 6C 60 60
   63 6A F6 7A
   BF 64 C1 58
   C0 84 BB 7E
   1B C9 61 20
   5F A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 86 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-desay-lisheng-4v4-4100mah.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-desay-lisheng-4v4-4100mah.dtsi"
qcom,2781148_mido_desay_4100mah_averaged_masterslave_feb3rd2017 {
 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <4100>;
 qcom,batt-id-kohm = <62>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "batterydata-qrd-desay-lisheng-4v4-4100mah";
 qcom,chg-rslow-comp-c1 = <2747468>;
 qcom,chg-rslow-comp-c2 = <3764702>;
 qcom,chg-rs-to-rslow = <770184>;
 qcom,chg-rslow-comp-thr = <0xA2>;
 qcom,checksum = <0x3826>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   F0 83 6D 7D
   90 81 15 7C
   5C 83 50 67
   0E 83 A6 8D
   22 82 AE 9A
   28 BE B5 CB
   5A 0E FC 83
   78 7D 8C 81
   0B 7C 62 83
   D4 65 5D 88
   2D 94 57 82
   BB 99 28 BD
   42 CA 52 0D
   2A 10 98 59
   14 70 DA FC
   09 44 6E 3D
   AF 39 00 00
   23 47 66 38
   AF 31 00 00
   00 00 00 00
   00 00 00 00
   28 6B 33 6A
   E6 70 BF 88
   0C 74 27 69
   7B 5A 38 80
   26 6E 19 68
   25 6E 46 A1
   1D D3 5A 1B
   5C A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 87 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-desay-4v4-4100mah.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/batterydata-qrd-desay-4v4-4100mah.dtsi"
qcom,2508175_bn41hdesay_4100mah_averaged_masterslave_jun27th2016 {
 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <4100>;
 qcom,batt-id-kohm = <82>;
 qcom,battery-beta = <3435>;
 qcom,battery-type = "qrd_msm8953_desay_4100mah";
 qcom,fastchg-current-ma = <2000>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,chg-rslow-comp-c1 = <2760396>;
 qcom,chg-rslow-comp-c2 = <3348384>;
 qcom,chg-rs-to-rslow = <870409>;
 qcom,chg-rslow-comp-thr = <0x99>;
 qcom,checksum = <0xFA46>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   DE 83 BE 7C
   15 81 58 77
   62 83 13 74
   3F 89 50 94
   1D 82 DE 99
   AC BC 0C C9
   56 10 10 88
   A4 7E 60 82
   D2 7C 48 83
   30 72 2E 75
   75 6D 4E 82
   80 99 A9 BC
   5C C9 5E 0C
   C9 0F 82 5A
   14 70 DA FC
   20 2F 05 46
   07 41 00 00
   FF 4C 56 3B
   AF 41 00 00
   00 00 00 00
   00 00 00 00
   4D 70 1A 6A
   C9 74 9E 89
   9F 77 D2 70
   A3 58 9F 81
   91 74 A5 68
   7D 66 B5 9B
   2F 05 63 F3
   64 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 88 "arch/arm64/boot/dts/qcom/mido/msm8953-general-mido.dtsi" 2
 /delete-node/ qcom,qrd_msm8937_sku1_2920mah;

};


&pmi8950_charger {
 qcom,float-voltage-mv = <4400>;
 qcom,resume-delta-mv = <50>;
 qcom,charge-unknown-battery;
 qcom,override-usb-current;
 qcom,fastchg-current-comp = <1200>;
 qcom,float-voltage-comp = <16>;
 qcom,thermal-mitigation = <3000 2500 2000 2000 1000 500 0>;
 /delete-property/ qcom,parallel-usb-min-current-ma;
 /delete-property/ qcom,parallel-usb-9v-min-current-ma;
 /delete-property/ qcom,parallel-allowed-lowering-ma;
 /delete-property/ qcom,chg-led-sw-controls;
 /delete-property/ qcom,chg-led-support;
 /delete-property/ qcom,external-typec;
 /delete-property/ qcom,typec-psy-name;
 /delete-property/ qcom,autoadjust-vfloat;
};

&pmi8950_fg {
 qcom,resume-soc = <99>;
 qcom,fg-cutoff-voltage-mv = <3400>;
 qcom,fg-cc-cv-threshold-mv = <4380>;
 qcom,fg-vbat-estimate-diff-mv = <200>;
 qcom,thermal-coefficients = [c8 86 c1 50 d3 37];
 qcom,cold-bat-decidegc = <0>;
 qcom,cool-bat-decidegc = <150>;
 qcom,warm-bat-decidegc = <450>;
 qcom,fg-restore-batt-info;

};

&pmi8950_pwm {
 status = "okay";
};

&wled {
 /delete-property/ qcom,en-ext-pfet-sc-pro;
};

&flash_led {
 pmi8950_flash1: qcom,flash_1 {
  label = "flash";
  qcom,led-name = "led:flash_1";
  qcom,default-led-trigger = "flash1_trigger";
  qcom,max-current = <1000>;
  qcom,duration = <1280>;
  qcom,id = <1>;
  qcom,current = <625>;
 };

 pmi8950_torch1: qcom,torch_1 {
  label = "torch";
  qcom,led-name = "led:torch_1";
  qcom,default-led-trigger = "torch1_trigger";
  qcom,max-current = <200>;
  qcom,id = <1>;
  qcom,current = <120>;
 };
};

&pmi_haptic {
 qcom,vmax-mv = <3000>;
};

&soc {
 qcom,mpm@601d4 {
  qcom,gpio-map = <3 38 >,
                        <4 1 >,
                        <5 5 >,
                        <6 9 >,
                        <8 37>,
                        <9 36>,
                        <10 13>,
                        <11 35>,
                        <12 17>,
                        <13 21>,
                        <14 54>,
                        <15 34>,
                        <16 31>,
                        <17 58>,
                        <18 28>,
                        <19 42>,
                        <20 25>,
                        <21 12>,
                        <22 43>,
                        <23 44>,
                        <24 45>,
                        <25 46>,
                        <26 48>,
                        <27 65>,
                        <28 93>,
                        <29 97>,
                        <30 63>,
                        <31 70>,
                        <32 71>,
                        <33 72>,
                        <34 81>,
                        <35 85>,
                        <36 90>,
                        <50 67>,
                        <51 73>,
                        <52 74>,
                        <53 62>,
                        <59 59>,
                        <60 60>,
                        <61 61>,
                        <62 86>,
                        <63 87>,
                        <64 91>,
                        <65 129>,
                        <66 130>,
                        <67 131>,
                        <68 132>,
                        <69 133>,
                        <70 137>,
                        <71 138>,
                        <72 139>,
                        <73 140>,
                        <74 141>,
                        <0xff 24>,
                        <0xff 88>;
  };
 sn_fuse: snfuse@0xa4128 {
  compatible = "qcom,sn-fuse";
  reg = <0xa4128 0x4>;
  reg-names = "sn-base";
 };

 qcom_seecom: qseecom@84a00000 {
                compatible = "qcom,qseecom";
                reg = <0x84a00000 0x1900000>;
                reg-names = "secapp-region";
                qcom,hlos-num-ce-hw-instances = <1>;
                qcom,hlos-ce-hw-instance = <0>;
                qcom,qsee-ce-hw-instance = <0>;
                qcom,disk-encrypt-pipe-pair = <2>;
                qcom,support-fde;
                qcom,msm-bus,name = "qseecom-noc";
                qcom,msm-bus,num-cases = <4>;
                qcom,msm-bus,num-paths = <1>;
                qcom,support-bus-scaling;
                qcom,msm-bus,vectors-KBps =
                        <55 512 0 0>,
                        <55 512 0 0>,
                        <55 512 120000 1200000>,
                        <55 512 393600 3936000>;
                clocks = <&clock_gcc 0x37a21414>,
                         <&clock_gcc 0x00d390d2>,
                         <&clock_gcc 0x94de4919>,
                         <&clock_gcc 0xd4415c9b>;
                clock-names = "core_clk_src", "core_clk",
                                "iface_clk", "bus_clk";
                qcom,ce-opp-freq = <100000000>;
        };

        /delete-node/ qseecom@85b00000;

 pwm_ir {
                compatible = "pwm-ir";
                pwms = <&pmi8950_pwm 0 0>;
                reg-id = "vdd";
                vdd-supply = <&pm8953_l8>;
        };

        goodix_fp {
                compatible = "goodix,fingerprint";
                spi-max-frequency = <1000000>;
                input-device-name = "gf3208";
                interrupt-parent = <&tlmm>;
                interrupts = <9 0x0>;

                goodix,gpio_reset = <&tlmm 140 0>;
                goodix,gpio_irq = <&tlmm 48 0>;

                clock-names = "iface_clk", "core_clk";
                clocks = <&clock_gcc 0x8caa5b4f>,
                <&clock_gcc 0x759a76b0>;

                pinctrl-names = "goodixfp_spi_active",
                        "goodixfp_reset_reset",
                        "goodixfp_reset_active",
                        "goodixfp_irq_active";

                pinctrl-0 = <&goodix_spi_active>;
                pinctrl-1 = <&goodix_reset_reset>;
                pinctrl-2 = <&goodix_reset_active>;
                pinctrl-3 = <&goodix_irq_active>;
        };

 fpc1020 {
                compatible = "fpc,fpc1020";
                spi-max-frequency = <1000000>;
                input-device-name = "fpc1020";
                interrupt-parent = <&tlmm>;
                interrupts = <9 0x0>;

                fpc,gpio_rst = <&tlmm 140 0>;
                fpc,gpio_irq = <&tlmm 48 0>;

                clock-names = "iface_clk", "core_clk";
                clocks = <&clock_gcc 0x8caa5b4f>,
                <&clock_gcc 0x759a76b0>;

                pinctrl-names = "fpc1020_spi_active",
                        "fpc1020_reset_reset",
                        "fpc1020_reset_active",
                        "fpc1020_irq_active";

                pinctrl-0 = <&fpc_spi_active>;
                pinctrl-1 = <&fpc_reset_reset>;
                pinctrl-2 = <&fpc_reset_active>;
                pinctrl-3 = <&fpc_irq_active>;
        };

 i2c@78b7000 {
                focaltech@38 {
                        compatible = "focaltech,5435";
                        reg = <0x38>;
                        interrupt-parent = <&tlmm>;
                        interrupts = <65 0x2>;
                        vdd-supply = <&pm8953_l10>;
                        vcc_i2c-supply = <&pm8953_l6>;

                        pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
                                                        "pmx_ts_release";
                        pinctrl-0 = <&ts_int_active &ts_reset_active>;
                        pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
                        pinctrl-2 = <&ts_release>;
                        focaltech,name = "ft5435";
                        focaltech,family-id = <0x54>;
                        focaltech,reset-gpio = <&tlmm 64 0x0>;
                        focaltech,irq-gpio = <&tlmm 65 0x2008>;
                        focaltech,display-coords = <0 0 1080 1920>;
                        focaltech,panel-coords = <0 0 1080 1920>;
                        focaltech,no-force-update;
                        focaltech,i2c-pull-up;
                        focaltech,group-id = <1>;
                        focaltech,hard-reset-delay-ms = <200>;
                        focaltech,soft-reset-delay-ms = <200>;
                        focaltech,num-max-touches = <10>;
                        focaltech,fw-delay-aa-ms = <2>;
                        focaltech,fw-delay-55-ms = <2>;
                        focaltech,fw-upgrade-id1 = <0x54>;
                        focaltech,fw-upgrade-id2 = <0x2c>;
                        focaltech,fw-delay-readid-ms = <10>;
                        focaltech,fw-delay-era-flsh-ms = <2000>;
                        focaltech,fw-auto-cal;
                        focaltech,fw-vkey-support;
                        focaltech,resume-in-workqueue;
                        focaltech,num-virtual-key = <3>;
                        focal,virtual_key_1 = <172 500 2040>;
                        focal,virtual_key_2 = <139 200 2040>;
                        focal,virtual_key_3 = <158 800 2040>;
                };

  imagis@50 {
                        compatible = "imagis,ist30xx-ts";
                        reg = <0x50>;
                        interrupt-parent = <&tlmm>;
                        interrupts = <65 0x2>;
                        vdd-supply = <&pm8953_l10>;
                        vcc_i2c-supply = <&pm8953_l6>;

                        pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
                                        "pmx_ts_release";
                        pinctrl-0 = <&ts_int_active &ts_reset_active>;
                        pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
                        pinctrl-2 = <&ts_release>;
                        imagis,reset-gpio = <&tlmm 64 0x0>;
                        imagis,irq-gpio = <&tlmm 65 0x2008>;
                        imagis,i2c-pull-up;
                };

  goodix_ts@14 {
   compatible = "goodix,gt9xx";
   reg = <0x14>;
   interrupt-parent = <&tlmm>;
   interrupts = <65 0x0>;
   pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
   "pmx_ts_release";
   pinctrl-0 = <&ts_int_active &ts_reset_active>;
   pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
   pinctrl-2 = <&ts_release>;
   vdd_ana-supply = <&pm8953_l10>;
   vcc_i2c-supply = <&pm8953_l6>;
   goodix,rst-gpio = <&tlmm 64 0x0>;
   goodix,irq-gpio = <&tlmm 65 0x2008>;
   goodix,cfg-group0 = [45 38 04 80 07 0A 35 41 01 0A
     26 0B 5A 32 05 05 00 00 00 00
     00 00 05 14 14 26 14 8C 2E 0E
     4A 4C F4 0A F4 0A 00 BA 33 11
     00 00 00 00 00 05 03 28 78 96
     3A 1E 5A 8F 90 03 00 00 00 04
     CE 21 00 B0 29 28 98 34 00 87
     41 60 7B 51 00 7B 18 38 60 00
     F0 55 40 AA A0 27 00 04 53 00
     00 00 00 00 00 02 00 00 00 00
     00 00 00 00 00 00 3C 00 00 00
     00 28 02 04 06 08 0A 0C 0E 10
     12 14 16 18 1A 1C 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 02 04 06 08 0A 0C 0F
     10 12 13 14 16 18 1C 1D 1E 1F
     20 21 22 24 26 28 29 2A 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 23 01];
   goodix,cfg-group1 = [49 38 04 80 07 0A 3D 49 01 48
     50 0F 50 41 03 65 00 00 00 00
     00 00 0F 16 1A 23 14 87 27 DD
     50 52 E7 07 E7 07 00 42 33 91
     0A 00 00 00 00 83 C4 14 14 C8
     02 3C 64 8F D0 03 05 1E 00 04
     93 3F 00 8A 46 00 82 4D 00 7C
     55 00 76 5F 00 76 18 38 60 00
     F7 55 40 99 99 17 00 00 D1 00
     00 00 00 00 00 02 00 00 05 28
     00 00 00 00 00 28 64 00 00 00
     00 50 0C 0B 0A 09 08 07 06 05
     04 03 02 01 00 0D 0E 0F 10 11
     12 13 14 15 16 17 18 19 1A FF
     FF FF 29 28 24 22 20 1F 1E 0A
     08 06 05 04 02 00 FF FF FF 00
     00 00 00 00 00 00 00 00 28 32
     3C 10 23 28 0F 00 00 00 00 00
     00 00 0F 4B 00 00 00 00 00 00
     1E 50 00 00 00 05 00 00 00 00
     01 14 78 1A 19 3C 28 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 83 01];
  };

        };

 i2c@78b6000 {
                aw2013@45 {
                        compatible = "awinic,aw2013";
                        reg = <0x45>;
                        vdd-supply = <&pm8953_l10>;
                        vcc-supply = <&pm8953_l5>;

                        aw2013,red {
                                aw2013,name = "red";
                                aw2013,id = <0>;
                                aw2013,max-brightness = <255>;
                                aw2013,max-current = <1>;
                                aw2013,rise-time-ms = <3>;
                                aw2013,hold-time-ms = <1>;
                                aw2013,fall-time-ms = <3>;
                                aw2013,off-time-ms = <3>;
                        };

                        aw2013,green {
                                aw2013,name = "green";
                                aw2013,id = <1>;
                                aw2013,max-brightness = <255>;
                                aw2013,max-current = <1>;
                                aw2013,rise-time-ms = <3>;
                                aw2013,hold-time-ms = <1>;
                                aw2013,fall-time-ms = <3>;
                                aw2013,off-time-ms = <3>;
                        };

                        aw2013,blue {
                                aw2013,name = "blue";
                                aw2013,id = <2>;
                                aw2013,max-brightness = <255>;
                                aw2013,max-current = <1>;
                                aw2013,rise-time-ms = <3>;
                                aw2013,hold-time-ms = <1>;
                                aw2013,fall-time-ms = <3>;
                                aw2013,off-time-ms = <3>;
                        };
                };
        };
};

&usb3 {
 qcom,detect-dpdm-floating;
};

&qusb_phy {
 qcom,qusb-phy-init-seq = <0xF8 0x80
     0x53 0x84
     0x93 0x88
     0xCf 0x8C
     0x14 0x9C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x00 0x90
     0x9F 0x1C
     0x00 0x18>;
};


&pm8953_diangu_dig {
 status = "ok";
};

&pm8953_diangu_analog {
 status = "ok";
};

&ext_codec {
 status = "disabled";
};

&slim_msm {
 status = "disabled";
};

&dai_slim {
 status = "disabled";
};

&clock_audio {
 status = "disabled";
};

&wcd9335 {
 status = "disabled";
};

&wcd_rst_gpio {
 status = "disabled";
};

&wcd9xxx_intc {
 status = "disabled";
};

&firmware {
 android {
  fstab {
   vendor {
    dev = "/dev/block/platform/soc/7824900.sdhci/by-name/cust";
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi"
# 1 "arch/arm64/boot/dts/qcom/mido/dsi-panel-nt35532-fhd-video.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/dsi-panel-nt35532-fhd-video.dtsi"
&mdss_mdp {
 dsi_nt35532_fhd_vid: qcom,mdss_dsi_nt35532_fhd_video {
  qcom,mdss-dsi-panel-name = "nt35532 fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <124>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <7>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 01 00 02 ff 04
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 08 05
    29 01 00 00 01 00 02 ff 05
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 d6 22
    29 01 00 00 00 00 02 ff 00
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 35 00
    29 01 00 00 00 00 02 51 ff
    29 01 00 00 00 00 02 53 2c
    29 01 00 00 00 00 02 55 00
    29 01 00 00 00 00 02 d3 0E
    29 01 00 00 00 00 02 d4 07
    29 01 00 00 78 00 02 11 00
    29 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [29 01 00 00 00 00 02 ff 00
    05 01 00 00 14 00 02 28 00
    05 01 00 00 3C 00 02 10 00
    29 01 00 00 00 00 02 ff 00
    29 01 00 00 14 00 02 4F 01];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [7d 25 1d 00 37 33
    22 27 1e 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-pan-physical-width-dimension = <69>;
  qcom,mdss-pan-physical-height-dimension = <122>;
 };
};
# 15 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/dsi-panel-nt35596-fhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/mido/dsi-panel-nt35596-fhd-video.dtsi"
&mdss_mdp {
 dsi_nt35596_fhd_vid: qcom,mdss_dsi_nt35596_fhd_video {
  qcom,mdss-dsi-panel-name = "nt35596 fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <128>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <10>;
  qcom,mdss-dsi-v-front-porch = <9>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 01 00 02 ff 00
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 35 00
    29 01 00 00 00 00 02 36 00
    29 01 00 00 00 00 02 51 ff
    29 01 00 00 00 00 02 53 2c
    29 01 00 00 00 00 02 55 00
    29 01 00 00 00 00 02 d3 0C
    29 01 00 00 00 00 02 d4 09
    29 01 00 00 00 00 02 ff 01
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 72 21
    29 01 00 00 00 00 02 FF 05
    29 01 00 00 00 00 02 Fb 01
    29 01 00 00 00 00 02 e7 80
    29 01 00 00 00 00 02 FF 00
    29 01 00 00 78 00 02 11 00
    29 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 5>, <0 5>, <1 5>, <0 5>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-valid-params = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-pan-physical-width-dimension = <69>;
  qcom,mdss-pan-physical-height-dimension = <122>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/dsi-panel-nt35596-tianma-fhd-video.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/dsi-panel-nt35596-tianma-fhd-video.dtsi"
&mdss_mdp {
 dsi_nt35596_tianma_fhd_vid: qcom,mdss_dsi_nt35596_tianma_fhd_video {
  qcom,mdss-dsi-panel-name = "nt35596 tianma fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <14>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 01 00 02 ff 04
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 08 05
    29 01 00 00 01 00 02 ff 00
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 35 00
    29 01 00 00 00 00 02 36 00
    29 01 00 00 00 00 02 51 ff
    29 01 00 00 00 00 02 53 2c
    29 01 00 00 00 00 02 55 00
    29 01 00 00 00 00 02 d3 06
    29 01 00 00 00 00 02 d4 0e
    29 01 00 00 00 00 02 ff 01
    29 01 00 00 00 00 02 fb 01
    29 01 00 00 00 00 02 72 21
    29 01 00 00 00 00 02 6D 33
    29 01 00 00 00 00 02 FF 05
    29 01 00 00 00 00 02 Fb 01
    29 01 00 00 00 00 02 E7 80
    29 01 00 00 00 00 02 FF 00
    29 01 00 00 78 00 02 11 00
    29 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [29 01 00 00 00 00 02 FF 00
    05 01 00 00 14 00 02 28 00
    05 01 00 00 3C 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2f>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 5>, <0 5>, <1 5>, <0 5>, <1 20>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-pan-physical-width-dimension = <69>;
  qcom,mdss-pan-physical-height-dimension = <122>;
 };
};
# 17 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/dsi-panel-otm1911-fhd-video.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/dsi-panel-otm1911-fhd-video.dtsi"
&mdss_mdp {
 dsi_otm1911_fhd_vid: qcom,mdss_dsi_otm1911_fhd_video {
  qcom,mdss-dsi-panel-name = "otm1911 fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <24>;
  qcom,mdss-dsi-h-back-porch = <24>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <14>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 04 FF 19 11 01
    39 01 00 00 00 00 02 00 80
    39 01 00 00 00 00 03 FF 19 11
    39 01 00 00 00 00 02 00 C0
    39 01 00 00 00 00 0D CB FE F4 F4 F4 00 00 00 00 F4 07 00 00

    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 02 E0 00
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 26 E1 d6 de fa 1e 40 37 55 87 b1 55 95 c7 f0 15 95 41 68 dd 06
     9a 2b 52 72 99 aa ca d3 07 42 fa 66 8a c5 ef ff ff 03
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 26 E2 d6 de fc 1e 40 34 4d 7d a9 55 8c b4 e1 05 95 31 59 cc f4
     5a 17 40 5f 80 aa ad b8 e7 27 ea 4b 6d aa e5 ff ff 03
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 26 E3 00 26 72 b3 00 da 02 46 7e 54 6f a2 d4 fe 55 2f 5a d0 fb
     5a 21 4a 69 8f aa c0 c8 f8 36 ea 5d 80 c0 ee ff ff 03
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 26 E4 a5 b2 d4 f6 00 0e 2f 68 91 55 78 aa d4 fb 55 2a 52 c7 f0
     5a 14 3b 5a 7e aa a9 af db 1a ea 3f 64 a3 e3 ff ff 03
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 26 E5 ba c4 e3 02 40 1b 3d 73 9b 55 83 b6 e2 08 95 38 60 d7 00
     9a 26 4d 6d 91 aa c9 d7 10 4a fa 6c 8f c7 f0 ff ff 03

    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 26 E6 52 43 57 72 55 81 8f ae d0 55 b0 d3 f8 1a 95 40 66 d8 ff
     5a 21 4b 69 90 aa b7 c3 fa 39 ea 58 7a b2 e7 ff ff 03

    39 01 00 00 00 00 02 00 80
    39 01 00 00 00 00 07 D8 03 fc 04 00 03 ff
    39 01 00 00 00 00 02 00 90
    39 01 00 00 00 00 07 D8 03 c6 03 e3 04 00
    39 01 00 00 00 00 02 00 A0
    39 01 00 00 00 00 07 D8 04 00 03 e4 03 bf
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 02 94 00
    39 01 00 00 00 00 02 00 A0
    39 01 00 00 00 00 0d D6 0f 10 0f 14 18 12 10 0d 0e 12 12 11
    39 01 00 00 00 00 02 00 B0
    39 01 00 00 00 00 0d D6 97 8d ce 91 df e5 b3 99 8f 8a 92 9a
    39 01 00 00 00 00 02 00 C0
    39 01 00 00 00 00 0d D6 90 89 9a 8d 80 85 a3 91 8a 87 8c 91
    39 01 00 00 00 00 02 00 D0
    39 01 00 00 00 00 0d D6 89 98 9a 85 85 8e 91 88 85 83 86 89

    39 01 00 00 00 00 02 00 80
    39 01 00 00 00 00 0d ca ab a5 a1 9c 98 94 90 8d 8a 87 84 82
    39 01 00 00 00 00 02 00 90
    39 01 00 00 00 00 0a ca f8 ff 00 fc ff cc fa ff 66

    39 01 00 00 00 00 02 00 b0
    39 01 00 00 00 00 02 ca 03

    39 01 00 00 00 00 02 51 FF
    39 01 00 00 00 00 02 53 2c
    39 01 00 00 00 00 02 55 00

    39 01 00 00 78 00 02 11 00
    39 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 04 FF 19 11 01
    39 01 00 00 00 00 02 00 80
    39 01 00 00 00 00 03 FF 19 11
    39 01 00 00 00 00 02 00 90
    39 01 00 00 00 00 02 b3 34
    39 01 00 00 32 00 02 28 00
    39 01 00 00 78 00 02 10 00
    ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9C>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-pan-physical-width-dimension = <69>;
  qcom,mdss-pan-physical-height-dimension = <122>;
 };
};
# 18 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/dsi-panel-r63350-ebbg-fhd-video.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/dsi-panel-r63350-ebbg-fhd-video.dtsi"
&mdss_mdp {
 dsi_r63350_ebbg_fhd_vid: qcom,mdss_dsi_r63350_ebbg_fhd_video {
  qcom,mdss-dsi-panel-name = "r63350_ebbg fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <84>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <3>;
  qcom,mdss-dsi-v-front-porch = <16>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 02 B0 04
    39 01 00 00 00 00 02 51 ff
    39 01 00 00 00 00 02 53 2c
    39 01 00 00 00 00 02 55 00
    39 01 00 00 0a 00 02 29 00
    39 01 00 00 78 00 02 11 00
    ];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;

  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-valid-params = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-pan-physical-width-dimension = <69>;
  qcom,mdss-pan-physical-height-dimension = <122>;
 };
};
# 19 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/dsi-panel-ili9885-boe-fhd-video.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/dsi-panel-ili9885-boe-fhd-video.dtsi"
&mdss_mdp {
 dsi_ili9885_boe_fhd_vid: qcom,mdss_dsi_ili9885_boe_fhd_video {
  qcom,mdss-dsi-panel-name = "ili9885 boe fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <44>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 35 00
    29 01 00 00 00 00 03 51 0F ff
    29 01 00 00 00 00 02 53 2c
    29 01 00 00 00 00 02 55 00
    29 01 00 00 78 00 02 11 00
    29 01 00 00 05 00 02 29 00
    ];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A
    06 01 00 01 05 00 01 0F
    06 01 00 01 05 00 01 E5
    06 01 00 01 05 00 01 D5];
  qcom,mdss-dsi-panel-status-command-mode = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-check-mode = "TE_check_NT35596";
  qcom,mdss-dsi-panel-status-read-length = <1 1 4 5>;
  qcom,mdss-dsi-panel-status-valid-params = <1 1 4 5>;
  qcom,mdss-dsi-panel-status-value = <0x9C 0xC0 0xf6 0xf6 0x6d 0x34 0x8b 0x00 0x00 0x00 0x01>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
  qcom,mdss-pan-physical-width-dimension = <69>;
  qcom,mdss-pan-physical-height-dimension = <122>;
 };
};
# 20 "arch/arm64/boot/dts/qcom/mido/msm8953-display-mido.dtsi" 2

&dsi_nt35532_fhd_vid {
        qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
                24 1f 08 09 05 03 04 a0
                24 1f 08 09 05 03 04 a0
                24 1f 08 09 05 03 04 a0
                24 1b 08 09 05 03 04 a0];
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35596_fhd_vid {
        qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
                24 1f 08 09 05 03 04 a0
                24 1f 08 09 05 03 04 a0
                24 1f 08 09 05 03 04 a0
                24 1b 08 08 05 03 04 a0];
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35596_tianma_fhd_vid {
        qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 08 09 05 03 04 a0
                23 1e 08 09 05 03 04 a0
                23 1e 08 09 05 03 04 a0
                23 1e 08 09 05 03 04 a0
                23 1a 08 09 05 03 04 a0];
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_otm1911_fhd_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1E 07 08 05 03 04 a0
  23 1E 07 08 05 03 04 a0
  23 1E 07 08 05 03 04 a0
  23 1E 07 08 05 03 04 a0
  23 18 07 08 05 03 04 a0];
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_r63350_ebbg_fhd_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1b 08 09 05 03 04 a0];
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_ili9885_boe_fhd_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1B 08 09 05 03 04 a0];
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&mdss_dsi0 {
        qcom,dsi-pref-prim-pan = <&dsi_nt35596_fhd_vid>;
};

&mdss_dsi0_pll {
        /delete-property/ qcom,dsi-pll-ssc-en;
        /delete-property/ qcom,dsi-pll-ssc-mode;
};

&mdss_dsi1_pll {
        /delete-property/ qcom,dsi-pll-ssc-en;
        /delete-property/ qcom,dsi-pll-ssc-mode;
};

&mdss_te_active {
        mux {
                function = "gpio";
        };
};

&mdss_te_suspend {
        mux {
                function = "gpio";
        };
};
# 17 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/msm8953-camera-sensor-qrd-mido.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/msm8953-camera-sensor-qrd-mido.dtsi"
&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};

&cci {
 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  reg = <0x0>;
  qcom,eeprom-name = "qtech_s5k3l8";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xA0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <6>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xA0>;
  qcom,mem0 = <5 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xA0>;
  qcom,mem1 = <6 0x000C 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xA0>;
  qcom,mem2 = <13 0x0019 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xA0>;
  qcom,mem3 = <1769 0x0027 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xA0>;
  qcom,mem4 = <899 0x0711 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xA0>;
  qcom,mem5 = <3 0x0D99 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  qcom,eeprom-name = "ofilm_s5k3l8";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xB0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <9>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xB0>;
  qcom,mem0 = <1 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xB0>;
  qcom,mem1 = <1 0x000B 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xB0>;
  qcom,mem2 = <3 0x0015 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xB0>;
  qcom,mem3 = <5 0x0019 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xB0>;
  qcom,mem4 = <1 0x0021 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xB0>;
  qcom,mem5 = <6 0x002A 2 0 1 0>;

  qcom,page6 = <0 0 0 0 0 0>;
  qcom,poll6 = <0 0 0 0 0 0>;
  qcom,saddr6 = <0xB0>;
  qcom,mem6 = <6 0x0038 2 0 1 0>;

  qcom,page7 = <0 0 0 0 0 0>;
  qcom,poll7 = <0 0 0 0 0 0>;
  qcom,saddr7 = <0xB0>;
  qcom,mem7 = <1769 0x003F 2 0 1 0>;

  qcom,page8 = <0 0 0 0 0 0>;
  qcom,poll8 = <0 0 0 0 0 0>;
  qcom,saddr8 = <0xB0>;
  qcom,mem8 = <901 0x0729 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  reg = <0x2>;
  qcom,eeprom-name = "sunny_s5k3l8";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xB0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <7>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xB0>;
  qcom,mem0 = <2 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xB0>;
  qcom,mem1 = <3 0x0005 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xB0>;
  qcom,mem2 = <5 0x000C 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xB0>;
  qcom,mem3 = <7 0x0019 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xB0>;
  qcom,mem4 = <1769 0x0027 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xB0>;
  qcom,mem5 = <899 0x0711 2 0 1 0>;

  qcom,page6 = <0 0 0 0 0 0>;
  qcom,poll6 = <0 0 0 0 0 0>;
  qcom,saddr6 = <0xB0>;
  qcom,mem6 = <3 0x0D99 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
  /delete-property/ qcom,sensor-mode;
 };

 eeprom3: qcom,eeprom@3 {
  cell-index = <3>;
  reg = <0x3>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <1>;

  qcom,eeprom-name = "qtech_s5k5e8";
  qcom,slave-addr = <0x20>;
  qcom,num-blocks = <8>;

  qcom,page0 = <1 0x0A02 2 0x4 1 0>;
  qcom,pageen0 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll0 = <0 0x0 2 0 1 0>;
  qcom,mem0 = <64 0x0A04 2 0 1 0>;

  qcom,page1 = <1 0x0A02 2 0x5 1 0>;
  qcom,pageen1 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll1 = <0 0x0 2 0 1 0>;
  qcom,mem1 = <64 0x0A04 2 0 1 0>;

  qcom,page2 = <1 0x0A02 2 0x6 1 0>;
  qcom,pageen2 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll2 = <0 0x0 2 0 1 0>;
  qcom,mem2 = <64 0x0A04 2 0 1 0>;

  qcom,page3 = <1 0x0A02 2 0x7 1 0>;
  qcom,pageen3 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll3 = <0 0x0 2 0 1 0>;
  qcom,mem3 = <64 0x0A04 2 0 1 0>;

  qcom,page4 = <1 0x0A02 2 0x8 1 0>;
  qcom,pageen4 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll4 = <0 0x0 2 0 1 0>;
  qcom,mem4 = <64 0x0A04 2 0 1 0>;

  qcom,page5 = <1 0x0A02 2 0x9 1 0>;
  qcom,pageen5 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll5 = <0 0x0 2 0 1 0>;
  qcom,mem5 = <64 0x0A04 2 0 1 0>;

  qcom,page6 = <1 0x0A02 2 0xA 1 0>;
  qcom,pageen6 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll6 = <0 0x0 2 0 1 0>;
  qcom,mem6 = <64 0x0A04 2 0 1 0>;

  qcom,page7 = <1 0x0A02 2 0xE 1 0>;
  qcom,pageen7 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll7 = <0 0x0 2 0 1 0>;
  qcom,mem7 = <2 0x0A04 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l23>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
      &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front1_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 129 0>,
   <&tlmm 130 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 10 1 1>;

  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom4: qcom,eeprom@4 {
  cell-index = <4>;
  reg = <0x4>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <1>;

  qcom,eeprom-name = "sunny_s5k5e8";
  qcom,slave-addr = <0x20>;
  qcom,num-blocks = <8>;

  qcom,page0 = <1 0x0A02 2 0x4 1 0>;
  qcom,pageen0 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll0 = <0 0x0 2 0 1 0>;
  qcom,mem0 = <64 0x0A04 2 0 1 0>;

  qcom,page1 = <1 0x0A02 2 0x5 1 0>;
  qcom,pageen1 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll1 = <0 0x0 2 0 1 0>;
  qcom,mem1 = <64 0x0A04 2 0 1 0>;

  qcom,page2 = <1 0x0A02 2 0x6 1 0>;
  qcom,pageen2 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll2 = <0 0x0 2 0 1 0>;
  qcom,mem2 = <64 0x0A04 2 0 1 0>;

  qcom,page3 = <1 0x0A02 2 0x7 1 0>;
  qcom,pageen3 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll3 = <0 0x0 2 0 1 0>;
  qcom,mem3 = <64 0x0A04 2 0 1 0>;

  qcom,page4 = <1 0x0A02 2 0x8 1 0>;
  qcom,pageen4 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll4 = <0 0x0 2 0 1 0>;
  qcom,mem4 = <64 0x0A04 2 0 1 0>;

  qcom,page5 = <1 0x0A02 2 0x9 1 0>;
  qcom,pageen5 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll5 = <0 0x0 2 0 1 0>;
  qcom,mem5 = <64 0x0A04 2 0 1 0>;

  qcom,page6 = <1 0x0A02 2 0xA 1 0>;
  qcom,pageen6 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll6 = <0 0x0 2 0 1 0>;
  qcom,mem6 = <64 0x0A04 2 0 1 0>;

  qcom,page7 = <1 0x0A02 2 0xE 1 0>;
  qcom,pageen7 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll7 = <0 0x0 2 0 1 0>;
  qcom,mem7 = <2 0x0A04 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l23>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
      &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front1_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 129 0>,
   <&tlmm 130 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 10 1 1>;

  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom5: qcom,eeprom@5 {
  cell-index = <5>;
  reg = <0x5>;
  compatible = "qcom,eeprom";
  qcom,cci-master = <1>;

  qcom,eeprom-name = "ofilm_s5k5e8";
  qcom,slave-addr = <0x5A>;
  qcom,num-blocks = <8>;

  qcom,page0 = <1 0x0A02 2 0x4 1 0>;
  qcom,pageen0 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll0 = <0 0x0 2 0 1 0>;
  qcom,mem0 = <64 0x0A04 2 0 1 0>;

  qcom,page1 = <1 0x0A02 2 0x5 1 0>;
  qcom,pageen1 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll1 = <0 0x0 2 0 1 0>;
  qcom,mem1 = <64 0x0A04 2 0 1 0>;

  qcom,page2 = <1 0x0A02 2 0x6 1 0>;
  qcom,pageen2 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll2 = <0 0x0 2 0 1 0>;
  qcom,mem2 = <64 0x0A04 2 0 1 0>;

  qcom,page3 = <1 0x0A02 2 0x7 1 0>;
  qcom,pageen3 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll3 = <0 0x0 2 0 1 0>;
  qcom,mem3 = <64 0x0A04 2 0 1 0>;

  qcom,page4 = <1 0x0A02 2 0x8 1 0>;
  qcom,pageen4 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll4 = <0 0x0 2 0 1 0>;
  qcom,mem4 = <64 0x0A04 2 0 1 0>;

  qcom,page5 = <1 0x0A02 2 0x9 1 0>;
  qcom,pageen5 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll5 = <0 0x0 2 0 1 0>;
  qcom,mem5 = <64 0x0A04 2 0 1 0>;

  qcom,page6 = <1 0x0A02 2 0xA 1 0>;
  qcom,pageen6 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll6 = <0 0x0 2 0 1 0>;
  qcom,mem6 = <64 0x0A04 2 0 1 0>;

  qcom,page7 = <1 0x0A02 2 0xE 1 0>;
  qcom,pageen7 = <1 0x0A00 2 0x1 1 0>;
  qcom,poll7 = <0 0x0 2 0 1 0>;
  qcom,mem7 = <2 0x0A04 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l23>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default
      &cam_sensor_front1_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front1_sleep>;
  gpios = <&tlmm 27 0>,
   <&tlmm 129 0>,
   <&tlmm 130 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 10 1 1>;

  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
   <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom6: qcom,eeprom@6 {
  cell-index = <6>;
  reg = <0x6>;
  qcom,eeprom-name = "ofilm_imx258";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xB0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <8>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xB0>;
  qcom,mem0 = <1024 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xB0>;
  qcom,mem1 = <1024 0x0400 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xB0>;
  qcom,mem2 = <1024 0x0800 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xB0>;
  qcom,mem3 = <1024 0x0C00 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xB0>;
  qcom,mem4 = <1024 0x1000 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xB0>;
  qcom,mem5 = <1024 0x1400 2 0 1 0>;

  qcom,page6 = <0 0 0 0 0 0>;
  qcom,poll6 = <0 0 0 0 0 0>;
  qcom,saddr6 = <0xB0>;
  qcom,mem6 = <1024 0x1800 2 0 1 0>;

  qcom,page7 = <0 0 0 0 0 0>;
  qcom,poll7 = <0 0 0 0 0 0>;
  qcom,saddr7 = <0xB0>;
  qcom,mem7 = <1024 0x1C00 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom7: qcom,eeprom@7 {
  cell-index = <7>;
  reg = <0x7>;
  qcom,eeprom-name = "qtech_imx258";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xA0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <8>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xA0>;
  qcom,mem0 = <1024 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xA0>;
  qcom,mem1 = <1024 0x0400 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xA0>;
  qcom,mem2 = <1024 0x0800 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xA0>;
  qcom,mem3 = <1024 0x0C00 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xA0>;
  qcom,mem4 = <1024 0x1000 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xA0>;
  qcom,mem5 = <1024 0x1400 2 0 1 0>;

  qcom,page6 = <0 0 0 0 0 0>;
  qcom,poll6 = <0 0 0 0 0 0>;
  qcom,saddr6 = <0xA0>;
  qcom,mem6 = <1024 0x1800 2 0 1 0>;

  qcom,page7 = <0 0 0 0 0 0>;
  qcom,poll7 = <0 0 0 0 0 0>;
  qcom,saddr7 = <0xA0>;
  qcom,mem7 = <1024 0x1C00 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom8: qcom,eeprom@8 {
  cell-index = <8>;
  reg = <0x8>;
  qcom,eeprom-name = "sunny_imx258";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xB0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <8>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xB0>;
  qcom,mem0 = <1024 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xB0>;
  qcom,mem1 = <1024 0x0400 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xB0>;
  qcom,mem2 = <1024 0x0800 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xB0>;
  qcom,mem3 = <1024 0x0C00 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xB0>;
  qcom,mem4 = <1024 0x1000 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xB0>;
  qcom,mem5 = <1024 0x1400 2 0 1 0>;

  qcom,page6 = <0 0 0 0 0 0>;
  qcom,poll6 = <0 0 0 0 0 0>;
  qcom,saddr6 = <0xB0>;
  qcom,mem6 = <1024 0x1800 2 0 1 0>;

  qcom,page7 = <0 0 0 0 0 0>;
  qcom,poll7 = <0 0 0 0 0 0>;
  qcom,saddr7 = <0xB0>;
  qcom,mem7 = <1024 0x1C00 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 eeprom9: qcom,eeprom@9 {
  cell-index = <9>;
  reg = <0x9>;
  qcom,eeprom-name = "qtech_ov13855";
  compatible = "qcom,eeprom";

  qcom,slave-addr = <0xA0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <8>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,saddr0 = <0xA0>;
  qcom,mem0 = <1024 0x0000 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xA0>;
  qcom,mem1 = <1024 0x0400 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xA0>;
  qcom,mem2 = <1024 0x0800 2 0 1 0>;

  qcom,page3 = <0 0 0 0 0 0>;
  qcom,poll3 = <0 0 0 0 0 0>;
  qcom,saddr3 = <0xA0>;
  qcom,mem3 = <1024 0x0C00 2 0 1 0>;

  qcom,page4 = <0 0 0 0 0 0>;
  qcom,poll4 = <0 0 0 0 0 0>;
  qcom,saddr4 = <0xA0>;
  qcom,mem4 = <1024 0x1000 2 0 1 0>;

  qcom,page5 = <0 0 0 0 0 0>;
  qcom,poll5 = <0 0 0 0 0 0>;
  qcom,saddr5 = <0xA0>;
  qcom,mem5 = <1024 0x1400 2 0 1 0>;

  qcom,page6 = <0 0 0 0 0 0>;
  qcom,poll6 = <0 0 0 0 0 0>;
  qcom,saddr6 = <0xA0>;
  qcom,mem6 = <1024 0x1800 2 0 1 0>;

  qcom,page7 = <0 0 0 0 0 0>;
  qcom,poll7 = <0 0 0 0 0 0>;
  qcom,saddr7 = <0xA0>;
  qcom,mem7 = <1024 0x1C00 2 0 1 0>;

  cam_vdig-supply = <&pm8953_l2>;
  cam_vana-supply = <&pm8953_l22>;
  cam_vio-supply = <&pm8953_l6>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 1 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000 2850000>;
  qcom,cam-vreg-op-mode = <105000 0 80000 100000>;
  qcom,gpio-no-mux = <0>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_gpio", "sensor_gpio", "sensor_vreg",
   "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_clk" , "sensor_gpio", "sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset", "sensor_gpio_standby", "cam_vana",
   "cam_vdig", "cam_vio","cam_vaf", "sensor_cam_mclk", "sensor_gpio_reset", "sensor_gpio_standby";
  qcom,cam-power-seq-cfg-val = <0 0 1 1 1 1 24000000 1 1>;
  qcom,cam-power-seq-delay = <1 1 0 0 0 1 1 1 1>;

  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
      &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <19200000 0>;
 };

 qcom,camera@0 {
  qcom,eeprom-src = <&eeprom0 &eeprom1 &eeprom2 &eeprom6 &eeprom7 &eeprom8>;
 };

 qcom,camera@1 {
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,eeprom-src = <&eeprom9>;
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vdig-supply = <&pm8953_l2>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 0 2800000>;
  qcom,cam-vreg-op-mode = <200000 0 80000>;
  pinctrl-0 = <&cam_sensor_mclk0_default
    &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep
    &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 40 0>,
   <&tlmm 39 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0",
   "CAM_STANDBY0";
  qcom,sensor-position = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
   <&clock_gcc 0x80902deb>;
  qcom,clock-rates = <19200000 0>;

  /delete-property/ cam_vaf-supply;
 };

 qcom,camera@2 {
  qcom,eeprom-src = <&eeprom3 &eeprom4 &eeprom5>;
 };
};
# 18 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/msm8953-pinctrl-mido.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/msm8953-pinctrl-mido.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  goodix_spi_active: goodix_spi_active{
                        mux {
                                pins = "gpio135", "gpio136", "gpio137", "gpio138";
                                function = "blsp_spi6";
                        };
                        config {
                                pins = "gpio135", "gpio136", "gpio137", "gpio138";
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };
                goodix_reset_reset: goodix_reset_reset{
                        mux {
                                pins = "gpio140";
                                function = "gpio";
                        };
                        config {
                                pins = "gpio140";
                                drive-strength = <2>;
                                bias-disable = <0>;
                                output-low;
                        };
                };
                goodix_reset_active: goodix_reset_active{
                        mux {
                                pins = "gpio140";
                                function = "gpio";
                        };
                        config {
                                pins = "gpio140";
                                drive-strength = <2>;
                                bias-disable = <0>;
                                output-high;
                        };
                };
                goodix_irq_active: goodix_irq_active {
                        mux {
                                pins = "gpio48";
                                function = "gpio";
                        };
                        config {
                                pins = "gpio48";
                                drive-strength = <2>;
                                bias-disable = <0>;
                                input-enable;
                        };
                };


                fpc_spi_active: fpc_spi_active {
                        mux {
                                pins = "gpio135", "gpio136", "gpio137", "gpio138";
                                function = "blsp_spi7";
                        };

                        config {
                                pins = "gpio135", "gpio136", "gpio137", "gpio138";
                                drive-strength = <2>;
                                bias-disable;
                        };
                };
                fpc_reset_reset: fpc_reset_reset {
                        mux {
                                pins = "gpio140";
                                function = "gpio";
                        };
                        config {
                                pins = "gpio140";
                                drive-strength = <2>;
                                bias-disable;
                                output-low;
                        };
                };
                fpc_reset_active: fpc_reset_active {
                        mux {
                                pins = "gpio140";
                                function = "gpio";
                        };
                        config {
                                pins = "gpio140";
                                drive-strength = <2>;
                                bias-disable;
                                output-high;
                        };
                };
                fpc_irq_active: fpc_irq_active {
                        mux {
                                pins = "gpio48";
                                function = "gpio";
                        };
                        config {
                                pins = "gpio48";
                                drive-strength = <2>;
                                bias-disable;
                                input-enable;
                        };
                };

 };

};
# 19 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/mido/msm8953-memory-mido.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/mido/msm8953-memory-mido.dtsi"
&other_ext_mem {
    reg = <0x0 0x84A00000 0x0 0x1E00000>;
};

/ {
 reserved-memory {
  pstore_reserve_mem: pstore_reserve_mem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x9ff00000 0x0 0x00100000>;
   label = "pstore_reserve_mem";
  };
 };
};
# 20 "arch/arm64/boot/dts/qcom/mido/msm8953-mido.dtsi" 2
# 60 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-common.dtsi" 2

&i2c_5 {
 /delete-node/ nq@28;
};

&pm8953_gpios {
 /delete-node/ gpio@c100;

 gpio@c700 {
  qcom,master-en = <0>;
  status = "okay";
 };
};


# 1 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-xiaomi-common.dtsi" 1





&mdss_mdp {
 /delete-node/ qcom,mdss_dsi_sim_video;
 /delete-node/ qcom,mdss_dsi_dual_sim_video;
 /delete-node/ qcom,mdss_dsi_sim_cmd;
 /delete-node/ qcom,mdss_dsi_dual_sim_cmd;
 /delete-node/ qcom,mdss_dsi_truly_1080p_video;
 /delete-node/ qcom,mdss_dsi_truly_1080p_cmd;
 /delete-node/ qcom,mdss_dsi_adv7533_1080p;
 /delete-node/ qcom,mdss_dsi_adv7533_720p;
 /delete-node/ qcom,mdss_dsi_r69006_1080p_video;
 /delete-node/ qcom,mdss_dsi_r69006_1080p_cmd;
 /delete-node/ qcom,mdss_dsi_truly_wuxga_video;
 /delete-node/ qcom,mdss_dsi_lt8912_480p_video;
 /delete-node/ qcom,mdss_dsi_lt8912_1080p_video;
 /delete-node/ qcom,mdss_dsi_lgd_incell_sw49106_fhd_video;
 /delete-node/ qcom,mdss_dsi_boyi_hx83100a_800p_video;
};
# 75 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-common.dtsi" 2
# 9 "arch/arm64/boot/dts/qcom/msm8953-qrd-sku3-mido-nontreble.dts" 2

&firmware {
 android {
  fstab {
   /delete-node/ vendor;
  };
 };
};
