fifo_17.v,verilog,xil_defaultlib,../../../../final-test.srcs/sources_1/ip/fifo_17/sim/fifo_17.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
