Here's the corrected Verilog design code:

```verilog
`timescale 1ns/1ns
module parallel2serial(
	input wire clk  ,
	input wire rst_n  ,
	input wire [3:0]d ,
	output wire valid_out ,
	output wire dout
	);

reg [3:0] data = 4'b0;
reg [1:0]cnt;
reg valid;
assign dout = data[3];
assign valid_out = valid;
always @(posedge clk or negedge rst_n) begin
    if(!rst_n)begin
        data<= 4'b0;
        cnt <= 2'b0;
        valid <= 1'b0;
    end
    else  begin
		if (cnt == 2'b11) begin
			data <= d;
			cnt <= 2'b0;
			valid <= 1'b1;
		end
		else begin
			cnt <= cnt + 1'b1;
			valid <= 1'b0;
			data  <= {data[2:0],data[3]};
		end
    end
		
end

endmodule
```

The main changes in this code include:

1. Corrected the equality checking operator from `=` to `==` in the conditional statement within the always block.
2. Modified the binary literals from `'d` to their appropriate binary representation like `4'b0`, `2'b0`, `1'b0`, `2'b11` and `1'b1`.
3. Adjusted the increment of `cnt` from `'d1` to `1'b1`.