[INF:CM0023] Creating log file ../../build/regression/LocalVarTypespec/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<116> s<115> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<shift> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:13>
n<> u<3> t<Port> p<4> l<1:14> el<1:14>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:13> el<1:15>
n<> u<5> t<Module_nonansi_header> p<113> c<1> s<112> l<1:1> el<1:16>
n<> u<6> t<IntVec_TypeLogic> p<23> s<22> l<2:10> el<2:15>
n<1> u<7> t<IntConst> p<8> l<2:17> el<2:18>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:17> el<2:18>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:17> el<2:18>
n<> u<10> t<Constant_expression> p<16> c<9> s<15> l<2:17> el<2:18>
n<1> u<11> t<IntConst> p<12> l<2:19> el<2:20>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:19> el<2:20>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:19> el<2:20>
n<> u<14> t<Constant_expression> p<16> c<13> l<2:19> el<2:20>
n<> u<15> t<BinOp_Minus> p<16> s<14> l<2:18> el<2:19>
n<> u<16> t<Constant_expression> p<21> c<10> s<20> l<2:17> el<2:20>
n<0> u<17> t<IntConst> p<18> l<2:21> el<2:22>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:21> el<2:22>
n<> u<19> t<Constant_primary> p<20> c<18> l<2:21> el<2:22>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:21> el<2:22>
n<> u<21> t<Constant_range> p<22> c<16> l<2:17> el<2:22>
n<> u<22> t<Packed_dimension> p<23> c<21> l<2:16> el<2:23>
n<> u<23> t<Data_type> p<24> c<6> l<2:10> el<2:23>
n<> u<24> t<Function_data_type> p<25> c<23> l<2:10> el<2:23>
n<> u<25> t<Function_data_type_or_implicit> p<105> c<24> s<26> l<2:10> el<2:23>
n<fshr_u> u<26> t<StringConst> p<105> s<52> l<2:24> el<2:30>
n<> u<27> t<IntVec_TypeReg> p<45> s<28> l<3:3> el<3:6>
n<> u<28> t<Signing_Signed> p<45> s<44> l<3:7> el<3:13>
n<2> u<29> t<IntConst> p<30> l<3:15> el<3:16>
n<> u<30> t<Primary_literal> p<31> c<29> l<3:15> el<3:16>
n<> u<31> t<Constant_primary> p<32> c<30> l<3:15> el<3:16>
n<> u<32> t<Constant_expression> p<38> c<31> s<37> l<3:15> el<3:16>
n<1> u<33> t<IntConst> p<34> l<3:17> el<3:18>
n<> u<34> t<Primary_literal> p<35> c<33> l<3:17> el<3:18>
n<> u<35> t<Constant_primary> p<36> c<34> l<3:17> el<3:18>
n<> u<36> t<Constant_expression> p<38> c<35> l<3:17> el<3:18>
n<> u<37> t<BinOp_Minus> p<38> s<36> l<3:16> el<3:17>
n<> u<38> t<Constant_expression> p<43> c<32> s<42> l<3:15> el<3:18>
n<0> u<39> t<IntConst> p<40> l<3:19> el<3:20>
n<> u<40> t<Primary_literal> p<41> c<39> l<3:19> el<3:20>
n<> u<41> t<Constant_primary> p<42> c<40> l<3:19> el<3:20>
n<> u<42> t<Constant_expression> p<43> c<41> l<3:19> el<3:20>
n<> u<43> t<Constant_range> p<44> c<38> l<3:15> el<3:20>
n<> u<44> t<Packed_dimension> p<45> c<43> l<3:14> el<3:21>
n<> u<45> t<Data_type> p<49> c<27> s<48> l<3:3> el<3:21>
n<signed_result> u<46> t<StringConst> p<47> l<3:22> el<3:35>
n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<3:22> el<3:35>
n<> u<48> t<List_of_variable_decl_assignments> p<49> c<47> l<3:22> el<3:35>
n<> u<49> t<Variable_declaration> p<50> c<45> l<3:3> el<3:36>
n<> u<50> t<Data_declaration> p<51> c<49> l<3:3> el<3:36>
n<> u<51> t<Block_item_declaration> p<52> c<50> l<3:3> el<3:36>
n<> u<52> t<Tf_item_declaration> p<105> c<51> s<78> l<3:3> el<3:36>
n<> u<53> t<IntVec_TypeReg> p<71> s<54> l<4:3> el<4:6>
n<> u<54> t<Signing_Unsigned> p<71> s<70> l<4:7> el<4:15>
n<3> u<55> t<IntConst> p<56> l<4:17> el<4:18>
n<> u<56> t<Primary_literal> p<57> c<55> l<4:17> el<4:18>
n<> u<57> t<Constant_primary> p<58> c<56> l<4:17> el<4:18>
n<> u<58> t<Constant_expression> p<64> c<57> s<63> l<4:17> el<4:18>
n<1> u<59> t<IntConst> p<60> l<4:19> el<4:20>
n<> u<60> t<Primary_literal> p<61> c<59> l<4:19> el<4:20>
n<> u<61> t<Constant_primary> p<62> c<60> l<4:19> el<4:20>
n<> u<62> t<Constant_expression> p<64> c<61> l<4:19> el<4:20>
n<> u<63> t<BinOp_Minus> p<64> s<62> l<4:18> el<4:19>
n<> u<64> t<Constant_expression> p<69> c<58> s<68> l<4:17> el<4:20>
n<0> u<65> t<IntConst> p<66> l<4:21> el<4:22>
n<> u<66> t<Primary_literal> p<67> c<65> l<4:21> el<4:22>
n<> u<67> t<Constant_primary> p<68> c<66> l<4:21> el<4:22>
n<> u<68> t<Constant_expression> p<69> c<67> l<4:21> el<4:22>
n<> u<69> t<Constant_range> p<70> c<64> l<4:17> el<4:22>
n<> u<70> t<Packed_dimension> p<71> c<69> l<4:16> el<4:23>
n<> u<71> t<Data_type> p<75> c<53> s<74> l<4:3> el<4:23>
n<unsigned_result> u<72> t<StringConst> p<73> l<4:24> el<4:39>
n<> u<73> t<Variable_decl_assignment> p<74> c<72> l<4:24> el<4:39>
n<> u<74> t<List_of_variable_decl_assignments> p<75> c<73> l<4:24> el<4:39>
n<> u<75> t<Variable_declaration> p<76> c<71> l<4:3> el<4:40>
n<> u<76> t<Data_declaration> p<77> c<75> l<4:3> el<4:40>
n<> u<77> t<Block_item_declaration> p<78> c<76> l<4:3> el<4:40>
n<> u<78> t<Tf_item_declaration> p<105> c<77> s<103> l<4:3> el<4:40>
n<> u<79> t<IntVec_TypeReg> p<96> s<95> l<5:3> el<5:6>
n<4> u<80> t<IntConst> p<81> l<5:8> el<5:9>
n<> u<81> t<Primary_literal> p<82> c<80> l<5:8> el<5:9>
n<> u<82> t<Constant_primary> p<83> c<81> l<5:8> el<5:9>
n<> u<83> t<Constant_expression> p<89> c<82> s<88> l<5:8> el<5:9>
n<1> u<84> t<IntConst> p<85> l<5:10> el<5:11>
n<> u<85> t<Primary_literal> p<86> c<84> l<5:10> el<5:11>
n<> u<86> t<Constant_primary> p<87> c<85> l<5:10> el<5:11>
n<> u<87> t<Constant_expression> p<89> c<86> l<5:10> el<5:11>
n<> u<88> t<BinOp_Minus> p<89> s<87> l<5:9> el<5:10>
n<> u<89> t<Constant_expression> p<94> c<83> s<93> l<5:8> el<5:11>
n<0> u<90> t<IntConst> p<91> l<5:12> el<5:13>
n<> u<91> t<Primary_literal> p<92> c<90> l<5:12> el<5:13>
n<> u<92> t<Constant_primary> p<93> c<91> l<5:12> el<5:13>
n<> u<93> t<Constant_expression> p<94> c<92> l<5:12> el<5:13>
n<> u<94> t<Constant_range> p<95> c<89> l<5:8> el<5:13>
n<> u<95> t<Packed_dimension> p<96> c<94> l<5:7> el<5:14>
n<> u<96> t<Data_type> p<100> c<79> s<99> l<5:3> el<5:14>
n<nosign_result> u<97> t<StringConst> p<98> l<5:15> el<5:28>
n<> u<98> t<Variable_decl_assignment> p<99> c<97> l<5:15> el<5:28>
n<> u<99> t<List_of_variable_decl_assignments> p<100> c<98> l<5:15> el<5:28>
n<> u<100> t<Variable_declaration> p<101> c<96> l<5:3> el<5:29>
n<> u<101> t<Data_declaration> p<102> c<100> l<5:3> el<5:29>
n<> u<102> t<Block_item_declaration> p<103> c<101> l<5:3> el<5:29>
n<> u<103> t<Tf_item_declaration> p<105> c<102> s<104> l<5:3> el<5:29>
n<> u<104> t<Endfunction> p<105> l<6:1> el<6:12>
n<> u<105> t<Function_body_declaration> p<106> c<25> l<2:10> el<6:12>
n<> u<106> t<Function_declaration> p<107> c<105> l<2:1> el<6:12>
n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<2:1> el<6:12>
n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<2:1> el<6:12>
n<> u<109> t<Module_common_item> p<110> c<108> l<2:1> el<6:12>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<2:1> el<6:12>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<2:1> el<6:12>
n<> u<112> t<Module_item> p<113> c<111> l<2:1> el<6:12>
n<> u<113> t<Module_declaration> p<114> c<5> l<1:1> el<7:10>
n<> u<114> t<Description> p<115> c<113> l<1:1> el<7:10>
n<> u<115> t<Source_text> p<116> c<114> l<1:1> el<7:10>
n<> u<116> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "shift".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@shift".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@shift".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LocalVarTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LocalVarTypespec/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LocalVarTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@shift)
|vpiElaborated:1
|vpiName:work@shift
|uhdmallModules:
\_module: work@shift (work@shift) dut.sv:1:1: , endln:7:10, parent:work@shift
  |vpiFullName:work@shift
  |vpiDefName:work@shift
  |vpiTaskFunc:
  \_function: (work@shift.fshr_u), line:2:1, endln:6:12, parent:work@shift
    |vpiName:fshr_u
    |vpiFullName:work@shift.fshr_u
    |vpiVariables:
    \_logic_var: (signed_result), line:3:3, endln:3:21
      |vpiTypespec:
      \_logic_typespec: , line:3:3, endln:3:6
        |vpiRange:
        \_range: , line:3:15, endln:3:20, parent:work@shift.fshr_u
          |vpiLeftRange:
          \_operation: , line:3:15, endln:3:18
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:3:15, endln:3:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:3:17, endln:3:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:19, endln:3:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:signed_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (unsigned_result), line:4:3, endln:4:23
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:6
        |vpiRange:
        \_range: , line:4:17, endln:4:22, parent:work@shift.fshr_u
          |vpiLeftRange:
          \_operation: , line:4:17, endln:4:20
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:4:17, endln:4:18
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:4:19, endln:4:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:21, endln:4:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:unsigned_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (nosign_result), line:5:3, endln:5:14
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:6
        |vpiRange:
        \_range: , line:5:8, endln:5:13, parent:work@shift.fshr_u
          |vpiLeftRange:
          \_operation: , line:5:8, endln:5:11
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:5:8, endln:5:9
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:5:10, endln:5:11
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:12, endln:5:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:nosign_result
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:2:10, endln:2:23
      |vpiTypespec:
      \_logic_typespec: , line:2:10, endln:2:15
        |vpiRange:
        \_range: , line:2:17, endln:2:22
          |vpiLeftRange:
          \_operation: , line:2:17, endln:2:20
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:2:17, endln:2:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:2:19, endln:2:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiInstance:
    \_module: work@shift (work@shift) dut.sv:1:1: , endln:7:10, parent:work@shift
|uhdmtopModules:
\_module: work@shift (work@shift) dut.sv:1:1: , endln:7:10
  |vpiName:work@shift
  |vpiDefName:work@shift
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@shift.fshr_u), line:2:1, endln:6:12, parent:work@shift
    |vpiName:fshr_u
    |vpiFullName:work@shift.fshr_u
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.signed_result), line:3:3, endln:3:21, parent:work@shift.fshr_u
      |vpiTypespec:
      \_logic_typespec: , line:3:3, endln:3:6
      |vpiName:signed_result
      |vpiFullName:work@shift.fshr_u.signed_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.unsigned_result), line:4:3, endln:4:23, parent:work@shift.fshr_u
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:6
      |vpiName:unsigned_result
      |vpiFullName:work@shift.fshr_u.unsigned_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.nosign_result), line:5:3, endln:5:14, parent:work@shift.fshr_u
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:6
      |vpiName:nosign_result
      |vpiFullName:work@shift.fshr_u.nosign_result
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:2:10, endln:2:23
    |vpiInstance:
    \_module: work@shift (work@shift) dut.sv:1:1: , endln:7:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LocalVarTypespec/dut.sv | ${SURELOG_DIR}/build/regression/LocalVarTypespec/roundtrip/dut_000.sv | 4 | 7 | 

