// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mmcpy_inputpixel_m2b_HH_
#define _mmcpy_inputpixel_m2b_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mmcpy_inputport.h"
#include "mmcpy_inputport2.h"
#include "mmcpy_inputport1.h"
#include "mmcpy_inputport3.h"

namespace ap_rtl {

struct mmcpy_inputpixel_m2b : public sc_module {
    // Port declarations 224
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_input_r_AWVALID;
    sc_in< sc_logic > m_axi_input_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_input_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_input_r_AWID;
    sc_out< sc_lv<32> > m_axi_input_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_input_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_input_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_input_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_input_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_input_r_AWUSER;
    sc_out< sc_logic > m_axi_input_r_WVALID;
    sc_in< sc_logic > m_axi_input_r_WREADY;
    sc_out< sc_lv<32> > m_axi_input_r_WDATA;
    sc_out< sc_lv<4> > m_axi_input_r_WSTRB;
    sc_out< sc_logic > m_axi_input_r_WLAST;
    sc_out< sc_lv<1> > m_axi_input_r_WID;
    sc_out< sc_lv<1> > m_axi_input_r_WUSER;
    sc_out< sc_logic > m_axi_input_r_ARVALID;
    sc_in< sc_logic > m_axi_input_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_input_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_input_r_ARID;
    sc_out< sc_lv<32> > m_axi_input_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_input_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_input_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_input_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_input_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_input_r_ARUSER;
    sc_in< sc_logic > m_axi_input_r_RVALID;
    sc_out< sc_logic > m_axi_input_r_RREADY;
    sc_in< sc_lv<32> > m_axi_input_r_RDATA;
    sc_in< sc_logic > m_axi_input_r_RLAST;
    sc_in< sc_lv<1> > m_axi_input_r_RID;
    sc_in< sc_lv<1> > m_axi_input_r_RUSER;
    sc_in< sc_lv<2> > m_axi_input_r_RRESP;
    sc_in< sc_logic > m_axi_input_r_BVALID;
    sc_out< sc_logic > m_axi_input_r_BREADY;
    sc_in< sc_lv<2> > m_axi_input_r_BRESP;
    sc_in< sc_lv<1> > m_axi_input_r_BID;
    sc_in< sc_lv<1> > m_axi_input_r_BUSER;
    sc_in< sc_lv<30> > input_offset;
    sc_out< sc_logic > m_axi_input1_AWVALID;
    sc_in< sc_logic > m_axi_input1_AWREADY;
    sc_out< sc_lv<32> > m_axi_input1_AWADDR;
    sc_out< sc_lv<1> > m_axi_input1_AWID;
    sc_out< sc_lv<32> > m_axi_input1_AWLEN;
    sc_out< sc_lv<3> > m_axi_input1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input1_AWBURST;
    sc_out< sc_lv<2> > m_axi_input1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input1_AWPROT;
    sc_out< sc_lv<4> > m_axi_input1_AWQOS;
    sc_out< sc_lv<4> > m_axi_input1_AWREGION;
    sc_out< sc_lv<1> > m_axi_input1_AWUSER;
    sc_out< sc_logic > m_axi_input1_WVALID;
    sc_in< sc_logic > m_axi_input1_WREADY;
    sc_out< sc_lv<32> > m_axi_input1_WDATA;
    sc_out< sc_lv<4> > m_axi_input1_WSTRB;
    sc_out< sc_logic > m_axi_input1_WLAST;
    sc_out< sc_lv<1> > m_axi_input1_WID;
    sc_out< sc_lv<1> > m_axi_input1_WUSER;
    sc_out< sc_logic > m_axi_input1_ARVALID;
    sc_in< sc_logic > m_axi_input1_ARREADY;
    sc_out< sc_lv<32> > m_axi_input1_ARADDR;
    sc_out< sc_lv<1> > m_axi_input1_ARID;
    sc_out< sc_lv<32> > m_axi_input1_ARLEN;
    sc_out< sc_lv<3> > m_axi_input1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input1_ARBURST;
    sc_out< sc_lv<2> > m_axi_input1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input1_ARPROT;
    sc_out< sc_lv<4> > m_axi_input1_ARQOS;
    sc_out< sc_lv<4> > m_axi_input1_ARREGION;
    sc_out< sc_lv<1> > m_axi_input1_ARUSER;
    sc_in< sc_logic > m_axi_input1_RVALID;
    sc_out< sc_logic > m_axi_input1_RREADY;
    sc_in< sc_lv<32> > m_axi_input1_RDATA;
    sc_in< sc_logic > m_axi_input1_RLAST;
    sc_in< sc_lv<1> > m_axi_input1_RID;
    sc_in< sc_lv<1> > m_axi_input1_RUSER;
    sc_in< sc_lv<2> > m_axi_input1_RRESP;
    sc_in< sc_logic > m_axi_input1_BVALID;
    sc_out< sc_logic > m_axi_input1_BREADY;
    sc_in< sc_lv<2> > m_axi_input1_BRESP;
    sc_in< sc_lv<1> > m_axi_input1_BID;
    sc_in< sc_lv<1> > m_axi_input1_BUSER;
    sc_in< sc_lv<30> > input1_offset;
    sc_out< sc_logic > m_axi_input2_AWVALID;
    sc_in< sc_logic > m_axi_input2_AWREADY;
    sc_out< sc_lv<32> > m_axi_input2_AWADDR;
    sc_out< sc_lv<1> > m_axi_input2_AWID;
    sc_out< sc_lv<32> > m_axi_input2_AWLEN;
    sc_out< sc_lv<3> > m_axi_input2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input2_AWBURST;
    sc_out< sc_lv<2> > m_axi_input2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input2_AWPROT;
    sc_out< sc_lv<4> > m_axi_input2_AWQOS;
    sc_out< sc_lv<4> > m_axi_input2_AWREGION;
    sc_out< sc_lv<1> > m_axi_input2_AWUSER;
    sc_out< sc_logic > m_axi_input2_WVALID;
    sc_in< sc_logic > m_axi_input2_WREADY;
    sc_out< sc_lv<32> > m_axi_input2_WDATA;
    sc_out< sc_lv<4> > m_axi_input2_WSTRB;
    sc_out< sc_logic > m_axi_input2_WLAST;
    sc_out< sc_lv<1> > m_axi_input2_WID;
    sc_out< sc_lv<1> > m_axi_input2_WUSER;
    sc_out< sc_logic > m_axi_input2_ARVALID;
    sc_in< sc_logic > m_axi_input2_ARREADY;
    sc_out< sc_lv<32> > m_axi_input2_ARADDR;
    sc_out< sc_lv<1> > m_axi_input2_ARID;
    sc_out< sc_lv<32> > m_axi_input2_ARLEN;
    sc_out< sc_lv<3> > m_axi_input2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input2_ARBURST;
    sc_out< sc_lv<2> > m_axi_input2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input2_ARPROT;
    sc_out< sc_lv<4> > m_axi_input2_ARQOS;
    sc_out< sc_lv<4> > m_axi_input2_ARREGION;
    sc_out< sc_lv<1> > m_axi_input2_ARUSER;
    sc_in< sc_logic > m_axi_input2_RVALID;
    sc_out< sc_logic > m_axi_input2_RREADY;
    sc_in< sc_lv<32> > m_axi_input2_RDATA;
    sc_in< sc_logic > m_axi_input2_RLAST;
    sc_in< sc_lv<1> > m_axi_input2_RID;
    sc_in< sc_lv<1> > m_axi_input2_RUSER;
    sc_in< sc_lv<2> > m_axi_input2_RRESP;
    sc_in< sc_logic > m_axi_input2_BVALID;
    sc_out< sc_logic > m_axi_input2_BREADY;
    sc_in< sc_lv<2> > m_axi_input2_BRESP;
    sc_in< sc_lv<1> > m_axi_input2_BID;
    sc_in< sc_lv<1> > m_axi_input2_BUSER;
    sc_in< sc_lv<30> > input2_offset;
    sc_out< sc_logic > m_axi_input3_AWVALID;
    sc_in< sc_logic > m_axi_input3_AWREADY;
    sc_out< sc_lv<32> > m_axi_input3_AWADDR;
    sc_out< sc_lv<1> > m_axi_input3_AWID;
    sc_out< sc_lv<32> > m_axi_input3_AWLEN;
    sc_out< sc_lv<3> > m_axi_input3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input3_AWBURST;
    sc_out< sc_lv<2> > m_axi_input3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input3_AWPROT;
    sc_out< sc_lv<4> > m_axi_input3_AWQOS;
    sc_out< sc_lv<4> > m_axi_input3_AWREGION;
    sc_out< sc_lv<1> > m_axi_input3_AWUSER;
    sc_out< sc_logic > m_axi_input3_WVALID;
    sc_in< sc_logic > m_axi_input3_WREADY;
    sc_out< sc_lv<32> > m_axi_input3_WDATA;
    sc_out< sc_lv<4> > m_axi_input3_WSTRB;
    sc_out< sc_logic > m_axi_input3_WLAST;
    sc_out< sc_lv<1> > m_axi_input3_WID;
    sc_out< sc_lv<1> > m_axi_input3_WUSER;
    sc_out< sc_logic > m_axi_input3_ARVALID;
    sc_in< sc_logic > m_axi_input3_ARREADY;
    sc_out< sc_lv<32> > m_axi_input3_ARADDR;
    sc_out< sc_lv<1> > m_axi_input3_ARID;
    sc_out< sc_lv<32> > m_axi_input3_ARLEN;
    sc_out< sc_lv<3> > m_axi_input3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input3_ARBURST;
    sc_out< sc_lv<2> > m_axi_input3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input3_ARPROT;
    sc_out< sc_lv<4> > m_axi_input3_ARQOS;
    sc_out< sc_lv<4> > m_axi_input3_ARREGION;
    sc_out< sc_lv<1> > m_axi_input3_ARUSER;
    sc_in< sc_logic > m_axi_input3_RVALID;
    sc_out< sc_logic > m_axi_input3_RREADY;
    sc_in< sc_lv<32> > m_axi_input3_RDATA;
    sc_in< sc_logic > m_axi_input3_RLAST;
    sc_in< sc_lv<1> > m_axi_input3_RID;
    sc_in< sc_lv<1> > m_axi_input3_RUSER;
    sc_in< sc_lv<2> > m_axi_input3_RRESP;
    sc_in< sc_logic > m_axi_input3_BVALID;
    sc_out< sc_logic > m_axi_input3_BREADY;
    sc_in< sc_lv<2> > m_axi_input3_BRESP;
    sc_in< sc_lv<1> > m_axi_input3_BID;
    sc_in< sc_lv<1> > m_axi_input3_BUSER;
    sc_in< sc_lv<30> > input3_offset;
    sc_out< sc_lv<5> > input_memcpy_buffer_address0;
    sc_out< sc_logic > input_memcpy_buffer_ce0;
    sc_out< sc_logic > input_memcpy_buffer_we0;
    sc_out< sc_lv<32> > input_memcpy_buffer_d0;
    sc_out< sc_lv<5> > input_memcpy_buffer1_address0;
    sc_out< sc_logic > input_memcpy_buffer1_ce0;
    sc_out< sc_logic > input_memcpy_buffer1_we0;
    sc_out< sc_lv<32> > input_memcpy_buffer1_d0;
    sc_out< sc_lv<5> > input_memcpy_buffer2_address0;
    sc_out< sc_logic > input_memcpy_buffer2_ce0;
    sc_out< sc_logic > input_memcpy_buffer2_we0;
    sc_out< sc_lv<32> > input_memcpy_buffer2_d0;
    sc_out< sc_lv<5> > input_memcpy_buffer3_address0;
    sc_out< sc_logic > input_memcpy_buffer3_ce0;
    sc_out< sc_logic > input_memcpy_buffer3_we0;
    sc_out< sc_lv<32> > input_memcpy_buffer3_d0;
    sc_in< sc_lv<1> > RowBeginByte_0_V_read;
    sc_in< sc_lv<1> > RowBeginByte_1_V_read;
    sc_in< sc_lv<1> > RowBeginByte_2_V_read;
    sc_in< sc_lv<1> > RowBeginByte_3_V_read;
    sc_in< sc_lv<3> > TN_MIN_3b_V;
    sc_in< sc_lv<6> > next_t2_0_V_write;
    sc_in< sc_lv<30> > IN_OFFSET;
    sc_in< sc_lv<9> > RowIncreaseLength_V;
    sc_in< sc_lv<18> > IHxIW_18b_V;
    sc_in< sc_lv<6> > ColIncreaseLength_V;
    sc_in< sc_logic > IsRowPixel;
    sc_in< sc_logic > enable;
    sc_out< sc_lv<6> > ap_return_0;
    sc_out< sc_lv<1> > ap_return_1;
    sc_out< sc_lv<1> > ap_return_2;
    sc_out< sc_lv<1> > ap_return_3;
    sc_out< sc_lv<1> > ap_return_4;
    sc_out< sc_lv<1> > ap_return_5;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const1;


    // Module declarations
    mmcpy_inputpixel_m2b(sc_module_name name);
    SC_HAS_PROCESS(mmcpy_inputpixel_m2b);

    ~mmcpy_inputpixel_m2b();

    sc_trace_file* mVcdFile;

    mmcpy_inputport* grp_mmcpy_inputport_fu_250;
    mmcpy_inputport2* grp_mmcpy_inputport2_fu_262;
    mmcpy_inputport1* grp_mmcpy_inputport1_fu_274;
    mmcpy_inputport3* grp_mmcpy_inputport3_fu_286;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > tmp_inoffset;
    sc_signal< sc_lv<1> > enable_read_read_fu_118_p2;
    sc_signal< sc_lv<32> > storemerge_fu_322_p3;
    sc_signal< sc_lv<32> > storemerge_reg_690;
    sc_signal< sc_lv<31> > tmp_18_reg_697;
    sc_signal< sc_lv<1> > tmp_59_fu_350_p1;
    sc_signal< sc_lv<1> > tmp_59_reg_702;
    sc_signal< sc_lv<21> > tmp_100_3_fu_366_p2;
    sc_signal< sc_lv<21> > tmp_100_3_reg_712;
    sc_signal< sc_lv<1> > tmp_62_fu_372_p1;
    sc_signal< sc_lv<1> > tmp_62_reg_717;
    sc_signal< sc_lv<6> > RowIntNum_2_fu_415_p3;
    sc_signal< sc_lv<6> > RowIntNum_2_reg_722;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<31> > tmp_21_reg_728;
    sc_signal< sc_lv<1> > RowBeginByte_V1_fu_444_p2;
    sc_signal< sc_lv<1> > RowBeginByte_V1_reg_733;
    sc_signal< sc_lv<6> > RowIntNum_1_fu_481_p3;
    sc_signal< sc_lv<6> > RowIntNum_1_reg_738;
    sc_signal< sc_lv<31> > tmp_23_reg_743;
    sc_signal< sc_lv<31> > tmp_26_reg_748;
    sc_signal< sc_lv<1> > RowBeginByte_V3_fu_536_p2;
    sc_signal< sc_lv<1> > RowBeginByte_V3_reg_753;
    sc_signal< sc_lv<6> > RowIntNum_3_fu_572_p3;
    sc_signal< sc_lv<6> > RowIntNum_3_reg_758;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_ap_start;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_ap_done;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport_fu_250_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport_fu_250_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport_fu_250_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport_fu_250_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport_fu_250_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_m_axi_input_r_BREADY;
    sc_signal< sc_lv<5> > grp_mmcpy_inputport_fu_250_input_memcpy_buffer_address0;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_input_memcpy_buffer_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_input_memcpy_buffer_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport_fu_250_input_memcpy_buffer_d0;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_ap_start;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_ap_done;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport2_fu_262_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_m_axi_input_r_BREADY;
    sc_signal< sc_lv<5> > grp_mmcpy_inputport2_fu_262_input_memcpy_buffer_address0;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_input_memcpy_buffer_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_input_memcpy_buffer_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport2_fu_262_input_memcpy_buffer_d0;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_ap_start;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_ap_done;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport1_fu_274_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_m_axi_input_r_BREADY;
    sc_signal< sc_lv<5> > grp_mmcpy_inputport1_fu_274_input_memcpy_buffer_address0;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_input_memcpy_buffer_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_input_memcpy_buffer_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport1_fu_274_input_memcpy_buffer_d0;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_ap_start;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_ap_done;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputport3_fu_286_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_m_axi_input_r_BREADY;
    sc_signal< sc_lv<5> > grp_mmcpy_inputport3_fu_286_input_memcpy_buffer_address0;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_input_memcpy_buffer_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_input_memcpy_buffer_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputport3_fu_286_input_memcpy_buffer_d0;
    sc_signal< sc_lv<1> > ap_phi_mux_RowBeginByte_1_V_wr_phi_fu_217_p4;
    sc_signal< sc_lv<1> > RowBeginByte_1_V_wr_reg_214;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    sc_signal< sc_lv<1> > ap_phi_mux_RowBeginByte_2_V_wr_phi_fu_226_p4;
    sc_signal< sc_lv<1> > RowBeginByte_2_V_wr_reg_223;
    sc_signal< sc_lv<1> > ap_phi_mux_RowBeginByte_3_V_wr_phi_fu_235_p4;
    sc_signal< sc_lv<1> > RowBeginByte_3_V_wr_reg_232;
    sc_signal< sc_lv<1> > ap_phi_mux_RowBeginByte_0_V_wr_phi_fu_244_p4;
    sc_signal< sc_lv<1> > RowBeginByte_0_V_wr_reg_241;
    sc_signal< sc_logic > grp_mmcpy_inputport_fu_250_ap_start_reg;
    sc_signal< sc_logic > grp_mmcpy_inputport2_fu_262_ap_start_reg;
    sc_signal< sc_logic > grp_mmcpy_inputport1_fu_274_ap_start_reg;
    sc_signal< sc_logic > grp_mmcpy_inputport3_fu_286_ap_start_reg;
    sc_signal< sc_lv<32> > tmp_fu_312_p1;
    sc_signal< sc_lv<1> > init_fu_302_p2;
    sc_signal< sc_lv<32> > IN_OFFSET_cast_fu_298_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_316_p2;
    sc_signal< sc_lv<20> > p_shl_fu_354_p3;
    sc_signal< sc_lv<21> > p_shl_cast_fu_362_p1;
    sc_signal< sc_lv<21> > tmp_53_cast5_fu_336_p1;
    sc_signal< sc_lv<7> > rhs_V_fu_382_p1;
    sc_signal< sc_lv<7> > lhs_V_fu_379_p1;
    sc_signal< sc_lv<1> > tmp_60_fu_385_p1;
    sc_signal< sc_lv<7> > r_V_fu_388_p2;
    sc_signal< sc_lv<6> > tmp_56_cast_fu_399_p4;
    sc_signal< sc_lv<1> > tmp_55_cast3_fu_394_p2;
    sc_signal< sc_lv<6> > tmp_32_fu_409_p2;
    sc_signal< sc_lv<32> > tmp_31_fu_376_p1;
    sc_signal< sc_lv<32> > tmp_101_1_fu_428_p2;
    sc_signal< sc_lv<1> > tmp_61_fu_425_p1;
    sc_signal< sc_lv<7> > rhs_V_1_fu_449_p1;
    sc_signal< sc_lv<7> > r_V_1_fu_453_p2;
    sc_signal< sc_lv<6> > tmp_106_1_cast_fu_465_p4;
    sc_signal< sc_lv<1> > tmp_105_1_cast2_fu_459_p2;
    sc_signal< sc_lv<6> > tmp_109_1_fu_475_p2;
    sc_signal< sc_lv<19> > tmp_100_2_fu_490_p3;
    sc_signal< sc_lv<32> > tmp_100_2_cast_fu_497_p1;
    sc_signal< sc_lv<32> > tmp_101_2_fu_501_p2;
    sc_signal< sc_lv<32> > tmp_100_3_cast_fu_517_p1;
    sc_signal< sc_lv<32> > tmp_101_3_fu_520_p2;
    sc_signal< sc_lv<7> > rhs_V_3_fu_540_p1;
    sc_signal< sc_lv<7> > r_V_3_fu_544_p2;
    sc_signal< sc_lv<6> > tmp_106_3_cast_fu_556_p4;
    sc_signal< sc_lv<1> > tmp_105_3_cast1_fu_550_p2;
    sc_signal< sc_lv<6> > tmp_109_3_fu_566_p2;
    sc_signal< sc_lv<6> > ap_return_0_preg;
    sc_signal< sc_lv<1> > ap_return_1_preg;
    sc_signal< sc_lv<1> > ap_return_2_preg;
    sc_signal< sc_lv<1> > ap_return_3_preg;
    sc_signal< sc_lv<1> > ap_return_4_preg;
    sc_signal< sc_lv<1> > ap_return_5_preg;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<6> ap_const_lv6_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_IN_OFFSET_cast_fu_298_p1();
    void thread_RowBeginByte_V1_fu_444_p2();
    void thread_RowBeginByte_V3_fu_536_p2();
    void thread_RowIntNum_1_fu_481_p3();
    void thread_RowIntNum_2_fu_415_p3();
    void thread_RowIntNum_3_fu_572_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_RowBeginByte_0_V_wr_phi_fu_244_p4();
    void thread_ap_phi_mux_RowBeginByte_1_V_wr_phi_fu_217_p4();
    void thread_ap_phi_mux_RowBeginByte_2_V_wr_phi_fu_226_p4();
    void thread_ap_phi_mux_RowBeginByte_3_V_wr_phi_fu_235_p4();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_enable_read_read_fu_118_p2();
    void thread_grp_mmcpy_inputport1_fu_274_ap_start();
    void thread_grp_mmcpy_inputport2_fu_262_ap_start();
    void thread_grp_mmcpy_inputport3_fu_286_ap_start();
    void thread_grp_mmcpy_inputport_fu_250_ap_start();
    void thread_init_fu_302_p2();
    void thread_input_memcpy_buffer1_address0();
    void thread_input_memcpy_buffer1_ce0();
    void thread_input_memcpy_buffer1_d0();
    void thread_input_memcpy_buffer1_we0();
    void thread_input_memcpy_buffer2_address0();
    void thread_input_memcpy_buffer2_ce0();
    void thread_input_memcpy_buffer2_d0();
    void thread_input_memcpy_buffer2_we0();
    void thread_input_memcpy_buffer3_address0();
    void thread_input_memcpy_buffer3_ce0();
    void thread_input_memcpy_buffer3_d0();
    void thread_input_memcpy_buffer3_we0();
    void thread_input_memcpy_buffer_address0();
    void thread_input_memcpy_buffer_ce0();
    void thread_input_memcpy_buffer_d0();
    void thread_input_memcpy_buffer_we0();
    void thread_lhs_V_fu_379_p1();
    void thread_m_axi_input1_ARADDR();
    void thread_m_axi_input1_ARBURST();
    void thread_m_axi_input1_ARCACHE();
    void thread_m_axi_input1_ARID();
    void thread_m_axi_input1_ARLEN();
    void thread_m_axi_input1_ARLOCK();
    void thread_m_axi_input1_ARPROT();
    void thread_m_axi_input1_ARQOS();
    void thread_m_axi_input1_ARREGION();
    void thread_m_axi_input1_ARSIZE();
    void thread_m_axi_input1_ARUSER();
    void thread_m_axi_input1_ARVALID();
    void thread_m_axi_input1_AWADDR();
    void thread_m_axi_input1_AWBURST();
    void thread_m_axi_input1_AWCACHE();
    void thread_m_axi_input1_AWID();
    void thread_m_axi_input1_AWLEN();
    void thread_m_axi_input1_AWLOCK();
    void thread_m_axi_input1_AWPROT();
    void thread_m_axi_input1_AWQOS();
    void thread_m_axi_input1_AWREGION();
    void thread_m_axi_input1_AWSIZE();
    void thread_m_axi_input1_AWUSER();
    void thread_m_axi_input1_AWVALID();
    void thread_m_axi_input1_BREADY();
    void thread_m_axi_input1_RREADY();
    void thread_m_axi_input1_WDATA();
    void thread_m_axi_input1_WID();
    void thread_m_axi_input1_WLAST();
    void thread_m_axi_input1_WSTRB();
    void thread_m_axi_input1_WUSER();
    void thread_m_axi_input1_WVALID();
    void thread_m_axi_input2_ARADDR();
    void thread_m_axi_input2_ARBURST();
    void thread_m_axi_input2_ARCACHE();
    void thread_m_axi_input2_ARID();
    void thread_m_axi_input2_ARLEN();
    void thread_m_axi_input2_ARLOCK();
    void thread_m_axi_input2_ARPROT();
    void thread_m_axi_input2_ARQOS();
    void thread_m_axi_input2_ARREGION();
    void thread_m_axi_input2_ARSIZE();
    void thread_m_axi_input2_ARUSER();
    void thread_m_axi_input2_ARVALID();
    void thread_m_axi_input2_AWADDR();
    void thread_m_axi_input2_AWBURST();
    void thread_m_axi_input2_AWCACHE();
    void thread_m_axi_input2_AWID();
    void thread_m_axi_input2_AWLEN();
    void thread_m_axi_input2_AWLOCK();
    void thread_m_axi_input2_AWPROT();
    void thread_m_axi_input2_AWQOS();
    void thread_m_axi_input2_AWREGION();
    void thread_m_axi_input2_AWSIZE();
    void thread_m_axi_input2_AWUSER();
    void thread_m_axi_input2_AWVALID();
    void thread_m_axi_input2_BREADY();
    void thread_m_axi_input2_RREADY();
    void thread_m_axi_input2_WDATA();
    void thread_m_axi_input2_WID();
    void thread_m_axi_input2_WLAST();
    void thread_m_axi_input2_WSTRB();
    void thread_m_axi_input2_WUSER();
    void thread_m_axi_input2_WVALID();
    void thread_m_axi_input3_ARADDR();
    void thread_m_axi_input3_ARBURST();
    void thread_m_axi_input3_ARCACHE();
    void thread_m_axi_input3_ARID();
    void thread_m_axi_input3_ARLEN();
    void thread_m_axi_input3_ARLOCK();
    void thread_m_axi_input3_ARPROT();
    void thread_m_axi_input3_ARQOS();
    void thread_m_axi_input3_ARREGION();
    void thread_m_axi_input3_ARSIZE();
    void thread_m_axi_input3_ARUSER();
    void thread_m_axi_input3_ARVALID();
    void thread_m_axi_input3_AWADDR();
    void thread_m_axi_input3_AWBURST();
    void thread_m_axi_input3_AWCACHE();
    void thread_m_axi_input3_AWID();
    void thread_m_axi_input3_AWLEN();
    void thread_m_axi_input3_AWLOCK();
    void thread_m_axi_input3_AWPROT();
    void thread_m_axi_input3_AWQOS();
    void thread_m_axi_input3_AWREGION();
    void thread_m_axi_input3_AWSIZE();
    void thread_m_axi_input3_AWUSER();
    void thread_m_axi_input3_AWVALID();
    void thread_m_axi_input3_BREADY();
    void thread_m_axi_input3_RREADY();
    void thread_m_axi_input3_WDATA();
    void thread_m_axi_input3_WID();
    void thread_m_axi_input3_WLAST();
    void thread_m_axi_input3_WSTRB();
    void thread_m_axi_input3_WUSER();
    void thread_m_axi_input3_WVALID();
    void thread_m_axi_input_r_ARADDR();
    void thread_m_axi_input_r_ARBURST();
    void thread_m_axi_input_r_ARCACHE();
    void thread_m_axi_input_r_ARID();
    void thread_m_axi_input_r_ARLEN();
    void thread_m_axi_input_r_ARLOCK();
    void thread_m_axi_input_r_ARPROT();
    void thread_m_axi_input_r_ARQOS();
    void thread_m_axi_input_r_ARREGION();
    void thread_m_axi_input_r_ARSIZE();
    void thread_m_axi_input_r_ARUSER();
    void thread_m_axi_input_r_ARVALID();
    void thread_m_axi_input_r_AWADDR();
    void thread_m_axi_input_r_AWBURST();
    void thread_m_axi_input_r_AWCACHE();
    void thread_m_axi_input_r_AWID();
    void thread_m_axi_input_r_AWLEN();
    void thread_m_axi_input_r_AWLOCK();
    void thread_m_axi_input_r_AWPROT();
    void thread_m_axi_input_r_AWQOS();
    void thread_m_axi_input_r_AWREGION();
    void thread_m_axi_input_r_AWSIZE();
    void thread_m_axi_input_r_AWUSER();
    void thread_m_axi_input_r_AWVALID();
    void thread_m_axi_input_r_BREADY();
    void thread_m_axi_input_r_RREADY();
    void thread_m_axi_input_r_WDATA();
    void thread_m_axi_input_r_WID();
    void thread_m_axi_input_r_WLAST();
    void thread_m_axi_input_r_WSTRB();
    void thread_m_axi_input_r_WUSER();
    void thread_m_axi_input_r_WVALID();
    void thread_p_shl_cast_fu_362_p1();
    void thread_p_shl_fu_354_p3();
    void thread_r_V_1_fu_453_p2();
    void thread_r_V_3_fu_544_p2();
    void thread_r_V_fu_388_p2();
    void thread_rhs_V_1_fu_449_p1();
    void thread_rhs_V_3_fu_540_p1();
    void thread_rhs_V_fu_382_p1();
    void thread_storemerge_fu_322_p3();
    void thread_tmp_100_2_cast_fu_497_p1();
    void thread_tmp_100_2_fu_490_p3();
    void thread_tmp_100_3_cast_fu_517_p1();
    void thread_tmp_100_3_fu_366_p2();
    void thread_tmp_101_1_fu_428_p2();
    void thread_tmp_101_2_fu_501_p2();
    void thread_tmp_101_3_fu_520_p2();
    void thread_tmp_105_1_cast2_fu_459_p2();
    void thread_tmp_105_3_cast1_fu_550_p2();
    void thread_tmp_106_1_cast_fu_465_p4();
    void thread_tmp_106_3_cast_fu_556_p4();
    void thread_tmp_109_1_fu_475_p2();
    void thread_tmp_109_3_fu_566_p2();
    void thread_tmp_31_fu_376_p1();
    void thread_tmp_32_fu_409_p2();
    void thread_tmp_53_cast5_fu_336_p1();
    void thread_tmp_55_cast3_fu_394_p2();
    void thread_tmp_56_cast_fu_399_p4();
    void thread_tmp_59_fu_350_p1();
    void thread_tmp_60_fu_385_p1();
    void thread_tmp_61_fu_425_p1();
    void thread_tmp_62_fu_372_p1();
    void thread_tmp_fu_312_p1();
    void thread_tmp_s_fu_316_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
