m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/HDL/veilorg/learning_with_book/VerilogHDL_Art/9_expression
T_opt
!s110 1498662102
VE18GWT>ThmPKYH5XZX^N12
04 13 4 work adder_tree_tb fast 0
=1-24f5aad9c052-5953c4d6-19d-175c
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OL;O;10.4;61
vadder_layer
Z0 !s110 1498662098
!i10b 1
!s100 J>AA=YS^G1EiNPzE>5AD_2
IzbkG0_>]:<`9@=^F1d>LR3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree
w1498662088
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_layer.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_layer.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1498662098.803000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_layer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_layer.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vadder_tree
R0
!i10b 1
!s100 cXMhi82d61WYhmE1C`0`20
I^_Ko?5n:nGo?PmVZDg[>30
R1
R2
w1498661497
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree.v
L0 1
R3
r1
!s85 0
31
!s108 1498662098.910000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree.v|
!i113 0
R4
vadder_tree_tb
!s110 1498662099
!i10b 1
!s100 27_XPNJGDZVjY59j7eeM^2
I:_jT;JQhJTGF>]NdM3Y5O2
R1
R2
w1498661994
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree_tb.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1498662099.035000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/adder_tree/adder_tree_tb.v|
!i113 0
R4
