{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718250675482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718250675489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 20:51:15 2024 " "Processing started: Wed Jun 12 20:51:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718250675489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250675489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decryption_fsm -c decryption_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off decryption_fsm -c decryption_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250675489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718250675788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718250675788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryption_fsm.sv(47) " "Verilog HDL information at decryption_fsm.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718250683618 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryption_fsm.sv(78) " "Verilog HDL information at decryption_fsm.sv(78): always construct contains both blocking and non-blocking assignments" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718250683618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryption_fsm.sv(16) " "Verilog HDL Declaration information at decryption_fsm.sv(16): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718250683618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file decryption_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_fsm " "Found entity 1: decryption_fsm" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718250683619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decryption_fsm " "Elaborating entity \"decryption_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718250683636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decryption_fsm.sv(47) " "Verilog HDL assignment warning at decryption_fsm.sv(47): truncated value with size 32 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718250683638 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decryption_fsm.sv(51) " "Verilog HDL assignment warning at decryption_fsm.sv(51): truncated value with size 32 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718250683638 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decryption_fsm.sv(54) " "Verilog HDL assignment warning at decryption_fsm.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718250683638 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "decryption_fsm.sv(56) " "Verilog HDL Case Statement warning at decryption_fsm.sv(56): case item expression never matches the case expression" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718250683640 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decryption_fsm.sv(60) " "Verilog HDL assignment warning at decryption_fsm.sv(60): truncated value with size 32 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718250683640 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decryption_fsm.sv(63) " "Verilog HDL assignment warning at decryption_fsm.sv(63): truncated value with size 32 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718250683640 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "decryption_fsm.sv(65) " "Verilog HDL Case Statement warning at decryption_fsm.sv(65): case item expression never matches the case expression" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718250683641 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "decryption_fsm.sv(69) " "Verilog HDL Case Statement warning at decryption_fsm.sv(69): case item expression never matches the case expression" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718250683641 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decryption_fsm.sv(49) " "Verilog HDL Case Statement warning at decryption_fsm.sv(49): incomplete case statement has no default case item" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718250683641 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state decryption_fsm.sv(47) " "Verilog HDL Always Construct warning at decryption_fsm.sv(47): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718250683641 "|decryption_fsm"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "decryption_fsm.sv(47) " "SystemVerilog RTL Coding error at decryption_fsm.sv(47): always_comb construct does not infer purely combinational logic." {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 47 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1718250683641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decryption_fsm.sv(85) " "Verilog HDL assignment warning at decryption_fsm.sv(85): truncated value with size 32 to match size of target (8)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718250683641 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "decryption_fsm.sv(87) " "Verilog HDL Case Statement warning at decryption_fsm.sv(87): case item expression never matches the case expression" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 87 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718250683641 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "address_out decryption_fsm.sv(13) " "Output port \"address_out\" at decryption_fsm.sv(13) has no driver" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718250683650 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done decryption_fsm.sv(16) " "Output port \"done\" at decryption_fsm.sv(16) has no driver" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718250683650 "|decryption_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] decryption_fsm.sv(49) " "Inferred latch for \"next_state\[0\]\" at decryption_fsm.sv(49)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683655 "|decryption_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] decryption_fsm.sv(49) " "Inferred latch for \"next_state\[1\]\" at decryption_fsm.sv(49)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683655 "|decryption_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] decryption_fsm.sv(49) " "Inferred latch for \"next_state\[2\]\" at decryption_fsm.sv(49)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683655 "|decryption_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] decryption_fsm.sv(49) " "Inferred latch for \"next_state\[3\]\" at decryption_fsm.sv(49)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683655 "|decryption_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] decryption_fsm.sv(49) " "Inferred latch for \"next_state\[4\]\" at decryption_fsm.sv(49)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683655 "|decryption_fsm"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718250683664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/output_files/decryption_fsm.map.smsg " "Generated suppressed messages file C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Decryption/output_files/decryption_fsm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718250683718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 20:51:23 2024 " "Processing ended: Wed Jun 12 20:51:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718250683718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718250683718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718250683718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718250683718 ""}
