<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/source/sdramc.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_bf64bf1d31205111dab559ea5953d43c.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>sdramc.c</h1>  </div>
</div>
<div class="contents">
<a href="sdramc_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/** \addtogroup sdram_module</span>
<a name="l00031"></a>00031 <span class="comment"> * The SDRAMC driver provides the Interface to configure the SDRAM Controller</span>
<a name="l00032"></a>00032 <span class="comment"> * (SDRAMC).</span>
<a name="l00033"></a>00033 <span class="comment"> *  \section Usage</span>
<a name="l00034"></a>00034 <span class="comment"> * &lt;ul&gt;</span>
<a name="l00035"></a>00035 <span class="comment"> *  &lt;li&gt; Configure SDRAM using SDRAMC_Configure().&lt;/li&gt;</span>
<a name="l00036"></a>00036 <span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment"> * &lt;/ul&gt;</span>
<a name="l00038"></a>00038 <span class="comment"> * For more accurate information, please look at the SDRAMC section of the</span>
<a name="l00039"></a>00039 <span class="comment"> * Datasheet.</span>
<a name="l00040"></a>00040 <span class="comment"> * Related files :\n</span>
<a name="l00041"></a>00041 <span class="comment"> * \ref sdramc.c\n</span>
<a name="l00042"></a>00042 <span class="comment"> * \ref sdramc.h.\n</span>
<a name="l00043"></a>00043 <span class="comment">*/</span>
<a name="l00044"></a>00044 <span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">/**</span>
<a name="l00046"></a>00046 <span class="comment">*  \file</span>
<a name="l00047"></a>00047 <span class="comment">*</span>
<a name="l00048"></a>00048 <span class="comment">*  \section Purpose</span>
<a name="l00049"></a>00049 <span class="comment">*</span>
<a name="l00050"></a>00050 <span class="comment">*  Interface for configuring and using SDRAM Controller (SDRAMC).</span>
<a name="l00051"></a>00051 <span class="comment">*</span>
<a name="l00052"></a>00052 <span class="comment">*/</span>
<a name="l00053"></a>00053 <span class="comment"></span>
<a name="l00054"></a>00054 <span class="comment">/**</span>
<a name="l00055"></a>00055 <span class="comment"> * \file</span>
<a name="l00056"></a>00056 <span class="comment"> *</span>
<a name="l00057"></a>00057 <span class="comment"> * Implementation of memories configuration on board.</span>
<a name="l00058"></a>00058 <span class="comment"> *</span>
<a name="l00059"></a>00059 <span class="comment"> */</span>
<a name="l00060"></a>00060 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00061"></a>00061 <span class="comment"> *        Headers</span>
<a name="l00062"></a>00062 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00063"></a>00063 <span class="preprocessor">#include &quot;chip.h&quot;</span>
<a name="l00064"></a>00064 <span class="preprocessor">#include &quot;<a class="code" href="sdramc_8h.html">sdramc.h</a>&quot;</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00067"></a>00067 <span class="comment"> *        Local functions</span>
<a name="l00068"></a>00068 <span class="comment"> *----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00069"></a>00069 <span class="comment">/**</span>
<a name="l00070"></a>00070 <span class="comment"> * \brief Calculate the sdram controller config register value.</span>
<a name="l00071"></a>00071 <span class="comment"> * \param pMemory  Pointer to the sdram structure.</span>
<a name="l00072"></a>00072 <span class="comment"> * \return Configure register value.</span>
<a name="l00073"></a>00073 <span class="comment"> */</span>
<a name="l00074"></a>00074 <span class="keyword">static</span> uint32_t SDRAMC_compute_CR_value(<a class="code" href="struct_s_sdramc___memory.html">SSdramc_Memory</a> *pMemory)
<a name="l00075"></a>00075 {
<a name="l00076"></a>00076     uint32_t dw = 0;
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     dw |= pMemory-&gt;cfg.dwColumnBits;
<a name="l00079"></a>00079     dw |= pMemory-&gt;cfg.dwRowBits;
<a name="l00080"></a>00080     dw |= pMemory-&gt;cfg.dwBanks;  <span class="comment">//NB, number of banks</span>
<a name="l00081"></a>00081     dw |= pMemory-&gt;cfg.dwCAS;  <span class="comment">//CAS, CAS latency</span>
<a name="l00082"></a>00082     dw |= pMemory-&gt;cfg.dwDataBusWidth;  <span class="comment">//DBW, data bus width</span>
<a name="l00083"></a>00083     dw |= SDRAMC_CR_TWR(pMemory-&gt;cfg.dwWriteRecoveryDelay);
<a name="l00084"></a>00084     <span class="comment">//TWR, Write Recovery Delay</span>
<a name="l00085"></a>00085     dw |= SDRAMC_CR_TRC_TRFC(pMemory-&gt;cfg.dwRowCycleDelay_RowRefreshCycle);
<a name="l00086"></a>00086     <span class="comment">//TRC_TRFC,Row Cycle Delay and Row Refresh Cycle</span>
<a name="l00087"></a>00087     dw |= SDRAMC_CR_TRP(pMemory-&gt;cfg.dwRowPrechargeDelay);
<a name="l00088"></a>00088     <span class="comment">//TRP, Row Precharge Delay</span>
<a name="l00089"></a>00089     dw |= SDRAMC_CR_TRCD(pMemory-&gt;cfg.dwRowColumnDelay);
<a name="l00090"></a>00090     <span class="comment">//TRCD, Row to Column Delay</span>
<a name="l00091"></a>00091     dw |= SDRAMC_CR_TRAS(pMemory-&gt;cfg.dwActivePrechargeDelay);
<a name="l00092"></a>00092     <span class="comment">//TRAS, Active to Precharge Delay</span>
<a name="l00093"></a>00093     dw |= SDRAMC_CR_TXSR(pMemory-&gt;cfg.dwExitSelfRefreshActiveDelay);
<a name="l00094"></a>00094     <span class="comment">//TXSR, Exit Self Refresh to Active Delay</span>
<a name="l00095"></a>00095     <span class="keywordflow">return</span> dw;
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00099"></a>00099 <span class="comment"> *        Exported functions</span>
<a name="l00100"></a>00100 <span class="comment"> *----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00101"></a>00101 <span class="comment">/**</span>
<a name="l00102"></a>00102 <span class="comment"> * \brief Configure and initialize the SDRAM controller.</span>
<a name="l00103"></a>00103 <span class="comment"> * \param pMemory  Pointer to the sdram structure.</span>
<a name="l00104"></a>00104 <span class="comment"> * \param dwClockFrequency  SDRAM clock frequency.</span>
<a name="l00105"></a>00105 <span class="comment"> */</span>
<a name="l00106"></a><a class="code" href="sdramc_8c.html#acba42d34b53227828bbecdd7c642e00a">00106</a> <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="sdramc_8h.html#acba42d34b53227828bbecdd7c642e00a" title="Configure and initialize the SDRAM controller.">SDRAMC_Configure</a>(<a class="code" href="struct_s_sdramc___memory.html">SSdramc_Memory</a> *pMemory,
<a name="l00107"></a>00107                               uint32_t dwClockFrequency)
<a name="l00108"></a>00108 {
<a name="l00109"></a>00109     <span class="keyword">volatile</span> uint32_t dw;
<a name="l00110"></a>00110 
<a name="l00111"></a>00111     <span class="comment">/* SDRAM hardware init */</span>
<a name="l00112"></a>00112     <span class="comment">/* Enable peripheral clock */</span>
<a name="l00113"></a>00113     <a class="code" href="pmc_8c.html#a4154148b8d69545bca1b5c868c004d49" title="Enables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted...">PMC_EnablePeripheral</a>(<a class="code" href="group___s_a_m_e70_q19__id.html#gad0e14070cf11f9fe36ca6984749752a1" title="Static Memory Controller (SMC).">ID_SMC</a>);
<a name="l00114"></a>00114 
<a name="l00115"></a>00115     <span class="comment">/* SDRAM device configure */</span>
<a name="l00116"></a>00116     <span class="comment">/* Step 1. */</span>
<a name="l00117"></a>00117     <span class="comment">/* Program the features of SDRAM device into the Configuration Register.*/</span>
<a name="l00118"></a>00118     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_CR = SDRAMC_compute_CR_value(pMemory);
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     <span class="comment">/* Step 2. */</span>
<a name="l00121"></a>00121     <span class="comment">/* For low-power SDRAM, temperature-compensated self refresh (TCSR),</span>
<a name="l00122"></a>00122 <span class="comment">       drive strength (DS) and partial array self refresh (PASR) must be set</span>
<a name="l00123"></a>00123 <span class="comment">       in the Low-power Register.*/</span>
<a name="l00124"></a>00124     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_LPR = 0;
<a name="l00125"></a>00125 
<a name="l00126"></a>00126     <span class="comment">/* Step 3. */</span>
<a name="l00127"></a>00127     <span class="comment">/* Program the memory device type into the Memory Device Register */</span>
<a name="l00128"></a>00128     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MDR = SDRAMC_MDR_MD_SDRAM;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     <span class="comment">/* Step 4 */</span>
<a name="l00131"></a>00131     <span class="comment">/* A minimum pause of 200 ¦Ìs is provided to precede any signal toggle.</span>
<a name="l00132"></a>00132 <span class="comment">       (6 core cycles per iteration) */</span>
<a name="l00133"></a>00133     <span class="keywordflow">for</span> (dw = 0; dw &lt; ((dwClockFrequency / 1000000) * 200 / 6); dw++);
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="comment">/* Step 5. */</span>
<a name="l00136"></a>00136     <span class="comment">/* A NOP command is issued to the SDR-SDRAM. Program NOP command into</span>
<a name="l00137"></a>00137 <span class="comment">     Mode Register, the application must set Mode to 1 in the Mode Register.</span>
<a name="l00138"></a>00138 <span class="comment">    Perform a write access to any SDR-SDRAM address to acknowledge this command.</span>
<a name="l00139"></a>00139 <span class="comment">    Now the clock which drives SDR-SDRAM device is enabled.*/</span>
<a name="l00140"></a>00140     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_NOP;
<a name="l00141"></a>00141     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a>) = 0;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     <span class="comment">/* Step 6. */</span>
<a name="l00144"></a>00144     <span class="comment">/* An all banks precharge command is issued to the SDR-SDRAM. Program all</span>
<a name="l00145"></a>00145 <span class="comment">       banks precharge command into Mode Register, the application must set Mode to</span>
<a name="l00146"></a>00146 <span class="comment">       2 in the Mode Register . Perform a write access to any SDRSDRAM address to</span>
<a name="l00147"></a>00147 <span class="comment">       acknowledge this command. */</span>
<a name="l00148"></a>00148     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_ALLBANKS_PRECHARGE;
<a name="l00149"></a>00149     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a>) = 0x0;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     <span class="comment">/* add some delays after precharge */</span>
<a name="l00152"></a>00152     <span class="keywordflow">for</span> (dw = 0; dw &lt; ((dwClockFrequency / 1000000) * 200 / 6); dw++);
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="comment">/* Step 7. */</span>
<a name="l00155"></a>00155     <span class="comment">/* Eight auto-refresh (CBR) cycles are provided. Program the auto refresh</span>
<a name="l00156"></a>00156 <span class="comment">       command (CBR) into Mode Register, the application must set Mode to 4 in</span>
<a name="l00157"></a>00157 <span class="comment">       the Mode Register. Once in the idle state, eight AUTO REFRESH cycles must</span>
<a name="l00158"></a>00158 <span class="comment">       be performed. */</span>
<a name="l00159"></a>00159     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00160"></a>00160     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x1;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00163"></a>00163     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x2;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00166"></a>00166     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x3;
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00169"></a>00169     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x4;
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00172"></a>00172     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x5;
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00175"></a>00175     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x6;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00178"></a>00178     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x7;
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00181"></a>00181     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0) = 0x8;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <span class="comment">/* Step 8. */</span>
<a name="l00184"></a>00184     <span class="comment">/* A Mode Register set (MRS) cycle is issued to program the parameters of</span>
<a name="l00185"></a>00185 <span class="comment">       the SDRAM devices, in particular CAS latency and burst length. */</span>
<a name="l00186"></a>00186     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_LOAD_MODEREG;
<a name="l00187"></a>00187     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + 0x22) = 0xcafe;
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     <span class="comment">/* Step 9. */</span>
<a name="l00190"></a>00190     <span class="comment">/* For low-power SDR-SDRAM initialization, an Extended Mode Register set</span>
<a name="l00191"></a>00191 <span class="comment">       (EMRS) cycle is issued to program the SDR-SDRAM parameters (TCSR, PASR, DS).</span>
<a name="l00192"></a>00192 <span class="comment">       The write address must be chosen so that BA[1] is set to 1 and BA[0] is set</span>
<a name="l00193"></a>00193 <span class="comment">       to 0 */</span>
<a name="l00194"></a>00194     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_EXT_LOAD_MODEREG;
<a name="l00195"></a>00195     *((uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a> + (1 &lt;&lt; pMemory-&gt;cfg.dwBK1))) = 0;
<a name="l00196"></a>00196 
<a name="l00197"></a>00197     <span class="comment">/* Step 10. */</span>
<a name="l00198"></a>00198     <span class="comment">/* The application must go into Normal Mode, setting Mode to 0 in the Mode</span>
<a name="l00199"></a>00199 <span class="comment">       Register and perform a write access at any location in the SDRAM to</span>
<a name="l00200"></a>00200 <span class="comment">       acknowledge this command. */</span>
<a name="l00201"></a>00201     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_MR = SDRAMC_MR_MODE_NORMAL;
<a name="l00202"></a>00202     *(uint16_t *)(<a class="code" href="sdramc_8h.html#a53e1027da4b9883e95f8c5332c776349">EBI_SDRAMC_ADDR</a>) = 0x0;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204     <span class="comment">/* Step 11. */</span>
<a name="l00205"></a>00205     <span class="comment">/* Write the refresh rate into the count field in the SDRAMC Refresh</span>
<a name="l00206"></a>00206 <span class="comment">       Timer register. Set Refresh timer 15.625 us*/</span>
<a name="l00207"></a>00207     dw = dwClockFrequency / 1000u;
<a name="l00208"></a>00208     dw *= 15625u;
<a name="l00209"></a>00209     dw /= 1000000u;
<a name="l00210"></a>00210     <a class="code" href="group___s_a_m_e70_q19__base.html#ga4f40802205902b7bf4c77c8eff3af70a" title="(SDRAMC) Base Address">SDRAMC</a>-&gt;SDRAMC_TR = SDRAMC_TR_COUNT(dw);
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
