[PM]
reg00=TRG_SETTINGS
reg01=CHANNEL_SETTINGS_1
reg02=CHANNEL_SETTINGS_2
reg03=CHANNEL_SETTINGS_3
reg04=CHANNEL_SETTINGS_4
reg05=CHANNEL_SETTINGS_5
reg06=CHANNEL_SETTINGS_6
reg07=CHANNEL_SETTINGS_7
reg08=CHANNEL_SETTINGS_8
reg09=CHANNEL_SETTINGS_9
reg0A=CHANNEL_SETTINGS_A
reg0B=CHANNEL_SETTINGS_B
reg0C=CHANNEL_SETTINGS_C
reg0D=ADC0_BASELINE_1
reg0E=ADC1_BASELINE_1
reg0F=ADC0_BASELINE_2
reg10=ADC1_BASELINE_2
reg11=ADC0_BASELINE_3
reg12=ADC1_BASELINE_3
reg13=ADC0_BASELINE_4
reg14=ADC1_BASELINE_4
reg15=ADC0_BASELINE_5
reg16=ADC1_BASELINE_5
reg17=ADC0_BASELINE_6
reg18=ADC1_BASELINE_6
reg19=ADC0_BASELINE_7
reg1A=ADC1_BASELINE_7
reg1B=ADC0_BASELINE_8
reg1C=ADC1_BASELINE_8
reg1D=ADC0_BASELINE_9
reg1E=ADC1_BASELINE_9
reg1F=ADC0_BASELINE_A
reg20=ADC1_BASELINE_A
reg21=ADC0_BASELINE_B
reg22=ADC1_BASELINE_B
reg23=ADC0_BASELINE_C
reg24=ADC1_BASELINE_C
reg25=ADC0_RANGE_CORR_1
reg26=ADC1_RANGE_CORR_1
reg27=ADC0_RANGE_CORR_2
reg28=ADC1_RANGE_CORR_2
reg29=ADC0_RANGE_CORR_3
reg2A=ADC1_RANGE_CORR_3
reg2B=ADC0_RANGE_CORR_4
reg2C=ADC1_RANGE_CORR_4
reg2D=ADC0_RANGE_CORR_5
reg2E=ADC1_RANGE_CORR_5
reg2F=ADC0_RANGE_CORR_6
reg30=ADC1_RANGE_CORR_6
reg31=ADC0_RANGE_CORR_7
reg32=ADC1_RANGE_CORR_7
reg33=ADC0_RANGE_CORR_8
reg34=ADC1_RANGE_CORR_8
reg35=ADC0_RANGE_CORR_9
reg36=ADC1_RANGE_CORR_9
reg37=ADC0_RANGE_CORR_A
reg38=ADC1_RANGE_CORR_A
reg39=ADC0_RANGE_CORR_B
reg3A=ADC1_RANGE_CORR_B
reg3B=ADC0_RANGE_CORR_C
reg3C=ADC1_RANGE_CORR_C
reg3D=TRG_CHARGE_LEVELS
reg3E=TDC_12_PHASE_TUNING
reg3F=TDC_3_PHASE_TUNING
reg40=RAW_TDC_DATA_1
reg41=RAW_TDC_DATA_2
reg42=RAW_TDC_DATA_3
reg43=RAW_TDC_DATA_4
reg44=RAW_TDC_DATA_5
reg45=RAW_TDC_DATA_6
reg46=RAW_TDC_DATA_7
reg47=RAW_TDC_DATA_8
reg48=RAW_TDC_DATA_9
reg49=RAW_TDC_DATA_A
reg4A=RAW_TDC_DATA_B
reg4B=RAW_TDC_DATA_C
reg4C=ADC0_DISPERSION_1
reg4D=ADC1_DISPERSION_1
reg4E=ADC0_DISPERSION_2
reg4F=ADC1_DISPERSION_2
reg50=ADC0_DISPERSION_3
reg51=ADC1_DISPERSION_3
reg52=ADC0_DISPERSION_4
reg53=ADC1_DISPERSION_4
reg54=ADC0_DISPERSION_5
reg55=ADC1_DISPERSION_5
reg56=ADC0_DISPERSION_6
reg57=ADC1_DISPERSION_6
reg58=ADC0_DISPERSION_7
reg59=ADC1_DISPERSION_7
reg5A=ADC0_DISPERSION_8
reg5B=ADC1_DISPERSION_8
reg5C=ADC0_DISPERSION_9
reg5D=ADC1_DISPERSION_9
reg5E=ADC0_DISPERSION_A
reg5F=ADC1_DISPERSION_A
reg60=ADC0_DISPERSION_B
reg61=ADC1_DISPERSION_B
reg62=ADC0_DISPERSION_C
reg63=ADC1_DISPERSION_C
reg64=ADC0_MEAN_1
reg65=ADC1_MEAN_1
reg66=ADC0_MEAN_2
reg67=ADC1_MEAN_2
reg68=ADC0_MEAN_3
reg69=ADC1_MEAN_3
reg6A=ADC0_MEAN_4
reg6B=ADC1_MEAN_4
reg6C=ADC0_MEAN_5
reg6D=ADC1_MEAN_5
reg6E=ADC0_MEAN_6
reg6F=ADC1_MEAN_6
reg70=ADC0_MEAN_7
reg71=ADC1_MEAN_7
reg72=ADC0_MEAN_8
reg73=ADC1_MEAN_8
reg74=ADC0_MEAN_9
reg75=ADC1_MEAN_9
reg76=ADC0_MEAN_A
reg77=ADC1_MEAN_A
reg78=ADC0_MEAN_B
reg79=ADC1_MEAN_B
reg7A=ADC0_MEAN_C
reg7B=ADC1_MEAN_C
reg7C=CHANNELS_MASK
reg7D=CHANNEL_ADC_BASELINE
reg7E=HISTOGRAMMING_CONTROL
reg7F=STATUS_BITS
reg80=CFD_THRESHOLD_1
reg81=CFD_ZERO_1
reg82=ADC_ZERO_1
reg83=ADC_DELAY_1
reg84=CFD_THRESHOLD_2
reg85=CFD_ZERO_2
reg86=ADC_ZERO_2
reg87=ADC_DELAY_2
reg88=CFD_THRESHOLD_3
reg89=CFD_ZERO_3
reg8A=ADC_ZERO_3
reg8B=ADC_DELAY_3
reg8C=CFD_THRESHOLD_4
reg8D=CFD_ZERO_4
reg8E=ADC_ZERO_4
reg8F=ADC_DELAY_4
reg90=CFD_THRESHOLD_5
reg91=CFD_ZERO_5
reg92=ADC_ZERO_5
reg93=ADC_DELAY_5
reg94=CFD_THRESHOLD_6
reg95=CFD_ZERO_6
reg96=ADC_ZERO_6
reg97=ADC_DELAY_6
reg98=CFD_THRESHOLD_7
reg99=CFD_ZERO_7
reg9A=ADC_ZERO_7
reg9B=ADC_DELAY_7
reg9C=CFD_THRESHOLD_8
reg9D=CFD_ZERO_8
reg9E=ADC_ZERO_8
reg9F=ADC_DELAY_8
regA0=CFD_THRESHOLD_9
regA1=CFD_ZERO_9
regA2=ADC_ZERO_9
regA3=ADC_DELAY_9
regA4=CFD_THRESHOLD_A
regA5=CFD_ZERO_A
regA6=ADC_ZERO_A
regA7=ADC_DELAY_A
regA8=CFD_THRESHOLD_B
regA9=CFD_ZERO_B
regAA=ADC_ZERO_B
regAB=ADC_DELAY_B
regAC=CFD_THRESHOLD_C
regAD=CFD_ZERO_C
regAE=ADC_ZERO_C
regAF=ADC_DELAY_C
regB0=THRESHOLD_CALIBRATION_1
regB1=THRESHOLD_CALIBRATION_2
regB2=THRESHOLD_CALIBRATION_3
regB3=THRESHOLD_CALIBRATION_4
regB4=THRESHOLD_CALIBRATION_5
regB5=THRESHOLD_CALIBRATION_6
regB6=THRESHOLD_CALIBRATION_7
regB7=THRESHOLD_CALIBRATION_8
regB8=THRESHOLD_CALIBRATION_9
regB9=THRESHOLD_CALIBRATION_A
regBA=THRESHOLD_CALIBRATION_B
regBB=THRESHOLD_CALIBRATION_C
regBC=TEMPERATURE
regBD=BOARD_TYPE
regBE=LAST_RESTART_REASON
regC0=COUNT_CFD_HITS_1
regC1=COUNT_TRG_HITS_1
regC2=COUNT_CFD_HITS_2
regC3=COUNT_TRG_HITS_2
regC4=COUNT_CFD_HITS_3
regC5=COUNT_TRG_HITS_3
regC6=COUNT_CFD_HITS_4
regC7=COUNT_TRG_HITS_4
regC8=COUNT_CFD_HITS_5
regC9=COUNT_TRG_HITS_5
regCA=COUNT_CFD_HITS_6
regCB=COUNT_TRG_HITS_6
regCC=COUNT_CFD_HITS_7
regCD=COUNT_TRG_HITS_7
regCE=COUNT_CFD_HITS_8
regCF=COUNT_TRG_HITS_8
regD0=COUNT_CFD_HITS_9
regD1=COUNT_TRG_HITS_9
regD2=COUNT_CFD_HITS_A
regD3=COUNT_TRG_HITS_A
regD4=COUNT_CFD_HITS_B
regD5=COUNT_TRG_HITS_B
regD6=COUNT_CFD_HITS_C
regD7=COUNT_TRG_HITS_C
regD8=MODE_SETTINGS
regD9=TRIGGER_RESPOND_MASK
regDA=DATA_BUNCH_PATTERN
regDB=TRIGGER_SINGLE_VALUE
regDC=TRIGGER_CONT_PATTERN_MSB
regDD=TRIGGER_CONT_PATTERN_LSB
regDE=TRIGGER_CONT_VALUE
regDF=GENERATORS_BUNCH_FREQ
regE0=GENERATOR_FREQ_OFFSET
regE1=RDH_FIELDS
regE2=CRU_SIZE
regE3=BCID_OFFSET
regE4=DATA_SEL_TRG_MASK
regE8=MODES_STATUS
regE9=CRU_ORBIT
regEA=CRU_BC
regEC=SEL_FIRST_HIT_DROPPED_ORBIT
regED=SEL_LAST_HIT_DROPPED_ORBIT
regEE=SEL_HITS_DROPPED
regEF=READOUT_RATE
regF5=CURRENT_ADDRESS
regF6=HISTOGRAM_DATA_READOUT
regF7=MCODE_TIME
regF8=FW_UPGRADE_COMM
regF9=FW_UPGRADE_DATA
regFA=FW_UPGRADE_END
regFB=FW_UPGRADE_STATUS
regFC=FPGA_TEMP
regFD=1VPOWER
regFE=18VPOWER
regFF=FW_TIME
[PMC0]
reg00=TRG_SETTINGS
reg01=CHANNEL_SETTINGS_1
reg02=CHANNEL_SETTINGS_2
reg03=CHANNEL_SETTINGS_3
reg04=CHANNEL_SETTINGS_4
reg05=CHANNEL_SETTINGS_5
reg06=CHANNEL_SETTINGS_6
reg07=CHANNEL_SETTINGS_7
reg08=CHANNEL_SETTINGS_8
reg09=CHANNEL_SETTINGS_9
reg0A=CHANNEL_SETTINGS_A
reg0B=CHANNEL_SETTINGS_B
reg0C=CHANNEL_SETTINGS_C
reg0D=ADC0_BASELINE_1
reg0E=ADC1_BASELINE_1
reg0F=ADC0_BASELINE_2
reg10=ADC1_BASELINE_2
reg11=ADC0_BASELINE_3
reg12=ADC1_BASELINE_3
reg13=ADC0_BASELINE_4
reg14=ADC1_BASELINE_4
reg15=ADC0_BASELINE_5
reg16=ADC1_BASELINE_5
reg17=ADC0_BASELINE_6
reg18=ADC1_BASELINE_6
reg19=ADC0_BASELINE_7
reg1A=ADC1_BASELINE_7
reg1B=ADC0_BASELINE_8
reg1C=ADC1_BASELINE_8
reg1D=ADC0_BASELINE_9
reg1E=ADC1_BASELINE_9
reg1F=ADC0_BASELINE_A
reg20=ADC1_BASELINE_A
reg21=ADC0_BASELINE_B
reg22=ADC1_BASELINE_B
reg23=ADC0_BASELINE_C
reg24=ADC1_BASELINE_C
reg25=ADC0_RANGE_CORR_1
reg26=ADC1_RANGE_CORR_1
reg27=ADC0_RANGE_CORR_2
reg28=ADC1_RANGE_CORR_2
reg29=ADC0_RANGE_CORR_3
reg2A=ADC1_RANGE_CORR_3
reg2B=ADC0_RANGE_CORR_4
reg2C=ADC1_RANGE_CORR_4
reg2D=ADC0_RANGE_CORR_5
reg2E=ADC1_RANGE_CORR_5
reg2F=ADC0_RANGE_CORR_6
reg30=ADC1_RANGE_CORR_6
reg31=ADC0_RANGE_CORR_7
reg32=ADC1_RANGE_CORR_7
reg33=ADC0_RANGE_CORR_8
reg34=ADC1_RANGE_CORR_8
reg35=ADC0_RANGE_CORR_9
reg36=ADC1_RANGE_CORR_9
reg37=ADC0_RANGE_CORR_A
reg38=ADC1_RANGE_CORR_A
reg39=ADC0_RANGE_CORR_B
reg3A=ADC1_RANGE_CORR_B
reg3B=ADC0_RANGE_CORR_C
reg3C=ADC1_RANGE_CORR_C
reg3D=TRG_CHARGE_LEVELS
reg3E=TDC_12_PHASE_TUNING
reg3F=TDC_3_PHASE_TUNING
reg40=RAW_TDC_DATA_1
reg41=RAW_TDC_DATA_2
reg42=RAW_TDC_DATA_3
reg43=RAW_TDC_DATA_4
reg44=RAW_TDC_DATA_5
reg45=RAW_TDC_DATA_6
reg46=RAW_TDC_DATA_7
reg47=RAW_TDC_DATA_8
reg48=RAW_TDC_DATA_9
reg49=RAW_TDC_DATA_A
reg4A=RAW_TDC_DATA_B
reg4B=RAW_TDC_DATA_C
reg4C=ADC0_DISPERSION_1
reg4D=ADC1_DISPERSION_1
reg4E=ADC0_DISPERSION_2
reg4F=ADC1_DISPERSION_2
reg50=ADC0_DISPERSION_3
reg51=ADC1_DISPERSION_3
reg52=ADC0_DISPERSION_4
reg53=ADC1_DISPERSION_4
reg54=ADC0_DISPERSION_5
reg55=ADC1_DISPERSION_5
reg56=ADC0_DISPERSION_6
reg57=ADC1_DISPERSION_6
reg58=ADC0_DISPERSION_7
reg59=ADC1_DISPERSION_7
reg5A=ADC0_DISPERSION_8
reg5B=ADC1_DISPERSION_8
reg5C=ADC0_DISPERSION_9
reg5D=ADC1_DISPERSION_9
reg5E=ADC0_DISPERSION_A
reg5F=ADC1_DISPERSION_A
reg60=ADC0_DISPERSION_B
reg61=ADC1_DISPERSION_B
reg62=ADC0_DISPERSION_C
reg63=ADC1_DISPERSION_C
reg64=ADC0_MEAN_1
reg65=ADC1_MEAN_1
reg66=ADC0_MEAN_2
reg67=ADC1_MEAN_2
reg68=ADC0_MEAN_3
reg69=ADC1_MEAN_3
reg6A=ADC0_MEAN_4
reg6B=ADC1_MEAN_4
reg6C=ADC0_MEAN_5
reg6D=ADC1_MEAN_5
reg6E=ADC0_MEAN_6
reg6F=ADC1_MEAN_6
reg70=ADC0_MEAN_7
reg71=ADC1_MEAN_7
reg72=ADC0_MEAN_8
reg73=ADC1_MEAN_8
reg74=ADC0_MEAN_9
reg75=ADC1_MEAN_9
reg76=ADC0_MEAN_A
reg77=ADC1_MEAN_A
reg78=ADC0_MEAN_B
reg79=ADC1_MEAN_B
reg7A=ADC0_MEAN_C
reg7B=ADC1_MEAN_C
reg7C=CHANNELS_MASK
reg7D=CHANNEL_ADC_BASELINE
reg7E=HISTOGRAMMING_CONTROL
reg7F=STATUS_BITS
reg80=CFD_THRESHOLD_1
reg81=CFD_ZERO_1
reg82=ADC_ZERO_1
reg83=ADC_DELAY_1
reg84=CFD_THRESHOLD_2
reg85=CFD_ZERO_2
reg86=ADC_ZERO_2
reg87=ADC_DELAY_2
reg88=CFD_THRESHOLD_3
reg89=CFD_ZERO_3
reg8A=ADC_ZERO_3
reg8B=ADC_DELAY_3
reg8C=CFD_THRESHOLD_4
reg8D=CFD_ZERO_4
reg8E=ADC_ZERO_4
reg8F=ADC_DELAY_4
reg90=CFD_THRESHOLD_5
reg91=CFD_ZERO_5
reg92=ADC_ZERO_5
reg93=ADC_DELAY_5
reg94=CFD_THRESHOLD_6
reg95=CFD_ZERO_6
reg96=ADC_ZERO_6
reg97=ADC_DELAY_6
reg98=CFD_THRESHOLD_7
reg99=CFD_ZERO_7
reg9A=ADC_ZERO_7
reg9B=ADC_DELAY_7
reg9C=CFD_THRESHOLD_8
reg9D=CFD_ZERO_8
reg9E=ADC_ZERO_8
reg9F=ADC_DELAY_8
regA0=CFD_THRESHOLD_9
regA1=CFD_ZERO_9
regA2=ADC_ZERO_9
regA3=ADC_DELAY_9
regA4=CFD_THRESHOLD_A
regA5=CFD_ZERO_A
regA6=ADC_ZERO_A
regA7=ADC_DELAY_A
regA8=CFD_THRESHOLD_B
regA9=CFD_ZERO_B
regAA=ADC_ZERO_B
regAB=ADC_DELAY_B
regAC=CFD_THRESHOLD_C
regAD=CFD_ZERO_C
regAE=ADC_ZERO_C
regAF=ADC_DELAY_C
regB0=THRESHOLD_CALIBRATION_1
regB1=THRESHOLD_CALIBRATION_2
regB2=THRESHOLD_CALIBRATION_3
regB3=THRESHOLD_CALIBRATION_4
regB4=THRESHOLD_CALIBRATION_5
regB5=THRESHOLD_CALIBRATION_6
regB6=THRESHOLD_CALIBRATION_7
regB7=THRESHOLD_CALIBRATION_8
regB8=THRESHOLD_CALIBRATION_9
regB9=THRESHOLD_CALIBRATION_A
regBA=THRESHOLD_CALIBRATION_B
regBB=THRESHOLD_CALIBRATION_C
regBC=TEMPERATURE
regBD=BOARD_TYPE
regBE=LAST_RESTART_REASON
regC0=COUNT_CFD_HITS_1
regC1=COUNT_TRG_HITS_1
regC2=COUNT_CFD_HITS_2
regC3=COUNT_TRG_HITS_2
regC4=COUNT_CFD_HITS_3
regC5=COUNT_TRG_HITS_3
regC6=COUNT_CFD_HITS_4
regC7=COUNT_TRG_HITS_4
regC8=COUNT_CFD_HITS_5
regC9=COUNT_TRG_HITS_5
regCA=COUNT_CFD_HITS_6
regCB=COUNT_TRG_HITS_6
regCC=COUNT_CFD_HITS_7
regCD=COUNT_TRG_HITS_7
regCE=COUNT_CFD_HITS_8
regCF=COUNT_TRG_HITS_8
regD0=COUNT_CFD_HITS_9
regD1=COUNT_TRG_HITS_9
regD2=COUNT_CFD_HITS_A
regD3=COUNT_TRG_HITS_A
regD4=COUNT_CFD_HITS_B
regD5=COUNT_TRG_HITS_B
regD6=COUNT_CFD_HITS_C
regD7=COUNT_TRG_HITS_C
regD8=MODE_SETTINGS
regD9=TRIGGER_RESPOND_MASK
regDA=DATA_BUNCH_PATTERN
regDB=TRIGGER_SINGLE_VALUE
regDC=TRIGGER_CONT_PATTERN_MSB
regDD=TRIGGER_CONT_PATTERN_LSB
regDE=TRIGGER_CONT_VALUE
regDF=GENERATORS_BUNCH_FREQ
regE0=GENERATOR_FREQ_OFFSET
regE1=RDH_FIELDS
regE2=CRU_SIZE
regE3=BCID_OFFSET
regE4=DATA_SEL_TRG_MASK
regE8=MODES_STATUS
regE9=CRU_ORBIT
regEA=CRU_BC
regEC=SEL_FIRST_HIT_DROPPED_ORBIT
regED=SEL_LAST_HIT_DROPPED_ORBIT
regEE=SEL_HITS_DROPPED
regEF=READOUT_RATE
regF5=CURRENT_ADDRESS
regF6=HISTOGRAM_DATA_READOUT
regF7=MCODE_TIME
regF8=FW_UPGRADE_COMM
regF9=FW_UPGRADE_DATA
regFA=FW_UPGRADE_END
regFB=FW_UPGRADE_STATUS
regFC=FPGA_TEMP
regFD=1VPOWER
regFE=18VPOWER
regFF=FW_TIME