library ieee;
use ieee.std_logic_1164.all;

entity frequency_ontroller is

	port 
	(
		clk 		: in 	std_logic;
		in_key 	: in 	std_logic;
		out_key 	: out std_logic
	);

end frequency_controller;

architecture rtl of frequency_controller is

begin

end rtl;
