GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Development\Project\MelonSoc\src\cpu.v'
Analyzing Verilog file 'D:\Development\Project\MelonSoc\src\mem.v'
Analyzing Verilog file 'D:\Development\Project\MelonSoc\src\top.v'
Analyzing Verilog file 'D:\Development\Project\MelonSoc\src\emitter_uart.v'
Compiling module 'SOC'("D:\Development\Project\MelonSoc\src\top.v":1)
Compiling module 'mem'("D:\Development\Project\MelonSoc\src\mem.v":1)
Extracting RAM for identifier 'MEM'("D:\Development\Project\MelonSoc\src\mem.v":10)
Compiling module 'cpu'("D:\Development\Project\MelonSoc\src\cpu.v":1)
Extracting RAM for identifier 'reg_bank'("D:\Development\Project\MelonSoc\src\cpu.v":38)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("D:\Development\Project\MelonSoc\src\cpu.v":134)
Compiling module 'corescore_emitter_uart(clk_freq_hz=27000000,baud_rate=115200)'("D:\Development\Project\MelonSoc\src\emitter_uart.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\Development\Project\MelonSoc\src\emitter_uart.v":32)
NOTE  (EX0101) : Current top module is "SOC"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input rxd is unused("D:\Development\Project\MelonSoc\src\top.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Development\Project\MelonSoc\impl\gwsynthesis\melon-riscv.vg" completed
[100%] Generate report file "D:\Development\Project\MelonSoc\impl\gwsynthesis\melon-riscv_syn.rpt.html" completed
GowinSynthesis finish
