Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Oct  1 10:51:49 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.621ns (9.120%)  route 6.188ns (90.880%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.775     2.931    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     3.157 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_201/O
                         net (fo=1, routed)           0.012     3.169    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[9]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_78/O
                         net (fo=1, routed)           1.224     4.488    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[9]
    SLICE_X50Y40         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.186     4.674 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.177     6.851    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/DINBDIN[9]
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ap_clk
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[9])
                                                     -0.365     9.648    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.531ns (7.889%)  route 6.200ns (92.111%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.169     6.773    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/DINBDIN[2]
    RAMB18_X1Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ap_clk
    RAMB18_X1Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y71         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[2])
                                                     -0.396     9.617    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.621ns (9.278%)  route 6.072ns (90.722%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.775     2.931    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     3.157 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_201/O
                         net (fo=1, routed)           0.012     3.169    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[9]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_78/O
                         net (fo=1, routed)           1.224     4.488    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[9]
    SLICE_X50Y40         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.186     4.674 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.062     6.735    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/DINBDIN[9]
    RAMB18_X1Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ap_clk
    RAMB18_X1Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X1Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[9])
                                                     -0.378     9.636    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.490ns (7.398%)  route 6.133ns (92.602%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.829     2.985    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.223     3.208 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_209/O
                         net (fo=1, routed)           0.011     3.219    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[8]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.095     3.314 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_82/O
                         net (fo=1, routed)           0.939     4.253    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[8]
    SLICE_X47Y37         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     4.311 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_15/O
                         net (fo=32, routed)          2.354     6.665    bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/DINBDIN[8]
    RAMB18_X2Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ap_clk
    RAMB18_X2Y68         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[8])
                                                     -0.446     9.568    bd_0_i/hls_inst/inst/compute_rows_U0/xt_61_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.531ns (7.991%)  route 6.114ns (92.009%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.083     6.687    bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/DINBDIN[2]
    RAMB18_X1Y66         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ap_clk
    RAMB18_X1Y66         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X1Y66         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[2])
                                                     -0.408     9.606    bd_0_i/hls_inst/inst/compute_rows_U0/xt_52_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 0.531ns (8.009%)  route 6.099ns (91.991%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.068     6.672    bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/DINBDIN[2]
    RAMB18_X1Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ap_clk
    RAMB18_X1Y70         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X1Y70         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[2])
                                                     -0.408     9.606    bd_0_i/hls_inst/inst/compute_rows_U0/xt_58_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 0.531ns (8.002%)  route 6.105ns (91.998%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.837     2.993    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y18         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     3.178 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_256/O
                         net (fo=1, routed)           0.013     3.191    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_0[2]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     3.286 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_106/O
                         net (fo=1, routed)           1.181     4.467    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[2]
    SLICE_X50Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     4.604 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_21/O
                         net (fo=32, routed)          2.074     6.678    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/DINBDIN[2]
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ap_clk
    RAMB18_X1Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[2])
                                                     -0.396     9.617    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.487ns (7.381%)  route 6.111ns (92.619%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.838     2.994    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.221     3.215 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_273/O
                         net (fo=1, routed)           0.015     3.230    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[0]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     3.326 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_114/O
                         net (fo=1, routed)           0.873     4.199    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[0]
    SLICE_X47Y37         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     4.255 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_23/O
                         net (fo=32, routed)          2.386     6.640    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/DINBDIN[0]
    RAMB18_X2Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ap_clk
    RAMB18_X2Y69         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y69         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[0])
                                                     -0.414     9.599    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.621ns (9.345%)  route 6.024ns (90.655%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.775     2.931    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y17         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     3.157 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_201/O
                         net (fo=1, routed)           0.012     3.169    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[9]
    SLICE_X27Y17         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     3.264 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_78/O
                         net (fo=1, routed)           1.224     4.488    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[9]
    SLICE_X50Y40         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.186     4.674 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          2.013     6.687    bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/DINBDIN[9]
    RAMB18_X1Y67         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ap_clk
    RAMB18_X1Y67         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X1Y67         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[9])
                                                     -0.365     9.648    bd_0_i/hls_inst/inst/compute_rows_U0/xt_40_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.549ns (8.292%)  route 6.072ns (91.708%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.042     0.042    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.735     2.891    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     3.078 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_241/O
                         net (fo=1, routed)           0.015     3.093    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_2_1[4]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     3.189 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_98/O
                         net (fo=1, routed)           0.870     4.059    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/mux_3_0[4]
    SLICE_X47Y38         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     4.211 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/ram_reg_bram_0_i_19/O
                         net (fo=32, routed)          2.452     6.663    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/DINBDIN[4]
    RAMB18_X2Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12215, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ap_clk
    RAMB18_X2Y71         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y71         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[4])
                                                     -0.388     9.625    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  2.962    




