module counter_enable ( input logic clk,
                        input logic reset,
                        input logic enable,
                        output logic[2:0] count );

  assign count = 0;

endmodule

