-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingConvolution_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of StreamingConvolution_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_53A : STD_LOGIC_VECTOR (10 downto 0) := "10100111010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_884 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_reg_925 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal tmp_s_reg_884_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_reg_888 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_reg_888_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal i_reg_389 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op168_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op228_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op110_read_state3 : BOOLEAN;
    signal ap_predicate_op128_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op206_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_468 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_s_fu_540_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_s_reg_879 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_162_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1378_fu_570_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1378_reg_892 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_line_in_bloc_fu_580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_897 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_167_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_reg_902 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_reg_910 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_y_3_fu_637_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_3_reg_914 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_172_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_reg_919 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_925_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_internal_blo_15_fu_673_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_15_reg_929 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_166_fu_679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_166_reg_935 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_178_reg_963 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_fu_747_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_165_reg_971 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_0_0_V_loa_reg_977 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_1_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_1_0_V_loa_reg_982 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_2_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_2_0_V_loa_reg_987 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_3_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_3_0_V_loa_reg_992 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1380_fu_767_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1380_reg_1017 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_add_10_reg_1021 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_1_V_add_10_reg_1026 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_2_1_V_add_10_reg_1031 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_3_1_V_add_10_reg_1036 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1377_fu_783_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1377_reg_1041 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_add_reg_1045 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_1_V_add_reg_1050 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_2_1_V_add_reg_1055 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_3_1_V_add_reg_1060 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_1_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_0_1_V_loa_reg_1065 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_1_1_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_1_1_V_loa_reg_1070 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_2_1_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_2_1_V_loa_reg_1075 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_3_1_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputBuf_3_1_V_loa_reg_1080 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal inputBuf_0_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_0_V_we1 : STD_LOGIC;
    signal inputBuf_0_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_1_V_ce0 : STD_LOGIC;
    signal inputBuf_0_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_1_V_ce1 : STD_LOGIC;
    signal inputBuf_0_1_V_we1 : STD_LOGIC;
    signal inputBuf_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_0_V_ce0 : STD_LOGIC;
    signal inputBuf_1_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_0_V_ce1 : STD_LOGIC;
    signal inputBuf_1_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_2_0_V_ce0 : STD_LOGIC;
    signal inputBuf_2_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_2_0_V_ce1 : STD_LOGIC;
    signal inputBuf_2_0_V_we1 : STD_LOGIC;
    signal inputBuf_2_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_2_1_V_ce0 : STD_LOGIC;
    signal inputBuf_2_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_2_1_V_ce1 : STD_LOGIC;
    signal inputBuf_2_1_V_we1 : STD_LOGIC;
    signal inputBuf_3_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_3_0_V_ce0 : STD_LOGIC;
    signal inputBuf_3_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_3_0_V_ce1 : STD_LOGIC;
    signal inputBuf_3_0_V_we1 : STD_LOGIC;
    signal inputBuf_3_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_3_1_V_ce0 : STD_LOGIC;
    signal inputBuf_3_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_3_1_V_ce1 : STD_LOGIC;
    signal inputBuf_3_1_V_we1 : STD_LOGIC;
    signal ap_phi_mux_i_phi_fu_393_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_175_fu_755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_161_fu_771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_45_fu_787_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal tmp_V_46_fu_797_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ofm_y_1_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_3_fu_693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_1_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_3_fu_617_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_1_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_3_fu_574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_1_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_fu_686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_2_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_1_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_5_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_1_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1379_fu_737_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_741_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op96_load_state3 : BOOLEAN;
    signal ap_enable_operation_96 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage1 : BOOLEAN;
    signal ap_predicate_op147_load_state4 : BOOLEAN;
    signal ap_enable_operation_147 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op176_store_state4 : BOOLEAN;
    signal ap_enable_operation_176 : BOOLEAN;
    signal ap_predicate_op199_store_state4 : BOOLEAN;
    signal ap_enable_operation_199 : BOOLEAN;
    signal ap_predicate_op98_load_state3 : BOOLEAN;
    signal ap_enable_operation_98 : BOOLEAN;
    signal ap_predicate_op148_load_state4 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_predicate_op175_store_state4 : BOOLEAN;
    signal ap_enable_operation_175 : BOOLEAN;
    signal ap_predicate_op198_store_state4 : BOOLEAN;
    signal ap_enable_operation_198 : BOOLEAN;
    signal ap_predicate_op100_load_state3 : BOOLEAN;
    signal ap_enable_operation_100 : BOOLEAN;
    signal ap_predicate_op149_load_state4 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_predicate_op174_store_state4 : BOOLEAN;
    signal ap_enable_operation_174 : BOOLEAN;
    signal ap_predicate_op197_store_state4 : BOOLEAN;
    signal ap_enable_operation_197 : BOOLEAN;
    signal ap_predicate_op102_load_state3 : BOOLEAN;
    signal ap_enable_operation_102 : BOOLEAN;
    signal ap_predicate_op150_load_state4 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_predicate_op177_store_state4 : BOOLEAN;
    signal ap_enable_operation_177 : BOOLEAN;
    signal ap_predicate_op200_store_state4 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_predicate_op152_load_state4 : BOOLEAN;
    signal ap_enable_operation_152 : BOOLEAN;
    signal ap_predicate_op207_load_state5 : BOOLEAN;
    signal ap_enable_operation_207 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage1 : BOOLEAN;
    signal ap_predicate_op215_store_state5 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_predicate_op223_store_state5 : BOOLEAN;
    signal ap_enable_operation_223 : BOOLEAN;
    signal ap_predicate_op154_load_state4 : BOOLEAN;
    signal ap_enable_operation_154 : BOOLEAN;
    signal ap_predicate_op208_load_state5 : BOOLEAN;
    signal ap_enable_operation_208 : BOOLEAN;
    signal ap_predicate_op213_store_state5 : BOOLEAN;
    signal ap_enable_operation_213 : BOOLEAN;
    signal ap_predicate_op221_store_state5 : BOOLEAN;
    signal ap_enable_operation_221 : BOOLEAN;
    signal ap_predicate_op156_load_state4 : BOOLEAN;
    signal ap_enable_operation_156 : BOOLEAN;
    signal ap_predicate_op209_load_state5 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_predicate_op211_store_state5 : BOOLEAN;
    signal ap_enable_operation_211 : BOOLEAN;
    signal ap_predicate_op219_store_state5 : BOOLEAN;
    signal ap_enable_operation_219 : BOOLEAN;
    signal ap_predicate_op158_load_state4 : BOOLEAN;
    signal ap_enable_operation_158 : BOOLEAN;
    signal ap_predicate_op210_load_state5 : BOOLEAN;
    signal ap_enable_operation_210 : BOOLEAN;
    signal ap_predicate_op217_store_state5 : BOOLEAN;
    signal ap_enable_operation_217 : BOOLEAN;
    signal ap_predicate_op225_store_state5 : BOOLEAN;
    signal ap_enable_operation_225 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_550 : BOOLEAN;
    signal ap_condition_81 : BOOLEAN;
    signal ap_condition_595 : BOOLEAN;
    signal ap_condition_96 : BOOLEAN;
    signal ap_condition_561 : BOOLEAN;
    signal ap_condition_606 : BOOLEAN;
    signal ap_condition_572 : BOOLEAN;
    signal ap_condition_616 : BOOLEAN;
    signal ap_condition_583 : BOOLEAN;
    signal ap_condition_626 : BOOLEAN;

    component BlackBoxJam_mux_42_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component StreamingConvolution_1_inputBuf_0_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    inputBuf_0_0_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_0_V_address0,
        ce0 => inputBuf_0_0_V_ce0,
        q0 => inputBuf_0_0_V_q0,
        address1 => inputBuf_0_0_V_address1,
        ce1 => inputBuf_0_0_V_ce1,
        we1 => inputBuf_0_0_V_we1,
        d1 => reg_468);

    inputBuf_0_1_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_1_V_address0,
        ce0 => inputBuf_0_1_V_ce0,
        q0 => inputBuf_0_1_V_q0,
        address1 => inputBuf_0_1_V_address1,
        ce1 => inputBuf_0_1_V_ce1,
        we1 => inputBuf_0_1_V_we1,
        d1 => reg_468);

    inputBuf_1_0_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_0_V_address0,
        ce0 => inputBuf_1_0_V_ce0,
        q0 => inputBuf_1_0_V_q0,
        address1 => inputBuf_1_0_V_address1,
        ce1 => inputBuf_1_0_V_ce1,
        we1 => inputBuf_1_0_V_we1,
        d1 => reg_468);

    inputBuf_1_1_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_1_V_address0,
        ce0 => inputBuf_1_1_V_ce0,
        q0 => inputBuf_1_1_V_q0,
        address1 => inputBuf_1_1_V_address1,
        ce1 => inputBuf_1_1_V_ce1,
        we1 => inputBuf_1_1_V_we1,
        d1 => reg_468);

    inputBuf_2_0_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_0_V_address0,
        ce0 => inputBuf_2_0_V_ce0,
        q0 => inputBuf_2_0_V_q0,
        address1 => inputBuf_2_0_V_address1,
        ce1 => inputBuf_2_0_V_ce1,
        we1 => inputBuf_2_0_V_we1,
        d1 => reg_468);

    inputBuf_2_1_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_1_V_address0,
        ce0 => inputBuf_2_1_V_ce0,
        q0 => inputBuf_2_1_V_q0,
        address1 => inputBuf_2_1_V_address1,
        ce1 => inputBuf_2_1_V_ce1,
        we1 => inputBuf_2_1_V_we1,
        d1 => reg_468);

    inputBuf_3_0_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_0_V_address0,
        ce0 => inputBuf_3_0_V_ce0,
        q0 => inputBuf_3_0_V_q0,
        address1 => inputBuf_3_0_V_address1,
        ce1 => inputBuf_3_0_V_ce1,
        we1 => inputBuf_3_0_V_we1,
        d1 => reg_468);

    inputBuf_3_1_V_U : component StreamingConvolution_1_inputBuf_0_0_V
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_1_V_address0,
        ce0 => inputBuf_3_1_V_ce0,
        q0 => inputBuf_3_1_V_q0,
        address1 => inputBuf_3_1_V_address1,
        ce1 => inputBuf_3_1_V_ce1,
        we1 => inputBuf_3_1_V_we1,
        d1 => reg_468);

    BlackBoxJam_mux_42_64_1_1_U305 : component BlackBoxJam_mux_42_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => inputBuf_0_0_V_loa_reg_977,
        din1 => inputBuf_1_0_V_loa_reg_982,
        din2 => inputBuf_2_0_V_loa_reg_987,
        din3 => inputBuf_3_0_V_loa_reg_992,
        din4 => tmp_165_reg_971,
        dout => tmp_V_45_fu_787_p6);

    BlackBoxJam_mux_42_64_1_1_U306 : component BlackBoxJam_mux_42_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => inputBuf_0_1_V_loa_reg_1065,
        din1 => inputBuf_1_1_V_loa_reg_1070,
        din2 => inputBuf_2_1_V_loa_reg_1075,
        din3 => inputBuf_3_1_V_loa_reg_1080,
        din4 => tmp_165_reg_971,
        dout => tmp_V_46_fu_797_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    counter_internal_blo_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                counter_internal_blo_fu_108 <= p_s_fu_714_p3;
            elsif ((((grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_108 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_1_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_178_reg_963 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_168_reg_967 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                current_block_write_1_fu_100 <= grp_fu_501_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_1_fu_100 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (grp_fu_484_p2 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (grp_fu_484_p2 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                current_line_1_fu_104 <= reg_460;
            elsif ((((or_cond_reg_925 = ap_const_lv1_1) and (grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_1_fu_104 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_389 <= ap_const_lv11_0;
            elsif (((tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_reg_389 <= i_s_reg_879;
            end if; 
        end if;
    end process;

    inp_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                inp_1_fu_88 <= inp_2_fu_726_p2;
            elsif (((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_171_reg_910 = ap_const_lv1_1) and (tmp_169_reg_906 = ap_const_lv1_1) and (tmp_167_reg_902 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                inp_1_fu_88 <= p_inp_1_fu_686_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_1_fu_88 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_1_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_0) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_1_fu_92 <= k_x_5_fu_586_p2;
            elsif ((((tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_169_fu_603_p2 = ap_const_lv1_0) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_171_fu_623_p2 = ap_const_lv1_0) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_171_fu_623_p2 = ap_const_lv1_1) and (tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_1_fu_92 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_1_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_169_fu_603_p2 = ap_const_lv1_0) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_1_fu_84 <= k_y_3_fu_574_p2;
            elsif ((((tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_1_fu_84 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_1_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_171_fu_623_p2 = ap_const_lv1_0) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_1_fu_80 <= ofm_x_3_fu_617_p2;
            elsif ((((tmp_171_fu_623_p2 = ap_const_lv1_1) and (tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_1_fu_80 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_171_reg_910 = ap_const_lv1_1) and (tmp_169_reg_906 = ap_const_lv1_1) and (tmp_167_reg_902 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ofm_y_1_fu_76 <= p_ofm_y_3_fu_693_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_fu_76 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_1_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_925 = ap_const_lv1_1) and (grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                read_block_1_fu_96 <= grp_fu_443_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_1_fu_96 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                counter_internal_blo_15_reg_929 <= counter_internal_blo_15_fu_673_p2;
                or_cond_reg_925 <= or_cond_fu_664_p2;
                tmp_162_reg_888 <= tmp_162_fu_555_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_line_in_bloc_reg_897 <= current_line_in_bloc_fu_580_p2;
                tmp_1378_reg_892 <= tmp_1378_fu_570_p1;
                tmp_167_reg_902 <= tmp_167_fu_592_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_s_reg_879 <= i_s_fu_540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_0_V_loa_reg_977 <= inputBuf_0_0_V_q0;
                inputBuf_1_0_V_loa_reg_982 <= inputBuf_1_0_V_q0;
                inputBuf_2_0_V_loa_reg_987 <= inputBuf_2_0_V_q0;
                inputBuf_3_0_V_loa_reg_992 <= inputBuf_3_0_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_1_V_add_10_reg_1021 <= tmp_175_fu_755_p1(4 - 1 downto 0);
                inputBuf_1_1_V_add_10_reg_1026 <= tmp_175_fu_755_p1(4 - 1 downto 0);
                inputBuf_2_1_V_add_10_reg_1031 <= tmp_175_fu_755_p1(4 - 1 downto 0);
                inputBuf_3_1_V_add_10_reg_1036 <= tmp_175_fu_755_p1(4 - 1 downto 0);
                tmp_1380_reg_1017 <= tmp_1380_fu_767_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_1_V_add_reg_1045 <= tmp_161_fu_771_p1(4 - 1 downto 0);
                inputBuf_1_1_V_add_reg_1050 <= tmp_161_fu_771_p1(4 - 1 downto 0);
                inputBuf_2_1_V_add_reg_1055 <= tmp_161_fu_771_p1(4 - 1 downto 0);
                inputBuf_3_1_V_add_reg_1060 <= tmp_161_fu_771_p1(4 - 1 downto 0);
                tmp_1377_reg_1041 <= tmp_1377_fu_783_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                inputBuf_0_1_V_loa_reg_1065 <= inputBuf_0_1_V_q0;
                inputBuf_1_1_V_loa_reg_1070 <= inputBuf_1_1_V_q0;
                inputBuf_2_1_V_loa_reg_1075 <= inputBuf_2_1_V_q0;
                inputBuf_3_1_V_loa_reg_1080 <= inputBuf_3_1_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_171_fu_623_p2 = ap_const_lv1_1) and (tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ofm_y_3_reg_914 <= ofm_y_3_fu_637_p2;
                tmp_172_reg_919 <= tmp_172_fu_643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_reg_925_pp0_iter1_reg <= or_cond_reg_925;
                tmp_162_reg_888_pp0_iter1_reg <= tmp_162_reg_888;
                tmp_reg_875 <= tmp_fu_534_p2;
                tmp_s_reg_884_pp0_iter1_reg <= tmp_s_reg_884;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_s_fu_546_p2 = ap_const_lv1_1) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_fu_664_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_460 <= grp_fu_434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_464 <= current_line_1_fu_104;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op168_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))) then
                reg_468 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_925 = ap_const_lv1_1) and (grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_484_p2 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_480 <= grp_fu_449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_165_reg_971 <= tmp_165_fu_747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    tmp_166_reg_935(31 downto 0) <= tmp_166_fu_679_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_168_reg_967 <= grp_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_169_reg_906 <= tmp_169_fu_603_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_169_fu_603_p2 = ap_const_lv1_1) and (tmp_167_fu_592_p2 = ap_const_lv1_1) and (tmp_162_fu_555_p2 = ap_const_lv1_1) and (tmp_s_fu_546_p2 = ap_const_lv1_0) and (tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_171_reg_910 <= tmp_171_fu_623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_178_reg_963 <= grp_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_s_reg_884 <= tmp_s_fu_546_p2;
            end if;
        end if;
    end process;
    tmp_166_reg_935(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tmp_fu_534_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_fu_534_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_fu_534_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_884, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op168_read_state4, ap_predicate_op228_write_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_884 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state4 = ap_const_boolean_1)))) or ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op228_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_884, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op168_read_state4, ap_predicate_op228_write_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_884 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state4 = ap_const_boolean_1)))) or ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op228_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_884, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op168_read_state4, ap_predicate_op228_write_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_884 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state4 = ap_const_boolean_1)))) or ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op228_write_state6 = ap_const_boolean_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_predicate_op206_write_state5)
    begin
                ap_block_pp0_stage1_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op206_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_predicate_op206_write_state5)
    begin
                ap_block_pp0_stage1_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op206_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_predicate_op206_write_state5)
    begin
                ap_block_pp0_stage1_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op206_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3)
    begin
                ap_block_state3_pp0_stage1_iter0 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(in_V_V_empty_n, tmp_s_reg_884, ap_predicate_op168_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_s_reg_884 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage1_iter1_assign_proc : process(out_V_V_full_n, ap_predicate_op206_write_state5)
    begin
                ap_block_state5_pp0_stage1_iter1 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op206_write_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(out_V_V_full_n, ap_predicate_op228_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state6 = ap_const_boolean_1));
    end process;


    ap_condition_550_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_condition_550 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_0));
    end process;


    ap_condition_561_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_condition_561 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_1));
    end process;


    ap_condition_572_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_condition_572 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_2));
    end process;


    ap_condition_583_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_condition_583 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_3));
    end process;


    ap_condition_595_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_condition_595 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_0));
    end process;


    ap_condition_606_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_condition_606 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_1));
    end process;


    ap_condition_616_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_condition_616 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_2));
    end process;


    ap_condition_626_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_condition_626 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_3));
    end process;


    ap_condition_81_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_81 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_96_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_96 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_fu_534_p2)
    begin
        if ((tmp_fu_534_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_100_assign_proc : process(ap_predicate_op100_load_state3)
    begin
                ap_enable_operation_100 <= (ap_predicate_op100_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_102_assign_proc : process(ap_predicate_op102_load_state3)
    begin
                ap_enable_operation_102 <= (ap_predicate_op102_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_147_assign_proc : process(ap_predicate_op147_load_state4)
    begin
                ap_enable_operation_147 <= (ap_predicate_op147_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_148_assign_proc : process(ap_predicate_op148_load_state4)
    begin
                ap_enable_operation_148 <= (ap_predicate_op148_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_149_assign_proc : process(ap_predicate_op149_load_state4)
    begin
                ap_enable_operation_149 <= (ap_predicate_op149_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_150_assign_proc : process(ap_predicate_op150_load_state4)
    begin
                ap_enable_operation_150 <= (ap_predicate_op150_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_152_assign_proc : process(ap_predicate_op152_load_state4)
    begin
                ap_enable_operation_152 <= (ap_predicate_op152_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_154_assign_proc : process(ap_predicate_op154_load_state4)
    begin
                ap_enable_operation_154 <= (ap_predicate_op154_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_156_assign_proc : process(ap_predicate_op156_load_state4)
    begin
                ap_enable_operation_156 <= (ap_predicate_op156_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_158_assign_proc : process(ap_predicate_op158_load_state4)
    begin
                ap_enable_operation_158 <= (ap_predicate_op158_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_174_assign_proc : process(ap_predicate_op174_store_state4)
    begin
                ap_enable_operation_174 <= (ap_predicate_op174_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_175_assign_proc : process(ap_predicate_op175_store_state4)
    begin
                ap_enable_operation_175 <= (ap_predicate_op175_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_176_assign_proc : process(ap_predicate_op176_store_state4)
    begin
                ap_enable_operation_176 <= (ap_predicate_op176_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_177_assign_proc : process(ap_predicate_op177_store_state4)
    begin
                ap_enable_operation_177 <= (ap_predicate_op177_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_197_assign_proc : process(ap_predicate_op197_store_state4)
    begin
                ap_enable_operation_197 <= (ap_predicate_op197_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_198_assign_proc : process(ap_predicate_op198_store_state4)
    begin
                ap_enable_operation_198 <= (ap_predicate_op198_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_199_assign_proc : process(ap_predicate_op199_store_state4)
    begin
                ap_enable_operation_199 <= (ap_predicate_op199_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_200_assign_proc : process(ap_predicate_op200_store_state4)
    begin
                ap_enable_operation_200 <= (ap_predicate_op200_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_207_assign_proc : process(ap_predicate_op207_load_state5)
    begin
                ap_enable_operation_207 <= (ap_predicate_op207_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_208_assign_proc : process(ap_predicate_op208_load_state5)
    begin
                ap_enable_operation_208 <= (ap_predicate_op208_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_209_assign_proc : process(ap_predicate_op209_load_state5)
    begin
                ap_enable_operation_209 <= (ap_predicate_op209_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_210_assign_proc : process(ap_predicate_op210_load_state5)
    begin
                ap_enable_operation_210 <= (ap_predicate_op210_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_211_assign_proc : process(ap_predicate_op211_store_state5)
    begin
                ap_enable_operation_211 <= (ap_predicate_op211_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_213_assign_proc : process(ap_predicate_op213_store_state5)
    begin
                ap_enable_operation_213 <= (ap_predicate_op213_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_215_assign_proc : process(ap_predicate_op215_store_state5)
    begin
                ap_enable_operation_215 <= (ap_predicate_op215_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_217_assign_proc : process(ap_predicate_op217_store_state5)
    begin
                ap_enable_operation_217 <= (ap_predicate_op217_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_219_assign_proc : process(ap_predicate_op219_store_state5)
    begin
                ap_enable_operation_219 <= (ap_predicate_op219_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_221_assign_proc : process(ap_predicate_op221_store_state5)
    begin
                ap_enable_operation_221 <= (ap_predicate_op221_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_223_assign_proc : process(ap_predicate_op223_store_state5)
    begin
                ap_enable_operation_223 <= (ap_predicate_op223_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_225_assign_proc : process(ap_predicate_op225_store_state5)
    begin
                ap_enable_operation_225 <= (ap_predicate_op225_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_96_assign_proc : process(ap_predicate_op96_load_state3)
    begin
                ap_enable_operation_96 <= (ap_predicate_op96_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_98_assign_proc : process(ap_predicate_op98_load_state3)
    begin
                ap_enable_operation_98 <= (ap_predicate_op98_load_state3 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage1 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter1_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_393_p4_assign_proc : process(tmp_reg_875, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, i_reg_389, i_s_reg_879)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_393_p4 <= i_s_reg_879;
        else 
            ap_phi_mux_i_phi_fu_393_p4 <= i_reg_389;
        end if; 
    end process;


    ap_predicate_op100_load_state3_assign_proc : process(tmp_reg_875, tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op100_load_state3 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0));
    end process;


    ap_predicate_op102_load_state3_assign_proc : process(tmp_reg_875, tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op102_load_state3 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0));
    end process;


    ap_predicate_op110_read_state3_assign_proc : process(tmp_reg_875, tmp_s_reg_884, or_cond_reg_925)
    begin
                ap_predicate_op110_read_state3 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0));
    end process;


    ap_predicate_op128_read_state3_assign_proc : process(tmp_reg_875, tmp_s_reg_884)
    begin
                ap_predicate_op128_read_state3 <= ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0));
    end process;


    ap_predicate_op147_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op147_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op148_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op148_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op149_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op149_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op150_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op150_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op152_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op152_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op154_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op154_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op156_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op156_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op158_load_state4_assign_proc : process(tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op158_load_state4 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op168_read_state4_assign_proc : process(tmp_s_reg_884, or_cond_reg_925)
    begin
                ap_predicate_op168_read_state4 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0));
    end process;


    ap_predicate_op174_store_state4_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_predicate_op174_store_state4 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op175_store_state4_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_predicate_op175_store_state4 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op176_store_state4_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_predicate_op176_store_state4 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op177_store_state4_assign_proc : process(tmp_s_reg_884, or_cond_reg_925, tmp_1380_fu_767_p1)
    begin
                ap_predicate_op177_store_state4 <= ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op197_store_state4_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1)
    begin
                ap_predicate_op197_store_state4 <= ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op198_store_state4_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1)
    begin
                ap_predicate_op198_store_state4 <= ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op199_store_state4_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1)
    begin
                ap_predicate_op199_store_state4 <= ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op200_store_state4_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1)
    begin
                ap_predicate_op200_store_state4 <= ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op206_write_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg)
    begin
                ap_predicate_op206_write_state5 <= ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op207_load_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg)
    begin
                ap_predicate_op207_load_state5 <= ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op208_load_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg)
    begin
                ap_predicate_op208_load_state5 <= ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op209_load_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg)
    begin
                ap_predicate_op209_load_state5 <= ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op210_load_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg)
    begin
                ap_predicate_op210_load_state5 <= ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op211_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_predicate_op211_store_state5 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_2));
    end process;


    ap_predicate_op213_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_predicate_op213_store_state5 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_1));
    end process;


    ap_predicate_op215_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_predicate_op215_store_state5 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_0));
    end process;


    ap_predicate_op217_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017)
    begin
                ap_predicate_op217_store_state5 <= ((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_3));
    end process;


    ap_predicate_op219_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_1377_reg_1041)
    begin
                ap_predicate_op219_store_state5 <= ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_2));
    end process;


    ap_predicate_op221_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_1377_reg_1041)
    begin
                ap_predicate_op221_store_state5 <= ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_1));
    end process;


    ap_predicate_op223_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_1377_reg_1041)
    begin
                ap_predicate_op223_store_state5 <= ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_0));
    end process;


    ap_predicate_op225_store_state5_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_1377_reg_1041)
    begin
                ap_predicate_op225_store_state5 <= ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_3));
    end process;


    ap_predicate_op228_write_state6_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg)
    begin
                ap_predicate_op228_write_state6 <= ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op96_load_state3_assign_proc : process(tmp_reg_875, tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op96_load_state3 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0));
    end process;


    ap_predicate_op98_load_state3_assign_proc : process(tmp_reg_875, tmp_s_reg_884, tmp_162_reg_888)
    begin
                ap_predicate_op98_load_state3 <= ((tmp_162_reg_888 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    counter_internal_blo_15_fu_673_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_108) + unsigned(ap_const_lv32_1));
    current_line_in_bloc_fu_580_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_80) + unsigned(k_x_1_fu_92));
    grp_fu_434_p2 <= std_logic_vector(unsigned(current_line_1_fu_104) + unsigned(ap_const_lv32_1));
    grp_fu_443_p2 <= std_logic_vector(unsigned(read_block_1_fu_96) + unsigned(ap_const_lv32_1));
    grp_fu_449_p2 <= std_logic_vector(unsigned(current_block_write_1_fu_100) + unsigned(ap_const_lv32_1));
    grp_fu_484_p2 <= "1" when (reg_460 = ap_const_lv32_E) else "0";
    grp_fu_495_p2 <= "1" when (reg_480 = ap_const_lv32_4) else "0";
    grp_fu_501_p3 <= 
        ap_const_lv32_0 when (grp_fu_495_p2(0) = '1') else 
        reg_480;
    i_s_fu_540_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_393_p4) + unsigned(ap_const_lv11_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_reg_875, tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_reg_925)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_reg_884 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_reg_875 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_reg_875 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op168_read_state4, ap_block_pp0_stage0_11001, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op168_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_2_fu_726_p2 <= std_logic_vector(unsigned(inp_1_fu_88) + unsigned(ap_const_lv32_1));
    inputBuf_0_0_V_address0 <= tmp_166_fu_679_p1(4 - 1 downto 0);

    inputBuf_0_0_V_address1_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1, tmp_175_fu_755_p1, tmp_161_fu_771_p1, ap_condition_550, ap_condition_81)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_0))) then 
                inputBuf_0_0_V_address1 <= tmp_161_fu_771_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_550)) then 
                inputBuf_0_0_V_address1 <= tmp_175_fu_755_p1(4 - 1 downto 0);
            else 
                inputBuf_0_0_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_0_0_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_0_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_0_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_0_V_ce1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_0_V_we1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_0_1_V_address0 <= tmp_166_reg_935(4 - 1 downto 0);

    inputBuf_0_1_V_address1_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, inputBuf_0_1_V_add_10_reg_1021, tmp_1377_reg_1041, inputBuf_0_1_V_add_reg_1045, ap_condition_595, ap_condition_96)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_0))) then 
                inputBuf_0_1_V_address1 <= inputBuf_0_1_V_add_reg_1045;
            elsif ((ap_const_boolean_1 = ap_condition_595)) then 
                inputBuf_0_1_V_address1 <= inputBuf_0_1_V_add_10_reg_1021;
            else 
                inputBuf_0_1_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_0_1_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_0_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_0_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_0_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_0_V_address0 <= tmp_166_fu_679_p1(4 - 1 downto 0);

    inputBuf_1_0_V_address1_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1, tmp_175_fu_755_p1, tmp_161_fu_771_p1, ap_condition_81, ap_condition_561)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_1))) then 
                inputBuf_1_0_V_address1 <= tmp_161_fu_771_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_561)) then 
                inputBuf_1_0_V_address1 <= tmp_175_fu_755_p1(4 - 1 downto 0);
            else 
                inputBuf_1_0_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_1_0_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_1_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_1_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_0_V_ce1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_0_V_we1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_1_V_address0 <= tmp_166_reg_935(4 - 1 downto 0);

    inputBuf_1_1_V_address1_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, inputBuf_1_1_V_add_10_reg_1026, tmp_1377_reg_1041, inputBuf_1_1_V_add_reg_1050, ap_condition_96, ap_condition_606)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_1))) then 
                inputBuf_1_1_V_address1 <= inputBuf_1_1_V_add_reg_1050;
            elsif ((ap_const_boolean_1 = ap_condition_606)) then 
                inputBuf_1_1_V_address1 <= inputBuf_1_1_V_add_10_reg_1026;
            else 
                inputBuf_1_1_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_1_1_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_1_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_1_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_1_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_0_V_address0 <= tmp_166_fu_679_p1(4 - 1 downto 0);

    inputBuf_2_0_V_address1_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1, tmp_175_fu_755_p1, tmp_161_fu_771_p1, ap_condition_81, ap_condition_572)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_2))) then 
                inputBuf_2_0_V_address1 <= tmp_161_fu_771_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_572)) then 
                inputBuf_2_0_V_address1 <= tmp_175_fu_755_p1(4 - 1 downto 0);
            else 
                inputBuf_2_0_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_2_0_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_2_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_2_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_0_V_ce1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_0_V_we1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_1_V_address0 <= tmp_166_reg_935(4 - 1 downto 0);

    inputBuf_2_1_V_address1_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, inputBuf_2_1_V_add_10_reg_1031, tmp_1377_reg_1041, inputBuf_2_1_V_add_reg_1055, ap_condition_96, ap_condition_616)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_2))) then 
                inputBuf_2_1_V_address1 <= inputBuf_2_1_V_add_reg_1055;
            elsif ((ap_const_boolean_1 = ap_condition_616)) then 
                inputBuf_2_1_V_address1 <= inputBuf_2_1_V_add_10_reg_1031;
            else 
                inputBuf_2_1_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_2_1_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_2_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_2_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_2_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_0_V_address0 <= tmp_166_fu_679_p1(4 - 1 downto 0);

    inputBuf_3_0_V_address1_assign_proc : process(tmp_s_reg_884, tmp_1377_fu_783_p1, tmp_175_fu_755_p1, tmp_161_fu_771_p1, ap_condition_81, ap_condition_583)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_3))) then 
                inputBuf_3_0_V_address1 <= tmp_161_fu_771_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_583)) then 
                inputBuf_3_0_V_address1 <= tmp_175_fu_755_p1(4 - 1 downto 0);
            else 
                inputBuf_3_0_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_3_0_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_3_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_3_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_0_V_ce1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_0_V_we1_assign_proc : process(tmp_s_reg_884, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_925, ap_block_pp0_stage0_11001, tmp_1380_fu_767_p1, tmp_1377_fu_783_p1)
    begin
        if ((((or_cond_reg_925 = ap_const_lv1_1) and (tmp_s_reg_884 = ap_const_lv1_0) and (tmp_1380_fu_767_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_884 = ap_const_lv1_1) and (tmp_1377_fu_783_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_1_V_address0 <= tmp_166_reg_935(4 - 1 downto 0);

    inputBuf_3_1_V_address1_assign_proc : process(tmp_s_reg_884_pp0_iter1_reg, inputBuf_3_1_V_add_10_reg_1036, tmp_1377_reg_1041, inputBuf_3_1_V_add_reg_1060, ap_condition_96, ap_condition_626)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_3))) then 
                inputBuf_3_1_V_address1 <= inputBuf_3_1_V_add_reg_1060;
            elsif ((ap_const_boolean_1 = ap_condition_626)) then 
                inputBuf_3_1_V_address1 <= inputBuf_3_1_V_add_10_reg_1036;
            else 
                inputBuf_3_1_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_3_1_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_3_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_3_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_884_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_925_pp0_iter1_reg, tmp_1380_reg_1017, tmp_1377_reg_1041)
    begin
        if ((((or_cond_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1380_reg_1017 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1377_reg_1041 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_3_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    k_x_5_fu_586_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_x_1_fu_92));
    k_y_3_fu_574_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_1_fu_84));
    ofm_x_3_fu_617_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_80) + unsigned(ap_const_lv32_1));
    ofm_y_3_fu_637_p2 <= std_logic_vector(unsigned(ofm_y_1_fu_76) + unsigned(ap_const_lv32_1));
    or_cond_fu_664_p2 <= (tmp_174_fu_658_p2 and tmp_173_fu_652_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_s_reg_884_pp0_iter1_reg, tmp_162_reg_888_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_162_reg_888_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_884_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_V_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op228_write_state6, ap_predicate_op206_write_state5, tmp_V_45_fu_787_p6, ap_block_pp0_stage1_01001, tmp_V_46_fu_797_p6, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op228_write_state6 = ap_const_boolean_1))) then 
            out_V_V_din <= tmp_V_46_fu_797_p6;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op206_write_state5 = ap_const_boolean_1))) then 
            out_V_V_din <= tmp_V_45_fu_787_p6;
        else 
            out_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op228_write_state6, ap_block_pp0_stage0_11001, ap_predicate_op206_write_state5, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op228_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op206_write_state5 = ap_const_boolean_1)))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_inp_1_fu_686_p3 <= 
        ap_const_lv32_0 when (tmp_172_reg_919(0) = '1') else 
        inp_1_fu_88;
    p_ofm_y_3_fu_693_p3 <= 
        ap_const_lv32_0 when (tmp_172_reg_919(0) = '1') else 
        ofm_y_3_reg_914;
    p_s_fu_714_p3 <= 
        ap_const_lv32_0 when (tmp_181_fu_709_p2(0) = '1') else 
        counter_internal_blo_15_reg_929;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_741_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_1379_fu_737_p1));
    tmp_1377_fu_783_p1 <= current_block_write_1_fu_100(2 - 1 downto 0);
    tmp_1378_fu_570_p1 <= k_y_1_fu_84(2 - 1 downto 0);
    tmp_1379_fu_737_p1 <= current_block_write_1_fu_100(2 - 1 downto 0);
    tmp_1380_fu_767_p1 <= current_block_write_1_fu_100(2 - 1 downto 0);
    tmp_161_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_464),64));
    tmp_162_fu_555_p2 <= "1" when (unsigned(counter_internal_blo_fu_108) < unsigned(ap_const_lv32_6B)) else "0";
    tmp_165_fu_747_p2 <= std_logic_vector(unsigned(tmp1_fu_741_p2) + unsigned(tmp_1378_reg_892));
    tmp_166_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_897),64));
    tmp_167_fu_592_p2 <= "1" when (k_x_5_fu_586_p2 = ap_const_lv32_3) else "0";
    tmp_169_fu_603_p2 <= "1" when (k_y_3_fu_574_p2 = ap_const_lv32_3) else "0";
    tmp_171_fu_623_p2 <= "1" when (ofm_x_3_fu_617_p2 = ap_const_lv32_C) else "0";
    tmp_172_fu_643_p2 <= "1" when (ofm_y_3_fu_637_p2 = ap_const_lv32_C) else "0";
    tmp_173_fu_652_p2 <= "1" when (unsigned(counter_internal_blo_fu_108) < unsigned(ap_const_lv32_D)) else "0";
    tmp_174_fu_658_p2 <= "1" when (unsigned(read_block_1_fu_96) < unsigned(ap_const_lv32_E)) else "0";
    tmp_175_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_464),64));
    tmp_181_fu_709_p2 <= "1" when (counter_internal_blo_15_reg_929 = ap_const_lv32_6B) else "0";
    tmp_fu_534_p2 <= "1" when (ap_phi_mux_i_phi_fu_393_p4 = ap_const_lv11_53A) else "0";
    tmp_s_fu_546_p2 <= "1" when (unsigned(inp_1_fu_88) < unsigned(ap_const_lv32_2A)) else "0";
end behav;
