-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 14:52:29 EST 2021                        

Solution Settings: fir.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          10      96         98            0  0          
    Design Total:                      10      96         98            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548          1           1 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           1 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                               1.772     0.000      1.772 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           1 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844          1           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           1 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          31 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          63 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(6,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):           511.455     1.000    201.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    498.0         1054.7           511.5        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            498.0 (100%)  1054.7 (100%)    511.5 (100%) 
      MUX:               166.5  (33%)   707.5  (67%)    166.5  (33%) 
      FUNC:              331.5  (67%)   331.5  (31%)    331.5  (65%) 
      LOGIC:               0.0           15.6   (1%)     13.5   (3%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:mul.itm                             30                            MAC:mul.itm                                           
    acc(32:3).sva                           30         Y           Y      acc(32:3).sva                                         
    MAC:mux.itm                             16                            MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:i(5:0).sva#1                         6         Y           Y      MAC:i(5:0).sva#1                                      
    MAC:i(5:0).sva(4:0)                      5                            MAC:i(5:0).sva(4:0)                                   
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1096           1044        1044 (Total Gating Ratio: 0.95, CG Opt Gating Ratio: 0.95) 
    
  Timing Report
    Critical Path
      Max Delay:  6.6
      Slack:      3.4000000000000004
      
      Path                                                                            Startpoint                 Endpoint                     Delay  Slack  
      ------------------------------------------------------------------------------- -------------------------- ---------------------------- ------ ------
      1                                                                               fir/coeffs:rsc.q           fir:core/reg(MAC:mul)        6.6000 3.4000 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir/coeffs:rsc.q                                                                                                                      2.0000 2.0000 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                             0.0000 2.0000 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                         0.0000 2.0000 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                           0.0000 2.0000 
        fir/coeffs:rsci.q_d                                                                                                                   0.0000 2.0000 
        fir:core/coeffs:rsci.q_d                                                                                                              0.0000 2.0000 
        fir:core/MAC:asn#32                                                                                                                   0.0000 2.0000 
        fir:core/MAC:asn#32.itm                                                                                                               0.0000 2.0000 
        fir:core/MAC:mul                                                              mgc_mul_16_1_16_1_30                                    4.6000 6.6000 
        fir:core/MAC:mul.itm#3                                                                                                                0.0000 6.6000 
        fir:core/reg(MAC:mul)                                                         mgc_reg_pos_30_0_0_1_1_0_0                              0.0000 6.6000 
                                                                                                                                                            
      2                                                                               fir:core/reg(MAC:mux)      fir:core/reg(MAC:mul)        4.6000 5.4000 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 0.0000 
        fir:core/MAC:mux.itm                                                                                                                  0.0000 0.0000 
        fir:core/MAC:mul                                                              mgc_mul_16_1_16_1_30                                    4.6000 4.6000 
        fir:core/MAC:mul.itm#3                                                                                                                0.0000 4.6000 
        fir:core/reg(MAC:mul)                                                         mgc_reg_pos_30_0_0_1_1_0_0                              0.0000 4.6000 
                                                                                                                                                            
      3                                                                               fir:core/reg(acc(32:3))    fir:core/acc:acc:acc:and.itm 3.8274 6.1726 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(acc(32:3))                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/acc(32:3).sva                                                                                                                0.0000 0.0000 
        fir:core/MAC:acc#1                                                            mgc_addc_30_0_30_0_30                                   2.5484 2.5484 
        fir:core/acc(32:3).sva#2                                                                                                              0.0000 2.5484 
        fir:core/acc:acc:acc:and                                                      mgc_and_30_2                                            1.2790 3.8274 
        fir:core/acc:acc:acc:and.itm                                                                                                          0.0000 3.8274 
                                                                                                                                                            
      4                                                                               fir:core/reg(MAC:mul)      fir:core/acc:acc:acc:and.itm 3.8274 6.1726 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(MAC:mul)                                                         mgc_reg_pos_30_0_0_1_1_0_0                              0.0000 0.0000 
        fir:core/MAC:mul.itm                                                                                                                  0.0000 0.0000 
        fir:core/MAC:acc#1                                                            mgc_addc_30_0_30_0_30                                   2.5484 2.5484 
        fir:core/acc(32:3).sva#2                                                                                                              0.0000 2.5484 
        fir:core/acc:acc:acc:and                                                      mgc_and_30_2                                            1.2790 3.8274 
        fir:core/acc:acc:acc:and.itm                                                                                                          0.0000 3.8274 
                                                                                                                                                            
      5                                                                               fir:core/reg(regs(17))     fir:core/reg(MAC:mux)        2.8441 7.1559 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(regs(17))                                                        mgc_reg_pos_16_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/regs(17).sva                                                                                                                 0.0000 0.0000 
        fir:core/MAC:mux                                                              mgc_mux_16_5_32                                         2.8441 2.8441 
        fir:core/MAC:mux.itm#3                                                                                                                0.0000 2.8441 
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 2.8441 
                                                                                                                                                            
      6                                                                               fir:core/reg(regs(8))      fir:core/reg(MAC:mux)        2.8441 7.1559 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(regs(8))                                                         mgc_reg_pos_16_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/regs(8).sva                                                                                                                  0.0000 0.0000 
        fir:core/MAC:mux                                                              mgc_mux_16_5_32                                         2.8441 2.8441 
        fir:core/MAC:mux.itm#3                                                                                                                0.0000 2.8441 
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 2.8441 
                                                                                                                                                            
      7                                                                               fir:core/reg(regs(19))     fir:core/reg(MAC:mux)        2.8441 7.1559 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(regs(19))                                                        mgc_reg_pos_16_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/regs(19).sva                                                                                                                 0.0000 0.0000 
        fir:core/MAC:mux                                                              mgc_mux_16_5_32                                         2.8441 2.8441 
        fir:core/MAC:mux.itm#3                                                                                                                0.0000 2.8441 
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 2.8441 
                                                                                                                                                            
      8                                                                               fir:core/reg(regs(6))      fir:core/reg(MAC:mux)        2.8441 7.1559 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(regs(6))                                                         mgc_reg_pos_16_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/regs(6).sva                                                                                                                  0.0000 0.0000 
        fir:core/MAC:mux                                                              mgc_mux_16_5_32                                         2.8441 2.8441 
        fir:core/MAC:mux.itm#3                                                                                                                0.0000 2.8441 
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 2.8441 
                                                                                                                                                            
      9                                                                               fir:core/reg(regs(2))      fir:core/reg(MAC:mux)        2.8441 7.1559 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(regs(2))                                                         mgc_reg_pos_16_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/regs(2).sva                                                                                                                  0.0000 0.0000 
        fir:core/MAC:mux                                                              mgc_mux_16_5_32                                         2.8441 2.8441 
        fir:core/MAC:mux.itm#3                                                                                                                0.0000 2.8441 
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 2.8441 
                                                                                                                                                            
      10                                                                              fir:core/reg(regs(0))#1    fir:core/reg(MAC:mux)        2.8441 7.1559 
                                                                                                                                                            
        Instance                                                                      Component                                               Delta  Delay  
        --------                                                                      ---------                                               -----  -----  
        fir:core/reg(regs(0))#1                                                       mgc_reg_pos_16_0_0_1_1_1_1                              0.0000 0.0000 
        fir:core/regs(0).sva                                                                                                                  0.0000 0.0000 
        fir:core/MAC:mux                                                              mgc_mux_16_5_32                                         2.8441 2.8441 
        fir:core/MAC:mux.itm#3                                                                                                                0.0000 2.8441 
        fir:core/reg(MAC:mux)                                                         mgc_reg_pos_16_0_0_1_1_0_0                              0.0000 2.8441 
                                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                  Slack (Delay) Messages 
      ------------------------------------ ----------------------------------- ------- ------- --------
      fir:core/reg(acc(32:3))              acc:acc:acc:and.itm                  6.1726  3.8274          
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3).sva#2)(29-14).itm  7.4516  2.5484          
      fir:core/reg(MAC:i(5:0).sva(4:0))    MAC:i:MAC:i:and.itm                  8.7210  1.2790          
      fir:core/reg(regs(0))                in1:rsci.idat                       10.0000  0.0000          
      fir:core/reg(regs(0))#1              regs(0).sva#1                        7.1559  2.8441          
      fir:core/reg(regs(1))                regs(1).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(2))                regs(2).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(3))                regs(3).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(4))                regs(4).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(5))                regs(5).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(6))                regs(6).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(7))                regs(7).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(8))                regs(8).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(9))                regs(9).sva#1                       10.0000  0.0000          
      fir:core/reg(regs(10))               regs(10).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(11))               regs(11).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(12))               regs(12).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(13))               regs(13).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(14))               regs(14).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(15))               regs(15).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(16))               regs(16).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(17))               regs(17).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(18))               regs(18).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(19))               regs(19).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(20))               regs(20).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(21))               regs(21).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(22))               regs(22).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(23))               regs(23).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(24))               regs(24).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(25))               regs(25).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(26))               regs(26).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(27))               regs(27).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(28))               regs(28).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(29))               regs(29).sva#1                      10.0000  0.0000          
      fir:core/reg(regs(30))               regs(30).sva#1                      10.0000  0.0000          
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                8.7210  1.2790          
      fir:core/reg(regs(30))#1             regs(29).sva                         7.1559  2.8441          
      fir:core/reg(regs(29))#1             regs(28).sva                         7.1559  2.8441          
      fir:core/reg(regs(28))#1             regs(27).sva                         7.1559  2.8441          
      fir:core/reg(regs(27))#1             regs(26).sva                         7.1559  2.8441          
      fir:core/reg(regs(26))#1             regs(25).sva                         7.1559  2.8441          
      fir:core/reg(regs(25))#1             regs(24).sva                         7.1559  2.8441          
      fir:core/reg(regs(24))#1             regs(23).sva                         7.1559  2.8441          
      fir:core/reg(regs(23))#1             regs(22).sva                         7.1559  2.8441          
      fir:core/reg(regs(22))#1             regs(21).sva                         7.1559  2.8441          
      fir:core/reg(regs(21))#1             regs(20).sva                         7.1559  2.8441          
      fir:core/reg(regs(20))#1             regs(19).sva                         7.1559  2.8441          
      fir:core/reg(regs(19))#1             regs(18).sva                         7.1559  2.8441          
      fir:core/reg(regs(18))#1             regs(17).sva                         7.1559  2.8441          
      fir:core/reg(regs(17))#1             regs(16).sva                         7.1559  2.8441          
      fir:core/reg(regs(16))#1             regs(15).sva                         7.1559  2.8441          
      fir:core/reg(regs(15))#1             regs(14).sva                         7.1559  2.8441          
      fir:core/reg(regs(14))#1             regs(13).sva                         7.1559  2.8441          
      fir:core/reg(regs(13))#1             regs(12).sva                         7.1559  2.8441          
      fir:core/reg(regs(12))#1             regs(11).sva                         7.1559  2.8441          
      fir:core/reg(regs(11))#1             regs(10).sva                         7.1559  2.8441          
      fir:core/reg(regs(10))#1             regs(9).sva                          7.1559  2.8441          
      fir:core/reg(regs(9))#1              regs(8).sva                          7.1559  2.8441          
      fir:core/reg(regs(8))#1              regs(7).sva                          7.1559  2.8441          
      fir:core/reg(regs(7))#1              regs(6).sva                          7.1559  2.8441          
      fir:core/reg(regs(6))#1              regs(5).sva                          7.1559  2.8441          
      fir:core/reg(regs(5))#1              regs(4).sva                          7.1559  2.8441          
      fir:core/reg(regs(4))#1              regs(3).sva                          7.1559  2.8441          
      fir:core/reg(regs(3))#1              regs(2).sva                          7.1559  2.8441          
      fir:core/reg(regs(2))#1              regs(1).sva                          7.1559  2.8441          
      fir:core/reg(regs(1))#1              regs(0).sva                          7.1559  2.8441          
      fir:core/reg(MAC:i(5:0))             MAC:acc#2.itm                        8.2940  1.7060          
      fir:core/reg(MAC:mux)                MAC:mux.itm#3                        7.1559  2.8441          
      fir:core/reg(MAC:mul)                MAC:mul.itm#3                        3.4000  6.6000          
      fir                                  coeffs:rsc.radr                      9.5000  0.5000          
      fir                                  coeffs:rsc.triosy.lz                10.0000  0.0000          
      fir                                  in1:rsc.triosy.lz                   10.0000  0.0000          
      fir                                  out1:rsc.dat                        10.0000  0.0000          
      fir                                  out1:rsc.triosy.lz                  10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                   30     1 
    and                          
    -                    5     1 
    -                   30     1 
    -                    1     1 
    mul                          
    -                   30     1 
    mux                          
    -                   16     1 
    nor                          
    -                    1     1 
    not                          
    -                    1    31 
    or                           
    -                    1     1 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     1 
    -                   30     2 
    -                   16    64 
    -                    1     1 
    write_port                   
    -                    0     1 
    
  End of Report
