Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:57:47 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : or1200_flat
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 3.655ns (64.462%)  route 2.015ns (35.538%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.052 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.052    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119                                                     r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.225 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[5]
                         net (fo=1, routed)           0.305     5.530    or1200_mult_mac/mul_prod__3[61]
    SLICE_X70Y122                                                     r  or1200_mult_mac/mul_prod_r[61]_i_1/I4
    SLICE_X70Y122        LUT6 (Prop_LUT6_I4_O)        0.102     5.632 r  or1200_mult_mac/mul_prod_r[61]_i_1/O
                         net (fo=1, routed)           0.038     5.670    or1200_mult_mac/n_0_mul_prod_r[61]_i_1
    SLICE_X70Y122        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X70Y122                                                     r  or1200_mult_mac/mul_prod_r_reg[61]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X70Y122        FDRE (Setup_FDRE_C_D)        0.046     6.011    or1200_mult_mac/mul_prod_r_reg[61]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 3.630ns (64.625%)  route 1.987ns (35.375%))
  Logic Levels:           16  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.148 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[7]
                         net (fo=1, routed)           0.272     5.420    or1200_mult_mac/mul_prod__3[47]
    SLICE_X72Y119                                                     r  or1200_mult_mac/mul_prod_r[47]_i_1/I4
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.154     5.574 r  or1200_mult_mac/mul_prod_r[47]_i_1/O
                         net (fo=1, routed)           0.043     5.617    or1200_mult_mac/n_0_mul_prod_r[47]_i_1
    SLICE_X72Y119        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X72Y119                                                     r  or1200_mult_mac/mul_prod_r_reg[47]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[47]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 3.597ns (64.072%)  route 2.017ns (35.928%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.052 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.052    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119                                                     r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.234 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[7]
                         net (fo=1, routed)           0.302     5.536    or1200_mult_mac/mul_prod__3[63]
    SLICE_X70Y122                                                     r  or1200_mult_mac/mul_prod_r[63]_i_2/I4
    SLICE_X70Y122        LUT6 (Prop_LUT6_I4_O)        0.035     5.571 r  or1200_mult_mac/mul_prod_r[63]_i_2/O
                         net (fo=1, routed)           0.043     5.614    or1200_mult_mac/n_0_mul_prod_r[63]_i_2
    SLICE_X70Y122        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X70Y122                                                     r  or1200_mult_mac/mul_prod_r_reg[63]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X70Y122        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 3.614ns (64.674%)  route 1.974ns (35.326%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.182 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[5]
                         net (fo=1, routed)           0.262     5.444    or1200_mult_mac/mul_prod__3[53]
    SLICE_X72Y119                                                     r  or1200_mult_mac/mul_prod_r[53]_i_1/I4
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.104     5.548 r  or1200_mult_mac/mul_prod_r[53]_i_1/O
                         net (fo=1, routed)           0.040     5.588    or1200_mult_mac/n_0_mul_prod_r[53]_i_1
    SLICE_X72Y119        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X72Y119                                                     r  or1200_mult_mac/mul_prod_r_reg[53]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.046     6.011    or1200_mult_mac/mul_prod_r_reg[53]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.557ns (63.666%)  route 2.030ns (36.334%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.052 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.052    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119                                                     r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.194 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[4]
                         net (fo=1, routed)           0.317     5.511    or1200_mult_mac/mul_prod__3[60]
    SLICE_X68Y121                                                     r  or1200_mult_mac/mul_prod_r[60]_i_1/I4
    SLICE_X68Y121        LUT6 (Prop_LUT6_I4_O)        0.035     5.546 r  or1200_mult_mac/mul_prod_r[60]_i_1/O
                         net (fo=1, routed)           0.041     5.587    or1200_mult_mac/n_0_mul_prod_r[60]_i_1
    SLICE_X68Y121        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X68Y121                                                     r  or1200_mult_mac/mul_prod_r_reg[60]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X68Y121        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[60]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 3.553ns (63.651%)  route 2.029ns (36.349%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.052 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.052    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119                                                     r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     5.191 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[6]
                         net (fo=1, routed)           0.321     5.512    or1200_mult_mac/mul_prod__3[62]
    SLICE_X68Y121                                                     r  or1200_mult_mac/mul_prod_r[62]_i_1/I4
    SLICE_X68Y121        LUT6 (Prop_LUT6_I4_O)        0.034     5.546 r  or1200_mult_mac/mul_prod_r[62]_i_1/O
                         net (fo=1, routed)           0.036     5.582    or1200_mult_mac/n_0_mul_prod_r[62]_i_1
    SLICE_X68Y121        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X68Y121                                                     r  or1200_mult_mac/mul_prod_r_reg[62]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X68Y121        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[62]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 3.539ns (63.617%)  route 2.024ns (36.383%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.147 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[3]
                         net (fo=1, routed)           0.311     5.458    or1200_mult_mac/mul_prod__3[51]
    SLICE_X69Y121                                                     r  or1200_mult_mac/mul_prod_r[51]_i_1/I4
    SLICE_X69Y121        LUT6 (Prop_LUT6_I4_O)        0.064     5.522 r  or1200_mult_mac/mul_prod_r[51]_i_1/O
                         net (fo=1, routed)           0.041     5.563    or1200_mult_mac/n_0_mul_prod_r[51]_i_1
    SLICE_X69Y121        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X69Y121                                                     r  or1200_mult_mac/mul_prod_r_reg[51]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X69Y121        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[51]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 3.490ns (62.962%)  route 2.053ns (37.038%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.061 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[3]
                         net (fo=1, routed)           0.343     5.404    or1200_mult_mac/mul_prod__3[35]
    SLICE_X72Y117                                                     r  or1200_mult_mac/mul_prod_r[35]_i_1/I4
    SLICE_X72Y117        LUT6 (Prop_LUT6_I4_O)        0.101     5.505 r  or1200_mult_mac/mul_prod_r[35]_i_1/O
                         net (fo=1, routed)           0.038     5.543    or1200_mult_mac/n_0_mul_prod_r[35]_i_1
    SLICE_X72Y117        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X72Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[35]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y117        FDRE (Setup_FDRE_C_D)        0.048     6.013    or1200_mult_mac/mul_prod_r_reg[35]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 3.465ns (62.795%)  route 2.053ns (37.206%))
  Logic Levels:           16  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.100 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.340     5.440    or1200_mult_mac/mul_prod__3[41]
    SLICE_X72Y120                                                     r  or1200_mult_mac/mul_prod_r[41]_i_1/I4
    SLICE_X72Y120        LUT6 (Prop_LUT6_I4_O)        0.037     5.477 r  or1200_mult_mac/mul_prod_r[41]_i_1/O
                         net (fo=1, routed)           0.041     5.518    or1200_mult_mac/n_0_mul_prod_r[41]_i_1
    SLICE_X72Y120        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X72Y120                                                     r  or1200_mult_mac/mul_prod_r_reg[41]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y120        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[41]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 3.554ns (64.466%)  route 1.959ns (35.534%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X61Y116                                                     r  or1200_operandmuxes/operand_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_b_reg[11]/Q
                         net (fo=24, routed)          0.529     0.631    or1200_operandmuxes/Q[11]
    SLICE_X70Y115                                                     f  or1200_operandmuxes/mul_prod_i_69/I0
    SLICE_X70Y115        LUT1 (Prop_LUT1_I0_O)        0.155     0.786 r  or1200_operandmuxes/mul_prod_i_69/O
                         net (fo=1, routed)           0.000     0.786    or1200_operandmuxes/n_0_mul_prod_i_69
    SLICE_X70Y115                                                     r  or1200_operandmuxes/mul_prod_i_39/S[3]
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.090 r  or1200_operandmuxes/mul_prod_i_39/CO[7]
                         net (fo=1, routed)           0.000     1.090    or1200_operandmuxes/n_0_mul_prod_i_39
    SLICE_X70Y116                                                     r  or1200_operandmuxes/mul_prod_i_37/CI
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     1.195 f  or1200_operandmuxes/mul_prod_i_37/O[0]
                         net (fo=2, routed)           0.243     1.438    or1200_ctrl/y0[16]
    SLICE_X68Y117                                                     f  or1200_ctrl/mul_prod_i_16__1/I0
    SLICE_X68Y117        LUT4 (Prop_LUT4_I0_O)        0.101     1.539 f  or1200_ctrl/mul_prod_i_16__1/O
                         net (fo=2, routed)           0.330     1.869    or1200_mult_mac/mul_prod__1/mul_prod/B[16]
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B[16]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.184     2.053 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     2.053    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2_DATA[16]
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.081     2.134 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     2.134    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/B2B1[16]
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[19])
                                                      0.618     2.752 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     2.752    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U[19]
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.810 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     2.810    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44                                                    r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.356 f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.356    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44                                                    f  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/ALU_OUT[24]
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.430 r  or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
                         net (fo=1, routed)           0.007     3.437    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45                                                    r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.952 f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.952    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45                                                    f  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/ALU_OUT[7]
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     4.030 r  or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.563     4.593    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115                                                     r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/DI[0]
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.923 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.923    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116                                                     r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.966 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.966    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117                                                     r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     5.009 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.009    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118                                                     r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.105 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[2]
                         net (fo=1, routed)           0.246     5.351    or1200_mult_mac/mul_prod__3[50]
    SLICE_X71Y121                                                     r  or1200_mult_mac/mul_prod_r[50]_i_1/I4
    SLICE_X71Y121        LUT6 (Prop_LUT6_I4_O)        0.121     5.472 r  or1200_mult_mac/mul_prod_r[50]_i_1/O
                         net (fo=1, routed)           0.041     5.513    or1200_mult_mac/n_0_mul_prod_r[50]_i_1
    SLICE_X71Y121        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X71Y121                                                     r  or1200_mult_mac/mul_prod_r_reg[50]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y121        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[50]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  0.499    




