<module name="PRU_ICSSG0_PR1_PDSP0_IRAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_PRU_CONTROL" acronym="ICSSG_PRU_CONTROL" offset="0x0" page = "2" width="32" description="PRU Control Register.">
    <bitfield id="PCOUNTER_RST_VAL" width="16" begin="31" end="16" resetval="0x0" description="Program Counter Reset Value: This field controls the address where the PRU will start executing code from after it is taken out of reset." range="" rwaccess="RW"/>
    <bitfield id="RUNSTATE" width="1" begin="15" end="15" resetval="0x0" description="Run State: This bit indicates whether the PRU is currently executing an instruction or is halted." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x" description="Reserved" range="" rwaccess=""/>
    <bitfield id="TS_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Task Swapping Enable: This bit indicates the current state of the internal task swapping enable flag. When this bit is clear, the PRU will ignore requests which are presented on the Task Swap Request interface. When this bit is set, the PRU will gracefully complete any multi-cycle instruction and will then issue an XCHG instruction using the 22 LSBs as provided on the task swap request interface." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SINGLE_STEP" width="1" begin="8" end="8" resetval="0x0" description="Single Step Enable: This bit controls whether or not the PRU will only execute a single instruction when enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x" description="Reserved" range="" rwaccess=""/>
    <bitfield id="COUNTER_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="PRU Cycle Counter Enable: Enables PRU cycle counters." range="" rwaccess="RW"/>
    <bitfield id="SLEEPING" width="1" begin="2" end="2" resetval="0x0" description="PRU Sleep Indicator: This bit indicates whether or not the PRU is currently asleep." range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Processor Enable: This bit controls whether or not the PRU is allowed to fetch new instructions. If this bit is de-asserted while the PRU is currently running and has completed the initial cycle of a multi-cycle instruction (LBxO,SBxO,SCAN, etc.), the current instruction will be allowed to complete before the PRU pauses execution. Otherwise, the PRU will halt immediately. Because of the unpredictability timing sensitivity of the instruction execution loop, this bit is not a reliable indication of whether or not the PRU is currently running. The [15]RUNSTATE bit should be consulted for an absolute indication of the run state of the core. When the PRU is halted, its internal state remains coherent therefore this bit can be reasserted without issuing a software reset and the PRU will resume processing exactly where it left off in the instruction stream." range="" rwaccess="RW"/>
    <bitfield id="SOFT_RST_N" width="1" begin="0" end="0" resetval="0x1" description="Soft Reset: When this bit is cleared, the PRU will be reset. This bit is set back to 1h on the next cycle after it has been cleared." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRU_STATUS" acronym="ICSSG_PRU_STATUS" offset="0x4" page = "2" width="32" description="PRU Status Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PCOUNTER" width="16" begin="15" end="0" resetval="0x0" description="Program Counter: This field is a registered (1 cycle delayed) reflection of the PRU program counter." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRU_WAKEUP_EN" acronym="ICSSG_PRU_WAKEUP_EN" offset="0x8" page = "2" width="32" description="PRU Wakeup Enable Register.">
    <bitfield id="BITWISE_ENABLES" width="32" begin="31" end="0" resetval="0x0" description="Wakeup Enables: This field is ANDed with the incoming R31 status inputs (whose bit positions were specified in the stmap parameter) to produce a vector which is unary ORed to produce the status_wakeup source for the core. Setting any bit in this vector will allow the corresponding status input to wake up the core when it is asserted high. The PRU should set this enable vector prior to executing a SLP (sleep) instruction to ensure that the desired sources can wake up the core." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRU_CYCLE" acronym="ICSSG_PRU_CYCLE" offset="0xC" page = "2" width="32" description="PRU Cycle Count. This register counts the number of cycles for which the PRU has been enabled.">
    <bitfield id="CYCLECOUNT" width="32" begin="31" end="0" resetval="0x0" description="This value is incremented by 1 for every cycle during which the PRU is enabled and the counter is enabled (both bits [1]ENABLE and [3]COUNTER_ENABLE set in the Counter clears the [3]COUNTER_ENABLE bit in the" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRU_STALL" acronym="ICSSG_PRU_STALL" offset="0x10" page = "2" width="32" description="PRU Stall Count Register. This register counts the number of cycles for which the PRU has been enabled, but unable to fetch a new instruction. It is linked to the Cycle Count Register (, offset: 0Ch) such that this register reflects the stall cycles measured over the same cycles as counted by the cycle count register. Thus the value of this register is always less than or equal to cycle count.">
    <bitfield id="STALLCOUNT" width="32" begin="31" end="0" resetval="0x0" description="This value is incremented by 1 for every cycle during which the PRU is enabled and the counter is enabled (both bits [1]ENABLE and [3]COUNTER_ENABLE set in the Counting halts while the PRU is disabled or the counter is disabled, and resumes when re-eneabled. The register can be read at any time. The register is cleared when PRU Cycle Count Register (" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRU_CTBIR0" acronym="ICSSG_PRU_CTBIR0" offset="0x20" page = "2" width="32" description="Constant Table Block Index Register 0. This register is used to set the block indices which are used to modify entries 24 and 25 in the PRU Constant Table. This register can be written by the PRU whenever it needs to change to a new base pointer for a block in the State Scratchpad RAM. This function is useful since the PRU is often processing multiple processing threads which require it to change contexts. The PRU can use this register to avoid requiring excessive amounts of code for repetitive context switching.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C25_BLK_INDEX" width="8" begin="23" end="16" resetval="0x0" description="PRU Constant Entry 25 Block Index: This field sets the value that will appear in bits 15:8 of entry 25 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 26." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C24_BLK_INDEX" width="8" begin="7" end="0" resetval="0x0" description="PRU Constant Entry 24 Block Index: This field sets the value that will appear in bits 15:8 of entry 24 in the PRU Constant Table.This field while always present is only used if the ctreg_cnt configuration value is less than 25." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRU_CTBIR1" acronym="ICSSG_PRU_CTBIR1" offset="0x24" page = "2" width="32" description="Constant Table Block Index Register 1. This register is used to set the block indices which are used to modify entries 26 and 27 in the PRU Constant Table. This register can be written by the PRU whenever it needs to change to a new base pointer for a block in the State Scratchpad RAM. This function is useful since the PRU is often processing multiple processing threads which require it to change contexts. The PRU can use this register to avoid requiring excessive amounts of code for repetitive context switching.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C27_BLK_INDEX" width="8" begin="23" end="16" resetval="0x0" description="PRU Constant Entry 27 Block Index: This field sets the value that will appear in bits 15:8 of entry 27 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 28." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C26_BLK_INDEX" width="8" begin="7" end="0" resetval="0x0" description="PRU Constant Entry 26 Block Index: This field sets the value that will appear in bits 15:8 of entry 26 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 27." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRU_CTPPR0" acronym="ICSSG_PRU_CTPPR0" offset="0x28" page = "2" width="32" description="Constant Table Programmable Pointer Register 0. This register allows the PRU to set up the 256-byte page index for entries 28 and 29 in the PRU Constant Table which serve as general purpose pointers which can be configured to point to any locations inside the session router address map. This register is useful when the PRU needs to frequently access certain structures inside the session router address space whose locations are not hard coded such as tables in scratchpad memory.">
    <bitfield id="C29_POINTER" width="16" begin="31" end="16" resetval="0x0" description="PRU Constant Entry 29 Pointer: This field sets the value that will appear in bits [23-8] of entry 29 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 30." range="" rwaccess="RW"/>
    <bitfield id="C28_POINTER" width="16" begin="15" end="0" resetval="0x0" description="PRU Constant Entry 28 Pointer: This field sets the value that will appear in bits [23-8] of entry 28 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 29." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRU_CTPPR1" acronym="ICSSG_PRU_CTPPR1" offset="0x2C" page = "2" width="32" description="Constant Table Programmable Pointer Register 1. This register functions the same as the PRU Constant Table Programmable Pointer Register 0 but allows the PRU to control entries 30 and 31 in the PRU Constant Table.">
    <bitfield id="C31_POINTER" width="16" begin="31" end="16" resetval="0x0" description="PRU Constant Entry 31 Pointer: This field sets the value that will appear in bits [23-8] of entry 31 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 32." range="" rwaccess="RW"/>
    <bitfield id="C30_POINTER" width="16" begin="15" end="0" resetval="0x0" description="PRU Constant Entry 30 Pointer: This field sets the value that will appear in bits [23-8] of entry 30 in the PRU Constant Table. This field while always present is only used if the ctreg_cnt configuration value is less than 31." range="" rwaccess="RW"/>
  </register>
</module>
