(pcb /Applications/KiCad/demos/pic_programmer/pic_programmer.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0-3-g5ebb6b6)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer top_layer
      (type signal)
      (property
        (index 0)
      )
    )
    (layer bottom_layer
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  233680 -139700  73660 -139700  73660 -40640  233680 -40640
            233680 -139700)
    )
    (plane GND (polygon bottom_layer 0  223520 -138430  232410 -128905  232410 -53975  219710 -41910
            81280 -41910  74295 -48895  74295 -127635  86360 -138430  223520 -138430))
    (via "Via[0-1]_1600:600_um")
    (rule
      (width 500)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_4.3mm_M4
      (place P104 229870 -44450 front 0 (PN CONN_1))
      (place P101 77470 -135890 front 0 (PN CONN_1))
      (place P102 158750 -135890 front 0 (PN CONN_1))
      (place P103 229870 -135890 front 0 (PN CONN_1))
      (place P105 158750 -44450 front 0 (PN CONN_1))
      (place P106 77470 -44450 front 0 (PN CONN_1))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm"
      (place JP1 148082 -97790 back 180 (PN JUMPER))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Horizontal_TabDown"
      (place U3 96520 -71120 front 0 (PN 7805))
    )
    (component Inductor_THT:L_Radial_D7.8mm_P5.00mm_Fastron_07HCP
      (place L1 125730 -62230 front 270 (PN 22uH))
    )
    (component LED_THT:LED_D5.0mm
      (place D12 156210 -97155 front 180 (PN "YELLOW-LED"))
      (place D9 156210 -87630 front 180 (PN "GREEN-LED"))
      (place D8 156210 -77470 front 180 (PN "RED-LED"))
    )
    (component Capacitor_THT:CP_Axial_L18.0mm_D6.5mm_P25.00mm_Horizontal
      (place C2 84582 -90170 front 0 (PN 220uF))
      (place C1 110490 -78867 front 180 (PN 100ÂµF))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R12 135255 -121920 front 90 (PN 470))
      (place R8 139065 -91059 front 0 (PN 1K))
      (place R13 140335 -111760 front 270 (PN 470))
      (place R14 139065 -87630 front 0 (PN 470))
      (place R15 118110 -78740 front 0 (PN 6.2K))
      (place R16 118110 -75184 front 0 (PN 62K))
      (place R17 156210 -68580 front 90 (PN 22K))
      (place R19 149225 -83820 front 180 (PN 2.2K))
      (place R20 144780 -102235 front 180 (PN 2.2K))
      (place R21 158115 -102235 front 180 (PN 470))
      (place R6 87757 -121920 front 0 (PN 10K))
      (place R7 139700 -54610 front 0 (PN 10K))
      (place R5 87757 -125476 front 0 (PN 10K))
      (place R4 87630 -107823 front 0 (PN 10K))
      (place R3 87630 -111125 front 0 (PN 10K))
      (place R2 87630 -114554 front 0 (PN 10K))
      (place R1 87630 -118110 front 0 (PN 10K))
      (place R9 139065 -77470 front 0 (PN 2.2K))
      (place R10 114300 -48260 front 0 (PN 5,1K))
      (place R18 152400 -68580 front 90 (PN 220))
      (place R11 140081 -70993 front 90 (PN 22K))
    )
    (component "footprints:40tex-Ell600"
      (place P3 182880 -74930 front 270 (PN SUPP40))
    )
    (component footprints:RV2X4
      (place RV1 122555 -88265 front 180 (PN 1K))
    )
    (component "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2_1x02_P5.00mm_Horizontal"
      (place P1 78700 -62300 front 270 (PN CONN_2))
    )
    (component "Diode_THT:D_DO-35_SOD27_P12.70mm_Horizontal"
      (place D10 137160 -57150 front 180 (PN SCHOTTKY))
      (place D1 87757 -71120 front 90 (PN 1N4004))
    )
    (component Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm
      (place C9 143002 -49784 front 0 (PN 220nF))
      (place C7 198755 -71120 front 270 (PN 100nF))
      (place C6 196850 -112395 front 270 (PN 100nF))
      (place C5 129540 -49530 front 0 (PN 10nF))
      (place C4 114300 -52070 front 0 (PN 0))
    )
    (component "footprints:TO-92_BC237_307"
      (place Q2 148082 -60706 front 180 (PN BC307))
      (place Q1 146050 -69850 front 0 (PN BC237))
      (place Q3 142240 -97790 front 0 (PN BC307))
    )
    (component "Connector_Dsub:DSUB-9_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J1 82600 -120200 front 270 (PN "DB9-FEMAL"))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D6 107950 -125095 front 180 (PN BAT43))
      (place D7 107950 -115316 front 180 (PN BAT43))
      (place D11 139065 -80645 front 0 (PN BAT43))
      (place D5 107950 -108585 front 180 (PN BAT43))
      (place D4 107950 -111887 front 180 (PN BAT43))
      (place D3 107950 -121920 front 180 (PN BAT43))
      (place D2 107950 -118237 front 180 (PN BAT43))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U2 115570 -119380 front 90 (PN 74HC125))
    )
    (component "Package_DIP:DIP-18_W7.62mm_Socket_LongPads"
      (place U5 207899 -107950 front 0 (PN PIC_18_PINS))
    )
    (component "Package_DIP:DIP-28_W7.62mm_Socket_LongPads"
      (place P2 207645 -50800 front 0 (PN SUPP28))
    )
    (component "Package_DIP:DIP-8_W7.62mm_LongPads"
      (place U4 110490 -57150 front 0 (PN LT1373))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (place U1 179070 -109220 front 0 (PN 24Cxx))
      (place U6 179070 -120650 front 0 (PN PIC_8_PINS))
    )
    (component Capacitors_THT:C_Axial_L12.0mm_D6.5mm_P20.00mm_Horizontal
      (place C3 134112 -62230 front 270 (PN 22uF/25V))
    )
  )
  (library
    (image MountingHole:MountingHole_4.3mm_M4
      (outline (path signal 50  4550 0  4467.78 -861.093  4224.07 -1691.06  3827.7 -2459.92
            3292.99 -3139.86  2639.26 -3706.32  1890.14 -4138.83  1072.7 -4421.74
            216.498 -4544.85  -647.533 -4503.69  -1488.16 -4299.75  -2275 -3940.42
            -2979.62 -3438.66  -3576.54 -2812.62  -4044.2 -2084.93  -4365.69 -1281.88
            -4529.4 -432.505  -4529.4 432.505  -4365.69 1281.88  -4044.2 2084.93
            -3576.54 2812.62  -2979.62 3438.66  -2275 3940.42  -1488.16 4299.75
            -647.533 4503.69  216.498 4544.85  1072.7 4421.74  1890.14 4138.83
            2639.26 3706.32  3292.99 3139.86  3827.7 2459.92  4224.07 1691.06
            4467.78 861.093  4550 0))
      (outline (path signal 150  4300 0  4222.29 -813.78  3991.98 -1598.15  3617.39 -2324.76
            3112.06 -2967.34  2494.24 -3502.68  1786.29 -3911.42  1013.76 -4178.79
            204.602 -4295.13  -611.954 -4256.23  -1406.39 -4063.5  -2150 -3723.91
            -2815.9 -3249.72  -3380.03 -2658.08  -3821.99 -1970.37  -4125.82 -1211.45
            -4280.53 -408.741  -4280.53 408.741  -4125.82 1211.45  -3821.99 1970.37
            -3380.03 2658.08  -2815.9 3249.72  -2150 3723.91  -1406.39 4063.5
            -611.954 4256.23  204.602 4295.13  1013.76 4178.79  1786.29 3911.42
            2494.24 3502.68  3112.06 2967.34  3617.39 2324.76  3991.98 1598.15
            4222.29 813.78  4300 0))
      (keepout "" (circle top_layer 4300))
      (keepout "" (circle bottom_layer 4300))
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm"
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 120  -1400 1000  1400 1000))
      (outline (path signal 120  1400 1000  1400 -1000))
      (outline (path signal 120  1400 -1000  -1400 -1000))
      (outline (path signal 120  -1400 -1000  -1400 1000))
      (pin Cust[T]Pad_300x300_1500x_1500_6_um 1 -725 0)
      (pin Cust[T]Pad_300x300_1150x_1500_5_um 2 725 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Horizontal_TabDown"
      (outline (path signal 50  7790 19710  -2710 19710))
      (outline (path signal 50  7790 -1250  7790 19710))
      (outline (path signal 50  -2710 -1250  7790 -1250))
      (outline (path signal 50  -2710 19710  -2710 -1250))
      (outline (path signal 120  5080 3690  5080 1150))
      (outline (path signal 120  2540 3690  2540 1150))
      (outline (path signal 120  0 3690  0 1150))
      (outline (path signal 120  7660 19580  7660 3690))
      (outline (path signal 120  -2580 19580  -2580 3690))
      (outline (path signal 120  -2580 19580  7660 19580))
      (outline (path signal 120  -2580 3690  7660 3690))
      (outline (path signal 100  5080 3810  5080 0))
      (outline (path signal 100  2540 3810  2540 0))
      (outline (path signal 100  0 3810  0 0))
      (outline (path signal 100  7540 3810  -2460 3810))
      (outline (path signal 100  7540 13060  7540 3810))
      (outline (path signal 100  -2460 13060  7540 13060))
      (outline (path signal 100  -2460 3810  -2460 13060))
      (outline (path signal 100  7540 13060  -2460 13060))
      (outline (path signal 100  7540 19460  7540 13060))
      (outline (path signal 100  -2460 19460  7540 19460))
      (outline (path signal 100  -2460 13060  -2460 19460))
      (outline (path signal 100  4390 16660  4307.81 16114.7  4068.54 15617.9  3693.46 15213.6
            3215.88 14937.9  2678.25 14815.2  2128.34 14856.4  1615 15057.9
            1183.85 15401.7  873.208 15857.3  710.663 16384.3  710.663 16935.7
            873.208 17462.7  1183.85 17918.3  1615 18262.1  2128.34 18463.6
            2678.25 18504.8  3215.88 18382.1  3693.46 18106.4  4068.54 17702.1
            4307.81 17205.3  4390 16660))
      (pin Oval[A]Pad_1905x3000_um 3 5080 0)
      (pin Oval[A]Pad_1905x3000_um 2 2540 0)
      (pin Rect[A]Pad_1905x3000_um 1 0 0)
      (pin Rect[A]Pad_10000x8000_um @1 2540 16660)
    )
    (image Inductor_THT:L_Radial_D7.8mm_P5.00mm_Fastron_07HCP
      (outline (path signal 120  6490 0  6408.32 -803.181  6166.64 -1573.48  5774.85 -2279.36
            5248.98 -2891.92  4610.57 -3386.09  3885.75 -3741.63  3104.2 -3943.99
            2297.91 -3984.88  1499.9 -3862.63  742.827 -3582.24  57.697 -3155.2
            -527.445 -2598.98  -988.643 -1936.36  -1307.02 -1194.46  -1469.53 -403.662
            -1469.53 403.662  -1307.02 1194.46  -988.643 1936.36  -527.445 2598.98
            57.697 3155.2  742.827 3582.24  1499.9 3862.63  2297.91 3984.88
            3104.2 3943.99  3885.75 3741.63  4610.57 3386.09  5248.98 2891.92
            5774.85 2279.36  6166.64 1573.48  6408.32 803.181  6490 0))
      (outline (path signal 100  6400 0  6320.17 -785.064  6083.94 -1537.99  5700.98 -2227.95
            5186.97 -2826.69  4562.96 -3309.71  3854.49 -3657.23  3090.57 -3855.03
            2302.47 -3894.99  1522.45 -3775.5  782.463 -3501.44  112.787 -3084.03
            -459.157 -2540.35  -909.952 -1892.68  -1221.14 -1167.52  -1379.99 -394.556
            -1379.99 394.556  -1221.14 1167.52  -909.952 1892.68  -459.157 2540.35
            112.787 3084.03  782.463 3501.44  1522.45 3775.5  2302.47 3894.99
            3090.57 3855.03  3854.49 3657.23  4562.96 3309.71  5186.97 2826.69
            5700.98 2227.95  6083.94 1537.99  6320.17 785.064  6400 0))
      (outline (path signal 50  6750 4250  -1750 4250))
      (outline (path signal 50  6750 -4250  6750 4250))
      (outline (path signal 50  -1750 -4250  6750 -4250))
      (outline (path signal 50  -1750 4250  -1750 -4250))
      (pin Round[A]Pad_2600_um 2 5000 0)
      (pin Round[A]Pad_2600_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:CP_Axial_L18.0mm_D6.5mm_P25.00mm_Horizontal
      (outline (path signal 50  26450 3650  -1450 3650))
      (outline (path signal 50  26450 -3650  26450 3650))
      (outline (path signal 50  -1450 -3650  26450 -3650))
      (outline (path signal 50  -1450 3650  -1450 -3650))
      (outline (path signal 120  23560 0  21620 0))
      (outline (path signal 120  1440 0  3380 0))
      (outline (path signal 120  6980 -3370  21620 -3370))
      (outline (path signal 120  6080 -2470  6980 -3370))
      (outline (path signal 120  5180 -3370  6080 -2470))
      (outline (path signal 120  3380 -3370  5180 -3370))
      (outline (path signal 120  6980 3370  21620 3370))
      (outline (path signal 120  6080 2470  6980 3370))
      (outline (path signal 120  5180 3370  6080 2470))
      (outline (path signal 120  3380 3370  5180 3370))
      (outline (path signal 120  21620 3370  21620 -3370))
      (outline (path signal 120  3380 3370  3380 -3370))
      (outline (path signal 120  2180 3500  2180 1700))
      (outline (path signal 120  1280 2600  3080 2600))
      (outline (path signal 100  6100 900  6100 -900))
      (outline (path signal 100  5200 0  7000 0))
      (outline (path signal 100  25000 0  21500 0))
      (outline (path signal 100  0 0  3500 0))
      (outline (path signal 100  6980 -3250  21500 -3250))
      (outline (path signal 100  6080 -2350  6980 -3250))
      (outline (path signal 100  5180 -3250  6080 -2350))
      (outline (path signal 100  3500 -3250  5180 -3250))
      (outline (path signal 100  6980 3250  21500 3250))
      (outline (path signal 100  6080 2350  6980 3250))
      (outline (path signal 100  5180 3250  6080 2350))
      (outline (path signal 100  3500 3250  5180 3250))
      (outline (path signal 100  21500 3250  21500 -3250))
      (outline (path signal 100  3500 3250  3500 -3250))
      (pin Oval[A]Pad_2400x2400_um 2 25000 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11250 1600  -1050 1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "footprints:40tex-Ell600"
      (outline (path signal 150  -50000 -8000  -35000 -8000))
      (outline (path signal 150  -50000 -13500  -50000 -8000))
      (outline (path signal 150  -35000 -13500  -50000 -13500))
      (outline (path signal 150  -35000 -12000  -35000 -13500))
      (outline (path signal 150  18500 -12000  -35000 -12000))
      (outline (path signal 150  18500 -17000  18500 -12000))
      (outline (path signal 150  24500 -17000  18500 -17000))
      (outline (path signal 150  24500 -12000  24500 -17000))
      (outline (path signal 150  32500 -12000  24500 -12000))
      (outline (path signal 150  32500 12000  32500 -12000))
      (outline (path signal 150  -23500 12000  32500 12000))
      (outline (path signal 150  -23500 17000  -23500 12000))
      (outline (path signal 150  -30000 17000  -23500 17000))
      (outline (path signal 150  -30000 12000  -30000 17000))
      (outline (path signal 150  -35000 12000  -30000 12000))
      (outline (path signal 150  -35000 -8000  -35000 12000))
      (outline (path signal 381  -34290 10160  -33020 11430))
      (outline (path signal 381  -34290 -10160  -34290 10160))
      (outline (path signal 381  -33020 -11430  -34290 -10160))
      (outline (path signal 381  30480 -11430  -33020 -11430))
      (outline (path signal 381  31750 -10160  30480 -11430))
      (outline (path signal 381  31750 10160  31750 -10160))
      (outline (path signal 381  30480 11430  31750 10160))
      (outline (path signal 381  -33020 11430  30480 11430))
      (outline (path signal 381  -46990 -8890  -48260 -10160))
      (outline (path signal 381  -40640 -8890  -46990 -8890))
      (outline (path signal 381  -39370 -10160  -40640 -8890))
      (outline (path signal 381  -39370 -11430  -33020 -11430))
      (outline (path signal 381  -39370 -10160  -29210 -10160))
      (outline (path signal 381  -39370 -11430  -39370 -10160))
      (outline (path signal 381  -40640 -12700  -39370 -11430))
      (outline (path signal 381  -46990 -12700  -40640 -12700))
      (outline (path signal 381  -48260 -11430  -46990 -12700))
      (outline (path signal 381  -48260 -10160  -48260 -11430))
      (outline (path signal 381  -29210 -10160  -29210 -11430))
      (outline (path signal 381  19050 -15240  19050 -11430))
      (outline (path signal 381  20320 -16510  19050 -15240))
      (outline (path signal 381  22860 -16510  20320 -16510))
      (outline (path signal 381  24130 -15240  22860 -16510))
      (outline (path signal 381  24130 -11430  24130 -15240))
      (outline (path signal 381  -29210 15240  -29210 11430))
      (outline (path signal 381  -27940 16510  -29210 15240))
      (outline (path signal 381  -25400 16510  -27940 16510))
      (outline (path signal 381  -24130 15240  -25400 16510))
      (outline (path signal 381  -24130 11430  -24130 15240))
      (outline (path signal 381  -29210 -5080  -29210 5080))
      (outline (path signal 381  26670 -5080  -29210 -5080))
      (outline (path signal 381  26670 5080  26670 -5080))
      (outline (path signal 381  -29210 5080  26670 5080))
      (pin Round[A]Pad_2800_um HOLE 21590 -13970)
      (pin Round[A]Pad_2800_um HOLE@1 -26670 13970)
      (pin Rect[A]Pad_1600x2800_um 40 -24130 7620)
      (pin Oval[A]Pad_1600x2800_um 39 -21590 7620)
      (pin Oval[A]Pad_1600x2800_um 38 -19050 7620)
      (pin Oval[A]Pad_1600x2800_um 37 -16510 7620)
      (pin Oval[A]Pad_1600x2800_um 36 -13970 7620)
      (pin Oval[A]Pad_1600x2800_um 35 -11430 7620)
      (pin Oval[A]Pad_1600x2800_um 34 -8890 7620)
      (pin Oval[A]Pad_1600x2800_um 33 -6350 7620)
      (pin Oval[A]Pad_1600x2800_um 32 -3810 7620)
      (pin Oval[A]Pad_1600x2800_um 31 -1270 7620)
      (pin Oval[A]Pad_1600x2800_um 30 1270 7620)
      (pin Oval[A]Pad_1600x2800_um 29 3810 7620)
      (pin Oval[A]Pad_1600x2800_um 28 6350 7620)
      (pin Oval[A]Pad_1600x2800_um 27 8890 7620)
      (pin Oval[A]Pad_1600x2800_um 26 11430 7620)
      (pin Oval[A]Pad_1600x2800_um 25 13970 7620)
      (pin Oval[A]Pad_1600x2800_um 24 16510 7620)
      (pin Oval[A]Pad_1600x2800_um 23 19050 7620)
      (pin Oval[A]Pad_1600x2800_um 22 21590 7620)
      (pin Oval[A]Pad_1600x2800_um 21 24130 7620)
      (pin Oval[A]Pad_1600x2800_um 20 24130 -7620)
      (pin Oval[A]Pad_1600x2800_um 19 21590 -7620)
      (pin Oval[A]Pad_1600x2800_um 18 19050 -7620)
      (pin Oval[A]Pad_1600x2800_um 17 16510 -7620)
      (pin Oval[A]Pad_1600x2800_um 16 13970 -7620)
      (pin Oval[A]Pad_1600x2800_um 15 11430 -7620)
      (pin Oval[A]Pad_1600x2800_um 14 8890 -7620)
      (pin Oval[A]Pad_1600x2800_um 13 6350 -7620)
      (pin Oval[A]Pad_1600x2800_um 12 3810 -7620)
      (pin Oval[A]Pad_1600x2800_um 11 1270 -7620)
      (pin Oval[A]Pad_1600x2800_um 10 -1270 -7620)
      (pin Oval[A]Pad_1600x2800_um 9 -3810 -7620)
      (pin Oval[A]Pad_1600x2800_um 8 -6350 -7620)
      (pin Oval[A]Pad_1600x2800_um 7 -8890 -7620)
      (pin Oval[A]Pad_1600x2800_um 6 -11430 -7620)
      (pin Oval[A]Pad_1600x2800_um 5 -13970 -7620)
      (pin Oval[A]Pad_1600x2800_um 4 -16510 -7620)
      (pin Oval[A]Pad_1600x2800_um 3 -19050 -7620)
      (pin Oval[A]Pad_1600x2800_um 2 -21590 -7620)
      (pin Oval[A]Pad_1600x2800_um 1 -24130 -7620)
    )
    (image footprints:RV2X4
      (outline (path signal 150  -8000 -4250  -8000 4250))
      (outline (path signal 150  4250 -4250  -8000 -4250))
      (outline (path signal 150  7000 -1500  4250 -4250))
      (outline (path signal 150  7000 1500  7000 -1500))
      (outline (path signal 150  4250 4250  7000 1500))
      (outline (path signal 150  -8000 4250  4250 4250))
      (outline (path signal 304.8  5132.55 0  5053.49 -777.526  4819.52 -1523.22  4440.24 -2206.55
            3931.17 -2799.55  3313.15 -3277.93  2611.49 -3622.12  1854.9 -3818.01
            1074.37 -3857.6  301.841 -3739.25  -431.046 -3467.82  -1094.29 -3054.41
            -1660.74 -2515.96  -2107.21 -1874.51  -2415.41 -1156.31  -2572.74 -390.768
            -2572.74 390.768  -2415.41 1156.31  -2107.21 1874.51  -1660.74 2515.96
            -1094.29 3054.41  -431.046 3467.82  301.841 3739.25  1074.37 3857.6
            1854.9 3818.01  2611.49 3622.12  3313.15 3277.93  3931.17 2799.55
            4440.24 2206.55  4819.52 1523.22  5053.49 777.526  5132.55 0))
      (outline (path signal 304.8  -2540 -508  4953 -508))
      (outline (path signal 304.8  -2540 508  4953 508))
      (outline (path signal 304.8  1651 -3810  762 -3810))
      (outline (path signal 304.8  762 3810  1905 3810))
      (outline (path signal 304.8  -7620 -3810  -7620 3810))
      (outline (path signal 304.8  3810 -3810  -7620 -3810))
      (outline (path signal 304.8  6350 -1270  3810 -3810))
      (outline (path signal 304.8  6350 1270  6350 -1270))
      (outline (path signal 304.8  3810 3810  6350 1270))
      (outline (path signal 304.8  -7620 3810  3810 3810))
      (pin Round[A]Pad_2032_um 3 -5080 -2540)
      (pin Round[A]Pad_2032_um 2 5080 0)
      (pin Round[A]Pad_2032_um 1 -5080 2540)
    )
    (image "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2_1x02_P5.00mm_Horizontal"
      (outline (path signal 50  8000 5750  -3000 5750))
      (outline (path signal 50  8000 -5100  8000 5750))
      (outline (path signal 50  -3000 -5100  8000 -5100))
      (outline (path signal 50  -3000 5750  -3000 -5100))
      (outline (path signal 120  -2800 -4900  -2300 -4900))
      (outline (path signal 120  -2800 -4160  -2800 -4900))
      (outline (path signal 120  3773 -1023  3726 -1069))
      (outline (path signal 120  6070 1275  6035 1239))
      (outline (path signal 120  3966 -1239  3931 -1274))
      (outline (path signal 120  6275 1069  6228 1023))
      (outline (path signal 100  5955 1138  3863 -955))
      (outline (path signal 100  6138 955  4046 -1138))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 120  7560 5261  7560 -4660))
      (outline (path signal 120  -2560 5261  -2560 -4660))
      (outline (path signal 120  -2560 -4660  7560 -4660))
      (outline (path signal 120  -2560 5261  7560 5261))
      (outline (path signal 120  -2560 2301  7560 2301))
      (outline (path signal 100  -2500 2300  7500 2300))
      (outline (path signal 120  -2560 -2600  7560 -2600))
      (outline (path signal 100  -2500 -2600  7500 -2600))
      (outline (path signal 120  -2560 -4100  7560 -4100))
      (outline (path signal 100  -2500 -4100  7500 -4100))
      (outline (path signal 100  -2500 -4100  -2500 5200))
      (outline (path signal 100  -2000 -4600  -2500 -4100))
      (outline (path signal 100  7500 -4600  -2000 -4600))
      (outline (path signal 100  7500 5200  7500 -4600))
      (outline (path signal 100  -2500 5200  7500 5200))
      (outline (path signal 120  6680 0  6597.77 -519.149  6359.15 -987.479  5987.48 -1359.15
            5519.15 -1597.78  5000 -1680  4480.85 -1597.78  4012.52 -1359.15
            3640.85 -987.479  3402.22 -519.149  3320 0  3402.22 519.149
            3640.85 987.479  4012.52 1359.15  4480.85 1597.78  5000 1680
            5519.15 1597.78  5987.48 1359.15  6359.15 987.479  6597.77 519.149
            6680 0))
      (outline (path signal 100  6500 0  6418.73 -487.049  6183.71 -921.319  5820.42 -1255.75
            5368.23 -1454.1  4876.13 -1494.88  4397.46 -1373.66  3984.08 -1103.59
            3680.79 -713.921  3520.46 -246.892  3520.46 246.892  3680.79 713.921
            3984.08 1103.59  4397.46 1373.66  4876.13 1494.88  5368.23 1454.1
            5820.42 1255.75  6183.71 921.319  6418.73 487.049  6500 0))
      (outline (path signal 100  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (pin Round[A]Pad_2600_um 2 5000 0)
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P12.70mm_Horizontal"
      (outline (path signal 50  13750 1400  -1050 1400))
      (outline (path signal 50  13750 -1400  13750 1400))
      (outline (path signal 50  -1050 -1400  13750 -1400))
      (outline (path signal 50  -1050 1400  -1050 -1400))
      (outline (path signal 120  4830 1120  4830 -1120))
      (outline (path signal 120  5070 1120  5070 -1120))
      (outline (path signal 120  4950 1120  4950 -1120))
      (outline (path signal 120  11660 0  8470 0))
      (outline (path signal 120  1040 0  4230 0))
      (outline (path signal 120  8470 1120  4230 1120))
      (outline (path signal 120  8470 -1120  8470 1120))
      (outline (path signal 120  4230 -1120  8470 -1120))
      (outline (path signal 120  4230 1120  4230 -1120))
      (outline (path signal 100  4850 1000  4850 -1000))
      (outline (path signal 100  5050 1000  5050 -1000))
      (outline (path signal 100  4950 1000  4950 -1000))
      (outline (path signal 100  12700 0  8350 0))
      (outline (path signal 100  0 0  4350 0))
      (outline (path signal 100  8350 1000  4350 1000))
      (outline (path signal 100  8350 -1000  8350 1000))
      (outline (path signal 100  4350 -1000  8350 -1000))
      (outline (path signal 100  4350 1000  4350 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 12700 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm
      (outline (path signal 50  6050 1950  -1050 1950))
      (outline (path signal 50  6050 -1950  6050 1950))
      (outline (path signal 50  -1050 -1950  6050 -1950))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 120  5110 -996  5110 -1660))
      (outline (path signal 120  5110 1660  5110 996))
      (outline (path signal 120  -110 -996  -110 -1660))
      (outline (path signal 120  -110 1660  -110 996))
      (outline (path signal 120  -110 -1660  5110 -1660))
      (outline (path signal 120  -110 1660  5110 1660))
      (outline (path signal 100  5050 1600  -50 1600))
      (outline (path signal 100  5050 -1600  5050 1600))
      (outline (path signal 100  -50 -1600  5050 -1600))
      (outline (path signal 100  -50 1600  -50 -1600))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "footprints:TO-92_BC237_307"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Round[A]Pad_1000_um (rotate 90) 3 0 0)
      (pin Rect[A]Pad_1000x1000_um (rotate 90) 1 2540 0)
      (pin Round[A]Pad_1000_um (rotate 90) 2 1270 1270)
    )
    (image "Connector_Dsub:DSUB-9_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 50  10400 2350  -21500 2350))
      (outline (path signal 50  10400 -17650  10400 2350))
      (outline (path signal 50  -21500 -17650  10400 -17650))
      (outline (path signal 50  -21500 2350  -21500 -17650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  9945 1860  9945 -10480))
      (outline (path signal 120  -21025 1860  9945 1860))
      (outline (path signal 120  -21025 -10480  -21025 1860))
      (outline (path signal 100  8560 -10540  8560 -1420))
      (outline (path signal 100  5360 -10540  5360 -1420))
      (outline (path signal 100  -16440 -10540  -16440 -1420))
      (outline (path signal 100  -19640 -10540  -19640 -1420))
      (outline (path signal 100  9460 -10940  4460 -10940))
      (outline (path signal 100  9460 -15940  9460 -10940))
      (outline (path signal 100  4460 -15940  9460 -15940))
      (outline (path signal 100  4460 -10940  4460 -15940))
      (outline (path signal 100  -15540 -10940  -20540 -10940))
      (outline (path signal 100  -15540 -15940  -15540 -10940))
      (outline (path signal 100  -20540 -15940  -15540 -15940))
      (outline (path signal 100  -20540 -10940  -20540 -15940))
      (outline (path signal 100  2610 -10940  -13690 -10940))
      (outline (path signal 100  2610 -17110  2610 -10940))
      (outline (path signal 100  -13690 -17110  2610 -17110))
      (outline (path signal 100  -13690 -10940  -13690 -17110))
      (outline (path signal 100  9885 -10540  -20965 -10540))
      (outline (path signal 100  9885 -10940  9885 -10540))
      (outline (path signal 100  -20965 -10940  9885 -10940))
      (outline (path signal 100  -20965 -10540  -20965 -10940))
      (outline (path signal 100  9885 1800  -20965 1800))
      (outline (path signal 100  9885 -10540  9885 1800))
      (outline (path signal 100  -20965 -10540  9885 -10540))
      (outline (path signal 100  -20965 1800  -20965 -10540))
      (pin Round[A]Pad_4000_um 0 6960 -1420)
      (pin Round[A]Pad_4000_um 0@1 -18040 -1420)
      (pin Round[A]Pad_1600_um 9 -9695 -2840)
      (pin Round[A]Pad_1600_um 8 -6925 -2840)
      (pin Round[A]Pad_1600_um 7 -4155 -2840)
      (pin Round[A]Pad_1600_um 6 -1385 -2840)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8700 1400  -1050 1400))
      (outline (path signal 50  8700 -1400  8700 1400))
      (outline (path signal 50  -1050 -1400  8700 -1400))
      (outline (path signal 50  -1050 1400  -1050 -1400))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-18_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -21900  9150 1600))
      (outline (path signal 50  -1550 -21900  9150 -21900))
      (outline (path signal 50  -1550 1600  -1550 -21900))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -21710  9060 1390))
      (outline (path signal 120  -1440 -21710  9060 -21710))
      (outline (path signal 120  -1440 1390  -1440 -21710))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -21650  6060 1330))
      (outline (path signal 120  1560 -21650  6060 -21650))
      (outline (path signal 120  1560 1330  1560 -21650))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -21650  8890 1330))
      (outline (path signal 100  -1270 -21650  8890 -21650))
      (outline (path signal 100  -1270 1330  -1270 -21650))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 18 7620 0)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -20320)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -34650  9150 1600))
      (outline (path signal 50  -1550 -34650  9150 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -34410  9060 1390))
      (outline (path signal 120  -1440 -34410  9060 -34410))
      (outline (path signal 120  -1440 1390  -1440 -34410))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -34350  6060 1330))
      (outline (path signal 120  1560 -34350  6060 -34350))
      (outline (path signal 120  1560 1330  1560 -34350))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -34350  8890 1330))
      (outline (path signal 100  -1270 -34350  8890 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -34290  635 270))
      (outline (path signal 100  6985 -34290  635 -34290))
      (outline (path signal 100  6985 1270  6985 -34290))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 28 7620 0)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -33020)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -9150  9100 1550))
      (outline (path signal 50  -1450 -9150  9100 -9150))
      (outline (path signal 50  -1450 1550  -1450 -9150))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -9010  9060 1390))
      (outline (path signal 120  -1440 -9010  9060 -9010))
      (outline (path signal 120  -1440 1390  -1440 -9010))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Capacitors_THT:C_Axial_L12.0mm_D6.5mm_P20.00mm_Horizontal
      (outline (path signal 50  21050 3600  -1050 3600))
      (outline (path signal 50  21050 -3600  21050 3600))
      (outline (path signal 50  -1050 -3600  21050 -3600))
      (outline (path signal 50  -1050 3600  -1050 -3600))
      (outline (path signal 120  19020 0  16060 0))
      (outline (path signal 120  980 0  3940 0))
      (outline (path signal 120  16060 3310  3940 3310))
      (outline (path signal 120  16060 -3310  16060 3310))
      (outline (path signal 120  3940 -3310  16060 -3310))
      (outline (path signal 120  3940 3310  3940 -3310))
      (outline (path signal 100  20000 0  16000 0))
      (outline (path signal 100  0 0  4000 0))
      (outline (path signal 100  16000 3250  4000 3250))
      (outline (path signal 100  16000 -3250  16000 3250))
      (outline (path signal 100  4000 -3250  16000 -3250))
      (outline (path signal 100  4000 3250  4000 -3250))
      (pin Oval[A]Pad_1600x1600_um 2 20000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1000_um
      (shape (circle top_layer 1000))
      (shape (circle bottom_layer 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle top_layer 1600))
      (shape (circle bottom_layer 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle top_layer 1800))
      (shape (circle bottom_layer 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2032_um
      (shape (circle top_layer 2032))
      (shape (circle bottom_layer 2032))
      (attach off)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle top_layer 2600))
      (shape (circle bottom_layer 2600))
      (attach off)
    )
    (padstack Round[A]Pad_2800_um
      (shape (circle top_layer 2800))
      (shape (circle bottom_layer 2800))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle top_layer 4000))
      (shape (circle bottom_layer 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path top_layer 1600  -400 0  400 0))
      (shape (path bottom_layer 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x2800_um
      (shape (path top_layer 1600  0 -600  0 600))
      (shape (path bottom_layer 1600  0 -600  0 600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path top_layer 1600  0 0  0 0))
      (shape (path bottom_layer 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x3000_um
      (shape (path top_layer 1905  0 -547.5  0 547.5))
      (shape (path bottom_layer 1905  0 -547.5  0 547.5))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x2400_um
      (shape (path top_layer 2400  0 0  0 0))
      (shape (path bottom_layer 2400  0 0  0 0))
      (attach off)
    )
    (padstack Cust[T]Pad_300x300_1500x_1500_6_um
      (shape (polygon top_layer 0  -500 750  500 750  1000 0  500 -750  -500 -750  -500 750))
      (attach off)
    )
    (padstack Cust[T]Pad_300x300_1150x_1500_5_um
      (shape (polygon top_layer 0  -650 750  500 750  500 -750  -650 -750  -650 750))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect top_layer -1200 -1200 1200 1200))
      (shape (rect bottom_layer -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect top_layer -1200 -800 1200 800))
      (shape (rect bottom_layer -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2600x2600_um
      (shape (rect top_layer -1300 -1300 1300 1300))
      (shape (rect bottom_layer -1300 -1300 1300 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1000x1000_um
      (shape (rect top_layer -500 -500 500 500))
      (shape (rect bottom_layer -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[A]Pad_10000x8000_um
      (shape (rect top_layer -5000 -4000 5000 4000))
      (shape (rect bottom_layer -5000 -4000 5000 4000))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x2800_um
      (shape (rect top_layer -800 -1400 800 1400))
      (shape (rect bottom_layer -800 -1400 800 1400))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect top_layer -800 -800 800 800))
      (shape (rect bottom_layer -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect top_layer -900 -900 900 900))
      (shape (rect bottom_layer -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x3000_um
      (shape (rect top_layer -952.5 -1500 952.5 1500))
      (shape (rect bottom_layer -952.5 -1500 952.5 1500))
      (attach off)
    )
    (padstack "Via[0-1]_1600:600_um"
      (shape (circle top_layer 1600))
      (shape (circle bottom_layer 1600))
      (attach off)
    )
  )
  (network
    (net /CTS
      (pins J1-8 U2-11)
    )
    (net /DTR
      (pins R4-1 R3-1 J1-4)
    )
    (net "/PC-CLOCK-OUT"
      (pins R6-1 R5-1 J1-7)
    )
    (net /TXD
      (pins R2-1 R1-1 J1-3)
    )
    (net GND
      (pins U3-2 D12-1 D9-1 D8-1 C2-2 C1-2 R15-2 R17-2 R6-2 R4-2 R2-2 P3-31 P3-12
        P3-8 P1-1 C7-2 C6-2 C5-2 C4-2 Q1-1 J1-5 D7-2 D5-2 D3-2 U2-7 U2-13 U2-4 U2-10
        U2-1 U5-5 P2-8 P2-19 U4-7 U4-6 U1-4 U1-3 U1-2 U1-1 U6-8 C3-2)
    )
    (net "Net-(C2-Pad1)"
      (pins U3-1 C2-1 D1-1)
    )
    (net "Net-(C4-Pad1)"
      (pins R10-1 C4-1 U4-1)
    )
    (net "Net-(C5-Pad1)"
      (pins R10-2 C5-1)
    )
    (net "Net-(C9-Pad2)"
      (pins R7-2 R11-2 C9-2 Q2-2)
    )
    (net "Net-(D11-Pad1)"
      (pins R11-1 Q1-3 D11-1)
    )
    (net "Net-(D11-Pad2)"
      (pins R19-1 D11-2)
    )
    (net "Net-(Q1-Pad2)"
      (pins R8-2 Q1-2)
    )
    (net "Net-(Q2-Pad3)"
      (pins R17-1 R9-1 R18-1 Q2-3)
    )
    (net "Net-(Q3-Pad2)"
      (pins R19-2 R20-2 Q3-2)
    )
    (net "Net-(R12-Pad1)"
      (pins R12-1 U2-6)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1 U2-8)
    )
    (net "Net-(R15-Pad1)"
      (pins R15-1 RV1-1)
    )
    (net "Net-(R16-Pad1)"
      (pins R16-1 RV1-3)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 U2-3)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U4-2)
    )
    (net VCC
      (pins JP1-1 U3-3 L1-2 C1-1 R14-1 R20-1 Q3-1 D6-1 D4-1 D2-1 U2-14 U4-5)
    )
    (net VPP
      (pins R16-2 R7-1 D10-1 C9-1 Q2-1 C3-1)
    )
    (net /pic_sockets/VCC_PIC
      (pins JP1-2 R21-2 P3-32 P3-11 C7-1 C6-1 Q3-3 U5-14 P2-20 U1-8 U6-1)
    )
    (net "Net-(D1-Pad2)"
      (pins P1-2 D1-2)
    )
    (net "Net-(D4-Pad2)"
      (pins R3-2 D5-1 D4-2 U2-5)
    )
    (net "Net-(D8-Pad2)"
      (pins D8-2 R9-2)
    )
    (net "Net-(D9-Pad2)"
      (pins D9-2 R14-2)
    )
    (net "Net-(D12-Pad2)"
      (pins D12-2 R21-1)
    )
    (net /VPP/MCLR
      (pins R18-2 P3-1 U5-4 P2-1 U6-4)
    )
    (net "/CLOCK-RB6"
      (pins R13-2 P3-39 U5-12 P2-27 U1-6 U6-6)
    )
    (net "/DATA-RB7"
      (pins R12-2 P3-40 U2-12 U5-13 P2-28 U1-5 U6-7)
    )
    (net "Net-(D2-Pad2)"
      (pins R1-2 D3-1 D2-2 U2-2)
    )
    (net "Net-(D6-Pad2)"
      (pins R5-2 D6-2 D7-1 U2-9)
    )
    (net "Net-(D10-Pad2)"
      (pins L1-1 D10-2 U4-8)
    )
    (net "Net-(P3-Pad2)"
      (pins P3-2)
    )
    (net "Net-(P3-Pad3)"
      (pins P3-3)
    )
    (net "Net-(P3-Pad4)"
      (pins P3-4)
    )
    (net "Net-(P3-Pad5)"
      (pins P3-5)
    )
    (net "Net-(P3-Pad6)"
      (pins P3-6)
    )
    (net "Net-(P3-Pad7)"
      (pins P3-7)
    )
    (net "Net-(P3-Pad9)"
      (pins P3-9)
    )
    (net "Net-(P3-Pad10)"
      (pins P3-10)
    )
    (net "Net-(P3-Pad13)"
      (pins P3-13)
    )
    (net "Net-(P3-Pad14)"
      (pins P3-14)
    )
    (net "Net-(P3-Pad15)"
      (pins P3-15)
    )
    (net "Net-(P3-Pad16)"
      (pins P3-16)
    )
    (net "Net-(P3-Pad17)"
      (pins P3-17)
    )
    (net "Net-(P3-Pad18)"
      (pins P3-18)
    )
    (net "Net-(P3-Pad19)"
      (pins P3-19)
    )
    (net "Net-(P3-Pad20)"
      (pins P3-20)
    )
    (net "Net-(P3-Pad21)"
      (pins P3-21)
    )
    (net "Net-(P3-Pad22)"
      (pins P3-22)
    )
    (net "Net-(P3-Pad23)"
      (pins P3-23)
    )
    (net "Net-(P3-Pad24)"
      (pins P3-24)
    )
    (net "Net-(P3-Pad25)"
      (pins P3-25)
    )
    (net "Net-(P3-Pad26)"
      (pins P3-26)
    )
    (net "Net-(P3-Pad27)"
      (pins P3-27)
    )
    (net "Net-(P3-Pad28)"
      (pins P3-28)
    )
    (net "Net-(P3-Pad29)"
      (pins P3-29)
    )
    (net "Net-(P3-Pad30)"
      (pins P3-30)
    )
    (net "Net-(P3-Pad33)"
      (pins P3-33)
    )
    (net "Net-(P3-Pad34)"
      (pins P3-34)
    )
    (net "Net-(P3-Pad35)"
      (pins P3-35)
    )
    (net "Net-(P3-Pad36)"
      (pins P3-36)
    )
    (net "Net-(P3-Pad37)"
      (pins P3-37)
    )
    (net "Net-(P3-Pad38)"
      (pins P3-38)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9)
    )
    (net "Net-(U6-Pad5)"
      (pins U6-5)
    )
    (net "Net-(U6-Pad2)"
      (pins U6-2)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-3)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (net "Net-(U4-Pad4)"
      (pins U4-4)
    )
    (net "Net-(P2-Pad15)"
      (pins P2-15)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2)
    )
    (net "Net-(P2-Pad16)"
      (pins P2-16)
    )
    (net "Net-(P2-Pad3)"
      (pins P2-3)
    )
    (net "Net-(P2-Pad17)"
      (pins P2-17)
    )
    (net "Net-(P2-Pad4)"
      (pins P2-4)
    )
    (net "Net-(P2-Pad18)"
      (pins P2-18)
    )
    (net "Net-(P2-Pad5)"
      (pins P2-5)
    )
    (net "Net-(P2-Pad6)"
      (pins P2-6)
    )
    (net "Net-(P2-Pad7)"
      (pins P2-7)
    )
    (net "Net-(P2-Pad21)"
      (pins P2-21)
    )
    (net "Net-(P2-Pad22)"
      (pins P2-22)
    )
    (net "Net-(P2-Pad9)"
      (pins P2-9)
    )
    (net "Net-(P2-Pad23)"
      (pins P2-23)
    )
    (net "Net-(P2-Pad10)"
      (pins P2-10)
    )
    (net "Net-(P2-Pad24)"
      (pins P2-24)
    )
    (net "Net-(P2-Pad11)"
      (pins P2-11)
    )
    (net "Net-(P2-Pad25)"
      (pins P2-25)
    )
    (net "Net-(P2-Pad12)"
      (pins P2-12)
    )
    (net "Net-(P2-Pad26)"
      (pins P2-26)
    )
    (net "Net-(P2-Pad13)"
      (pins P2-13)
    )
    (net "Net-(P2-Pad14)"
      (pins P2-14)
    )
    (net "Net-(U5-Pad1)"
      (pins U5-1)
    )
    (net "Net-(U5-Pad10)"
      (pins U5-10)
    )
    (net "Net-(U5-Pad2)"
      (pins U5-2)
    )
    (net "Net-(U5-Pad11)"
      (pins U5-11)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3)
    )
    (net "Net-(U5-Pad6)"
      (pins U5-6)
    )
    (net "Net-(U5-Pad15)"
      (pins U5-15)
    )
    (net "Net-(U5-Pad7)"
      (pins U5-7)
    )
    (net "Net-(U5-Pad16)"
      (pins U5-16)
    )
    (net "Net-(U5-Pad8)"
      (pins U5-8)
    )
    (net "Net-(U5-Pad17)"
      (pins U5-17)
    )
    (net "Net-(U5-Pad9)"
      (pins U5-9)
    )
    (net "Net-(U5-Pad18)"
      (pins U5-18)
    )
    (class kicad_default "" "/CLOCK-RB6" /CTS "/DATA-RB7" /DTR "/PC-CLOCK-OUT"
      /TXD /VPP/MCLR /pic_sockets/VCC_PIC "Net-(C2-Pad1)" "Net-(C4-Pad1)"
      "Net-(C5-Pad1)" "Net-(C9-Pad2)" "Net-(D1-Pad2)" "Net-(D10-Pad2)" "Net-(D11-Pad1)"
      "Net-(D11-Pad2)" "Net-(D12-Pad2)" "Net-(D2-Pad2)" "Net-(D4-Pad2)" "Net-(D6-Pad2)"
      "Net-(D8-Pad2)" "Net-(D9-Pad2)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad6)"
      "Net-(J1-Pad9)" "Net-(P2-Pad10)" "Net-(P2-Pad11)" "Net-(P2-Pad12)" "Net-(P2-Pad13)"
      "Net-(P2-Pad14)" "Net-(P2-Pad15)" "Net-(P2-Pad16)" "Net-(P2-Pad17)"
      "Net-(P2-Pad18)" "Net-(P2-Pad2)" "Net-(P2-Pad21)" "Net-(P2-Pad22)" "Net-(P2-Pad23)"
      "Net-(P2-Pad24)" "Net-(P2-Pad25)" "Net-(P2-Pad26)" "Net-(P2-Pad3)" "Net-(P2-Pad4)"
      "Net-(P2-Pad5)" "Net-(P2-Pad6)" "Net-(P2-Pad7)" "Net-(P2-Pad9)" "Net-(P3-Pad10)"
      "Net-(P3-Pad13)" "Net-(P3-Pad14)" "Net-(P3-Pad15)" "Net-(P3-Pad16)"
      "Net-(P3-Pad17)" "Net-(P3-Pad18)" "Net-(P3-Pad19)" "Net-(P3-Pad2)" "Net-(P3-Pad20)"
      "Net-(P3-Pad21)" "Net-(P3-Pad22)" "Net-(P3-Pad23)" "Net-(P3-Pad24)"
      "Net-(P3-Pad25)" "Net-(P3-Pad26)" "Net-(P3-Pad27)" "Net-(P3-Pad28)"
      "Net-(P3-Pad29)" "Net-(P3-Pad3)" "Net-(P3-Pad30)" "Net-(P3-Pad33)" "Net-(P3-Pad34)"
      "Net-(P3-Pad35)" "Net-(P3-Pad36)" "Net-(P3-Pad37)" "Net-(P3-Pad38)"
      "Net-(P3-Pad4)" "Net-(P3-Pad5)" "Net-(P3-Pad6)" "Net-(P3-Pad7)" "Net-(P3-Pad9)"
      "Net-(Q1-Pad2)" "Net-(Q2-Pad3)" "Net-(Q3-Pad2)" "Net-(R12-Pad1)" "Net-(R13-Pad1)"
      "Net-(R15-Pad1)" "Net-(R16-Pad1)" "Net-(R8-Pad1)" "Net-(RV1-Pad2)" "Net-(U1-Pad7)"
      "Net-(U4-Pad3)" "Net-(U4-Pad4)" "Net-(U5-Pad1)" "Net-(U5-Pad10)" "Net-(U5-Pad11)"
      "Net-(U5-Pad15)" "Net-(U5-Pad16)" "Net-(U5-Pad17)" "Net-(U5-Pad18)"
      "Net-(U5-Pad2)" "Net-(U5-Pad3)" "Net-(U5-Pad6)" "Net-(U5-Pad7)" "Net-(U5-Pad8)"
      "Net-(U5-Pad9)" "Net-(U6-Pad2)" "Net-(U6-Pad3)" "Net-(U6-Pad5)" VPP
      (circuit
        (use_via Via[0-1]_1600:600_um)
      )
      (rule
        (width 500)
        (clearance 250.1)
      )
    )
    (class POWER GND VCC
      (circuit
        (use_via Via[0-1]_1600:600_um)
      )
      (rule
        (width 800)
        (clearance 280.1)
      )
    )
  )
  (wiring
    (wire (path bottom_layer 500  106726 -113217  109174 -113217)(net /CTS)(type protect))
    (wire (path bottom_layer 500  106666 -113157  106726 -113217)(net /CTS)(type protect))
    (wire (path bottom_layer 500  100954 -113187  100984 -113157)(net /CTS)(type protect))
    (wire (path bottom_layer 500  109234 -113157  111887 -113157)(net /CTS)(type protect))
    (wire (path bottom_layer 500  109174 -113217  109234 -113157)(net /CTS)(type protect))
    (wire (path bottom_layer 500  99706 -113187  100954 -113187)(net /CTS)(type protect))
    (wire (path bottom_layer 500  123190 -113030  123190 -111760)(net /CTS)(type protect))
    (wire (path bottom_layer 500  100984 -113157  106666 -113157)(net /CTS)(type protect))
    (wire (path bottom_layer 500  84963 -113157  99676 -113157  99706 -113187)(net /CTS)(type protect))
    (wire (path bottom_layer 500  111887 -113157  113030 -114300  121920 -114300  123190 -113030)(net /CTS)(type protect))
    (wire (path bottom_layer 500  84963 -113157  83543 -113157)(net /CTS)(type protect))
    (wire (path bottom_layer 500  83425 -113275  79760 -113275)(net /CTS)(type protect))
    (wire (path bottom_layer 500  83543 -113157  83425 -113275)(net /CTS)(type protect))
    (wire (path bottom_layer 500  87630 -111125  87630 -107823)(net /DTR)(type protect))
    (wire (path bottom_layer 500  84512.4 -111890  82600 -111890)(net /DTR)(type protect))
    (wire (path bottom_layer 500  85277.4 -111125  84512.4 -111890)(net /DTR)(type protect))
    (wire (path bottom_layer 500  87630 -111125  85277.4 -111125)(net /DTR)(type protect))
    (wire (path bottom_layer 500  77470 -117475  77470 -120650)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  86360 -124460  87757 -125476)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  80010 -123190  85090 -123190  86360 -124460)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  87757 -125476  87630 -121920)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  77470 -120650  80010 -123190)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  77470 -117204  77470 -117475)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  78628.6 -116045  77470 -117204)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  79760 -116045  78628.6 -116045)(net "/PC-CLOCK-OUT")(type protect))
    (wire (path bottom_layer 500  87630 -118110  87503 -114554)(net /TXD)(type protect))
    (wire (path bottom_layer 500  87524 -114660  87630 -114554)(net /TXD)(type protect))
    (wire (path bottom_layer 500  82600 -114660  87524 -114660)(net /TXD)(type protect))
    (wire (path bottom_layer 500  84455 -90170  84455 -89535  82550 -87630  82550 -76200)(net "Net-(C2-Pad1)")(type protect))
    (wire (path bottom_layer 500  87630 -71120  96520 -71120)(net "Net-(C2-Pad1)")(type protect))
    (wire (path bottom_layer 500  82550 -76200  87630 -71120)(net "Net-(C2-Pad1)")(type protect))
    (wire (path bottom_layer 500  114300 -48260  114300 -52070)(net "Net-(C4-Pad1)")(type protect))
    (wire (path bottom_layer 500  110490 -57150  110490 -53340  111760 -52070  114300 -52070)(net "Net-(C4-Pad1)")(type protect))
    (wire (path bottom_layer 500  128270 -48260  129540 -49530)(net "Net-(C5-Pad1)")(type protect))
    (wire (path bottom_layer 500  124460 -48260  128270 -48260)(net "Net-(C5-Pad1)")(type protect))
    (wire (path bottom_layer 500  146812 -61976  146812 -57658  149860 -54610)(net "Net-(C9-Pad2)")(type protect))
    (wire (path bottom_layer 500  148002 -49784  149860 -51642  149860 -54610)(net "Net-(C9-Pad2)")(type protect))
    (wire (path bottom_layer 500  140081 -60833  141212 -60833  142855 -62476  146312 -62476
            146812 -61976)(net "Net-(C9-Pad2)")(type protect))
    (wire (path bottom_layer 500  140081 -70993  141224 -69850  146050 -69850)(net "Net-(D11-Pad1)")(type protect))
    (wire (path bottom_layer 500  139065 -80645  141605 -78105  141605 -72517  140081 -70993)(net "Net-(D11-Pad1)")(type protect))
    (wire (path bottom_layer 500  146685 -80645  148590 -80645)(net "Net-(D11-Pad2)")(type protect))
    (wire (path bottom_layer 500  149225 -81280  149225 -83820)(net "Net-(D11-Pad2)")(type protect))
    (wire (path bottom_layer 500  148590 -80645  149225 -81280)(net "Net-(D11-Pad2)")(type protect))
    (wire (path bottom_layer 500  147320 -71120  147320 -68580)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path bottom_layer 500  144780 -75565  147320 -73025)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path bottom_layer 500  144780 -89916  144780 -75565)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path bottom_layer 500  145923 -91059  144780 -89916)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path bottom_layer 500  149225 -91059  145923 -91059)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path bottom_layer 500  147320 -73025  147320 -71120)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path bottom_layer 500  152400 -68580  156210 -68580)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path bottom_layer 500  148082 -60706  148082 -61413.1  149225 -62556.1
            149225 -65405)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  152400 -68580  152400 -69850)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  146050 -73660  147955 -71755)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  137795 -74930  137795 -76200)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  137795 -74930  139065 -73660)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  147955 -71755  150495 -71755)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path bottom_layer 500  149225 -65405  152400 -68580)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  139065 -73660  146050 -73660)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  137795 -76200  139065 -77470)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path top_layer 500  150495 -71755  152400 -69850)(net "Net-(Q2-Pad3)")(type protect))
    (wire (path bottom_layer 500  142875 -92710  143510 -93345  143510 -96520)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  140970 -92710  142875 -92710)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  140970 -85090  140970 -92710)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  135255 -96520  137160 -96520  140970 -92710)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  140970 -85090  139700 -83820  139065 -83820)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  134620 -97155  134620 -102235)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  135255 -96520  134620 -97155)(net "Net-(Q3-Pad2)")(type protect))
    (wire (path bottom_layer 500  128270 -119380  128270 -120650)(net "Net-(R12-Pad1)")(type protect))
    (wire (path bottom_layer 500  129540 -121920  135255 -121920)(net "Net-(R12-Pad1)")(type protect))
    (wire (path bottom_layer 500  128270 -120650  129540 -121920)(net "Net-(R12-Pad1)")(type protect))
    (wire (path bottom_layer 500  130810 -109626  132690 -107747)(net "Net-(R13-Pad1)")(type protect))
    (wire (path bottom_layer 500  130810 -111760  130810 -109626)(net "Net-(R13-Pad1)")(type protect))
    (wire (path bottom_layer 500  140335 -109677  140335 -111760)(net "Net-(R13-Pad1)")(type protect))
    (wire (path bottom_layer 500  138405 -107747  140335 -109677)(net "Net-(R13-Pad1)")(type protect))
    (wire (path bottom_layer 500  132690 -107747  138405 -107747)(net "Net-(R13-Pad1)")(type protect))
    (wire (path bottom_layer 500  125730 -90805  127635 -90805)(net "Net-(R15-Pad1)")(type protect))
    (wire (path bottom_layer 500  124460 -86360  124460 -89535)(net "Net-(R15-Pad1)")(type protect))
    (wire (path bottom_layer 500  118110 -78740  118110 -80010  124460 -86360)(net "Net-(R15-Pad1)")(type protect))
    (wire (path bottom_layer 500  124460 -89535  125730 -90805)(net "Net-(R15-Pad1)")(type protect))
    (wire (path bottom_layer 500  118110 -75184  119634 -75184  120650 -76200  120650 -79375
            127000 -85725  127635 -85725)(net "Net-(R16-Pad1)")(type protect))
    (wire (path top_layer 500  135001 -92456  136398 -91059)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  129032 -102235  135001 -96266  135001 -92456)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  113030 -104140  114935 -102235  129032 -102235)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  120015 -116205  114935 -116205)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  113030 -114300  113030 -104140)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  120650 -119380  120650 -116840  120015 -116205)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  114935 -116205  113030 -114300)(net "Net-(R8-Pad1)")(type protect))
    (wire (path top_layer 500  136398 -91059  139065 -91059)(net "Net-(R8-Pad1)")(type protect))
    (wire (path bottom_layer 500  117475 -84455  117475 -88265)(net "Net-(RV1-Pad2)")(type protect))
    (wire (path bottom_layer 500  113665 -60960  113665 -80645)(net "Net-(RV1-Pad2)")(type protect))
    (wire (path bottom_layer 500  112395 -59690  113665 -60960)(net "Net-(RV1-Pad2)")(type protect))
    (wire (path bottom_layer 500  110490 -59690  112395 -59690)(net "Net-(RV1-Pad2)")(type protect))
    (wire (path bottom_layer 500  113665 -80645  117475 -84455)(net "Net-(RV1-Pad2)")(type protect))
    (wire (path top_layer 800  141986 -87630  144780 -90424  144780 -97790)(net VCC)(type protect))
    (wire (path top_layer 800  139065 -87630  141986 -87630)(net VCC)(type protect))
    (wire (path top_layer 800  107950 -125095  109550 -125095  110490 -124155  110490 -119380
            109220 -118110)(net VCC)(type protect))
    (wire (path top_layer 800  107950 -111760  109855 -111760)(net VCC)(type protect))
    (wire (path bottom_layer 800  147447 -97790  144780 -97790  144780 -97917)(net VCC)(type protect))
    (wire (path bottom_layer 800  133985 -87630  126365 -80010)(net VCC)(type protect))
    (wire (path bottom_layer 800  114300 -93345  130810 -93345)(net VCC)(type protect))
    (wire (path bottom_layer 800  134620 -89535  134620 -87630)(net VCC)(type protect))
    (wire (path bottom_layer 800  118110 -64770  120650 -64770)(net VCC)(type protect))
    (wire (path bottom_layer 800  123190 -67310  120650 -64770)(net VCC)(type protect))
    (wire (path bottom_layer 800  123825 -67310  123190 -67310)(net VCC)(type protect))
    (wire (path bottom_layer 800  134620 -87630  133985 -87630)(net VCC)(type protect))
    (wire (path bottom_layer 800  144780 -102235  144780 -97917)(net VCC)(type protect))
    (wire (path bottom_layer 800  126365 -80010  124460 -80010  123825 -79375)(net VCC)(type protect))
    (wire (path bottom_layer 800  139065 -87630  134620 -87630)(net VCC)(type protect))
    (wire (path bottom_layer 800  101600 -71120  107950 -71120)(net VCC)(type protect))
    (wire (path bottom_layer 800  115570 -98425  115570 -104775)(net VCC)(type protect))
    (wire (path bottom_layer 800  114300 -93345  114300 -97155  115570 -98425)(net VCC)(type protect))
    (wire (path bottom_layer 800  115570 -111760  115570 -104775)(net VCC)(type protect))
    (wire (path bottom_layer 800  123825 -79375  123825 -67310)(net VCC)(type protect))
    (wire (path bottom_layer 800  130810 -93345  134620 -89535)(net VCC)(type protect))
    (wire (path bottom_layer 800  110490 -84455  114300 -88265  114300 -93345)(net VCC)(type protect))
    (wire (path bottom_layer 800  110490 -78740  110490 -84455)(net VCC)(type protect))
    (wire (path bottom_layer 800  110490 -73660  107950 -71120)(net VCC)(type protect))
    (wire (path bottom_layer 800  110490 -78740  110490 -73660)(net VCC)(type protect))
    (wire (path bottom_layer 800  125730 -67310  123825 -67310)(net VCC)(type protect))
    (wire (path bottom_layer 800  107950 -111760  115570 -111760)(net VCC)(type protect))
    (wire (path top_layer 800  109220 -118110  107950 -118110)(net VCC)(type protect))
    (wire (path top_layer 800  110490 -116840  109220 -118110)(net VCC)(type protect))
    (wire (path top_layer 800  110490 -112395  110490 -116840)(net VCC)(type protect))
    (wire (path top_layer 800  109855 -111760  110490 -112395)(net VCC)(type protect))
    (wire (path bottom_layer 500  137160 -57150  139700 -54610  139700 -53086  143002 -49784)(net VPP)(type protect))
    (wire (path bottom_layer 500  137160 -57150  142748 -57150)(net VPP)(type protect))
    (wire (path bottom_layer 500  145542 -60706  145542 -59706  142986 -57150  142748 -57150)(net VPP)(type protect))
    (wire (path bottom_layer 500  136525 -57150  133985 -59690)(net VPP)(type protect))
    (wire (path bottom_layer 500  136525 -57150  137160 -57150)(net VPP)(type protect))
    (wire (path bottom_layer 500  133985 -68580  128270 -74295)(net VPP)(type protect))
    (wire (path bottom_layer 500  133985 -62230  133985 -68580)(net VPP)(type protect))
    (wire (path bottom_layer 500  133985 -62230  133985 -59690)(net VPP)(type protect))
    (wire (path bottom_layer 500  128270 -74295  128270 -75184)(net VPP)(type protect))
    (wire (path bottom_layer 500  148717 -99314  148717 -101473  147955 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  140970 -99060  142240 -97790)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  204734 -119390  204724 -119380  193040 -119380  190500 -121920
            189230 -121920)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 400  210185 -119380  208839 -119380  208829 -119390  204734 -119390)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  196850 -112395  203200 -112395)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path top_layer 500  170180 -104775  154305 -104775)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path top_layer 500  170180 -104775  185420 -104775  186690 -106045)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path top_layer 500  186690 -109220  186690 -106045)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path top_layer 500  151765 -102235  147955 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path top_layer 500  154305 -104775  151765 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  186690 -106045  187960 -104775)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  196850 -106680  194945 -104775)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  196850 -112395  196850 -106680)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  186690 -109220  186690 -106045)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  187960 -104775  194945 -104775)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  201930 -64770  205740 -64770)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  198755 -67945  201930 -64770)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 400  205740 -64770  210185 -64770)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  198755 -71120  198755 -67945)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  210185 -64770  210820 -64770)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  190500 -71120  198755 -71120)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  213360 -71120  215265 -71120)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  212725 -70485  213360 -71120)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  166370 -120650  147955 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  210820 -64770  212725 -66675)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  206375 -102235  219075 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  203200 -105410  203200 -112395)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  219075 -102235  220345 -100965  220345 -71755  219710 -71120
            215265 -71120)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  203200 -105410  206375 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  212725 -66675  212725 -70485)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 350  204470 -116840  210185 -116840)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  210185 -118110  210185 -116840)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  203200 -115570  204470 -116840)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  203200 -112395  203200 -115570)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  210185 -119380  210185 -118110)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  182245 -121920  184700 -121920)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 350  184700 -121920  189230 -121920)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  185420 -71120  190500 -71120)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  180975 -120650  182245 -121920)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  179070 -120650  180975 -120650)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  175260 -76200  180340 -76200)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  210185 -118110  215265 -118110)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  180340 -76200  185420 -71120)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  140970 -99060  140970 -104140  142240 -105410  144780 -105410
            147955 -102235)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  179070 -120650  166370 -120650)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 400  148807 -98642  148807 -97790)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 400  148807 -99224  148717 -99314)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 400  148807 -97790  148807 -99224)(net /pic_sockets/VCC_PIC)(type protect))
    (wire (path bottom_layer 500  86868 -62738  86868 -59309  87757 -58420)(net "Net-(D1-Pad2)")(type protect))
    (wire (path bottom_layer 500  82296 -67310  86868 -62738)(net "Net-(D1-Pad2)")(type protect))
    (wire (path bottom_layer 500  78740 -67310  82296 -67310)(net "Net-(D1-Pad2)")(type protect))
    (wire (path bottom_layer 500  107950 -108585  103632 -108585  100330 -111887)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  111760 -109855  111760 -119380)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  111125 -109220  111760 -109855)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  107950 -108712  111125 -109220)(net "Net-(D4-Pad2)")(type protect))
    (wire (path bottom_layer 500  100330 -111760  97790 -111125)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  125730 -120650  125730 -119380)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  115570 -123190  123190 -123190)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  111760 -119380  115570 -123190)(net "Net-(D4-Pad2)")(type protect))
    (wire (path top_layer 500  123190 -123190  125730 -120650)(net "Net-(D4-Pad2)")(type protect))
    (wire (path bottom_layer 500  153670 -77470  149225 -77470)(net "Net-(D8-Pad2)")(type protect))
    (wire (path bottom_layer 500  153670 -87630  149225 -87630)(net "Net-(D9-Pad2)")(type protect))
    (wire (path bottom_layer 500  153670 -97155  153670 -97790  158115 -102235)(net "Net-(D12-Pad2)")(type protect))
    (wire (path bottom_layer 500  207645 -50800  207645 -46355)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  179070 -130810  180975 -132715)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  207645 -115570  205105 -115570)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  221615 -104140  220980 -104140)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  221615 -104140  222250 -103505)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  220980 -130810  220980 -104140)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  218440 -133350  220980 -130810)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  222250 -48895  222250 -103505)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  205105 -115570  204470 -114935  204470 -106680  207010 -104140
            220980 -104140)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  219710 -46355  207645 -46355)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  156845 -50800  175260 -50800)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  195580 -132715  196215 -133350)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  175260 -50800  175260 -47625)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  179070 -130810  179070 -128270)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  207645 -46355  176530 -46355)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  175260 -47625  176530 -46355)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  222250 -48895  219710 -46355)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  196215 -133350  218440 -133350)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  195580 -132715  180975 -132715)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  152400 -55245  152400 -58420)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  156845 -50800  152400 -55245)(net /VPP/MCLR)(type protect))
    (wire (path bottom_layer 500  189865 -110490  189865 -113665)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  140335 -122555  144780 -127000)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  217805 -123825  217170 -123190)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  217805 -130175  217805 -123825)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 431.8  205740 -54610  208915 -54610)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  196850 -54610  205740 -54610)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  211455 -53340  210185 -54610  208915 -54610)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  211455 -53340  215265 -53340)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  192405 -125730  198120 -131445)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  144780 -127000  177165 -127000)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  193040 -107315  193040 -75565)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  196850 -67310  196850 -54610)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  189865 -123190  192405 -125730)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  189230 -114300  186690 -114300)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  193040 -75565  196215 -72390)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  193040 -107315  189865 -110490)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  186690 -125730  192405 -125730)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  198120 -131445  216535 -131445)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  140335 -121920  140335 -122555)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  217170 -123190  215265 -123190)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  195580 -53340  196850 -54610)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  190500 -53340  195580 -53340)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  196215 -67945  196850 -67310)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  189865 -110490  189865 -123190)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  196215 -72390  196215 -67945)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  182245 -125730  186690 -125730)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  182245 -125730  180975 -127000)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 431.8  177165 -127000  180975 -127000)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  216535 -131445  217805 -130175)(net "/CLOCK-RB6")(type protect))
    (wire (path bottom_layer 500  189865 -113665  189230 -114300)(net "/CLOCK-RB6")(type protect))
    (wire (path top_layer 500  132715 -109220  135255 -111760)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  192405 -114300  192405 -123190)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  200025 -52070  205740 -52070)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 400  203200 -121920  213995 -121920)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  173990 -125095  174625 -124460)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  209550 -52070  210820 -50800)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  201930 -123190  203200 -121920)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  213995 -121920  215265 -120650)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  186690 -123190  192405 -123190)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 431.8  174625 -124460  181610 -124460)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  149860 -125095  173990 -125095)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  181610 -124460  182880 -123190)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  120650 -109855  121285 -109220)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  120650 -111760  120650 -109855)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  192405 -123190  201930 -123190)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  121285 -109220  132715 -109220)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 431.8  205740 -52070  209550 -52070)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  182880 -123190  186690 -123190)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  194945 -91440  194945 -113665  194310 -114300)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  200025 -57150  200025 -52070)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  194310 -114300  192405 -114300)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  190500 -50800  198755 -50800  200025 -52070)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  135255 -111760  137795 -114300)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  215265 -50800  210820 -50800)(net "/DATA-RB7")(type protect))
    (wire (path top_layer 500  200025 -57150  201295 -58420  201295 -85090  194945 -91440)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  137795 -114300  139065 -114300  149860 -125095)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  192405 -114300  191770 -114300)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  189230 -116840  186690 -116840)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  191770 -114300  189230 -116840)(net "/DATA-RB7")(type protect))
    (wire (path bottom_layer 500  106045 -121920  107950 -121920  116205 -121920)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  100965 -127254  106045 -121920)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  97155 -127254  100965 -127254)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  94615 -124460  97155 -127254)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  94615 -119380  94615 -124460)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  95885 -118110  94615 -119380)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  97790 -118110  95885 -118110)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  100330 -118110  97790 -118110)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  116205 -121920  118110 -120015  118110 -119380)(net "Net-(D2-Pad2)")(type protect))
    (wire (path bottom_layer 500  95885 -122555  95885 -123444  97917 -125476  99949 -125476
            100330 -125095)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  96520 -120015  102616 -120015)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  95885 -120650  96520 -120015)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  104521 -115316  107950 -115316)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  95885 -122555  95885 -120650)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  102616 -120015  103505 -119126  103505 -116332  104521 -115316)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  107950 -115316  125730 -115570)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  128270 -113030  125730 -115570)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  128270 -111760  128270 -113030)(net "Net-(D6-Pad2)")(type protect))
    (wire (path bottom_layer 500  118110 -57150  124460 -57150)(net "Net-(D10-Pad2)")(type protect))
    (wire (path bottom_layer 500  124460 -60960  125730 -62230)(net "Net-(D10-Pad2)")(type protect))
    (wire (path bottom_layer 500  124460 -57150  124460 -60960)(net "Net-(D10-Pad2)")(type protect))
    (via "Via[0-1]_1600:600_um"  192405 -125730 (net "/CLOCK-RB6")(type protect))
    (via "Via[0-1]_1600:600_um"  196850 -54610 (net "/CLOCK-RB6")(type protect))
    (via "Via[0-1]_1600:600_um"  189865 -110490 (net "/CLOCK-RB6")(type protect))
    (via "Via[0-1]_1600:600_um"  192405 -123190 (net "/DATA-RB7")(type protect))
    (via "Via[0-1]_1600:600_um"  200025 -52070 (net "/DATA-RB7")(type protect))
    (via "Via[0-1]_1600:600_um"  192405 -114300 (net "/DATA-RB7")(type protect))
  )
)
