
---------- Begin Simulation Statistics ----------
final_tick                                  764750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15098                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159404                       # Number of bytes of host memory used
host_op_rate                                    15146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.85                       # Real time elapsed on the host
host_tick_rate                               97376463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      118567                       # Number of instructions simulated
sim_ops                                        118949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000765                       # Number of seconds simulated
sim_ticks                                   764750500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22346                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.002670                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.997330                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1529501                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1525417.000005                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15926                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6420                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4083.999995                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120838                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64473                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20291                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16266                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62913     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20576     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15969     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2042000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2042000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2042000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     762708500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2042000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             222                       # Number of branches fetched
system.cpu01.committedInsts                      1140                       # Number of instructions committed
system.cpu01.committedOps                        1146                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.979334                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.020666                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1529370                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             31605.294770                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          117                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       105                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1497764.705230                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1122                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1122                       # number of integer instructions
system.cpu01.num_int_register_reads              1311                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              787                       # number of times the integer registers were written
system.cpu01.num_load_insts                       259                       # Number of load instructions
system.cpu01.num_mem_refs                         442                       # number of memory refs
system.cpu01.num_store_insts                      183                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.87%      0.87% # Class of executed instruction
system.cpu01.op_class::IntAlu                     693     60.37%     61.24% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.09%     61.32% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.17%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::MemRead                    263     22.91%     84.41% # Class of executed instruction
system.cpu01.op_class::MemWrite                   167     14.55%     98.95% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.95% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.05%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1148                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      169757500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    169757500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    169757500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     594993000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    169757500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             262                       # Number of branches fetched
system.cpu02.committedInsts                      1355                       # Number of instructions committed
system.cpu02.committedOps                        1361                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982377                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017623                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1529500                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             26953.984342                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          138                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       124                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1502546.015658                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1333                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1333                       # number of integer instructions
system.cpu02.num_int_register_reads              1552                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              945                       # number of times the integer registers were written
system.cpu02.num_load_insts                       313                       # Number of load instructions
system.cpu02.num_mem_refs                         519                       # number of memory refs
system.cpu02.num_store_insts                      206                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu02.op_class::IntAlu                     831     60.97%     61.70% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.07%     61.78% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.15%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.92% # Class of executed instruction
system.cpu02.op_class::MemRead                    317     23.26%     85.18% # Class of executed instruction
system.cpu02.op_class::MemWrite                   190     13.94%     99.12% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.12% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.88%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1363                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      160215500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    160215500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    160215500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     604535000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    160215500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             220                       # Number of branches fetched
system.cpu03.committedInsts                      1111                       # Number of instructions committed
system.cpu03.committedOps                        1117                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982296                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017704                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1529385                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             27076.948246                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          116                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       104                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1502308.051754                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1091                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1091                       # number of integer instructions
system.cpu03.num_int_register_reads              1273                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              764                       # number of times the integer registers were written
system.cpu03.num_load_insts                       246                       # Number of load instructions
system.cpu03.num_mem_refs                         424                       # number of memory refs
system.cpu03.num_store_insts                      178                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  11      0.98%      0.98% # Class of executed instruction
system.cpu03.op_class::IntAlu                     682     60.89%     61.87% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.09%     61.96% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.18%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.14% # Class of executed instruction
system.cpu03.op_class::MemRead                    250     22.32%     84.46% # Class of executed instruction
system.cpu03.op_class::MemWrite                   162     14.46%     98.93% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     98.93% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      1.07%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1120                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      147966000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    147966000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    147966000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     616784500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    147966000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             228                       # Number of branches fetched
system.cpu04.committedInsts                      1168                       # Number of instructions committed
system.cpu04.committedOps                        1174                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.981726                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.018274                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1529500                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             27949.983690                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          117                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       111                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1501550.016310                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1146                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1146                       # number of integer instructions
system.cpu04.num_int_register_reads              1339                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              805                       # number of times the integer registers were written
system.cpu04.num_load_insts                       265                       # Number of load instructions
system.cpu04.num_mem_refs                         452                       # number of memory refs
system.cpu04.num_store_insts                      187                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.85%      0.85% # Class of executed instruction
system.cpu04.op_class::IntAlu                     711     60.46%     61.31% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.09%     61.39% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.17%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.56% # Class of executed instruction
system.cpu04.op_class::MemRead                    269     22.87%     84.44% # Class of executed instruction
system.cpu04.op_class::MemWrite                   171     14.54%     98.98% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     98.98% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.02%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1176                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      135587000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    135587000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    135587000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     629163500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    135587000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             266                       # Number of branches fetched
system.cpu05.committedInsts                      1376                       # Number of instructions committed
system.cpu05.committedOps                        1382                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.981336                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.018664                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1529500                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             28546.983298                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          138                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       128                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1500953.016702                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1352                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1352                       # number of integer instructions
system.cpu05.num_int_register_reads              1575                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              960                       # number of times the integer registers were written
system.cpu05.num_load_insts                       317                       # Number of load instructions
system.cpu05.num_mem_refs                         526                       # number of memory refs
system.cpu05.num_store_insts                      209                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.72%      0.72% # Class of executed instruction
system.cpu05.op_class::IntAlu                     845     61.05%     61.78% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.07%     61.85% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.14%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.99% # Class of executed instruction
system.cpu05.op_class::MemRead                    321     23.19%     85.19% # Class of executed instruction
system.cpu05.op_class::MemWrite                   193     13.95%     99.13% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.13% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.87%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1384                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      123651000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    123651000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    123651000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     641099500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    123651000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             246                       # Number of branches fetched
system.cpu06.committedInsts                      1260                       # Number of instructions committed
system.cpu06.committedOps                        1266                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.982027                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.017973                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1529410                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             27487.366464                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       120                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1501922.633536                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1236                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1236                       # number of integer instructions
system.cpu06.num_int_register_reads              1443                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              874                       # number of times the integer registers were written
system.cpu06.num_load_insts                       289                       # Number of load instructions
system.cpu06.num_mem_refs                         484                       # number of memory refs
system.cpu06.num_store_insts                      195                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu06.op_class::IntAlu                     771     60.80%     61.59% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.08%     61.67% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.16%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::MemRead                    293     23.11%     84.94% # Class of executed instruction
system.cpu06.op_class::MemWrite                   179     14.12%     99.05% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1268                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      111823000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    111823000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    111823000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     652927500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    111823000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             230                       # Number of branches fetched
system.cpu07.committedInsts                      1178                       # Number of instructions committed
system.cpu07.committedOps                        1184                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.982688                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.017312                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1529501                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             26479.001965                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          119                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       111                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1503021.998035                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1157                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1157                       # number of integer instructions
system.cpu07.num_int_register_reads              1351                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              814                       # number of times the integer registers were written
system.cpu07.num_load_insts                       267                       # Number of load instructions
system.cpu07.num_mem_refs                         453                       # number of memory refs
system.cpu07.num_store_insts                      186                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.84%      0.84% # Class of executed instruction
system.cpu07.op_class::IntAlu                     720     60.71%     61.55% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.08%     61.64% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.17%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.80% # Class of executed instruction
system.cpu07.op_class::MemRead                    271     22.85%     84.65% # Class of executed instruction
system.cpu07.op_class::MemWrite                   170     14.33%     98.99% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.99% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.01%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1186                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       99995500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     99995500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     99995500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     664755000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     99995500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             254                       # Number of branches fetched
system.cpu08.committedInsts                      1304                       # Number of instructions committed
system.cpu08.committedOps                        1310                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.982683                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.017317                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1529401                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             26485.270224                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          131                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       123                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1502915.729776                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1280                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1280                       # number of integer instructions
system.cpu08.num_int_register_reads              1492                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              906                       # number of times the integer registers were written
system.cpu08.num_load_insts                       298                       # Number of load instructions
system.cpu08.num_mem_refs                         498                       # number of memory refs
system.cpu08.num_store_insts                      200                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu08.op_class::IntAlu                     801     61.05%     61.81% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.89% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.15%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     62.04% # Class of executed instruction
system.cpu08.op_class::MemRead                    302     23.02%     85.06% # Class of executed instruction
system.cpu08.op_class::MemWrite                   184     14.02%     99.09% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.09% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.91%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1312                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       88114500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     88114500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     88114500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     676636000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     88114500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             248                       # Number of branches fetched
system.cpu09.committedInsts                      1280                       # Number of instructions committed
system.cpu09.committedOps                        1286                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.982407                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.017593                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1529355                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             26905.433435                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       123                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1502449.566565                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1255                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1255                       # number of integer instructions
system.cpu09.num_int_register_reads              1461                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              889                       # number of times the integer registers were written
system.cpu09.num_load_insts                       293                       # Number of load instructions
system.cpu09.num_mem_refs                         491                       # number of memory refs
system.cpu09.num_store_insts                      198                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.78%      0.78% # Class of executed instruction
system.cpu09.op_class::IntAlu                     784     60.87%     61.65% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.08%     61.72% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.16%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     61.88% # Class of executed instruction
system.cpu09.op_class::MemRead                    297     23.06%     84.94% # Class of executed instruction
system.cpu09.op_class::MemWrite                   182     14.13%     99.07% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1288                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       74128000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     74128000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     74128000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     690622500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     74128000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             233                       # Number of branches fetched
system.cpu10.committedInsts                      1192                       # Number of instructions committed
system.cpu10.committedOps                        1198                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.982499                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.017501                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1529441                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             26766.951897                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          120                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       113                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1502674.048103                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1170                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1170                       # number of integer instructions
system.cpu10.num_int_register_reads              1367                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              824                       # number of times the integer registers were written
system.cpu10.num_load_insts                       272                       # Number of load instructions
system.cpu10.num_mem_refs                         460                       # number of memory refs
system.cpu10.num_store_insts                      188                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.83%      0.83% # Class of executed instruction
system.cpu10.op_class::IntAlu                     727     60.58%     61.42% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.08%     61.50% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.17%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.67% # Class of executed instruction
system.cpu10.op_class::MemRead                    276     23.00%     84.67% # Class of executed instruction
system.cpu10.op_class::MemWrite                   172     14.33%     99.00% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.00% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.00%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1200                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       61258000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     61258000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     61258000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     703492500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     61258000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             184                       # Number of branches fetched
system.cpu11.committedInsts                       927                       # Number of instructions committed
system.cpu11.committedOps                         933                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982815                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017185                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1529440                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             26282.953699                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           95                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        89                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1503157.046301                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 910                       # Number of integer alu accesses
system.cpu11.num_int_insts                        910                       # number of integer instructions
system.cpu11.num_int_register_reads              1066                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              627                       # number of times the integer registers were written
system.cpu11.num_load_insts                       203                       # Number of load instructions
system.cpu11.num_mem_refs                         363                       # number of memory refs
system.cpu11.num_store_insts                      160                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.07%      1.07% # Class of executed instruction
system.cpu11.op_class::IntAlu                     559     59.79%     60.86% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.11%     60.96% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.21%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     61.18% # Class of executed instruction
system.cpu11.op_class::MemRead                    207     22.14%     83.32% # Class of executed instruction
system.cpu11.op_class::MemWrite                   144     15.40%     98.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      935                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       49342500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     49342500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     49342500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     715408000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     49342500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             261                       # Number of branches fetched
system.cpu12.committedInsts                      1339                       # Number of instructions committed
system.cpu12.committedOps                        1345                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982178                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017822                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1529416                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             27257.487081                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       127                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1502158.512919                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1314                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1314                       # number of integer instructions
system.cpu12.num_int_register_reads              1530                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              932                       # number of times the integer registers were written
system.cpu12.num_load_insts                       306                       # Number of load instructions
system.cpu12.num_mem_refs                         509                       # number of memory refs
system.cpu12.num_store_insts                      203                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.74%      0.74% # Class of executed instruction
system.cpu12.op_class::IntAlu                     825     61.25%     61.99% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.07%     62.06% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.15%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.21% # Class of executed instruction
system.cpu12.op_class::MemRead                    310     23.01%     85.23% # Class of executed instruction
system.cpu12.op_class::MemWrite                   187     13.88%     99.11% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.11% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.89%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1347                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       37083500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     37083500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     37083500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     727667000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     37083500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             235                       # Number of branches fetched
system.cpu13.committedInsts                      1201                       # Number of instructions committed
system.cpu13.committedOps                        1207                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.982674                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.017326                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1529501                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             26500.001965                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          120                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       115                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1503000.998035                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1178                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1178                       # number of integer instructions
system.cpu13.num_int_register_reads              1376                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              830                       # number of times the integer registers were written
system.cpu13.num_load_insts                       275                       # Number of load instructions
system.cpu13.num_mem_refs                         464                       # number of memory refs
system.cpu13.num_store_insts                      189                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.83%      0.83% # Class of executed instruction
system.cpu13.op_class::IntAlu                     732     60.55%     61.37% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.08%     61.46% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.17%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     61.62% # Class of executed instruction
system.cpu13.op_class::MemRead                    279     23.08%     84.70% # Class of executed instruction
system.cpu13.op_class::MemWrite                   173     14.31%     99.01% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1209                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       24997000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     24997000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     24997000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     739753500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     24997000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             245                       # Number of branches fetched
system.cpu14.committedInsts                      1257                       # Number of instructions committed
system.cpu14.committedOps                        1263                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.981468                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.018532                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1529326                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             28341.758830                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       119                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1500984.241170                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1234                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1234                       # number of integer instructions
system.cpu14.num_int_register_reads              1442                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              872                       # number of times the integer registers were written
system.cpu14.num_load_insts                       289                       # Number of load instructions
system.cpu14.num_mem_refs                         484                       # number of memory refs
system.cpu14.num_store_insts                      195                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu14.op_class::IntAlu                     768     60.71%     61.50% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.08%     61.58% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.16%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::MemRead                    293     23.16%     84.90% # Class of executed instruction
system.cpu14.op_class::MemWrite                   179     14.15%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1265                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       11363000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     11363000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     11363000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     753387500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     11363000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             334                       # Number of branches fetched
system.cpu15.committedInsts                      1479                       # Number of instructions committed
system.cpu15.committedOps                        1484                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.984260                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.015740                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1529454                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             24074.262168                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          207                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       127                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1505379.737832                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1462                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1462                       # number of integer instructions
system.cpu15.num_int_register_reads              1665                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1036                       # number of times the integer registers were written
system.cpu15.num_load_insts                       279                       # Number of load instructions
system.cpu15.num_mem_refs                         466                       # number of memory refs
system.cpu15.num_store_insts                      187                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.53%      1.53% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1009     67.22%     68.75% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     68.82% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.13%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.95% # Class of executed instruction
system.cpu15.op_class::MemRead                    282     18.79%     87.74% # Class of executed instruction
system.cpu15.op_class::MemWrite                   172     11.46%     99.20% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.20% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.80%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1501                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean         922000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value       922000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       922000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     763828500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED       922000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    530772.92                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               51358.54                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    32608.54                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       64.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    85.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       16.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    35.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.01                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.63                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     85026424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             85026424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    120509892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           120509892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     35483468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            35483468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          479                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.263048                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    99.252747                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   131.129841                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          276     57.62%     57.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          151     31.52%     89.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           36      7.52%     96.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            7      1.46%     98.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      0.42%     98.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            3      0.63%     99.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          479                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 49088                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  65024                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  15936                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12800                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               27136                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        65024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             65024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        27136                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          27136                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1016                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     38771.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        49088                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 64188254.862206697464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     39392000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          424                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  37744463.44                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12800                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 16737484.970588447526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  16003652500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2135                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               190                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1016                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1016                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          424                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               424                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   48.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               29                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               63                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              87                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              86                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              26                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              78                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              19                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              14                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000444437000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     69.181818                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    60.623184                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.869332                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            3     27.27%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    743                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1016                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1016                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                41.59                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     319                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3835000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    764313000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               39392000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    25010750                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.181818                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.173236                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 424                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       424                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               72.40                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    160                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            17988630                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1220940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      201224250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           502.360332                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3922500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     62412250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    215369000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     18626250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    441280500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2340960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       82700640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        21088740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             384180315                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           714946000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            20184840                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      239818380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           523.777376                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3228000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     24440000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     24971000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    163850000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     22327250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    525934250                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2156640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       62916000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3434340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        57776160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         9891780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             400559010                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           709879500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                871740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    474590.68                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               47868.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    29118.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       70.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    94.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       18.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    39.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.94                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     94985227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             94985227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    134736754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           134736754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     39751527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            39751527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          534                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.921348                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    99.017462                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   130.522192                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          313     58.61%     58.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          165     30.90%     89.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           34      6.37%     95.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            7      1.31%     97.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            6      1.12%     98.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.37%     98.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.19%     98.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.56%     99.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          534                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 53952                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  72640                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  18688                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13888                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               30400                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        72640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             72640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        30400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          30400                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1135                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     35553.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        53952                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 70548499.151030302048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     40353250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          475                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  35897551.58                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13888                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 18160171.193088464439                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  17051337000                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2324                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               205                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1135                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1135                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          475                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               475                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   48.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               29                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               93                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              124                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             106                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             119                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              79                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              21                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               13                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              84                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000539422000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean            68                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    56.054518                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    51.059680                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            4     33.33%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            2     16.67%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            2     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    815                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1135                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1135                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                41.28                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     348                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4215000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    764091000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               40353250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    24547000                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.083333                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.062576                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.900337                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               9     75.00%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      8.33%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 475                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       475                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               72.24                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            19088160                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1549380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      220501080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           510.027146                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3615500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     23660000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     52211000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    181058750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     20623500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    483581750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  823515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       69529920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2598960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        55932240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        17500560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             390043515                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           715624500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                193140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            20884800                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      242395920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           525.218454                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3333000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     21605500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    159881000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     23689000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    531542000                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2258400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1203015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       61398720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3420060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         8499240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             401661075                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           711561500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                939600                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    523760.96                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               46897.73                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    28147.73                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       68.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    86.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       19.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    36.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.17                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     86030673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             86030673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    122183640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           122183640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     36152968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            36152968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          499                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   133.899800                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   103.704994                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   127.863687                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          279     55.91%     55.91% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191          107     21.44%     77.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           52     10.42%     87.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           15      3.01%     90.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383           15      3.01%     93.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447           10      2.00%     95.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            6      1.20%     96.99% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            4      0.80%     97.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            2      0.40%     98.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            1      0.20%     98.40% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::704-767            3      0.60%     99.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-831            1      0.20%     99.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::832-895            3      0.60%     99.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-959            1      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          499                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 52096                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  65792                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  13696                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  15040                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               27648                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        65792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             65792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        27648                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          27648                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1028                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     37134.97                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        52096                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 68121563.830294981599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     38174750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          432                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  36527293.98                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        15040                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 19666544.840441424400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  15779791000                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2230                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               222                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1028                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1028                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          432                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               432                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   51.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               90                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              109                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               55                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              87                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             113                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              78                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              26                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3               12                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              28                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              86                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              44                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              14                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000665500500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     61.538462                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    53.777193                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    36.764148                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            3     23.08%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            3     23.08%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            2     15.38%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-95            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    788                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1028                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1028                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1028                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                42.75                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     348                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4070000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    764691000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               38174750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    22912250                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     18.076923                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    18.061608                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.759555                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18               9     69.23%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               3     23.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 432                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       432                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               78.74                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    200                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            16035810                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1520820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      214587900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           498.798111                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2175000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     77557250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    176880250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     14651750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    470606250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1747200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  808335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       67925280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2606100                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        21927540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             381456105                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           724976250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            24097320                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      240548550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           527.747847                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2490000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     24960000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     10820750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    168469250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     30447750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    527562750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1930560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1085370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       64695360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3205860                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         5925240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             403595430                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           705114000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy               1017900                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    505680.22                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               46461.75                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    27711.75                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       67.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    89.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       19.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    37.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.74                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.68                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     89043420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             89043420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    126535386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           126535386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     37491966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            37491966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          506                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   129.644269                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   100.381532                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   132.626595                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          297     58.70%     58.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          147     29.05%     87.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           39      7.71%     95.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            9      1.78%     97.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            5      0.99%     98.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            3      0.59%     98.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.20%     99.01% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.20%     99.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          506                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 51456                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  68096                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  16640                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  15040                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               28672                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        68096                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             68096                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        28672                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          28672                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1064                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     35108.32                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        51456                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 67284689.581765562296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     37355250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          448                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  37495250.56                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        15040                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 19666544.840441424400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  16797872250                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  193                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2227                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               222                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1064                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1064                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          448                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               448                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   49.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              115                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               45                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              99                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             108                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              86                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              24                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7               13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              30                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              80                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              50                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              11                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000637344500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     61.538462                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    51.810447                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    43.496389                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            3     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            2     15.38%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    790                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1064                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1064                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                40.80                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     328                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4020000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    764588500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               37355250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    22280250                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     18.076923                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.075018                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.277350                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 448                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       448                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               76.86                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    196                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            16503780                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1542240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      213858300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           497.054974                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2832500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     85486000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    168897500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     16215000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    468959500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1985280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  804540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       64862880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2563260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        24934920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             380123040                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           718947000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            23238900                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2134860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      234266010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           521.192729                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2448000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     24440000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     25955000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    169022500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     29117750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    513767250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1922400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1115730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       64909920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        57776160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         9002400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             398582400                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           707805750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy               1017900                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         530     24.08%     24.08% |         586     26.62%     50.70% |         528     23.99%     74.69% |         557     25.31%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2201                      
system.ruby.Directory_Controller.Data    |         424     23.83%     23.83% |         475     26.70%     50.53% |         432     24.28%     74.82% |         448     25.18%    100.00%
system.ruby.Directory_Controller.Data::total         1779                      
system.ruby.Directory_Controller.Fetch   |        1016     23.95%     23.95% |        1135     26.75%     50.70% |        1028     24.23%     74.92% |        1064     25.08%    100.00%
system.ruby.Directory_Controller.Fetch::total         4243                      
system.ruby.Directory_Controller.I.Fetch |        1016     23.95%     23.95% |        1135     26.75%     50.70% |        1028     24.23%     74.92% |        1064     25.08%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4243                      
system.ruby.Directory_Controller.IM.Memory_Data |        1016     23.95%     23.95% |        1135     26.76%     50.71% |        1028     24.23%     74.94% |        1063     25.06%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4242                      
system.ruby.Directory_Controller.M.CleanReplacement |         530     24.08%     24.08% |         586     26.62%     50.70% |         528     23.99%     74.69% |         557     25.31%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2201                      
system.ruby.Directory_Controller.M.Data  |         424     23.83%     23.83% |         475     26.70%     50.53% |         432     24.28%     74.82% |         448     25.18%    100.00%
system.ruby.Directory_Controller.M.Data::total         1779                      
system.ruby.Directory_Controller.MI.Memory_Ack |         424     23.83%     23.83% |         475     26.70%     50.53% |         432     24.28%     74.82% |         448     25.18%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1779                      
system.ruby.Directory_Controller.Memory_Ack |         424     23.83%     23.83% |         475     26.70%     50.53% |         432     24.28%     74.82% |         448     25.18%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1779                      
system.ruby.Directory_Controller.Memory_Data |        1016     23.95%     23.95% |        1135     26.76%     50.71% |        1028     24.23%     74.94% |        1063     25.06%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4242                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       139324                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      139324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       139324                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       144358                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.496218                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.174042                      
system.ruby.IFETCH.latency_hist_seqr::stdev    33.678878                      
system.ruby.IFETCH.latency_hist_seqr     |      143913     99.69%     99.69% |         387      0.27%     99.96% |          27      0.02%     99.98% |           1      0.00%     99.98% |           6      0.00%     99.98% |          24      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       144358                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5034                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   129.936234                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    99.605927                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   128.394460                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4589     91.16%     91.16% |         387      7.69%     98.85% |          27      0.54%     99.38% |           1      0.02%     99.40% |           6      0.12%     99.52% |          24      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5034                      
system.ruby.L1Cache_Controller.Ack       |           4      8.16%      8.16% |           1      2.04%     10.20% |           1      2.04%     12.24% |           1      2.04%     14.29% |           2      4.08%     18.37% |           2      4.08%     22.45% |           4      8.16%     30.61% |           3      6.12%     36.73% |           2      4.08%     40.82% |          10     20.41%     61.22% |           2      4.08%     65.31% |           2      4.08%     69.39% |           2      4.08%     73.47% |           2      4.08%     77.55% |           6     12.24%     89.80% |           5     10.20%    100.00%
system.ruby.L1Cache_Controller.Ack::total           49                      
system.ruby.L1Cache_Controller.Ack_all   |           4     10.53%     10.53% |           1      2.63%     13.16% |           1      2.63%     15.79% |           1      2.63%     18.42% |           2      5.26%     23.68% |           2      5.26%     28.95% |           3      7.89%     36.84% |           3      7.89%     44.74% |           2      5.26%     50.00% |           3      7.89%     57.89% |           2      5.26%     63.16% |           2      5.26%     68.42% |           2      5.26%     73.68% |           2      5.26%     78.95% |           3      7.89%     86.84% |           5     13.16%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           38                      
system.ruby.L1Cache_Controller.Data      |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            4                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      4.00%      4.00% |           2      4.00%      8.00% |           2      4.00%     12.00% |           2      4.00%     16.00% |           2      4.00%     20.00% |           2      4.00%     24.00% |           4      8.00%     32.00% |           4      8.00%     40.00% |           3      6.00%     46.00% |           4      8.00%     54.00% |           3      6.00%     60.00% |           3      6.00%     66.00% |           3      6.00%     72.00% |           5     10.00%     82.00% |           2      4.00%     86.00% |           7     14.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           50                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3588     83.62%     83.62% |          44      1.03%     84.64% |          49      1.14%     85.78% |          44      1.03%     86.81% |          46      1.07%     87.88% |          52      1.21%     89.09% |          48      1.12%     90.21% |          42      0.98%     91.19% |          45      1.05%     92.24% |          49      1.14%     93.38% |          46      1.07%     94.45% |          53      1.24%     95.69% |          49      1.14%     96.83% |          44      1.03%     97.86% |          50      1.17%     99.02% |          42      0.98%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4291                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5983     79.86%     79.86% |         100      1.33%     81.19% |         105      1.40%     82.59% |         100      1.33%     83.93% |         102      1.36%     85.29% |         107      1.43%     86.72% |         103      1.37%     88.09% |         102      1.36%     89.46% |         102      1.36%     90.82% |         102      1.36%     92.18% |         101      1.35%     93.53% |          97      1.29%     94.82% |         104      1.39%     96.21% |          97      1.29%     97.50% |          97      1.29%     98.80% |          90      1.20%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7492                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     20.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           10                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.E.Inv     |           2      1.16%      1.16% |          12      6.94%      8.09% |          11      6.36%     14.45% |          12      6.94%     21.39% |          13      7.51%     28.90% |          11      6.36%     35.26% |          11      6.36%     41.62% |           9      5.20%     46.82% |           9      5.20%     52.02% |          10      5.78%     57.80% |           8      4.62%     62.43% |          27     15.61%     78.03% |           8      4.62%     82.66% |           7      4.05%     86.71% |          13      7.51%     94.22% |          10      5.78%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          173                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.35%     96.35% |           6      0.20%     96.55% |           6      0.20%     96.75% |           7      0.23%     96.98% |           7      0.23%     97.21% |           6      0.20%     97.41% |           7      0.23%     97.64% |           7      0.23%     97.87% |           6      0.20%     98.07% |           8      0.27%     98.34% |           9      0.30%     98.64% |           8      0.27%     98.90% |           9      0.30%     99.20% |           8      0.27%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3011                      
system.ruby.L1Cache_Controller.E.LL      |          90     83.33%     83.33% |           2      1.85%     85.19% |           2      1.85%     87.04% |           2      1.85%     88.89% |           1      0.93%     89.81% |           1      0.93%     90.74% |           1      0.93%     91.67% |           1      0.93%     92.59% |           1      0.93%     93.52% |           1      0.93%     94.44% |           1      0.93%     95.37% |           1      0.93%     96.30% |           1      0.93%     97.22% |           1      0.93%     98.15% |           1      0.93%     99.07% |           1      0.93%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          108                      
system.ruby.L1Cache_Controller.E.Load    |        7675     92.25%     92.25% |          41      0.49%     92.74% |          42      0.50%     93.25% |          45      0.54%     93.79% |          43      0.52%     94.30% |          48      0.58%     94.88% |          45      0.54%     95.42% |          38      0.46%     95.88% |          43      0.52%     96.39% |          48      0.58%     96.97% |          44      0.53%     97.50% |          33      0.40%     97.90% |          45      0.54%     98.44% |          43      0.52%     98.95% |          47      0.56%     99.52% |          40      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8320                      
system.ruby.L1Cache_Controller.E.Store   |         591     60.74%     60.74% |          23      2.36%     63.10% |          29      2.98%     66.08% |          22      2.26%     68.35% |          25      2.57%     70.91% |          32      3.29%     74.20% |          28      2.88%     77.08% |          24      2.47%     79.55% |          27      2.77%     82.32% |          29      2.98%     85.30% |          26      2.67%     87.98% |          15      1.54%     89.52% |          29      2.98%     92.50% |          26      2.67%     95.17% |          27      2.77%     97.94% |          20      2.06%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          973                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          23     43.40%     43.40% |           1      1.89%     45.28% |           1      1.89%     47.17% |           2      3.77%     50.94% |           3      5.66%     56.60% |           3      5.66%     62.26% |           2      3.77%     66.04% |           1      1.89%     67.92% |           2      3.77%     71.70% |           3      5.66%     77.36% |           2      3.77%     81.13% |           2      3.77%     84.91% |           3      5.66%     90.57% |           1      1.89%     92.45% |           3      5.66%     98.11% |           1      1.89%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           53                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           5      8.33%      8.33% |           5      8.33%     16.67% |           3      5.00%     21.67% |           1      1.67%     23.33% |           4      6.67%     30.00% |           4      6.67%     36.67% |           5      8.33%     45.00% |           6     10.00%     55.00% |           4      6.67%     61.67% |           5      8.33%     70.00% |           4      6.67%     76.67% |           3      5.00%     81.67% |           4      6.67%     88.33% |           6     10.00%     98.33% |           1      1.67%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           60                      
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           4      7.69%      7.69% |           4      7.69%     15.38% |           5      9.62%     25.00% |           4      7.69%     32.69% |           4      7.69%     40.38% |           4      7.69%     48.08% |           4      7.69%     55.77% |           4      7.69%     63.46% |           4      7.69%     71.15% |           4      7.69%     78.85% |           4      7.69%     86.54% |           4      7.69%     94.23% |           3      5.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           52                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     15.50%     15.50% |           9      6.98%     22.48% |           9      6.98%     29.46% |          10      7.75%     37.21% |           8      6.20%     43.41% |          10      7.75%     51.16% |          10      7.75%     58.91% |           8      6.20%     65.12% |           8      6.20%     71.32% |           7      5.43%     76.74% |           6      4.65%     81.40% |           5      3.88%     85.27% |           5      3.88%     89.15% |           5      3.88%     93.02% |           6      4.65%     97.67% |           3      2.33%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          129                      
system.ruby.L1Cache_Controller.I.LL      |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           12                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.56%      0.56% |          32      5.99%      6.55% |          38      7.12%     13.67% |          32      5.99%     19.66% |          32      5.99%     25.66% |          39      7.30%     32.96% |          36      6.74%     39.70% |          32      5.99%     45.69% |          36      6.74%     52.43% |          36      6.74%     59.18% |          33      6.18%     65.36% |          43      8.05%     73.41% |          39      7.30%     80.71% |          34      6.37%     87.08% |          37      6.93%     94.01% |          32      5.99%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          534                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.46%      0.46% |          28      6.38%      6.83% |          33      7.52%     14.35% |          26      5.92%     20.27% |          29      6.61%     26.88% |          34      7.74%     34.62% |          32      7.29%     41.91% |          29      6.61%     48.52% |          28      6.38%     54.90% |          31      7.06%     61.96% |          30      6.83%     68.79% |          24      5.47%     74.26% |          32      7.29%     81.55% |          27      6.15%     87.70% |          31      7.06%     94.76% |          23      5.24%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          439                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            1                      
system.ruby.L1Cache_Controller.IL.Data   |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            3                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     82.81%     82.81% |           1      1.56%     84.38% |           1      1.56%     85.94% |           1      1.56%     87.50% |           1      1.56%     89.06% |           1      1.56%     90.62% |           0      0.00%     90.62% |           1      1.56%     92.19% |           1      1.56%     93.75% |           0      0.00%     93.75% |           1      1.56%     95.31% |           1      1.56%     96.88% |           1      1.56%     98.44% |           1      1.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           64                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1600     69.23%     69.23% |          46      1.99%     71.22% |          51      2.21%     73.43% |          44      1.90%     75.34% |          48      2.08%     77.41% |          53      2.29%     79.71% |          50      2.16%     81.87% |          47      2.03%     83.90% |          47      2.03%     85.94% |          50      2.16%     88.10% |          48      2.08%     90.18% |          43      1.86%     92.04% |          50      2.16%     94.20% |          45      1.95%     96.15% |          48      2.08%     98.23% |          41      1.77%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2311                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      4.00%      4.00% |           2      4.00%      8.00% |           2      4.00%     12.00% |           2      4.00%     16.00% |           2      4.00%     20.00% |           2      4.00%     24.00% |           4      8.00%     32.00% |           4      8.00%     40.00% |           3      6.00%     46.00% |           4      8.00%     54.00% |           3      6.00%     60.00% |           3      6.00%     66.00% |           3      6.00%     72.00% |           5     10.00%     82.00% |           2      4.00%     86.00% |           7     14.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           50                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3588     83.62%     83.62% |          44      1.03%     84.64% |          49      1.14%     85.78% |          44      1.03%     86.81% |          46      1.07%     87.88% |          52      1.21%     89.09% |          48      1.12%     90.21% |          42      0.98%     91.19% |          45      1.05%     92.24% |          49      1.14%     93.38% |          46      1.07%     94.45% |          53      1.24%     95.69% |          49      1.14%     96.83% |          44      1.03%     97.86% |          50      1.17%     99.02% |          42      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4291                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4329     84.68%     84.68% |          53      1.04%     85.72% |          53      1.04%     86.76% |          54      1.06%     87.81% |          53      1.04%     88.85% |          53      1.04%     89.89% |          53      1.04%     90.92% |          54      1.06%     91.98% |          54      1.06%     93.04% |          52      1.02%     94.05% |          52      1.02%     95.07% |          52      1.02%     96.09% |          52      1.02%     97.10% |          51      1.00%     98.10% |          48      0.94%     99.04% |          49      0.96%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5112                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            5                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            5                      
system.ruby.L1Cache_Controller.Ifetch    |      120863     83.72%     83.72% |        1432      0.99%     84.72% |        1712      1.19%     85.90% |        1404      0.97%     86.87% |        1471      1.02%     87.89% |        1740      1.21%     89.10% |        1591      1.10%     90.20% |        1484      1.03%     91.23% |        1648      1.14%     92.37% |        1619      1.12%     93.49% |        1502      1.04%     94.53% |        1158      0.80%     95.34% |        1694      1.17%     96.51% |        1515      1.05%     97.56% |        1588      1.10%     98.66% |        1937      1.34%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       144358                      
system.ruby.L1Cache_Controller.Inv       |        1389     49.20%     49.20% |          97      3.44%     52.64% |         107      3.79%     56.43% |          93      3.29%     59.72% |         100      3.54%     63.27% |         109      3.86%     67.13% |         104      3.68%     70.81% |          96      3.40%     74.21% |          98      3.47%     77.68% |          98      3.47%     81.15% |          93      3.29%     84.45% |          97      3.44%     87.89% |         101      3.58%     91.46% |          89      3.15%     94.62% |          90      3.19%     97.80% |          62      2.20%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2823                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Inv::total            1                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           0      0.00%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           7     33.33%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           21                      
system.ruby.L1Cache_Controller.L.Load    |         315     87.74%     87.74% |           2      0.56%     88.30% |           2      0.56%     88.86% |           2      0.56%     89.42% |           2      0.56%     89.97% |           2      0.56%     90.53% |           2      0.56%     91.09% |           2      0.56%     91.64% |           2      0.56%     92.20% |           2      0.56%     92.76% |           2      0.56%     93.31% |           2      0.56%     93.87% |           2      0.56%     94.43% |           2      0.56%     94.99% |           2      0.56%     95.54% |          16      4.46%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          359                      
system.ruby.L1Cache_Controller.L.Store   |         426     84.36%     84.36% |           4      0.79%     85.15% |           5      0.99%     86.14% |           5      0.99%     87.13% |           4      0.79%     87.92% |           5      0.99%     88.91% |           5      0.99%     89.90% |           4      0.79%     90.69% |           4      0.79%     91.49% |           4      0.79%     92.28% |           4      0.79%     93.07% |           4      0.79%     93.86% |           4      0.79%     94.65% |           4      0.79%     95.45% |           4      0.79%     96.24% |          19      3.76%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          505                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           5      1.55%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9536     92.62%     92.62% |          50      0.49%     93.10% |          48      0.47%     93.57% |          51      0.50%     94.07% |          52      0.51%     94.57% |          51      0.50%     95.07% |          52      0.51%     95.57% |          51      0.50%     96.07% |          50      0.49%     96.55% |          53      0.51%     97.07% |          51      0.50%     97.56% |          50      0.49%     98.05% |          49      0.48%     98.52% |          49      0.48%     99.00% |          50      0.49%     99.49% |          53      0.51%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10296                      
system.ruby.L1Cache_Controller.LL        |         255     74.13%     74.13% |           5      1.45%     75.58% |           5      1.45%     77.03% |           6      1.74%     78.78% |           5      1.45%     80.23% |           5      1.45%     81.69% |           5      1.45%     83.14% |           5      1.45%     84.59% |           5      1.45%     86.05% |           4      1.16%     87.21% |           5      1.45%     88.66% |           5      1.45%     90.12% |           5      1.45%     91.57% |           5      1.45%     93.02% |           5      1.45%     94.48% |          19      5.52%    100.00%
system.ruby.L1Cache_Controller.LL::total          344                      
system.ruby.L1Cache_Controller.Load      |       20050     83.07%     83.07% |         254      1.05%     84.12% |         308      1.28%     85.40% |         241      1.00%     86.39% |         260      1.08%     87.47% |         312      1.29%     88.76% |         284      1.18%     89.94% |         262      1.09%     91.03% |         294      1.22%     92.24% |         290      1.20%     93.45% |         267      1.11%     94.55% |         199      0.82%     95.38% |         302      1.25%     96.63% |         270      1.12%     97.75% |         284      1.18%     98.92% |         260      1.08%    100.00%
system.ruby.L1Cache_Controller.Load::total        24137                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          22     55.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           2      5.00%     60.00% |           2      5.00%     65.00% |           1      2.50%     67.50% |           1      2.50%     70.00% |           1      2.50%     72.50% |           1      2.50%     75.00% |           2      5.00%     80.00% |           1      2.50%     82.50% |           1      2.50%     85.00% |           2      5.00%     90.00% |           1      2.50%     92.50% |           2      5.00%     97.50% |           1      2.50%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           40                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           4      8.70%      8.70% |           4      8.70%     17.39% |           2      4.35%     21.74% |           1      2.17%     23.91% |           3      6.52%     30.43% |           3      6.52%     36.96% |           4      8.70%     45.65% |           4      8.70%     54.35% |           3      6.52%     60.87% |           4      8.70%     69.57% |           3      6.52%     76.09% |           3      6.52%     82.61% |           3      6.52%     89.13% |           4      8.70%     97.83% |           1      2.17%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           46                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.44%      0.44% |          58      6.40%      6.84% |          69      7.62%     14.46% |          54      5.96%     20.42% |          59      6.51%     26.93% |          71      7.84%     34.77% |          66      7.28%     42.05% |          60      6.62%     48.68% |          62      6.84%     55.52% |          64      7.06%     62.58% |          61      6.73%     69.32% |          45      4.97%     74.28% |          68      7.51%     81.79% |          59      6.51%     88.30% |          61      6.73%     95.03% |          45      4.97%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          906                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2305     93.62%     93.62% |          10      0.41%     94.03% |           9      0.37%     94.39% |           9      0.37%     94.76% |          13      0.53%     95.29% |          11      0.45%     95.74% |          10      0.41%     96.14% |          10      0.41%     96.55% |          10      0.41%     96.95% |          12      0.49%     97.44% |          10      0.41%     97.85% |          11      0.45%     98.29% |           8      0.32%     98.62% |          10      0.41%     99.03% |          11      0.45%     99.47% |          13      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2462                      
system.ruby.L1Cache_Controller.M.LL      |         109     81.95%     81.95% |           1      0.75%     82.71% |           1      0.75%     83.46% |           2      1.50%     84.96% |           1      0.75%     85.71% |           1      0.75%     86.47% |           1      0.75%     87.22% |           1      0.75%     87.97% |           1      0.75%     88.72% |           1      0.75%     89.47% |           1      0.75%     90.23% |           1      0.75%     90.98% |           1      0.75%     91.73% |           1      0.75%     92.48% |           1      0.75%     93.23% |           9      6.77%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          133                      
system.ruby.L1Cache_Controller.M.Load    |        8415     77.64%     77.64% |         153      1.41%     79.06% |         196      1.81%     80.86% |         137      1.26%     82.13% |         154      1.42%     83.55% |         194      1.79%     85.34% |         171      1.58%     86.92% |         158      1.46%     88.37% |         179      1.65%     90.03% |         171      1.58%     91.60% |         160      1.48%     93.08% |          96      0.89%     93.97% |         185      1.71%     95.67% |         156      1.44%     97.11% |         169      1.56%     98.67% |         144      1.33%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10838                      
system.ruby.L1Cache_Controller.M.Store   |       13646     89.07%     89.07% |         109      0.71%     89.78% |         120      0.78%     90.57% |         106      0.69%     91.26% |         109      0.71%     91.97% |         118      0.77%     92.74% |         111      0.72%     93.47% |         109      0.71%     94.18% |         121      0.79%     94.97% |         114      0.74%     95.71% |         109      0.71%     96.42% |          97      0.63%     97.06% |         119      0.78%     97.83% |         113      0.74%     98.57% |         115      0.75%     99.32% |         104      0.68%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15320                      
system.ruby.L1Cache_Controller.M_I.Inv   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Inv::total            1                      
system.ruby.L1Cache_Controller.M_I.Load  |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           14                      
system.ruby.L1Cache_Controller.M_I.Store |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           30                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5205     95.12%     95.12% |          16      0.29%     95.41% |          15      0.27%     95.69% |          16      0.29%     95.98% |          20      0.37%     96.35% |          17      0.31%     96.66% |          17      0.31%     96.97% |          17      0.31%     97.28% |          16      0.29%     97.57% |          20      0.37%     97.93% |          19      0.35%     98.28% |          19      0.35%     98.63% |          17      0.31%     98.94% |          18      0.33%     99.27% |          18      0.33%     99.60% |          22      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5472                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4318     86.67%     86.67% |          44      0.88%     87.56% |          44      0.88%     88.44% |          46      0.92%     89.36% |          44      0.88%     90.24% |          44      0.88%     91.13% |          44      0.88%     92.01% |          44      0.88%     92.89% |          44      0.88%     93.78% |          44      0.88%     94.66% |          44      0.88%     95.54% |          44      0.88%     96.43% |          44      0.88%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |        1357     91.26%     91.26% |          11      0.74%     92.00% |          10      0.67%     92.67% |          10      0.67%     93.34% |          10      0.67%     94.01% |           9      0.61%     94.62% |           9      0.61%     95.23% |          10      0.67%     95.90% |          10      0.67%     96.57% |           9      0.61%     97.18% |           9      0.61%     97.78% |           9      0.61%     98.39% |           9      0.61%     98.99% |           8      0.54%     99.53% |           6      0.40%     99.93% |           1      0.07%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1487                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     92.40%     92.40% |          19      0.49%     92.89% |          18      0.46%     93.35% |          19      0.49%     93.84% |          21      0.54%     94.38% |          20      0.51%     94.89% |          21      0.54%     95.43% |          20      0.51%     95.94% |          19      0.49%     96.43% |          22      0.56%     97.00% |          20      0.51%     97.51% |          19      0.49%     98.00% |          19      0.49%     98.49% |          19      0.49%     98.97% |          20      0.51%     99.49% |          20      0.51%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3895                      
system.ruby.L1Cache_Controller.NP.Store  |        1598     85.09%     85.09% |          19      1.01%     86.10% |          18      0.96%     87.06% |          18      0.96%     88.02% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.07% |          19      1.01%     93.08% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1878                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116545     83.65%     83.65% |        1384      0.99%     84.64% |        1664      1.19%     85.84% |        1353      0.97%     86.81% |        1423      1.02%     87.83% |        1692      1.21%     89.04% |        1543      1.11%     90.15% |        1436      1.03%     91.18% |        1600      1.15%     92.33% |        1571      1.13%     93.46% |        1454      1.04%     94.50% |        1110      0.80%     95.30% |        1646      1.18%     96.48% |        1468      1.05%     97.53% |        1544      1.11%     98.64% |        1891      1.36%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       139324                      
system.ruby.L1Cache_Controller.S.Inv     |          24      9.68%      9.68% |          15      6.05%     15.73% |          17      6.85%     22.58% |          16      6.45%     29.03% |          17      6.85%     35.89% |          17      6.85%     42.74% |          18      7.26%     50.00% |          17      6.85%     56.85% |          17      6.85%     63.71% |          15      6.05%     69.76% |          15      6.05%     75.81% |          15      6.05%     81.85% |          15      6.05%     87.90% |          15      6.05%     93.95% |           9      3.63%     97.58% |           6      2.42%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          248                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4310     91.82%     91.82% |          25      0.53%     92.35% |          24      0.51%     92.86% |          25      0.53%     93.40% |          24      0.51%     93.91% |          24      0.51%     94.42% |          25      0.53%     94.95% |          26      0.55%     95.50% |          26      0.55%     96.06% |          26      0.55%     96.61% |          26      0.55%     97.17% |          26      0.55%     97.72% |          27      0.58%     98.30% |          26      0.55%     98.85% |          26      0.55%     99.40% |          28      0.60%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4694                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.88%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           1      5.88%     17.65% |           2     11.76%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           2     11.76%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           17                      
system.ruby.L1Cache_Controller.S.Load    |          29     16.38%     16.38% |           7      3.95%     20.34% |          12      6.78%     27.12% |           6      3.39%     30.51% |           8      4.52%     35.03% |           9      5.08%     40.11% |           9      5.08%     45.20% |          12      6.78%     51.98% |          15      8.47%     60.45% |          11      6.21%     66.67% |           8      4.52%     71.19% |           6      3.39%     74.58% |          12      6.78%     81.36% |          16      9.04%     90.40% |           9      5.08%     95.48% |           8      4.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          177                      
system.ruby.L1Cache_Controller.S.Store   |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           19                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           1      3.57%     10.71% |           1      3.57%     14.29% |           2      7.14%     21.43% |           1      3.57%     25.00% |           1      3.57%     28.57% |           9     32.14%     60.71% |           1      3.57%     64.29% |           1      3.57%     67.86% |           1      3.57%     71.43% |           1      3.57%     75.00% |           5     17.86%     92.86% |           2      7.14%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           28                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           2     11.11%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           2     11.11%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           2     11.11%     88.89% |           2     11.11%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           18                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            2                      
system.ruby.L1Cache_Controller.SM.Ack    |           2     10.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2     10.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       16295     85.03%     85.03% |         184      0.96%     85.99% |         206      1.07%     87.06% |         178      0.93%     87.99% |         187      0.98%     88.97% |         209      1.09%     90.06% |         196      1.02%     91.08% |         186      0.97%     92.05% |         200      1.04%     93.10% |         198      1.03%     94.13% |         189      0.99%     95.12% |         160      0.83%     95.95% |         203      1.06%     97.01% |         189      0.99%     98.00% |         196      1.02%     99.02% |         188      0.98%    100.00%
system.ruby.L1Cache_Controller.Store::total        19164                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           5      1.55%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5206     95.12%     95.12% |          16      0.29%     95.41% |          15      0.27%     95.69% |          16      0.29%     95.98% |          20      0.37%     96.35% |          17      0.31%     96.66% |          17      0.31%     96.97% |          17      0.31%     97.28% |          16      0.29%     97.57% |          20      0.37%     97.94% |          19      0.35%     98.28% |          19      0.35%     98.63% |          17      0.31%     98.94% |          18      0.33%     99.27% |          18      0.33%     99.60% |          22      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5473                      
system.ruby.L2Cache_Controller.Ack       |          14      7.14%      7.14% |          18      9.18%     16.33% |          23     11.73%     28.06% |           1      0.51%     28.57% |           0      0.00%     28.57% |          11      5.61%     34.18% |           3      1.53%     35.71% |           6      3.06%     38.78% |           1      0.51%     39.29% |           0      0.00%     39.29% |          26     13.27%     52.55% |          27     13.78%     66.33% |          14      7.14%     73.47% |          37     18.88%     92.35% |          15      7.65%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack::total          196                      
system.ruby.L2Cache_Controller.Ack_all   |         142      8.52%      8.52% |         171     10.26%     18.79% |          88      5.28%     24.07% |          82      4.92%     28.99% |          61      3.66%     32.65% |          76      4.56%     37.21% |          76      4.56%     41.78% |          70      4.20%     45.98% |          65      3.90%     49.88% |          65      3.90%     53.78% |         107      6.42%     60.20% |         106      6.36%     66.57% |         148      8.88%     75.45% |          85      5.10%     80.55% |         147      8.82%     89.38% |         177     10.62%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1666                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         376      5.61%      5.61% |         565      8.43%     14.04% |         340      5.07%     19.12% |         400      5.97%     25.09% |         558      8.33%     33.42% |         333      4.97%     38.39% |         246      3.67%     42.06% |         284      4.24%     46.30% |         235      3.51%     49.81% |         210      3.13%     52.94% |         344      5.13%     58.07% |         699     10.43%     68.51% |        1068     15.94%     84.45% |         411      6.13%     90.58% |         355      5.30%     95.88% |         276      4.12%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6700                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            4                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          86      6.32%      6.32% |          87      6.39%     12.71% |          77      5.66%     18.37% |          38      2.79%     21.16% |          35      2.57%     23.73% |          31      2.28%     26.01% |          33      2.42%     28.43% |          37      2.72%     31.15% |          35      2.57%     33.73% |          32      2.35%     36.08% |          79      5.80%     41.88% |         426     31.30%     73.18% |         118      8.67%     81.85% |          68      5.00%     86.85% |          98      7.20%     94.05% |          81      5.95%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1361                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           4     44.44%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           3     33.33%     77.78% |           2     22.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           3      9.09%      9.09% |           3      9.09%     18.18% |           4     12.12%     30.30% |           4     12.12%     42.42% |           0      0.00%     42.42% |           0      0.00%     42.42% |           0      0.00%     42.42% |           0      0.00%     42.42% |           1      3.03%     45.45% |           4     12.12%     57.58% |           2      6.06%     63.64% |           0      0.00%     63.64% |           3      9.09%     72.73% |           7     21.21%     93.94% |           0      0.00%     93.94% |           2      6.06%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           33                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         147      9.25%      9.25% |         166     10.44%     19.69% |          93      5.85%     25.53% |          90      5.66%     31.19% |          67      4.21%     35.41% |          84      5.28%     40.69% |          83      5.22%     45.91% |          76      4.78%     50.69% |          73      4.59%     55.28% |          73      4.59%     59.87% |          90      5.66%     65.53% |          69      4.34%     69.87% |          74      4.65%     74.53% |          80      5.03%     79.56% |         148      9.31%     88.87% |         177     11.13%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1590                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     20.00%     20.00% |           1     10.00%     30.00% |           7     70.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           10                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         109      8.47%      8.47% |         102      7.93%     16.39% |          50      3.89%     20.28% |          39      3.03%     23.31% |          36      2.80%     26.11% |          30      2.33%     28.44% |          27      2.10%     30.54% |          35      2.72%     33.26% |          34      2.64%     35.90% |          30      2.33%     38.23% |          75      5.83%     44.06% |          73      5.67%     49.73% |         477     37.06%     86.79% |          53      4.12%     90.91% |          72      5.59%     96.50% |          45      3.50%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1287                      
system.ruby.L2Cache_Controller.I_I.Ack   |          13      6.91%      6.91% |          18      9.57%     16.49% |          23     12.23%     28.72% |           0      0.00%     28.72% |           0      0.00%     28.72% |          10      5.32%     34.04% |           3      1.60%     35.64% |           4      2.13%     37.77% |           0      0.00%     37.77% |           0      0.00%     37.77% |          26     13.83%     51.60% |          27     14.36%     65.96% |          14      7.45%     73.40% |          35     18.62%     92.02% |          15      7.98%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          188                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         139      9.35%      9.35% |         158     10.63%     19.99% |          87      5.85%     25.84% |          81      5.45%     31.29% |          61      4.10%     35.40% |          75      5.05%     40.44% |          76      5.11%     45.56% |          69      4.64%     50.20% |          64      4.31%     54.51% |          65      4.37%     58.88% |          84      5.65%     64.54% |          66      4.44%     68.98% |          72      4.85%     73.82% |          74      4.98%     78.80% |         144      9.69%     88.49% |         171     11.51%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1486                      
system.ruby.L2Cache_Controller.L1_GETS   |         256      5.61%      5.61% |         417      9.14%     14.75% |         214      4.69%     19.44% |         312      6.84%     26.28% |         479     10.50%     36.77% |         234      5.13%     41.90% |         155      3.40%     45.30% |         171      3.75%     49.05% |         140      3.07%     52.11% |         149      3.27%     55.38% |         260      5.70%     61.08% |         276      6.05%     67.13% |         882     19.33%     86.46% |         270      5.92%     92.37% |         144      3.16%     95.53% |         204      4.47%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4563                      
system.ruby.L2Cache_Controller.L1_GETX   |         153      6.03%      6.03% |         164      6.46%     12.49% |         126      4.96%     17.45% |          89      3.51%     20.95% |          79      3.11%     24.06% |         100      3.94%     28.00% |          91      3.58%     31.59% |         115      4.53%     36.12% |          96      3.78%     39.90% |          61      2.40%     42.30% |         100      3.94%     46.24% |         535     21.07%     67.31% |         261     10.28%     77.59% |         143      5.63%     83.22% |         218      8.59%     91.81% |         208      8.19%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2539                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         320      6.36%      6.36% |         334      6.63%     12.99% |         294      5.84%     18.83% |         265      5.26%     24.10% |         184      3.66%     27.75% |         380      7.55%     35.30% |         587     11.66%     46.96% |         291      5.78%     52.74% |         296      5.88%     58.62% |         275      5.46%     64.08% |         421      8.36%     72.45% |         205      4.07%     76.52% |         167      3.32%     79.84% |         382      7.59%     87.43% |         299      5.94%     93.37% |         334      6.63%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5034                      
system.ruby.L2Cache_Controller.L1_PUTX   |         331      6.05%      6.05% |         534      9.76%     15.81% |         281      5.14%     20.94% |         396      7.24%     28.18% |         546      9.98%     38.16% |         326      5.96%     44.12% |         239      4.37%     48.48% |         271      4.95%     53.44% |         232      4.24%     57.68% |         207      3.78%     61.46% |         305      5.57%     67.03% |         283      5.17%     72.20% |         580     10.60%     82.80% |         372      6.80%     89.60% |         334      6.10%     95.71% |         235      4.29%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5472                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           3      8.33%      8.33% |           0      0.00%      8.33% |          15     41.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.78%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |          17     47.22%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           36                      
system.ruby.L2Cache_Controller.L2_Replacement |          98     10.39%     10.39% |          84      8.91%     19.30% |          69      7.32%     26.62% |          43      4.56%     31.18% |          32      3.39%     34.57% |          31      3.29%     37.86% |          31      3.29%     41.15% |          34      3.61%     44.75% |          34      3.61%     48.36% |          32      3.39%     51.75% |          72      7.64%     59.38% |          54      5.73%     65.11% |          73      7.74%     72.85% |          67      7.10%     79.96% |         106     11.24%     91.20% |          83      8.80%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          943                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         228      7.18%      7.18% |         255      8.03%     15.21% |         135      4.25%     19.46% |         108      3.40%     22.87% |          90      2.83%     25.70% |          98      3.09%     28.79% |          96      3.02%     31.81% |          98      3.09%     34.90% |          92      2.90%     37.80% |          87      2.74%     40.54% |         158      4.98%     45.51% |         520     16.38%     61.89% |         692     21.80%     83.69% |         118      3.72%     87.40% |         196      6.17%     93.57% |         204      6.43%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3175                      
system.ruby.L2Cache_Controller.M.L1_GETS |         119      3.96%      3.96% |         299      9.95%     13.91% |         149      4.96%     18.87% |         272      9.05%     27.92% |         443     14.74%     42.66% |         203      6.76%     49.42% |         128      4.26%     53.68% |         134      4.46%     58.14% |         105      3.49%     61.63% |         119      3.96%     65.59% |         169      5.62%     71.21% |         172      5.72%     76.94% |         334     11.11%     88.05% |         215      7.15%     95.21% |          65      2.16%     97.37% |          79      2.63%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3005                      
system.ruby.L2Cache_Controller.M.L1_GETX |          44      4.55%      4.55% |          74      7.65%     12.20% |          49      5.07%     17.27% |          49      5.07%     22.34% |          38      3.93%     26.27% |          66      6.83%     33.09% |          55      5.69%     38.78% |          72      7.45%     46.23% |          60      6.20%     52.43% |          29      3.00%     55.43% |          21      2.17%     57.60% |          31      3.21%     60.81% |         142     14.68%     75.49% |          75      7.76%     83.25% |         120     12.41%     95.66% |          42      4.34%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          967                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          95     11.10%     11.10% |          73      8.53%     19.63% |          55      6.43%     26.05% |          41      4.79%     30.84% |          32      3.74%     34.58% |          30      3.50%     38.08% |          30      3.50%     41.59% |          33      3.86%     45.44% |          33      3.86%     49.30% |          32      3.74%     53.04% |          71      8.29%     61.33% |          53      6.19%     67.52% |          55      6.43%     73.95% |          49      5.72%     79.67% |          97     11.33%     91.00% |          77      9.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          856                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          67     11.99%     11.99% |          84     15.03%     27.01% |          24      4.29%     31.31% |          27      4.83%     36.14% |          28      5.01%     41.14% |          23      4.11%     45.26% |          20      3.58%     48.84% |          27      4.83%     53.67% |          28      5.01%     58.68% |          22      3.94%     62.61% |          34      6.08%     68.69% |          22      3.94%     72.63% |          44      7.87%     80.50% |          29      5.19%     85.69% |          49      8.77%     94.45% |          31      5.55%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          559                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.64%      0.64% |           2      1.28%      1.92% |           1      0.64%      2.56% |           0      0.00%      2.56% |           0      0.00%      2.56% |           0      0.00%      2.56% |           0      0.00%      2.56% |           0      0.00%      2.56% |           0      0.00%      2.56% |           0      0.00%      2.56% |          23     14.74%     17.31% |          40     25.64%     42.95% |          76     48.72%     91.67% |           9      5.77%     97.44% |           3      1.92%     99.36% |           1      0.64%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          156                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          21      2.50%      2.50% |          11      1.31%      3.81% |          23      2.74%      6.55% |           0      0.00%      6.55% |           1      0.12%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           2      0.24%      6.90% |           0      0.00%      6.90% |           0      0.00%      6.90% |          15      1.79%      8.69% |         371     44.17%     52.86% |         389     46.31%     99.17% |           6      0.71%     99.88% |           0      0.00%     99.88% |           1      0.12%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          840                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           5     10.00%     10.00% |           0      0.00%     10.00% |          15     30.00%     40.00% |           1      2.00%     42.00% |           0      0.00%     42.00% |           1      2.00%     44.00% |           0      0.00%     44.00% |           1      2.00%     46.00% |           1      2.00%     48.00% |           0      0.00%     48.00% |           0      0.00%     48.00% |           1      2.00%     50.00% |           0      0.00%     50.00% |           2      4.00%     54.00% |           5     10.00%     64.00% |          18     36.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           50                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     28.57%     28.57% |           3      6.12%     34.69% |           0      0.00%     34.69% |           2      4.08%     38.78% |           6     12.24%     51.02% |           3      6.12%     57.14% |           3      6.12%     63.27% |           6     12.24%     75.51% |           1      2.04%     77.55% |           0      0.00%     77.55% |           0      0.00%     77.55% |           0      0.00%     77.55% |           0      0.00%     77.55% |           0      0.00%     77.55% |           0      0.00%     77.55% |          11     22.45%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           49                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         331      6.05%      6.05% |         534      9.76%     15.81% |         281      5.14%     20.94% |         396      7.24%     28.18% |         546      9.98%     38.16% |         326      5.96%     44.12% |         239      4.37%     48.48% |         271      4.95%     53.44% |         232      4.24%     57.68% |         207      3.78%     61.46% |         305      5.57%     67.03% |         283      5.17%     72.20% |         580     10.60%     82.80% |         372      6.80%     89.60% |         334      6.10%     95.71% |         235      4.29%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5472                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.50%      2.50% |          11     13.75%     16.25% |          14     17.50%     33.75% |           1      1.25%     35.00% |           0      0.00%     35.00% |           0      0.00%     35.00% |           1      1.25%     36.25% |           0      0.00%     36.25% |           0      0.00%     36.25% |           0      0.00%     36.25% |           1      1.25%     37.50% |           1      1.25%     38.75% |          18     22.50%     61.25% |          16     20.00%     81.25% |           9     11.25%     92.50% |           6      7.50%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           80                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          22      2.20%      2.20% |          13      1.30%      3.50% |          24      2.40%      5.89% |           0      0.00%      5.89% |           1      0.10%      5.99% |           0      0.00%      5.99% |           0      0.00%      5.99% |           2      0.20%      6.19% |           0      0.00%      6.19% |           0      0.00%      6.19% |          38      3.80%      9.99% |         413     41.26%     51.25% |         468     46.75%     98.00% |          15      1.50%     99.50% |           3      0.30%     99.80% |           2      0.20%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1001                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1      5.88%      5.88% |          11     64.71%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           5     29.41%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           17                      
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.59%      1.59% |           0      0.00%      1.59% |          14     22.22%     23.81% |           1      1.59%     25.40% |           0      0.00%     25.40% |           0      0.00%     25.40% |           1      1.59%     26.98% |           0      0.00%     26.98% |           0      0.00%     26.98% |           0      0.00%     26.98% |           1      1.59%     28.57% |           1      1.59%     30.16% |          18     28.57%     58.73% |          16     25.40%     84.13% |           9     14.29%     98.41% |           1      1.59%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           63                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           5     12.50%     12.50% |           0      0.00%     12.50% |          15     37.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.50%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           1      2.50%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |          18     45.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           40                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           5     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total           10                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         372      5.58%      5.58% |         565      8.48%     14.06% |         325      4.88%     18.94% |         400      6.00%     24.95% |         558      8.38%     33.32% |         333      5.00%     38.32% |         246      3.69%     42.01% |         284      4.26%     46.28% |         235      3.53%     49.80% |         210      3.15%     52.96% |         344      5.16%     58.12% |         698     10.48%     68.60% |        1068     16.03%     84.63% |         411      6.17%     90.80% |         355      5.33%     96.13% |         258      3.87%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6662                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      3.85%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |           0      0.00%      3.85% |          25     96.15%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           26                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           5     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |          40     88.89%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           45                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          17     14.78%     14.78% |          98     85.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          115                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           5     10.00%     10.00% |           0      0.00%     10.00% |          15     30.00%     40.00% |           1      2.00%     42.00% |           0      0.00%     42.00% |           1      2.00%     44.00% |           0      0.00%     44.00% |           1      2.00%     46.00% |           1      2.00%     48.00% |           0      0.00%     48.00% |           0      0.00%     48.00% |           1      2.00%     50.00% |           0      0.00%     50.00% |           2      4.00%     54.00% |           5     10.00%     64.00% |          18     36.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           50                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     15.38%     15.38% |          66     84.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           78                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          74     98.67%     98.67% |           1      1.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           75                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         326      8.20%      8.20% |         339      8.52%     16.72% |         204      5.13%     21.85% |         151      3.80%     25.65% |         122      3.07%     28.72% |         129      3.24%     31.96% |         127      3.19%     35.15% |         132      3.32%     38.47% |         126      3.17%     41.64% |         119      2.99%     44.63% |         228      5.73%     50.36% |         550     13.83%     64.19% |         650     16.34%     80.54% |         185      4.65%     85.19% |         302      7.59%     92.78% |         287      7.22%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3977                      
system.ruby.L2Cache_Controller.Mem_Ack   |         326      8.20%      8.20% |         339      8.52%     16.72% |         204      5.13%     21.85% |         151      3.80%     25.65% |         122      3.07%     28.72% |         129      3.24%     31.96% |         127      3.19%     35.15% |         132      3.32%     38.47% |         126      3.17%     41.64% |         119      2.99%     44.63% |         228      5.73%     50.36% |         550     13.83%     64.19% |         650     16.34%     80.54% |         185      4.65%     85.19% |         302      7.59%     92.78% |         287      7.22%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3977                      
system.ruby.L2Cache_Controller.Mem_Data  |         342      8.07%      8.07% |         355      8.38%     16.45% |         220      5.19%     21.64% |         167      3.94%     25.58% |         138      3.26%     28.83% |         145      3.42%     32.26% |         143      3.37%     35.63% |         148      3.49%     39.12% |         142      3.35%     42.47% |         135      3.19%     45.66% |         244      5.76%     51.42% |         568     13.40%     64.82% |         669     15.79%     80.60% |         201      4.74%     85.35% |         318      7.50%     92.85% |         303      7.15%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4238                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         110      8.49%      8.49% |         103      7.95%     16.45% |          50      3.86%     20.31% |          39      3.01%     23.32% |          36      2.78%     26.10% |          30      2.32%     28.42% |          27      2.08%     30.50% |          35      2.70%     33.20% |          34      2.63%     35.83% |          30      2.32%     38.15% |          76      5.87%     44.02% |          74      5.71%     49.73% |         481     37.14%     86.87% |          53      4.09%     90.97% |          72      5.56%     96.53% |          45      3.47%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1295                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          86      6.30%      6.30% |          87      6.38%     12.68% |          77      5.65%     18.33% |          38      2.79%     21.11% |          35      2.57%     23.68% |          31      2.27%     25.95% |          33      2.42%     28.37% |          37      2.71%     31.09% |          35      2.57%     33.65% |          32      2.35%     36.00% |          79      5.79%     41.79% |         429     31.45%     73.24% |         118      8.65%     81.89% |          68      4.99%     86.88% |          98      7.18%     94.06% |          81      5.94%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1364                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         146      9.21%      9.21% |         165     10.40%     19.61% |          93      5.86%     25.47% |          90      5.67%     31.15% |          67      4.22%     35.37% |          84      5.30%     40.67% |          83      5.23%     45.90% |          76      4.79%     50.69% |          73      4.60%     55.30% |          73      4.60%     59.90% |          89      5.61%     65.51% |          68      4.29%     69.80% |          74      4.67%     74.46% |          80      5.04%     79.51% |         148      9.33%     88.84% |         177     11.16%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1586                      
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          20     30.30%     30.30% |          10     15.15%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      1.52%     46.97% |           0      0.00%     46.97% |           0      0.00%     46.97% |          11     16.67%     63.64% |          11     16.67%     80.30% |           0      0.00%     80.30% |           0      0.00%     80.30% |           2      3.03%     83.33% |          11     16.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           66                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         171      5.01%      5.01% |         166      4.86%      9.87% |         197      5.77%     15.64% |         171      5.01%     20.64% |         117      3.43%     24.07% |         296      8.67%     32.74% |         504     14.76%     47.50% |         215      6.30%     53.79% |         222      6.50%     60.29% |         198      5.80%     66.09% |         330      9.66%     75.75% |         137      4.01%     79.77% |          90      2.64%     82.40% |         295      8.64%     91.04% |         151      4.42%     95.46% |         155      4.54%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3415                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3      8.82%      8.82% |           0      0.00%      8.82% |          15     44.12%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           1      2.94%     55.88% |           0      0.00%     55.88% |           0      0.00%     55.88% |           0      0.00%     55.88% |          15     44.12%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           34                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            7                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         139      9.35%      9.35% |         158     10.63%     19.99% |          87      5.85%     25.84% |          81      5.45%     31.29% |          61      4.10%     35.40% |          75      5.05%     40.44% |          76      5.11%     45.56% |          69      4.64%     50.20% |          64      4.31%     54.51% |          65      4.37%     58.88% |          84      5.65%     64.54% |          66      4.44%     68.98% |          72      4.85%     73.82% |          74      4.98%     78.80% |         144      9.69%     88.49% |         171     11.51%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1486                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           4     10.53%     10.53% |           0      0.00%     10.53% |          15     39.47%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.63%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |          18     47.37%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           38                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           11                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           3     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |          18     85.71%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           21                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            8                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.Unblock   |           5     10.00%     10.00% |           0      0.00%     10.00% |          15     30.00%     40.00% |           1      2.00%     42.00% |           0      0.00%     42.00% |           1      2.00%     44.00% |           0      0.00%     44.00% |           1      2.00%     46.00% |           1      2.00%     48.00% |           0      0.00%     48.00% |           0      0.00%     48.00% |           1      2.00%     50.00% |           0      0.00%     50.00% |           2      4.00%     54.00% |           5     10.00%     64.00% |          18     36.00%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           50                      
system.ruby.L2Cache_Controller.WB_Data   |          27      2.86%      2.86% |          11      1.17%      4.03% |          52      5.51%      9.54% |           1      0.11%      9.65% |           1      0.11%      9.76% |           0      0.00%      9.76% |           1      0.11%      9.86% |           3      0.32%     10.18% |           0      0.00%     10.18% |           0      0.00%     10.18% |          16      1.70%     11.88% |         373     39.55%     51.43% |         407     43.16%     94.59% |          22      2.33%     96.92% |           9      0.95%     97.88% |          20      2.12%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          943                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           5     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           10                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19694                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19694    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19694                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        24118                      
system.ruby.LD.latency_hist_seqr::mean      22.095945                      
system.ruby.LD.latency_hist_seqr::gmean      2.284517                      
system.ruby.LD.latency_hist_seqr::stdev     66.713600                      
system.ruby.LD.latency_hist_seqr         |       23788     98.63%     98.63% |         297      1.23%     99.86% |          12      0.05%     99.91% |           1      0.00%     99.92% |           3      0.01%     99.93% |          17      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         24118                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4424                      
system.ruby.LD.miss_latency_hist_seqr::mean   116.007233                      
system.ruby.LD.miss_latency_hist_seqr::gmean    90.367758                      
system.ruby.LD.miss_latency_hist_seqr::stdev   116.039401                      
system.ruby.LD.miss_latency_hist_seqr    |        4094     92.54%     92.54% |         297      6.71%     99.25% |          12      0.27%     99.53% |           1      0.02%     99.55% |           3      0.07%     99.62% |          17      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4424                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          262                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         262    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          262                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          344                      
system.ruby.Load_Linked.latency_hist_seqr::mean    53.630814                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.155023                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   182.529171                      
system.ruby.Load_Linked.latency_hist_seqr |         325     94.48%     94.48% |           8      2.33%     96.80% |           4      1.16%     97.97% |           3      0.87%     98.84% |           1      0.29%     99.13% |           3      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          344                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           82                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   221.792683                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   123.987142                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   321.706973                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          63     76.83%     76.83% |           8      9.76%     86.59% |           4      4.88%     91.46% |           3      3.66%     95.12% |           1      1.22%     96.34% |           3      3.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           82                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16468                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16468    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16468                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18799                      
system.ruby.ST.latency_hist_seqr::mean      21.281930                      
system.ruby.ST.latency_hist_seqr::gmean      1.831330                      
system.ruby.ST.latency_hist_seqr::stdev     70.565136                      
system.ruby.ST.latency_hist_seqr         |       18418     97.97%     97.97% |         346      1.84%     99.81% |          16      0.09%     99.90% |           7      0.04%     99.94% |           1      0.01%     99.94% |          11      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18799                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2331                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.569284                      
system.ruby.ST.miss_latency_hist_seqr::gmean   131.569543                      
system.ruby.ST.miss_latency_hist_seqr::stdev   129.327879                      
system.ruby.ST.miss_latency_hist_seqr    |        1950     83.66%     83.66% |         346     14.84%     98.50% |          16      0.69%     99.18% |           7      0.30%     99.49% |           1      0.04%     99.53% |          11      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2331                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  55452                       # delay histogram for all message
system.ruby.delayHist::mean                 29.419408                       # delay histogram for all message
system.ruby.delayHist::gmean                26.757602                       # delay histogram for all message
system.ruby.delayHist::stdev                12.440438                       # delay histogram for all message
system.ruby.delayHist                    |        8577     15.47%     15.47% |       22676     40.89%     56.36% |       20817     37.54%     93.90% |        2441      4.40%     98.30% |         835      1.51%     99.81% |         106      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    55452                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24104                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        28.630974                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.413762                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.397773                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5175     21.47%     21.47% |        9618     39.90%     61.37% |        6990     29.00%     90.37% |        1394      5.78%     96.15% |         821      3.41%     99.56% |         106      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24104                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         28427                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        30.482112                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       28.328905                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.643249                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        2815      9.90%      9.90% |        5594     19.68%     29.58% |        6132     21.57%     51.15% |        7489     26.34%     77.50% |        5345     18.80%     96.30% |         980      3.45%     99.75% |          59      0.21%     99.95% |          10      0.04%     99.99% |           3      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           28427                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2921                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.583362                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.492475                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.709160                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         587     20.10%     20.10% |         626     21.43%     41.53% |         706     24.17%     65.70% |         792     27.11%     92.81% |         201      6.88%     99.69% |           7      0.24%     99.93% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2921                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000664                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11645.709944                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001288                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.691403                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001070                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.691730                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 12351.159635                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17105.349711                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.001436                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.570448                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001195                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.543315                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 17756.259392                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000672                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 17030.773767                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.001300                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.950637                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001094                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.943773                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 18062.049982                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000696                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 10939.808143                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.001352                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.862700                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001121                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.863027                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000657                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 11587.522672                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       176078                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      176078    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       176078                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31297                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5259                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120863                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116545                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4318                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.103403                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   517.722120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           44                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.022705                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1262.532028                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000946                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13450.729344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001888                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   976.125874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009669                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17116.456600                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.021257                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62707.280350                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003431                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.742727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          443                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          343                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1432                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1384                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001226                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   121.321268                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   243.443451                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3089.511238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   231.788669                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5165.071832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15180.731557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   121.279097                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          461                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          356                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1502                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1454                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001283                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    48.801211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    98.342533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1087.151970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    86.339598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1315.341431                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5993.233163                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    48.747272                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          364                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          256                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1158                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1110                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000995                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    40.852540                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    82.513187                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1037.915004                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    70.969553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   953.457054                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4986.515287                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    40.798601                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          510                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          399                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1694                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1646                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001441                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    33.156239                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    67.117643                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   814.843231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    55.614545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1379.181867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3972.391074                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    33.085955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          464                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          363                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1515                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1468                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001294                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    25.005869                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    50.864630                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   535.843072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    42.840444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   914.706187                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2955.756238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    24.940161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          376                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          109                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1588                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1544                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001355                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.694988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    34.332767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   252.372193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    20.903224                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   538.169659                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1841.709240                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.633203                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          467                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          368                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1937                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1891                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001572                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.472699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    18.050333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   147.950226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    11.875443                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   296.095286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001004                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   839.426798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.410914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          519                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          410                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          109                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1712                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1664                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001459                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   113.561221                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   227.887070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3190.903779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   219.567690                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4322.487884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14294.398042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   113.522973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          425                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          328                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           97                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1404                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1353                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001196                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   105.593263                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   211.982210                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2702.698800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   206.874335                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3446.525714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13279.269580                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   105.555015                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          452                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          348                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          104                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1471                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1423                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001257                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    97.784507                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   196.557898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  2591.239572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   189.319917                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4226.792617                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12239.578858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    97.730568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          526                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          411                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1740                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1692                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001482                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    90.175816                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   181.202236                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1947.002993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   171.014273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  3403.720255                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11257.423242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    90.125800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          374                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1591                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1543                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001357                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    82.096711                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   164.979625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1636.725331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   154.311440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2654.523624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10238.445158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    82.050617                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          453                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          350                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          103                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1484                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1436                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001266                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    74.033623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   148.811280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1896.514296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   138.287586                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2015.846047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9233.191812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    73.987530                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          499                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          394                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1648                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1600                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    66.268346                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   133.310800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1747.882497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   121.626924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2476.317788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8232.206525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    66.206561                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          492                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          381                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1619                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1571                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001380                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    57.261487                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   115.401691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1194.655002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   105.743312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1834.804964                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  7081.755497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    57.203625                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.459301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   481.028126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001104                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  8691.385945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          723                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          358                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          365                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001332                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   678.465722                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14058.400752                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000249                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5620.718129                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000464                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.170318                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   484.150713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000947                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 13106.037558                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          915                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          549                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          366                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   678.565427                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000585                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 13762.566679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000369                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8268.987736                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   987.323970                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   474.390994                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000877                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 19328.068753                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          781                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          531                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          250                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001351                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   721.841634                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000406                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 16841.429659                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16339.846126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000749                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.680288                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   472.092859                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.003145                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 25201.153492                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          109                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          927                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          352                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          575                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001748                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   700.645504                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001062                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 17167.415707                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000458                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19774.518273                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000883                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.620465                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   474.930386                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.005514                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 19580.548163                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          177                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1242                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          566                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          676                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           36                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002425                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   675.708613                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001234                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22692.807649                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13987.818242                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.859105                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   470.416168                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000763                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 20089.886167                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          795                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          585                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          210                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001381                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   739.256463                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22014.143505                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16645.996628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.689115                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   471.169028                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000651                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 25664.149592                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          661                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          338                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          323                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001264                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   673.316984                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14116.768473                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19468.378565                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000396                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.186337                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   472.702862                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011311                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 26205.996581                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          124                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          639                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          305                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          334                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           29                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001122                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   672.175435                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000515                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 12995.940842                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21561.997334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000288                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983001                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   496.699577                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 14629.049634                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          649                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          410                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          239                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001121                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   720.007048                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000384                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22592.019880                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11237.243396                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.813665                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   487.283761                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 17420.904592                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          666                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          492                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          174                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001209                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   748.476791                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23242.452271                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13928.263532                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.452764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   476.927442                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000842                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 11261.564070                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          598                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001389                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   736.629136                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17453.523736                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000365                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8172.724316                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.010135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   482.418449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000680                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 13935.639141                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          714                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          565                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001215                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   770.057032                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16826.964483                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11072.241870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.320040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   458.663970                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000701                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 16652.835134                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          833                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          687                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001314                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   774.566018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 19928.986641                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13921.271051                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   995.443612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   456.783618                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20482.096760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          422                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          155                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000998                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   723.624567                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 20003.588431                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16851.118098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   991.277547                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   463.347523                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000500                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14136.785162                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          532                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          387                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000915                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   734.570621                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19517.241893                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10766.392438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.845704                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   455.457368                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000452                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18602.836475                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          346                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          139                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000832                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   687.036818                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19738.174410                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13699.569987                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         187949                      
system.ruby.latency_hist_seqr::mean          9.285450                      
system.ruby.latency_hist_seqr::gmean         1.338933                      
system.ruby.latency_hist_seqr::stdev        45.291617                      
system.ruby.latency_hist_seqr            |      186774     99.37%     99.37% |        1038      0.55%     99.93% |          59      0.03%     99.96% |          12      0.01%     99.96% |          11      0.01%     99.97% |          55      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           187949                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11871                      
system.ruby.miss_latency_hist_seqr::mean   132.180355                      
system.ruby.miss_latency_hist_seqr::gmean   101.606783                      
system.ruby.miss_latency_hist_seqr::stdev   127.897381                      
system.ruby.miss_latency_hist_seqr       |       10696     90.10%     90.10% |        1038      8.74%     98.85% |          59      0.50%     99.34% |          12      0.10%     99.44% |          11      0.09%     99.54% |          55      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11871                      
system.ruby.network.average_flit_latency    29.329715                      
system.ruby.network.average_flit_network_latency    27.701159                      
system.ruby.network.average_flit_queueing_latency     1.628556                      
system.ruby.network.average_flit_vnet_latency |   31.226165                       |   27.026818                       |   23.745631                      
system.ruby.network.average_flit_vqueue_latency |    2.172868                       |    1.520636                       |    1.059973                      
system.ruby.network.average_hops             2.841458                      
system.ruby.network.average_packet_latency    29.745791                      
system.ruby.network.average_packet_network_latency    28.084412                      
system.ruby.network.average_packet_queueing_latency     1.661379                      
system.ruby.network.average_packet_vnet_latency |   28.089499                       |   29.375814                       |   23.745631                      
system.ruby.network.average_packet_vqueue_latency |    2.251690                       |    1.447434                       |    1.059973                      
system.ruby.network.avg_link_utilization     0.471018                      
system.ruby.network.avg_vc_load          |    0.071127     15.10%     15.10% |    0.013019      2.76%     17.86% |    0.002669      0.57%     18.43% |    0.002593      0.55%     18.98% |    0.002636      0.56%     19.54% |    0.002552      0.54%     20.08% |    0.002452      0.52%     20.60% |    0.002647      0.56%     21.17% |    0.248445     52.75%     73.91% |    0.035733      7.59%     81.50% |    0.012114      2.57%     84.07% |    0.009677      2.05%     86.12% |    0.008958      1.90%     88.03% |    0.008903      1.89%     89.92% |    0.008592      1.82%     91.74% |    0.008853      1.88%     93.62% |    0.024054      5.11%     98.73% |    0.001196      0.25%     98.98% |    0.000841      0.18%     99.16% |    0.000807      0.17%     99.33% |    0.000794      0.17%     99.50% |    0.000791      0.17%     99.67% |    0.000785      0.17%     99.83% |    0.000781      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.471018                      
system.ruby.network.ext_in_link_utilization       148825                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       148770                      
system.ruby.network.flit_network_latency |      981938                       |     2909464                       |      229644                      
system.ruby.network.flit_queueing_latency |       68328                       |      163698                       |       10251                      
system.ruby.network.flits_injected       |       31447     21.13%     21.13% |      107713     72.37%     93.50% |        9676      6.50%    100.00%
system.ruby.network.flits_injected::total       148836                      
system.ruby.network.flits_received       |       31446     21.14%     21.14% |      107651     72.36%     93.50% |        9671      6.50%    100.00%
system.ruby.network.flits_received::total       148768                      
system.ruby.network.int_link_utilization       422827                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      606677                       |      951982                       |      229644                      
system.ruby.network.packet_queueing_latency |       48632                       |       46907                       |       10251                      
system.ruby.network.packets_injected     |       21599     33.91%     33.91% |       32425     50.90%     84.81% |        9676     15.19%    100.00%
system.ruby.network.packets_injected::total        63700                      
system.ruby.network.packets_received     |       21598     33.92%     33.92% |       32407     50.89%     84.81% |        9671     15.19%    100.00%
system.ruby.network.packets_received::total        63676                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       102161                      
system.ruby.network.routers00.buffer_writes       102161                      
system.ruby.network.routers00.crossbar_activity       102161                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       102452                      
system.ruby.network.routers00.sw_output_arbiter_activity       102161                      
system.ruby.network.routers01.buffer_reads        48912                      
system.ruby.network.routers01.buffer_writes        48912                      
system.ruby.network.routers01.crossbar_activity        48912                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        49013                      
system.ruby.network.routers01.sw_output_arbiter_activity        48912                      
system.ruby.network.routers02.buffer_reads        35317                      
system.ruby.network.routers02.buffer_writes        35317                      
system.ruby.network.routers02.crossbar_activity        35317                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        35403                      
system.ruby.network.routers02.sw_output_arbiter_activity        35317                      
system.ruby.network.routers03.buffer_reads        26507                      
system.ruby.network.routers03.buffer_writes        26507                      
system.ruby.network.routers03.crossbar_activity        26502                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        26573                      
system.ruby.network.routers03.sw_output_arbiter_activity        26502                      
system.ruby.network.routers04.buffer_reads        59286                      
system.ruby.network.routers04.buffer_writes        59286                      
system.ruby.network.routers04.crossbar_activity        59284                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        59549                      
system.ruby.network.routers04.sw_output_arbiter_activity        59284                      
system.ruby.network.routers05.buffer_reads        24731                      
system.ruby.network.routers05.buffer_writes        24731                      
system.ruby.network.routers05.crossbar_activity        24730                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24750                      
system.ruby.network.routers05.sw_output_arbiter_activity        24730                      
system.ruby.network.routers06.buffer_reads        21002                      
system.ruby.network.routers06.buffer_writes        21002                      
system.ruby.network.routers06.crossbar_activity        21000                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        21037                      
system.ruby.network.routers06.sw_output_arbiter_activity        21000                      
system.ruby.network.routers07.buffer_reads        19235                      
system.ruby.network.routers07.buffer_writes        19235                      
system.ruby.network.routers07.crossbar_activity        19235                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        19400                      
system.ruby.network.routers07.sw_output_arbiter_activity        19235                      
system.ruby.network.routers08.buffer_reads        43551                      
system.ruby.network.routers08.buffer_writes        43551                      
system.ruby.network.routers08.crossbar_activity        43543                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        44590                      
system.ruby.network.routers08.sw_output_arbiter_activity        43543                      
system.ruby.network.routers09.buffer_reads        22387                      
system.ruby.network.routers09.buffer_writes        22387                      
system.ruby.network.routers09.crossbar_activity        22386                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        22457                      
system.ruby.network.routers09.sw_output_arbiter_activity        22386                      
system.ruby.network.routers10.buffer_reads        23549                      
system.ruby.network.routers10.buffer_writes        23549                      
system.ruby.network.routers10.crossbar_activity        23548                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        23667                      
system.ruby.network.routers10.sw_output_arbiter_activity        23548                      
system.ruby.network.routers11.buffer_reads        26019                      
system.ruby.network.routers11.buffer_writes        26019                      
system.ruby.network.routers11.crossbar_activity        26016                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        27483                      
system.ruby.network.routers11.sw_output_arbiter_activity        26016                      
system.ruby.network.routers12.buffer_reads        41042                      
system.ruby.network.routers12.buffer_writes        41042                      
system.ruby.network.routers12.crossbar_activity        41034                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        42945                      
system.ruby.network.routers12.sw_output_arbiter_activity        41034                      
system.ruby.network.routers13.buffer_reads        28788                      
system.ruby.network.routers13.buffer_writes        28788                      
system.ruby.network.routers13.crossbar_activity        28788                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        28965                      
system.ruby.network.routers13.sw_output_arbiter_activity        28788                      
system.ruby.network.routers14.buffer_reads        25849                      
system.ruby.network.routers14.buffer_writes        25849                      
system.ruby.network.routers14.crossbar_activity        25846                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        25985                      
system.ruby.network.routers14.sw_output_arbiter_activity        25846                      
system.ruby.network.routers15.buffer_reads        23309                      
system.ruby.network.routers15.buffer_writes        23309                      
system.ruby.network.routers15.crossbar_activity        23303                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        23759                      
system.ruby.network.routers15.sw_output_arbiter_activity        23303                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       187962                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      187962    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       187962                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    764750500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
