##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing/fixed_size

# Add circuits to list to sweep
circuit_list_add=single_wire.v

# Add architectures to list to sweep
arch_list_add=fixed_k6_frac_N8_22nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements_ap.txt

# Script parameters
script_params_common=-track_memory_usage --analytical_place --route --device "unnamed_device" --read_vpr_constraints ../../../../single_wire_fixed_io.xml

