<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE peripheralPage SYSTEM "_menu.dtd" >
<!-- adc0_mkl_dma.xml -->

<peripheralPage xmlns:xi="http://www.w3.org/2001/XInclude" name="_instance" description="Analogue to Digital Converter">

   <xi:include href="_default_instance.xml"/>

   <template><![CDATA[
      \t//! Base value for PCR (excluding MUX value)
      \tstatic constexpr uint32_t defaultPcrValue  = 0;\n\n
   ]]></template>
   
   <xi:include href="_mapPinsOption.xml"/>
   
   <choiceOption name="adc_cfg1_adiclk" description="Clock Source"
      toolTip="Selects the clock source for the module">
      <choice value="0" name="Bus clock" />
      <choice value="1" name="Alternate clock 2 (e.g. BUSCLK/2, IRC48MCLK)" />
      <choice value="2" name="Alternate clock (OSCERCLK)" />
      <choice value="3" name="Asynchronous clock (ADACK)" isDefault="true" />
   </choiceOption>

   <choiceOption name="adc_cfg1_adiv" description="Clock Divide Select"
      toolTip="Selects the divide ratio used by the ADC to generate the internal clock ADCK.">
      <choice value="0" name="Divide by 1" isDefault="true" />
      <choice value="1" name="Divide by 2" />
      <choice value="2" name="Divide by 4" />
      <choice value="3" name="Divide by 8" />
   </choiceOption>

   <floatOption name="adcInternalClock" 
      derived="true"
      constant="true"
      description="Frequency of Internal ADC clock"
      toolTip="Varies with ADLPC and ADHSC"
      value="2000000"
      origin="Internal ADC clock"
      units="Hz"/>

   <floatOption name="clockFrequency" 
      constant="true"
      description="Frequency of ADC clock"
      toolTip="Determined from clock source and prescaler"
      derived="true"
      units="Hz"/>

   <choiceOption name="adc_cfg1_mode" description="Conversion mode selection"
      toolTip="Selects the ADC resolution mode.">
      <choice value="0" name="8-bit single" />
      <choice value="1" name="12-bit single" />
      <choice value="2" name="10-bit single" isDefault="true" />
   </choiceOption>

   <binaryOption name="adc_cfg1_adlpc" description="Low-Power Configuration"
      toolTip="Adjust power consumption">
      <choice value="0" name="Normal power configuration." isDefault="true" />
      <choice value="1" name="Low-power configuration (reduced speed)" />
   </binaryOption>

   <binaryOption name="adc_cfg1_adlsmp" description="Sample Time Configuration"
      toolTip="Selects between different sample times based on the conversion mode selected\n
      Longer sample times are advantageous for high impedance sources and also reduces power consumption.">
      <choice value="0" name="Short sample time" isDefault="true" />
      <choice value="1" name="Long sample time" />
   </binaryOption>

   <choiceOption name="adc_cfg2_adlsts" description="Long Sample Time Select"
      toolTip="Selects between the extended sample times when long sample time is selected">
      <choice value="0" name="+20 ADCK cycles; 24 ADCK total" isDefault="true" />
      <choice value="1" name="+12 ADCK cycles; 16 ADCK total" />
      <choice value="2" name="+6 ADCK cycles; 10 ADCK total" />
      <choice value="3" name="+2 ADCK cycles; 6 ADCK total" />
   </choiceOption>

   <binaryOption name="adc_cfg2_adhsc" description="High-Speed Configuration"
      toolTip="Configures the ADC for high-speed clock operation by adding 2\n
         additional ADCK cycles to total conversion time">
      <choice value="0" name="Normal conversion sequence selected" isDefault="true" />
      <choice value="1" name="High-speed conversion sequence selected" />
   </binaryOption>

   <binaryOption name="adc_cfg2_adacken" description="Asynchronous Clock Output Enable"
      toolTip="Enables the ADC internal asynchronous clock source irrespective of ADC need.\n
         This reduces the initial delay at the start of a sequence of conversions.\n
	 It also allows use of the ADC internal clock as a clock source for other peripherals">
      <choice value="0" name="Asynchronous clock output disabled" isDefault="true" />
      <choice value="1" name="Asynchronous clock output enabled" />
   </binaryOption>

   <choiceOption name="adc_sc2_refsel" description="Voltage Reference Selection"
      toolTip="Selects the voltage reference source used for conversions.">
      <choice value="0" name="VRefH and VRefl" isDefault="true" />
      <choice value="1" name="Gnd and VrefOut(1.2V)" />
      <choice value="2" name="Reserved" />
      <choice value="3" name="Reserved" />
   </choiceOption>

   <choiceOption name="adc_sc2_compare" description="Compare function"
      toolTip="Enables comparison of ADC result with CV1 and CV2" >
      <choice value="0" name="Disabled" isDefault="true" />
      <choice value="1" name="ADC &lt; low" />
      <choice value="2" name="ADC &gt;= low" />
      <choice value="3" name="(ADC &lt; low) or (high &lt; ADC)" />
      <choice value="4" name="(low &lt; ADC &lt; high)" />
      <choice value="5" name="(low &lt;= ADC &lt;= high)" />
      <choice value="6" name="(ADC &lt;= low) or (high &lt;= ADC)" />
   </choiceOption>

   <intOption name="low_comparison_value" description="ADC low comparison value" 
      toolTip="Low value for ADC automatic comparison\n
         This value is assumed unsigned"
      min="0" max="0xFFFF"
      />
   
   <intOption name="high_comparison_value" description="ADC high comparison value" 
      toolTip="High value for ADC automatic comparison\n
         This value is assumed unsigned"
      min="0" max="0xFFFF"
      />
   
   <intOption name="adc_cv1" description="ADC CV1 value" 
      toolTip="CV1 threshold value\n
         Either low or high value" 
      constant="true" 
      derived="true" />
   <intOption name="adc_cv2" description="ADC CV2 value" 
      toolTip="CV2 threshold value\n
         Either low or high value"  
      constant="true" 
      derived="true" />
   
   <intOption name="adc_sc2_acfe"  description="Compare Function Enable"               
      toolTip="Enable comparison" 
      constant="true" 
      derived="true" />
   <intOption name="adc_sc2_acfgt" description="Compare Function Greater Than Enable"  
      toolTip="Greater-than enable" 
      constant="true" 
      derived="true" />
   <intOption name="adc_sc2_acren" description="Compare Function Range Enable"         
      toolTip="Compare using range" 
      constant="true" 
      derived="true" />
   
   <binaryOption name="adc_sc2_adtrg" description="Conversion Trigger Select"
      toolTip="Selects the type of trigger used for initiating a conversion">
      <choice value="0" name="Software trigger (write to SC1A)" isDefault="true" />
      <choice value="1" name="Hardware trigger (ADHWT source)" />
   </binaryOption>
   
   <category name="Advanced" description="Advanced Options" >
      <aliasOption key="/SIM/sim_sopt7_adc$(_instance)alttrgen"  constant="false" optional="true" />
      <aliasOption key="/SIM/sim_sopt7_adc$(_instance)pretrgsel" constant="false" optional="true"/>
      <aliasOption key="/SIM/sim_sopt7_adc$(_instance)trgsel"    constant="false" optional="true"/>
   </category>

   <xi:include href="_irqOption.xml"/>
      
   <template namespace="usbdm"><![CDATA[
   #ifndef USBDM_ADC_CLOCK_SOURCES_DEFINED
   #define USBDM_ADC_CLOCK_SOURCES_DEFINED
      \t/**
      \t * ADC input clock source.
      \t */
      \tenum AdcClockSource {
      \t   AdcClockSource_Bus      = ADC_CFG1_ADICLK(0), //!< Bus Clock
      \t   AdcClockSource_Busdiv2  = ADC_CFG1_ADICLK(1), //!< Bus Clock / 2
      \t   AdcClockSource_Alt      = ADC_CFG1_ADICLK(2), //!< Alternate clock (ALTCLK)
      \t   AdcClockSource_Asynch   = ADC_CFG1_ADICLK(3), //!< Asynchronous clock (ADACK Internal ADC clock source)
      \t   AdcClockSource_Default  = AdcClockSource_Asynch
      \t};
   #endif\n\n
   ]]></template>
   
   <template><![CDATA[
     \t/**
     \t *  Get input clock frequency for ADC
     \t *  
     \t *  @param adcClockSource Clock source chosen for ADC
     \t *
     \t *  @return Frequency in Hz
     \t */
     \tstatic unsigned getInputClockFrequency(AdcClockSource adcClockSource) {
     \t   switch (adcClockSource) {
     \t      case AdcClockSource_Bus:
     \t         return SystemBusClock;
     \t      case AdcClockSource_Busdiv2:
     \t         return SystemBusClock/2;
     \t      case AdcClockSource_Alt:
     \t         return  Osc0Info::getOscerClock();;
     \t      case AdcClockSource_Asynch:
     \t         return 2000000; // Actually varies with ADLPC/ADHSC
     \t      default:
     \t         return 0;
     \t         break;
     \t   }
     \t}\n\n
     
     \t/**
     \t *  Get input clock frequency for ADC
     \t *
     \t *  @return Frequency in Hz
     \t */
     \tstatic unsigned getInputClockFrequency() {
     \t   return getInputClockFrequency((AdcClockSource)(adc().CFG1 & ADC_CFG1_ADICLK_MASK));
     \t}\n\n
   ]]></template>
   
   <template><![CDATA[
     \t//! Default value for ADCx_CFG1 register
     \tstatic constexpr uint32_t cfg1  = 
     \t    ADC_CFG1_ADICLK($(adc_cfg1_adiclk))|
     \t    ADC_CFG1_MODE($(adc_cfg1_mode))|
     \t    ADC_CFG1_ADLSMP($(adc_cfg1_adlsmp))|
     \t    ADC_CFG1_ADIV($(adc_cfg1_adiv))|
     \t    ADC_CFG1_ADLPC($(adc_cfg1_adlpc));\n\n
     
     \t//! Default value for ADCx_CFG2 register
     \t static constexpr uint32_t cfg2  = 
     \t    ADC_CFG2_MUXSEL_MASK | // Choose 'b' channels
     \t    ADC_CFG2_ADLSTS($(adc_cfg2_adlsts))|
     \t    ADC_CFG2_ADHSC($(adc_cfg2_adhsc))|
     \t    ADC_CFG2_ADACKEN($(adc_cfg2_adacken));\n\n
     
     \t//! Default value for ADCx_SC2 register
     \tstatic constexpr uint32_t sc2  =
     \t    ADC_SC2_ACFE($(adc_sc2_acfe))|
     \t    ADC_SC2_ACFGT($(adc_sc2_acfgt))|
     \t    ADC_SC2_ACREN($(adc_sc2_acren))|
     \t    ADC_SC2_REFSEL($(adc_sc2_refsel))|
     \t    ADC_SC2_ADTRG($(adc_sc2_adtrg));\n\n
     
     \t//! Default value for ADCx_CV1 register
     \tstatic constexpr uint32_t cv1  = $(adc_cv1);\n\n
     
     \t//! Default value for ADCx_CV2 register
     \tstatic constexpr uint32_t cv2  = $(adc_cv2);\n\n
     
   ]]></template>
   
   <signals/>
   
   <xi:include href="_clockOption.xml"/>
      
   <validate
      class="net.sourceforge.usbdm.deviceEditor.validators.AdcValidate">
   </validate>

   <projectActionList id = "adc_files" >
      <copy source="Project_Headers/adc.h"                    target="Project_Headers/adc.h"                    overwrite="true"  derived="true" />
      <copy source="Snippets/analogue-comparison-example.cpp" target="Snippets/analogue-comparison-example.cpp" overwrite="true"  derived="true" />
      <copy source="Snippets/analogue-example.cpp"            target="Snippets/analogue-example.cpp"            overwrite="true"  derived="true" />
      <copy source="Snippets/analogue-interrupt-example.cpp"  target="Snippets/analogue-interrupt-example.cpp"  overwrite="true"  derived="true" />
      <copy source="Snippets/analogue-joystick-example.cpp"   target="Snippets/analogue-joystick-example.cpp"   overwrite="true"  derived="true" />
   </projectActionList>
   
</peripheralPage>
