--------------------------------------------------------------------------------
Release 5.1.03i - Trace F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

C:/xilinx/bin/nt/trce.exe -quiet -e 3 -l 3 -xml cpu cpu.ncd -o cpu.twr cpu.pcf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,speed:             xc2s50e,-6 (PRODUCTION 1.16 2002-11-01)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------


================================================================================
Timing constraint: TS_CLK_FULL = PERIOD TIMEGRP "CLK_GRP"  28 nS   HIGH 50.000000 % ;

 103825 items analyzed, 0 timing errors detected.
 Minimum period is  28.000ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.000|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 103825 paths, 0 nets, and 2658 connections (98.7% coverage)

Design statistics:
   Minimum period:  28.000ns (Maximum frequency:  35.714MHz)


Analysis completed Mon Mar 31 17:42:06 2003
--------------------------------------------------------------------------------

