xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl"
vio_0.vhd,vhdl,xil_defaultlib,../../../../UART_Com.srcs/sources_1/ip/vio_0/sim/vio_0.vhd,incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../UART_Com.srcs/sources_1/ip/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
