INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_unpipelined_mac/fp_unpipelined_mac.srcs/sources_1/new/fp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_unpipelined_mac/fp_unpipelined_mac.srcs/sources_1/new/fp_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_unpipelined_mac/fp_unpipelined_mac.srcs/sources_1/new/fp_multipiler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_unpipelined_mac/fp_unpipelined_mac.srcs/sim_1/new/tb_fp_mac_unpipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_unpipelined_mac/fp_unpipelined_mac.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
