
generated	/home/shetals/TACAS2018/Benchmarks/miscBenchmarks/moreBenchmarks_in_verilog/bobtuint28neg_all_bit_differing_from_cycle.v	prolient	arbitrary_boolean_combinations	2991	205	417	externally-supplied	506.356110	2988	1	404.287811	2789	1	0.036098	4	0	833	2027	2217	1302	251569	13	1323	23984	4744	12571	1314
