Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 60a2deef3eae423398e7de07c0faada1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_Gyro' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rx_en' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Enable' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_10
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.Clk_division0
Compiling module xil_defaultlib.Clk_division1
Compiling module xil_defaultlib.Gyro_driver
Compiling module xil_defaultlib.Clk_UART
Compiling module xil_defaultlib.UART_Tx
Compiling module xil_defaultlib.UART_Rx
Compiling module xil_defaultlib.UART_Driver
Compiling module xil_defaultlib.UART_send
Compiling module xil_defaultlib.IIC
Compiling module xil_defaultlib.Gyro_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
