$date
	Wed Aug 25 17:54:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_mixColumns_MODIF $end
$var wire 128 ! o [127:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 128 % i [127:0] $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 & reset $end
$var wire 128 ' state [127:0] $end
$var wire 128 ( state_out_comb [127:0] $end
$var reg 1 " done $end
$var reg 128 ) state_out [127:0] $end
$var integer 32 * index [31:0] $end
$scope function MultiplyByThree $end
$var reg 8 + MultiplyByThree [7:0] $end
$var reg 8 , x [7:0] $end
$upscope $end
$scope function MultiplyByTwo $end
$var reg 8 - MultiplyByTwo [7:0] $end
$var reg 8 . x [7:0] $end
$upscope $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$upscope $end
$scope task enableEnable $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$scope task test_mixColumns $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11100111 .
b11010101 -
b11100111 ,
b110010 +
bx *
b0 )
b11001110101000110110110101000111110111010111100101001010101101010101100101110100001111101001111100001000110000010110111111111010 (
b11100111110100001100101010111010010100011011011101110000110011010000010011100001011000000000100110001100111000000101001101100011 '
x&
b11100111110100001100101010111010010100011011011101110000110011010000010011100001011000000000100110001100111000000101001101100011 %
x$
0#
0"
b0 !
$end
#10000
1#
#12000
1&
#20000
0#
#30000
b10000 *
1#
#32000
0&
#40000
0#
#50000
1#
#52000
1$
#60000
0#
#70000
1"
b11001110101000110110110101000111110111010111100101001010101101010101100101110100001111101001111100001000110000010110111111111010 !
b11001110101000110110110101000111110111010111100101001010101101010101100101110100001111101001111100001000110000010110111111111010 )
b10000 *
1#
#72000
0$
#74000
1$
