ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
  20              		.align	1
  21              		.thumb
  22              		.thumb_func
  23              		.type	CyPmHibSlpSaveSet, %function
  24              	CyPmHibSlpSaveSet:
  25              	.LFB12:
  26              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 6.0
   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2018, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 2


  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  80:Generated_Source\PSoC5/cyPm.c **** 
  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
  88:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 3


  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 145:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 4


 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 5


 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 6


 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 7


 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 8


 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 9


 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 486:Generated_Source\PSoC5/cyPm.c **** }
 487:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 10


 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 11


 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 12


 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 13


 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 708:Generated_Source\PSoC5/cyPm.c **** }
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 14


 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 15


 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 16


 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 17


 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 18


 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 19


1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1057:Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 20


1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
1098:Generated_Source\PSoC5/cyPm.c **** }
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 21


1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 22


1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 23


1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1255:Generated_Source\PSoC5/cyPm.c **** }
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 24


1286:Generated_Source\PSoC5/cyPm.c **** {
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
1303:Generated_Source\PSoC5/cyPm.c **** }
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 25


1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
1387:Generated_Source\PSoC5/cyPm.c ****     
1388:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1389:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.wakeupTrim3 = CY_PM_PWRSYS_WAKE_TR3_REG;
1390:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
1393:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
1394:Generated_Source\PSoC5/cyPm.c ****     
1395:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1396:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = CY_PM_PWRSYS_WAKE_TR3;
1397:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1398:Generated_Source\PSoC5/cyPm.c **** }
1399:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 26


1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1402:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1403:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1404:Generated_Source\PSoC5/cyPm.c **** *
1405:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1406:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1407:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1408:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1409:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1410:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1411:Generated_Source\PSoC5/cyPm.c **** *
1412:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1413:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1414:Generated_Source\PSoC5/cyPm.c **** {
1415:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1416:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
1417:Generated_Source\PSoC5/cyPm.c **** 
1418:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1419:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1420:Generated_Source\PSoC5/cyPm.c **** 
1421:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1422:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1423:Generated_Source\PSoC5/cyPm.c ****     {
1424:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1425:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
1426:Generated_Source\PSoC5/cyPm.c ****     }
1427:Generated_Source\PSoC5/cyPm.c **** 
1428:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1429:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1430:Generated_Source\PSoC5/cyPm.c ****     {
1431:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1432:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
1433:Generated_Source\PSoC5/cyPm.c ****     }
1434:Generated_Source\PSoC5/cyPm.c **** 
1435:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1436:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c **** 
1439:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1440:Generated_Source\PSoC5/cyPm.c ****     {
1441:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1442:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1443:Generated_Source\PSoC5/cyPm.c ****     }
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1447:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1448:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
1450:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
1451:Generated_Source\PSoC5/cyPm.c **** 
1452:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1453:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = cyPmBackup.wakeupTrim3;
1454:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1455:Generated_Source\PSoC5/cyPm.c **** }
1456:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 27


1457:Generated_Source\PSoC5/cyPm.c **** 
1458:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1459:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1460:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1461:Generated_Source\PSoC5/cyPm.c **** *
1462:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1463:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1464:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1465:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1466:Generated_Source\PSoC5/cyPm.c **** *
1467:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1468:Generated_Source\PSoC5/cyPm.c **** *
1469:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1470:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1471:Generated_Source\PSoC5/cyPm.c **** *
1472:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1473:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1474:Generated_Source\PSoC5/cyPm.c **** {
1475:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1476:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1477:Generated_Source\PSoC5/cyPm.c **** 
1478:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1479:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
1480:Generated_Source\PSoC5/cyPm.c **** 
1481:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1482:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1483:Generated_Source\PSoC5/cyPm.c ****     {
1484:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1485:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1486:Generated_Source\PSoC5/cyPm.c ****         {
1487:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1490:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1491:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c ****     else
1494:Generated_Source\PSoC5/cyPm.c ****     {
1495:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1496:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1497:Generated_Source\PSoC5/cyPm.c ****         {
1498:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1499:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1500:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1501:Generated_Source\PSoC5/cyPm.c **** 
1502:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1503:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1504:Generated_Source\PSoC5/cyPm.c ****     }
1505:Generated_Source\PSoC5/cyPm.c **** }
1506:Generated_Source\PSoC5/cyPm.c **** 
1507:Generated_Source\PSoC5/cyPm.c **** 
1508:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1509:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1510:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1511:Generated_Source\PSoC5/cyPm.c **** *
1512:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1513:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 28


1514:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1515:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1516:Generated_Source\PSoC5/cyPm.c **** *
1517:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1518:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1519:Generated_Source\PSoC5/cyPm.c **** {
1520:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1521:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1522:Generated_Source\PSoC5/cyPm.c ****     {
1523:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1524:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
1525:Generated_Source\PSoC5/cyPm.c ****     }
1526:Generated_Source\PSoC5/cyPm.c **** 
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1531:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1532:Generated_Source\PSoC5/cyPm.c **** }
1533:Generated_Source\PSoC5/cyPm.c **** 
1534:Generated_Source\PSoC5/cyPm.c **** 
1535:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1536:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1537:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1538:Generated_Source\PSoC5/cyPm.c **** *
1539:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1540:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1541:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1542:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1543:Generated_Source\PSoC5/cyPm.c **** *
1544:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1545:Generated_Source\PSoC5/cyPm.c **** *
1546:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1547:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1548:Generated_Source\PSoC5/cyPm.c **** *
1549:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1550:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1551:Generated_Source\PSoC5/cyPm.c **** {
1552:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1553:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1554:Generated_Source\PSoC5/cyPm.c **** 
1555:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1556:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
1557:Generated_Source\PSoC5/cyPm.c **** 
1558:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1559:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1560:Generated_Source\PSoC5/cyPm.c ****     {
1561:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1562:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1563:Generated_Source\PSoC5/cyPm.c ****         {
1564:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1567:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1568:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 29


1571:Generated_Source\PSoC5/cyPm.c ****     {
1572:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1573:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1574:Generated_Source\PSoC5/cyPm.c ****         {
1575:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1576:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1577:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1578:Generated_Source\PSoC5/cyPm.c **** 
1579:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1580:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1581:Generated_Source\PSoC5/cyPm.c ****     }
1582:Generated_Source\PSoC5/cyPm.c **** }
1583:Generated_Source\PSoC5/cyPm.c **** 
1584:Generated_Source\PSoC5/cyPm.c **** 
1585:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1586:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1587:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1588:Generated_Source\PSoC5/cyPm.c **** *
1589:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1590:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1591:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1592:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1593:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1594:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1595:Generated_Source\PSoC5/cyPm.c **** *
1596:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1597:Generated_Source\PSoC5/cyPm.c **** *  No
1598:Generated_Source\PSoC5/cyPm.c **** *
1599:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1600:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1601:Generated_Source\PSoC5/cyPm.c **** {
  27              		.loc 1 1601 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
1602:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  42              		.loc 1 1603 0
  43 0004 DFF8A4B1 		ldr	fp, .L5+92
  44 0008 514B     		ldr	r3, .L5
  45 000a 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  46              		.loc 1 1604 0
  47 000e DFF8A0A1 		ldr	r10, .L5+96
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  48              		.loc 1 1603 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 30


  49 0012 9A72     		strb	r2, [r3, #10]
  50              		.loc 1 1604 0
  51 0014 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
1610:Generated_Source\PSoC5/cyPm.c **** 
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
1618:Generated_Source\PSoC5/cyPm.c **** 
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
  52              		.loc 1 1623 0
  53 0018 DFF89891 		ldr	r9, .L5+100
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  54              		.loc 1 1604 0
  55 001c DA72     		strb	r2, [r3, #11]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  56              		.loc 1 1605 0
  57 001e 4D4A     		ldr	r2, .L5+4
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
  58              		.loc 1 1624 0
  59 0020 DFF89481 		ldr	r8, .L5+104
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  60              		.loc 1 1605 0
  61 0024 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1625:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
  62              		.loc 1 1625 0
  63 0026 DFF894C1 		ldr	ip, .L5+108
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  64              		.loc 1 1605 0
  65 002a 1A73     		strb	r2, [r3, #12]
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  66              		.loc 1 1606 0
  67 002c 4A4A     		ldr	r2, .L5+8
1626:Generated_Source\PSoC5/cyPm.c **** 
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
  68              		.loc 1 1627 0
  69 002e DFF890E1 		ldr	lr, .L5+112
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  70              		.loc 1 1606 0
  71 0032 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
  72              		.loc 1 1628 0
  73 0034 494F     		ldr	r7, .L5+12
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  74              		.loc 1 1606 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 31


  75 0036 5A73     		strb	r2, [r3, #13]
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  76              		.loc 1 1607 0
  77 0038 494A     		ldr	r2, .L5+16
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
  78              		.loc 1 1629 0
  79 003a 4A4E     		ldr	r6, .L5+20
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  80              		.loc 1 1607 0
  81 003c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
  82              		.loc 1 1630 0
  83 003e 4A4D     		ldr	r5, .L5+24
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  84              		.loc 1 1607 0
  85 0040 9A73     		strb	r2, [r3, #14]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  86              		.loc 1 1608 0
  87 0042 4A4A     		ldr	r2, .L5+28
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
  88              		.loc 1 1631 0
  89 0044 4A4C     		ldr	r4, .L5+32
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  90              		.loc 1 1608 0
  91 0046 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
  92              		.loc 1 1632 0
  93 0048 4A48     		ldr	r0, .L5+36
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  94              		.loc 1 1608 0
  95 004a DA73     		strb	r2, [r3, #15]
1609:Generated_Source\PSoC5/cyPm.c **** 
  96              		.loc 1 1609 0
  97 004c 4A4A     		ldr	r2, .L5+40
1633:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
1634:Generated_Source\PSoC5/cyPm.c **** 
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
  98              		.loc 1 1637 0
  99 004e 4149     		ldr	r1, .L5+4
1609:Generated_Source\PSoC5/cyPm.c **** 
 100              		.loc 1 1609 0
 101 0050 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 102              		.loc 1 1638 0
 103 0052 0131     		adds	r1, r1, #1
1609:Generated_Source\PSoC5/cyPm.c **** 
 104              		.loc 1 1609 0
 105 0054 1A74     		strb	r2, [r3, #16]
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 106              		.loc 1 1611 0
 107 0056 494A     		ldr	r2, .L5+44
 108 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 109 005a 5A74     		strb	r2, [r3, #17]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 110              		.loc 1 1612 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 32


 111 005c 484A     		ldr	r2, .L5+48
 112 005e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 113 0060 9A74     		strb	r2, [r3, #18]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 114              		.loc 1 1613 0
 115 0062 484A     		ldr	r2, .L5+52
 116 0064 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 117 0066 DA74     		strb	r2, [r3, #19]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 118              		.loc 1 1614 0
 119 0068 474A     		ldr	r2, .L5+56
 120 006a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 121 006c 1A75     		strb	r2, [r3, #20]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 122              		.loc 1 1615 0
 123 006e 474A     		ldr	r2, .L5+60
 124 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 125 0072 5A75     		strb	r2, [r3, #21]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 126              		.loc 1 1616 0
 127 0074 464A     		ldr	r2, .L5+64
 128 0076 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 129 0078 9A75     		strb	r2, [r3, #22]
1617:Generated_Source\PSoC5/cyPm.c **** 
 130              		.loc 1 1617 0
 131 007a 464A     		ldr	r2, .L5+68
 132 007c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 133 007e DA75     		strb	r2, [r3, #23]
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 134              		.loc 1 1619 0
 135 0080 454A     		ldr	r2, .L5+72
 136 0082 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 137 0084 1A76     		strb	r2, [r3, #24]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 138              		.loc 1 1620 0
 139 0086 454A     		ldr	r2, .L5+76
 140 0088 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 141 008a 5A76     		strb	r2, [r3, #25]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 142              		.loc 1 1621 0
 143 008c 444A     		ldr	r2, .L5+80
 144 008e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 145 0090 9A76     		strb	r2, [r3, #26]
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 146              		.loc 1 1622 0
 147 0092 444A     		ldr	r2, .L5+84
 148 0094 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 149 0096 DA76     		strb	r2, [r3, #27]
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 150              		.loc 1 1623 0
 151 0098 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
 152 009c 1A77     		strb	r2, [r3, #28]
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 153              		.loc 1 1624 0
 154 009e 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 155 00a2 5A77     		strb	r2, [r3, #29]
1625:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 33


 156              		.loc 1 1625 0
 157 00a4 9CF80020 		ldrb	r2, [ip]	@ zero_extendqisi2
 158 00a8 9A77     		strb	r2, [r3, #30]
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 159              		.loc 1 1627 0
 160 00aa 9EF80020 		ldrb	r2, [lr]	@ zero_extendqisi2
 161 00ae DA77     		strb	r2, [r3, #31]
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 162              		.loc 1 1628 0
 163 00b0 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 164 00b2 83F82020 		strb	r2, [r3, #32]
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 165              		.loc 1 1629 0
 166 00b6 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 167 00b8 83F82120 		strb	r2, [r3, #33]
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 168              		.loc 1 1630 0
 169 00bc 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 170 00be 83F82220 		strb	r2, [r3, #34]
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 171              		.loc 1 1631 0
 172 00c2 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 173 00c4 83F82320 		strb	r2, [r3, #35]
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 174              		.loc 1 1632 0
 175 00c8 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 176 00ca 83F82420 		strb	r2, [r3, #36]
1633:Generated_Source\PSoC5/cyPm.c **** 
 177              		.loc 1 1633 0
 178 00ce 364A     		ldr	r2, .L5+88
 179 00d0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 180 00d2 83F82520 		strb	r2, [r3, #37]
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 181              		.loc 1 1635 0
 182 00d6 0022     		movs	r2, #0
 183 00d8 8BF80020 		strb	r2, [fp]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 184              		.loc 1 1636 0
 185 00dc 8AF80020 		strb	r2, [r10]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 186              		.loc 1 1637 0
 187 00e0 01F8012C 		strb	r2, [r1, #-1]
 188              		.loc 1 1638 0
 189 00e4 0A70     		strb	r2, [r1]
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 190              		.loc 1 1639 0
 191 00e6 8A70     		strb	r2, [r1, #2]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 192              		.loc 1 1640 0
 193 00e8 0A71     		strb	r2, [r1, #4]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 194              		.loc 1 1641 0
 195 00ea 8A71     		strb	r2, [r1, #6]
1642:Generated_Source\PSoC5/cyPm.c **** 
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 196              		.loc 1 1643 0
 197 00ec 0A73     		strb	r2, [r1, #12]
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 34


1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 198              		.loc 1 1644 0
 199 00ee 8A73     		strb	r2, [r1, #14]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 200              		.loc 1 1645 0
 201 00f0 CA73     		strb	r2, [r1, #15]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 202              		.loc 1 1646 0
 203 00f2 0A74     		strb	r2, [r1, #16]
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 204              		.loc 1 1647 0
 205 00f4 8A74     		strb	r2, [r1, #18]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 206              		.loc 1 1648 0
 207 00f6 0A75     		strb	r2, [r1, #20]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 208              		.loc 1 1649 0
 209 00f8 8A75     		strb	r2, [r1, #22]
1650:Generated_Source\PSoC5/cyPm.c **** 
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 210              		.loc 1 1651 0
 211 00fa 0A77     		strb	r2, [r1, #28]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 212              		.loc 1 1652 0
 213 00fc 8A77     		strb	r2, [r1, #30]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 214              		.loc 1 1653 0
 215 00fe CA77     		strb	r2, [r1, #31]
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 216              		.loc 1 1654 0
 217 0100 81F82020 		strb	r2, [r1, #32]
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 218              		.loc 1 1655 0
 219 0104 89F80020 		strb	r2, [r9]
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 220              		.loc 1 1656 0
 221 0108 88F80020 		strb	r2, [r8]
1657:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 222              		.loc 1 1657 0
 223 010c 8CF80020 		strb	r2, [ip]
1658:Generated_Source\PSoC5/cyPm.c **** 
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 224              		.loc 1 1659 0
 225 0110 8EF80020 		strb	r2, [lr]
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 226              		.loc 1 1660 0
 227 0114 3A70     		strb	r2, [r7]
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 228              		.loc 1 1661 0
 229 0116 3270     		strb	r2, [r6]
1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 230              		.loc 1 1662 0
 231 0118 2A70     		strb	r2, [r5]
1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 232              		.loc 1 1663 0
 233 011a 2270     		strb	r2, [r4]
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 35


 234              		.loc 1 1664 0
 235 011c 0270     		strb	r2, [r0]
1665:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 236              		.loc 1 1665 0
 237 011e 81F83620 		strb	r2, [r1, #54]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 238              		.loc 1 1652 0
 239 0122 1E31     		adds	r1, r1, #30
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c **** 
1668:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1669:Generated_Source\PSoC5/cyPm.c **** 
1670:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1671:Generated_Source\PSoC5/cyPm.c **** 
1672:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1673:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1674:Generated_Source\PSoC5/cyPm.c ****         {
1675:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1676:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1680:Generated_Source\PSoC5/cyPm.c **** 
1681:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1682:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1683:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1686:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1687:Generated_Source\PSoC5/cyPm.c ****         }
1688:Generated_Source\PSoC5/cyPm.c ****         else
1689:Generated_Source\PSoC5/cyPm.c ****         {
1690:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1691:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1692:Generated_Source\PSoC5/cyPm.c ****         }
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1695:Generated_Source\PSoC5/cyPm.c **** 
1696:Generated_Source\PSoC5/cyPm.c **** 
1697:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1698:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1699:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1700:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1701:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 240              		.loc 1 1701 0
 241 0124 A1F5B851 		sub	r1, r1, #5888
 242 0128 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 243 012a 02F00802 		and	r2, r2, #8
 244 012e 02F0FF00 		and	r0, r2, #255
 245 0132 42B1     		cbz	r2, .L2
1702:Generated_Source\PSoC5/cyPm.c ****     {
1703:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 246              		.loc 1 1703 0
 247 0134 0122     		movs	r2, #1
 248 0136 83F82F20 		strb	r2, [r3, #47]
1704:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 249              		.loc 1 1704 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 36


 250 013a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 251 013c 03F0F703 		and	r3, r3, #247
 252 0140 0B70     		strb	r3, [r1]
 253 0142 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 254              	.L2:
1705:Generated_Source\PSoC5/cyPm.c ****     }
1706:Generated_Source\PSoC5/cyPm.c ****     else
1707:Generated_Source\PSoC5/cyPm.c ****     {
1708:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 255              		.loc 1 1708 0
 256 0146 83F82F00 		strb	r0, [r3, #47]
 257 014a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 258              	.L6:
 259 014e 00BF     		.align	2
 260              	.L5:
 261 0150 00000000 		.word	.LANCHOR0
 262 0154 035A0040 		.word	1073764867
 263 0158 045A0040 		.word	1073764868
 264 015c 325A0040 		.word	1073764914
 265 0160 065A0040 		.word	1073764870
 266 0164 335A0040 		.word	1073764915
 267 0168 345A0040 		.word	1073764916
 268 016c 085A0040 		.word	1073764872
 269 0170 365A0040 		.word	1073764918
 270 0174 385A0040 		.word	1073764920
 271 0178 0A5A0040 		.word	1073764874
 272 017c 105A0040 		.word	1073764880
 273 0180 125A0040 		.word	1073764882
 274 0184 135A0040 		.word	1073764883
 275 0188 145A0040 		.word	1073764884
 276 018c 165A0040 		.word	1073764886
 277 0190 185A0040 		.word	1073764888
 278 0194 1A5A0040 		.word	1073764890
 279 0198 205A0040 		.word	1073764896
 280 019c 225A0040 		.word	1073764898
 281 01a0 235A0040 		.word	1073764899
 282 01a4 245A0040 		.word	1073764900
 283 01a8 3A5A0040 		.word	1073764922
 284 01ac 005A0040 		.word	1073764864
 285 01b0 025A0040 		.word	1073764866
 286 01b4 265A0040 		.word	1073764902
 287 01b8 285A0040 		.word	1073764904
 288 01bc 2A5A0040 		.word	1073764906
 289 01c0 305A0040 		.word	1073764912
 290              		.cfi_endproc
 291              	.LFE12:
 292              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 293              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 294              		.align	1
 295              		.thumb
 296              		.thumb_func
 297              		.type	CyPmHibSlpRestore, %function
 298              	CyPmHibSlpRestore:
 299              	.LFB13:
1709:Generated_Source\PSoC5/cyPm.c ****     }
1710:Generated_Source\PSoC5/cyPm.c **** }
1711:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 37


1712:Generated_Source\PSoC5/cyPm.c **** 
1713:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1714:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1715:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1716:Generated_Source\PSoC5/cyPm.c **** *
1717:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1718:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1719:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1720:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1721:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1722:Generated_Source\PSoC5/cyPm.c **** *
1723:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1724:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1725:Generated_Source\PSoC5/cyPm.c **** {
 300              		.loc 1 1725 0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		@ link register save eliminated.
1726:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 305              		.loc 1 1727 0
 306 0000 2D4B     		ldr	r3, .L9
 307 0002 2E4A     		ldr	r2, .L9+4
 308 0004 997A     		ldrb	r1, [r3, #10]	@ zero_extendqisi2
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
1734:Generated_Source\PSoC5/cyPm.c **** 
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 309              		.loc 1 1740 0
 310 0006 1832     		adds	r2, r2, #24
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 311              		.loc 1 1727 0
 312 0008 02F8181C 		strb	r1, [r2, #-24]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 313              		.loc 1 1728 0
 314 000c D97A     		ldrb	r1, [r3, #11]	@ zero_extendqisi2
 315 000e 02F8161C 		strb	r1, [r2, #-22]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 316              		.loc 1 1729 0
 317 0012 197B     		ldrb	r1, [r3, #12]	@ zero_extendqisi2
 318 0014 02F8151C 		strb	r1, [r2, #-21]
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 319              		.loc 1 1730 0
 320 0018 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 321 001a 02F8141C 		strb	r1, [r2, #-20]
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 322              		.loc 1 1731 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 38


 323 001e 997B     		ldrb	r1, [r3, #14]	@ zero_extendqisi2
 324 0020 02F8121C 		strb	r1, [r2, #-18]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 325              		.loc 1 1732 0
 326 0024 D97B     		ldrb	r1, [r3, #15]	@ zero_extendqisi2
 327 0026 02F8101C 		strb	r1, [r2, #-16]
1733:Generated_Source\PSoC5/cyPm.c **** 
 328              		.loc 1 1733 0
 329 002a 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
 330 002c 02F80E1C 		strb	r1, [r2, #-14]
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 331              		.loc 1 1735 0
 332 0030 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
 333 0032 02F8081C 		strb	r1, [r2, #-8]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 334              		.loc 1 1736 0
 335 0036 997C     		ldrb	r1, [r3, #18]	@ zero_extendqisi2
 336 0038 02F8061C 		strb	r1, [r2, #-6]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 337              		.loc 1 1737 0
 338 003c D97C     		ldrb	r1, [r3, #19]	@ zero_extendqisi2
 339 003e 02F8051C 		strb	r1, [r2, #-5]
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 340              		.loc 1 1738 0
 341 0042 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 342 0044 02F8041C 		strb	r1, [r2, #-4]
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 343              		.loc 1 1739 0
 344 0048 597D     		ldrb	r1, [r3, #21]	@ zero_extendqisi2
 345 004a 02F8021C 		strb	r1, [r2, #-2]
 346              		.loc 1 1740 0
 347 004e 997D     		ldrb	r1, [r3, #22]	@ zero_extendqisi2
 348 0050 1170     		strb	r1, [r2]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 349              		.loc 1 1741 0
 350 0052 D97D     		ldrb	r1, [r3, #23]	@ zero_extendqisi2
 351 0054 9170     		strb	r1, [r2, #2]
1742:Generated_Source\PSoC5/cyPm.c **** 
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 352              		.loc 1 1743 0
 353 0056 197E     		ldrb	r1, [r3, #24]	@ zero_extendqisi2
 354 0058 1172     		strb	r1, [r2, #8]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 355              		.loc 1 1744 0
 356 005a 597E     		ldrb	r1, [r3, #25]	@ zero_extendqisi2
 357 005c 9172     		strb	r1, [r2, #10]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 358              		.loc 1 1745 0
 359 005e 997E     		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 360 0060 D172     		strb	r1, [r2, #11]
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 361              		.loc 1 1746 0
 362 0062 D97E     		ldrb	r1, [r3, #27]	@ zero_extendqisi2
 363 0064 1173     		strb	r1, [r2, #12]
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 364              		.loc 1 1747 0
 365 0066 197F     		ldrb	r1, [r3, #28]	@ zero_extendqisi2
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 39


 366 0068 9173     		strb	r1, [r2, #14]
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 367              		.loc 1 1748 0
 368 006a 597F     		ldrb	r1, [r3, #29]	@ zero_extendqisi2
 369 006c 1174     		strb	r1, [r2, #16]
1749:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 370              		.loc 1 1749 0
 371 006e 997F     		ldrb	r1, [r3, #30]	@ zero_extendqisi2
 372 0070 9174     		strb	r1, [r2, #18]
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 373              		.loc 1 1751 0
 374 0072 D97F     		ldrb	r1, [r3, #31]	@ zero_extendqisi2
 375 0074 1176     		strb	r1, [r2, #24]
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 376              		.loc 1 1752 0
 377 0076 93F82010 		ldrb	r1, [r3, #32]	@ zero_extendqisi2
 378 007a 9176     		strb	r1, [r2, #26]
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 379              		.loc 1 1753 0
 380 007c 93F82110 		ldrb	r1, [r3, #33]	@ zero_extendqisi2
 381 0080 D176     		strb	r1, [r2, #27]
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 382              		.loc 1 1754 0
 383 0082 93F82210 		ldrb	r1, [r3, #34]	@ zero_extendqisi2
 384 0086 1177     		strb	r1, [r2, #28]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 385              		.loc 1 1755 0
 386 0088 93F82310 		ldrb	r1, [r3, #35]	@ zero_extendqisi2
 387 008c 9177     		strb	r1, [r2, #30]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 388              		.loc 1 1756 0
 389 008e 93F82410 		ldrb	r1, [r3, #36]	@ zero_extendqisi2
 390 0092 82F82010 		strb	r1, [r2, #32]
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 391              		.loc 1 1757 0
 392 0096 93F82510 		ldrb	r1, [r3, #37]	@ zero_extendqisi2
 393 009a 82F82210 		strb	r1, [r2, #34]
1758:Generated_Source\PSoC5/cyPm.c **** 
1759:Generated_Source\PSoC5/cyPm.c **** 
1760:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1763:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1764:Generated_Source\PSoC5/cyPm.c ****         {
1765:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1766:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1767:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1768:Generated_Source\PSoC5/cyPm.c **** 
1769:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1770:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1771:Generated_Source\PSoC5/cyPm.c ****         }
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1774:Generated_Source\PSoC5/cyPm.c **** 
1775:Generated_Source\PSoC5/cyPm.c **** 
1776:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 40


1777:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 394              		.loc 1 1777 0
 395 009e 93F82F30 		ldrb	r3, [r3, #47]	@ zero_extendqisi2
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 396              		.loc 1 1757 0
 397 00a2 2232     		adds	r2, r2, #34
 398              		.loc 1 1777 0
 399 00a4 012B     		cmp	r3, #1
 400 00a6 06D1     		bne	.L7
1778:Generated_Source\PSoC5/cyPm.c ****     {
1779:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 401              		.loc 1 1779 0
 402 00a8 A2F5B852 		sub	r2, r2, #5888
 403 00ac 183A     		subs	r2, r2, #24
 404 00ae 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 405 00b0 43F00803 		orr	r3, r3, #8
 406 00b4 1370     		strb	r3, [r2]
 407              	.L7:
 408 00b6 7047     		bx	lr
 409              	.L10:
 410              		.align	2
 411              	.L9:
 412 00b8 00000000 		.word	.LANCHOR0
 413 00bc 005A0040 		.word	1073764864
 414              		.cfi_endproc
 415              	.LFE13:
 416              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 417              		.section	.text.CyPmSaveClocks,"ax",%progbits
 418              		.align	1
 419              		.global	CyPmSaveClocks
 420              		.thumb
 421              		.thumb_func
 422              		.type	CyPmSaveClocks, %function
 423              	CyPmSaveClocks:
 424              	.LFB0:
  74:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
 425              		.loc 1 74 0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429 0000 10B5     		push	{r4, lr}
 430              		.cfi_def_cfa_offset 8
 431              		.cfi_offset 4, -8
 432              		.cfi_offset 14, -4
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 433              		.loc 1 76 0
 434 0002 6C4A     		ldr	r2, .L54
 435 0004 6C4C     		ldr	r4, .L54+4
 436 0006 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  83:Generated_Source\PSoC5/cyPm.c **** 
 437              		.loc 1 83 0
 438 0008 3720     		movs	r0, #55
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 439              		.loc 1 76 0
 440 000a 03F00F03 		and	r3, r3, #15
 441 000e 84F83030 		strb	r3, [r4, #48]
  77:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 41


 442              		.loc 1 77 0
 443 0012 6A4B     		ldr	r3, .L54+8
 444 0014 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 445 0016 84F83110 		strb	r1, [r4, #49]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 446              		.loc 1 78 0
 447 001a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 448 001c 01F0F001 		and	r1, r1, #240
 449 0020 1170     		strb	r1, [r2]
  79:Generated_Source\PSoC5/cyPm.c **** 
 450              		.loc 1 79 0
 451 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 452 0024 0022     		movs	r2, #0
 453 0026 1A70     		strb	r2, [r3]
  82:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 454              		.loc 1 82 0
 455 0028 03F25E43 		addw	r3, r3, #1118
 456 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 457 002e 03F0C003 		and	r3, r3, #192
 458 0032 84F83530 		strb	r3, [r4, #53]
  83:Generated_Source\PSoC5/cyPm.c **** 
 459              		.loc 1 83 0
 460 0036 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 461              	.LVL0:
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 462              		.loc 1 86 0
 463 003a 614B     		ldr	r3, .L54+12
 464 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 465 003e 02F00702 		and	r2, r2, #7
 466 0042 84F83320 		strb	r2, [r4, #51]
  87:Generated_Source\PSoC5/cyPm.c **** 
 467              		.loc 1 87 0
 468 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 469 0048 02F04002 		and	r2, r2, #64
 470 004c 84F83420 		strb	r2, [r4, #52]
  90:Generated_Source\PSoC5/cyPm.c ****     {
 471              		.loc 1 90 0
 472 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 473 0052 03F01003 		and	r3, r3, #16
 474 0056 03F0FF02 		and	r2, r3, #255
 475 005a 1BB1     		cbz	r3, .L12
  93:Generated_Source\PSoC5/cyPm.c ****     }
 476              		.loc 1 93 0
 477 005c 0123     		movs	r3, #1
 478 005e 84F83930 		strb	r3, [r4, #57]
 479 0062 01E0     		b	.L13
 480              	.L12:
  98:Generated_Source\PSoC5/cyPm.c ****     }
 481              		.loc 1 98 0
 482 0064 84F83920 		strb	r2, [r4, #57]
 483              	.L13:
 102:Generated_Source\PSoC5/cyPm.c **** 
 484              		.loc 1 102 0
 485 0068 564B     		ldr	r3, .L54+16
 486 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 487 006c 03F00303 		and	r3, r3, #3
 105:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 42


 488              		.loc 1 105 0
 489 0070 012B     		cmp	r3, #1
 102:Generated_Source\PSoC5/cyPm.c **** 
 490              		.loc 1 102 0
 491 0072 84F83230 		strb	r3, [r4, #50]
 105:Generated_Source\PSoC5/cyPm.c ****     {
 492              		.loc 1 105 0
 493 0076 14D1     		bne	.L14
 107:Generated_Source\PSoC5/cyPm.c ****         {
 494              		.loc 1 107 0
 495 0078 4FF04023 		mov	r3, #1073758208
 496 007c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 497 007e 03F00303 		and	r3, r3, #3
 498 0082 012B     		cmp	r3, #1
 499 0084 06D0     		beq	.L16
 500 0086 03D3     		bcc	.L17
 501 0088 022B     		cmp	r3, #2
 502 008a 07D1     		bne	.L53
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 503              		.loc 1 118 0
 504 008c 0320     		movs	r0, #3
 505 008e 02E0     		b	.L52
 506              	.L17:
 110:Generated_Source\PSoC5/cyPm.c ****             break;
 507              		.loc 1 110 0
 508 0090 0020     		movs	r0, #0
 509 0092 00E0     		b	.L52
 510              	.L16:
 114:Generated_Source\PSoC5/cyPm.c ****             break;
 511              		.loc 1 114 0
 512 0094 0220     		movs	r0, #2
 513              	.L52:
 514 0096 FFF7FEFF 		bl	CyMasterClk_SetSource
 515              	.LVL1:
 115:Generated_Source\PSoC5/cyPm.c **** 
 516              		.loc 1 115 0
 517 009a 02E0     		b	.L14
 518              	.L53:
 122:Generated_Source\PSoC5/cyPm.c ****             break;
 519              		.loc 1 122 0 discriminator 1
 520 009c 0020     		movs	r0, #0
 521 009e FFF7FEFF 		bl	CyHalt
 522              	.LVL2:
 523              	.L14:
 128:Generated_Source\PSoC5/cyPm.c ****     {
 524              		.loc 1 128 0
 525 00a2 494B     		ldr	r3, .L54+20
 526 00a4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 527 00a6 13F00103 		ands	r3, r3, #1
 528 00aa 05D0     		beq	.L19
 131:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 529              		.loc 1 131 0
 530 00ac 0123     		movs	r3, #1
 531 00ae 84F83E30 		strb	r3, [r4, #62]
 132:Generated_Source\PSoC5/cyPm.c ****     }
 532              		.loc 1 132 0
 533 00b2 FFF7FEFF 		bl	CyPLL_OUT_Stop
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 43


 534              	.LVL3:
 535 00b6 01E0     		b	.L20
 536              	.L19:
 137:Generated_Source\PSoC5/cyPm.c ****     }
 537              		.loc 1 137 0
 538 00b8 84F83E30 		strb	r3, [r4, #62]
 539              	.L20:
 141:Generated_Source\PSoC5/cyPm.c **** 
 540              		.loc 1 141 0
 541 00bc 0420     		movs	r0, #4
 542 00be FFF7FEFF 		bl	CyIMO_SetFreq
 543              	.LVL4:
 144:Generated_Source\PSoC5/cyPm.c ****     {
 544              		.loc 1 144 0
 545 00c2 424B     		ldr	r3, .L54+24
 546 00c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 547 00c6 03F01003 		and	r3, r3, #16
 548 00ca 03F0FF00 		and	r0, r3, #255
 549 00ce 1BB1     		cbz	r3, .L21
 147:Generated_Source\PSoC5/cyPm.c ****     }
 550              		.loc 1 147 0
 551 00d0 0123     		movs	r3, #1
 552 00d2 84F83630 		strb	r3, [r4, #54]
 553 00d6 06E0     		b	.L22
 554              	.L21:
 152:Generated_Source\PSoC5/cyPm.c **** 
 555              		.loc 1 152 0
 556 00d8 84F83600 		strb	r0, [r4, #54]
 155:Generated_Source\PSoC5/cyPm.c **** 
 557              		.loc 1 155 0
 558 00dc FFF7FEFF 		bl	CyIMO_Start
 559              	.LVL5:
 158:Generated_Source\PSoC5/cyPm.c ****     }
 560              		.loc 1 158 0
 561 00e0 0620     		movs	r0, #6
 562 00e2 FFF7FEFF 		bl	CyDelayUs
 563              	.LVL6:
 564              	.L22:
 162:Generated_Source\PSoC5/cyPm.c ****     {
 565              		.loc 1 162 0
 566 00e6 364B     		ldr	r3, .L54+12
 567 00e8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 568 00ea 03F02003 		and	r3, r3, #32
 569 00ee 03F0FF02 		and	r2, r3, #255
 570 00f2 6BB1     		cbz	r3, .L23
 166:Generated_Source\PSoC5/cyPm.c **** 
 571              		.loc 1 166 0
 572 00f4 4FF04023 		mov	r3, #1073758208
 573 00f8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 169:Generated_Source\PSoC5/cyPm.c ****     }
 574              		.loc 1 169 0
 575 00fa 0020     		movs	r0, #0
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 576              		.loc 1 165 0
 577 00fc 13F0400F 		tst	r3, #64
 578 0100 0CBF     		ite	eq
 579 0102 0223     		moveq	r3, #2
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 44


 580 0104 0123     		movne	r3, #1
 581 0106 84F83730 		strb	r3, [r4, #55]
 169:Generated_Source\PSoC5/cyPm.c ****     }
 582              		.loc 1 169 0
 583 010a FFF7FEFF 		bl	CyIMO_SetSource
 584              	.LVL7:
 585 010e 01E0     		b	.L25
 586              	.L23:
 174:Generated_Source\PSoC5/cyPm.c ****     }
 587              		.loc 1 174 0
 588 0110 84F83720 		strb	r2, [r4, #55]
 589              	.L25:
 178:Generated_Source\PSoC5/cyPm.c **** 
 590              		.loc 1 178 0
 591 0114 4FF04022 		mov	r2, #1073758208
 592 0118 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 593 011a 03F03003 		and	r3, r3, #48
 594 011e 84F83830 		strb	r3, [r4, #56]
 181:Generated_Source\PSoC5/cyPm.c ****     {
 595              		.loc 1 181 0
 596 0122 1BB1     		cbz	r3, .L26
 184:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 597              		.loc 1 184 0
 598 0124 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 599 0126 03F0CF03 		and	r3, r3, #207
 600 012a 1370     		strb	r3, [r2]
 601              	.L26:
 189:Generated_Source\PSoC5/cyPm.c ****     {
 602              		.loc 1 189 0
 603 012c 244B     		ldr	r3, .L54+12
 604 012e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 605 0130 DB06     		lsls	r3, r3, #27
 606 0132 01D5     		bpl	.L27
 191:Generated_Source\PSoC5/cyPm.c ****     }
 607              		.loc 1 191 0
 608 0134 FFF7FEFF 		bl	CyIMO_DisableDoubler
 609              	.LVL8:
 610              	.L27:
 195:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 611              		.loc 1 195 0
 612 0138 254B     		ldr	r3, .L54+28
 613 013a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 614 013c DBB2     		uxtb	r3, r3
 615 013e 84F83A30 		strb	r3, [r4, #58]
 196:Generated_Source\PSoC5/cyPm.c ****     {
 616              		.loc 1 196 0
 617 0142 13B1     		cbz	r3, .L28
 198:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 618              		.loc 1 198 0
 619 0144 0020     		movs	r0, #0
 620 0146 FFF7FEFF 		bl	CyMasterClk_SetDivider
 621              	.LVL9:
 622              	.L28:
 202:Generated_Source\PSoC5/cyPm.c ****     {
 623              		.loc 1 202 0
 624 014a 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
 625 014e 13B1     		cbz	r3, .L29
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 45


 204:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 626              		.loc 1 204 0
 627 0150 0020     		movs	r0, #0
 628 0152 FFF7FEFF 		bl	CyMasterClk_SetSource
 629              	.LVL10:
 630              	.L29:
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 631              		.loc 1 208 0
 632 0156 1F4B     		ldr	r3, .L54+32
 633 0158 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 634 015a 1A02     		lsls	r2, r3, #8
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 635              		.loc 1 209 0
 636 015c 1E4B     		ldr	r3, .L54+36
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 637              		.loc 1 208 0
 638 015e A287     		strh	r2, [r4, #60]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 639              		.loc 1 209 0
 640 0160 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 641 0162 1343     		orrs	r3, r3, r2
 642 0164 A387     		strh	r3, [r4, #60]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     {
 643              		.loc 1 210 0
 644 0166 13B1     		cbz	r3, .L30
 212:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 645              		.loc 1 212 0
 646 0168 0020     		movs	r0, #0
 647 016a FFF7FEFF 		bl	CyBusClk_SetDivider
 648              	.LVL11:
 649              	.L30:
 216:Generated_Source\PSoC5/cyPm.c **** 
 650              		.loc 1 216 0
 651 016e 144B     		ldr	r3, .L54+12
 652 0170 1A4A     		ldr	r2, .L54+40
 653 0172 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 654 0174 03F00703 		and	r3, r3, #7
 655 0178 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 656 017a FFF7FEFF 		bl	CyFlash_SetWaitCycles
 657              	.LVL12:
 219:Generated_Source\PSoC5/cyPm.c ****     {
 658              		.loc 1 219 0
 659 017e 184B     		ldr	r3, .L54+44
 660 0180 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 661 0182 13F00103 		ands	r3, r3, #1
 662 0186 05D0     		beq	.L31
 222:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 663              		.loc 1 222 0
 664 0188 0123     		movs	r3, #1
 665 018a 84F83F30 		strb	r3, [r4, #63]
 223:Generated_Source\PSoC5/cyPm.c ****     }
 666              		.loc 1 223 0
 667 018e FFF7FEFF 		bl	CyXTAL_Stop
 668              	.LVL13:
 669 0192 01E0     		b	.L32
 670              	.L31:
 228:Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 46


 671              		.loc 1 228 0
 672 0194 84F83F30 		strb	r3, [r4, #63]
 673              	.L32:
 237:Generated_Source\PSoC5/cyPm.c ****     {
 674              		.loc 1 237 0
 675 0198 124B     		ldr	r3, .L54+48
 676 019a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 677 019c 03F00403 		and	r3, r3, #4
 678 01a0 03F0FF02 		and	r2, r3, #255
 679 01a4 1BB1     		cbz	r3, .L33
 239:Generated_Source\PSoC5/cyPm.c ****     }
 680              		.loc 1 239 0
 681 01a6 0123     		movs	r3, #1
 682 01a8 84F84030 		strb	r3, [r4, #64]
 683 01ac 10BD     		pop	{r4, pc}
 684              	.L33:
 243:Generated_Source\PSoC5/cyPm.c ****     }
 685              		.loc 1 243 0
 686 01ae 84F84020 		strb	r2, [r4, #64]
 687 01b2 10BD     		pop	{r4, pc}
 688              	.L55:
 689              		.align	2
 690              	.L54:
 691 01b4 A1430040 		.word	1073759137
 692 01b8 00000000 		.word	.LANCHOR0
 693 01bc A2430040 		.word	1073759138
 694 01c0 00420040 		.word	1073758720
 695 01c4 05400040 		.word	1073758213
 696 01c8 20420040 		.word	1073758752
 697 01cc A0430040 		.word	1073759136
 698 01d0 04400040 		.word	1073758212
 699 01d4 07400040 		.word	1073758215
 700 01d8 06400040 		.word	1073758214
 701 01dc 00000000 		.word	.LANCHOR1
 702 01e0 10420040 		.word	1073758736
 703 01e4 0B400040 		.word	1073758219
 704              		.cfi_endproc
 705              	.LFE0:
 706              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 707              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 708              		.align	1
 709              		.global	CyPmRestoreClocks
 710              		.thumb
 711              		.thumb_func
 712              		.type	CyPmRestoreClocks, %function
 713              	CyPmRestoreClocks:
 714              	.LFB1:
 269:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 715              		.loc 1 269 0
 716              		.cfi_startproc
 717              		@ args = 0, pretend = 0, frame = 8
 718              		@ frame_needed = 0, uses_anonymous_args = 0
 719              	.LVL14:
 720 0000 2DE9F743 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 721              		.cfi_def_cfa_offset 40
 722              		.cfi_offset 4, -28
 723              		.cfi_offset 5, -24
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 47


 724              		.cfi_offset 6, -20
 725              		.cfi_offset 7, -16
 726              		.cfi_offset 8, -12
 727              		.cfi_offset 9, -8
 728              		.cfi_offset 14, -4
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 729              		.loc 1 276 0
 730 0004 784E     		ldr	r6, .L93
 281:Generated_Source\PSoC5/cyPm.c ****     {
 731              		.loc 1 281 0
 732 0006 794C     		ldr	r4, .L93+4
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 733              		.loc 1 276 0
 734 0008 3346     		mov	r3, r6
 735 000a 53F8070F 		ldr	r0, [r3, #7]!	@ unaligned
 736 000e 9A88     		ldrh	r2, [r3, #4]	@ unaligned
 737 0010 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 738 0012 0090     		str	r0, [sp]	@ unaligned
 739 0014 8DF80630 		strb	r3, [sp, #6]
 281:Generated_Source\PSoC5/cyPm.c ****     {
 740              		.loc 1 281 0
 741 0018 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 742              		.loc 1 276 0
 743 001c ADF80420 		strh	r2, [sp, #4]	@ unaligned
 281:Generated_Source\PSoC5/cyPm.c ****     {
 744              		.loc 1 281 0
 745 0020 012B     		cmp	r3, #1
 746 0022 0DD1     		bne	.L57
 285:Generated_Source\PSoC5/cyPm.c **** 
 747              		.loc 1 285 0
 748 0024 724B     		ldr	r3, .L93+8
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 749              		.loc 1 284 0
 750 0026 4B20     		movs	r0, #75
 285:Generated_Source\PSoC5/cyPm.c **** 
 751              		.loc 1 285 0
 752 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 753 002a 03F00703 		and	r3, r3, #7
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 754              		.loc 1 284 0
 755 002e F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 756 0030 5843     		muls	r0, r3, r0
 757 0032 FFF7FEFF 		bl	CyDelayCycles
 758              	.LVL15:
 287:Generated_Source\PSoC5/cyPm.c ****     }
 759              		.loc 1 287 0
 760 0036 6F4A     		ldr	r2, .L93+12
 761 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 762 003a 43F00403 		orr	r3, r3, #4
 763 003e 1370     		strb	r3, [r2]
 764              	.L57:
 291:Generated_Source\PSoC5/cyPm.c ****     {
 765              		.loc 1 291 0
 766 0040 94F83F30 		ldrb	r3, [r4, #63]	@ zero_extendqisi2
 767 0044 012B     		cmp	r3, #1
 768 0046 08D0     		beq	.L58
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 48


 769              	.L61:
 338:Generated_Source\PSoC5/cyPm.c **** 
 770              		.loc 1 338 0
 771 0048 3720     		movs	r0, #55
 772 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
 773              	.LVL16:
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 774              		.loc 1 341 0
 775 004e 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
 776 0052 023B     		subs	r3, r3, #2
 777 0054 012B     		cmp	r3, #1
 778 0056 29D8     		bhi	.L60
 779 0058 1BE0     		b	.L91
 780              	.L58:
 301:Generated_Source\PSoC5/cyPm.c **** 
 781              		.loc 1 301 0
 782 005a 0020     		movs	r0, #0
 783 005c FFF7FEFF 		bl	CyXTAL_Start
 784              	.LVL17:
 304:Generated_Source\PSoC5/cyPm.c **** 
 785              		.loc 1 304 0
 786 0060 654B     		ldr	r3, .L93+16
 310:Generated_Source\PSoC5/cyPm.c **** 
 787              		.loc 1 310 0
 788 0062 DFF88C81 		ldr	r8, .L93+8
 789 0066 1F46     		mov	r7, r3
 304:Generated_Source\PSoC5/cyPm.c **** 
 790              		.loc 1 304 0
 791 0068 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 792              	.LVL18:
 793 006a 0525     		movs	r5, #5
 310:Generated_Source\PSoC5/cyPm.c **** 
 794              		.loc 1 310 0
 795 006c 4FF0C809 		mov	r9, #200
 796              	.LVL19:
 797              	.L62:
 798 0070 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 799 0074 03F00703 		and	r3, r3, #7
 800 0078 F05C     		ldrb	r0, [r6, r3]	@ zero_extendqisi2
 801 007a 09FB00F0 		mul	r0, r9, r0
 802 007e FFF7FEFF 		bl	CyDelayCycles
 803              	.LVL20:
 313:Generated_Source\PSoC5/cyPm.c ****             {
 804              		.loc 1 313 0
 805 0082 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 806 0084 1B06     		lsls	r3, r3, #24
 807 0086 DFD5     		bpl	.L61
 808              	.LVL21:
 809 0088 013D     		subs	r5, r5, #1
 810              	.LVL22:
 811 008a ADB2     		uxth	r5, r5
 307:Generated_Source\PSoC5/cyPm.c ****         {
 812              		.loc 1 307 0 discriminator 2
 813 008c 002D     		cmp	r5, #0
 814 008e EFD1     		bne	.L62
 815 0090 DAE7     		b	.L61
 816              	.L91:
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 49


 345:Generated_Source\PSoC5/cyPm.c ****         {
 817              		.loc 1 345 0
 818 0092 5A4B     		ldr	r3, .L93+20
 819 0094 554A     		ldr	r2, .L93+4
 820 0096 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 821 0098 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 822 009c 8342     		cmp	r3, r0
 823 009e 01D0     		beq	.L63
 348:Generated_Source\PSoC5/cyPm.c ****         }
 824              		.loc 1 348 0
 825 00a0 FFF7FEFF 		bl	CyMasterClk_SetDivider
 826              	.LVL23:
 827              	.L63:
 352:Generated_Source\PSoC5/cyPm.c ****     }
 828              		.loc 1 352 0
 829 00a4 94F83200 		ldrb	r0, [r4, #50]	@ zero_extendqisi2
 830 00a8 FFF7FEFF 		bl	CyMasterClk_SetSource
 831              	.LVL24:
 832              	.L60:
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 833              		.loc 1 356 0
 834 00ac 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 835 00b0 5806     		lsls	r0, r3, #25
 836 00b2 0CD5     		bpl	.L64
 357:Generated_Source\PSoC5/cyPm.c ****     {
 837              		.loc 1 357 0 discriminator 1
 838 00b4 4D4B     		ldr	r3, .L93+4
 839 00b6 02AA     		add	r2, sp, #8
 840 00b8 93F83330 		ldrb	r3, [r3, #51]	@ zero_extendqisi2
 841 00bc 1344     		add	r3, r3, r2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 842              		.loc 1 356 0 discriminator 1
 843 00be 13F8083C 		ldrb	r3, [r3, #-8]	@ zero_extendqisi2
 844 00c2 032B     		cmp	r3, #3
 845 00c4 03D1     		bne	.L64
 360:Generated_Source\PSoC5/cyPm.c ****     }
 846              		.loc 1 360 0
 847 00c6 0820     		movs	r0, #8
 848 00c8 FFF7FEFF 		bl	CyIMO_SetFreq
 849              	.LVL25:
 850 00cc 13E0     		b	.L65
 851              	.L64:
 365:Generated_Source\PSoC5/cyPm.c **** 
 852              		.loc 1 365 0
 853 00ce 94F83330 		ldrb	r3, [r4, #51]	@ zero_extendqisi2
 854 00d2 02AA     		add	r2, sp, #8
 855 00d4 1344     		add	r3, r3, r2
 856 00d6 13F8080C 		ldrb	r0, [r3, #-8]	@ zero_extendqisi2
 857 00da FFF7FEFF 		bl	CyIMO_SetFreq
 858              	.LVL26:
 367:Generated_Source\PSoC5/cyPm.c ****         {
 859              		.loc 1 367 0
 860 00de 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 861 00e2 13F0400F 		tst	r3, #64
 862 00e6 424B     		ldr	r3, .L93+8
 369:Generated_Source\PSoC5/cyPm.c ****         }
 863              		.loc 1 369 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 50


 864 00e8 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 865 00ea 14BF     		ite	ne
 866 00ec 42F04002 		orrne	r2, r2, #64
 373:Generated_Source\PSoC5/cyPm.c ****         }
 867              		.loc 1 373 0
 868 00f0 02F0BF02 		andeq	r2, r2, #191
 869 00f4 1A70     		strb	r2, [r3]
 870              	.L65:
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 871              		.loc 1 378 0
 872 00f6 94F83630 		ldrb	r3, [r4, #54]	@ zero_extendqisi2
 873 00fa 012B     		cmp	r3, #1
 874 00fc 08D1     		bne	.L67
 379:Generated_Source\PSoC5/cyPm.c ****     {
 875              		.loc 1 379 0 discriminator 1
 876 00fe 404B     		ldr	r3, .L93+24
 877 0100 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 878              		.loc 1 378 0 discriminator 1
 879 0102 03F01003 		and	r3, r3, #16
 880 0106 03F0FF00 		and	r0, r3, #255
 881 010a 0BB9     		cbnz	r3, .L67
 382:Generated_Source\PSoC5/cyPm.c ****     }
 882              		.loc 1 382 0
 883 010c FFF7FEFF 		bl	CyIMO_Start
 884              	.LVL27:
 885              	.L67:
 386:Generated_Source\PSoC5/cyPm.c **** 
 886              		.loc 1 386 0
 887 0110 94F83700 		ldrb	r0, [r4, #55]	@ zero_extendqisi2
 888 0114 FFF7FEFF 		bl	CyIMO_SetSource
 889              	.LVL28:
 389:Generated_Source\PSoC5/cyPm.c ****     {
 890              		.loc 1 389 0
 891 0118 94F83930 		ldrb	r3, [r4, #57]	@ zero_extendqisi2
 892 011c 012B     		cmp	r3, #1
 893 011e 01D1     		bne	.L68
 391:Generated_Source\PSoC5/cyPm.c ****     }
 894              		.loc 1 391 0
 895 0120 FFF7FEFF 		bl	CyIMO_EnableDoubler
 896              	.LVL29:
 897              	.L68:
 395:Generated_Source\PSoC5/cyPm.c ****     {
 898              		.loc 1 395 0
 899 0124 4FF04022 		mov	r2, #1073758208
 900 0128 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 901 012a 94F83830 		ldrb	r3, [r4, #56]	@ zero_extendqisi2
 902 012e 01F03001 		and	r1, r1, #48
 903 0132 9942     		cmp	r1, r3
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 904              		.loc 1 397 0
 905 0134 1FBF     		itttt	ne
 906 0136 1178     		ldrbne	r1, [r2]	@ zero_extendqisi2
 907 0138 01F0CF01 		andne	r1, r1, #207
 908 013c 0B43     		orrne	r3, r3, r1
 909 013e 1370     		strbne	r3, [r2]
 403:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 51


 910              		.loc 1 403 0
 911 0140 94F83E30 		ldrb	r3, [r4, #62]	@ zero_extendqisi2
 912 0144 012B     		cmp	r3, #1
 913 0146 04D0     		beq	.L70
 914              	.L74:
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 915              		.loc 1 451 0
 916 0148 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
 917 014c 012B     		cmp	r3, #1
 918 014e 25D8     		bhi	.L72
 919 0150 17E0     		b	.L92
 920              	.L70:
 418:Generated_Source\PSoC5/cyPm.c **** 
 921              		.loc 1 418 0
 922 0152 2C4E     		ldr	r6, .L93+28
 414:Generated_Source\PSoC5/cyPm.c **** 
 923              		.loc 1 414 0
 924 0154 0020     		movs	r0, #0
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 925              		.loc 1 426 0
 926 0156 3746     		mov	r7, r6
 414:Generated_Source\PSoC5/cyPm.c **** 
 927              		.loc 1 414 0
 928 0158 FFF7FEFF 		bl	CyPLL_OUT_Start
 929              	.LVL30:
 417:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 930              		.loc 1 417 0
 931 015c 5020     		movs	r0, #80
 932 015e FFF7FEFF 		bl	CyDelayUs
 933              	.LVL31:
 418:Generated_Source\PSoC5/cyPm.c **** 
 934              		.loc 1 418 0
 935 0162 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 936              	.LVL32:
 937 0164 AB25     		movs	r5, #171
 938              	.LVL33:
 939              	.L75:
 423:Generated_Source\PSoC5/cyPm.c **** 
 940              		.loc 1 423 0
 941 0166 0120     		movs	r0, #1
 942 0168 FFF7FEFF 		bl	CyDelayUs
 943              	.LVL34:
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 944              		.loc 1 426 0
 945 016c 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 946 016e D907     		lsls	r1, r3, #31
 947 0170 02D5     		bpl	.L73
 427:Generated_Source\PSoC5/cyPm.c ****             {
 948              		.loc 1 427 0 discriminator 1
 949 0172 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 950              		.loc 1 426 0 discriminator 1
 951 0174 DA07     		lsls	r2, r3, #31
 952 0176 E7D4     		bmi	.L74
 953              	.L73:
 954              	.LVL35:
 955 0178 013D     		subs	r5, r5, #1
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 52


 956              	.LVL36:
 957 017a ADB2     		uxth	r5, r5
 421:Generated_Source\PSoC5/cyPm.c ****         {
 958              		.loc 1 421 0 discriminator 2
 959 017c 002D     		cmp	r5, #0
 960 017e F2D1     		bne	.L75
 961 0180 E2E7     		b	.L74
 962              	.L92:
 455:Generated_Source\PSoC5/cyPm.c ****         {
 963              		.loc 1 455 0
 964 0182 1E4B     		ldr	r3, .L93+20
 965 0184 194A     		ldr	r2, .L93+4
 966 0186 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 967 0188 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 968 018c 8342     		cmp	r3, r0
 969 018e 01D0     		beq	.L76
 457:Generated_Source\PSoC5/cyPm.c ****         }
 970              		.loc 1 457 0
 971 0190 FFF7FEFF 		bl	CyMasterClk_SetDivider
 972              	.LVL37:
 973              	.L76:
 461:Generated_Source\PSoC5/cyPm.c ****     }
 974              		.loc 1 461 0
 975 0194 94F83200 		ldrb	r0, [r4, #50]	@ zero_extendqisi2
 976 0198 FFF7FEFF 		bl	CyMasterClk_SetSource
 977              	.LVL38:
 978              	.L72:
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 979              		.loc 1 465 0
 980 019c 94F83630 		ldrb	r3, [r4, #54]	@ zero_extendqisi2
 981 01a0 2BB9     		cbnz	r3, .L77
 466:Generated_Source\PSoC5/cyPm.c ****     {
 982              		.loc 1 466 0 discriminator 1
 983 01a2 174B     		ldr	r3, .L93+24
 984 01a4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 985              		.loc 1 465 0 discriminator 1
 986 01a6 DB06     		lsls	r3, r3, #27
 987 01a8 01D5     		bpl	.L77
 468:Generated_Source\PSoC5/cyPm.c ****     }
 988              		.loc 1 468 0
 989 01aa FFF7FEFF 		bl	CyIMO_Stop
 990              	.LVL39:
 991              	.L77:
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 992              		.loc 1 472 0
 993 01ae 164B     		ldr	r3, .L93+32
 474:Generated_Source\PSoC5/cyPm.c ****     {
 994              		.loc 1 474 0
 995 01b0 A08F     		ldrh	r0, [r4, #60]
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 996              		.loc 1 472 0
 997 01b2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 998              	.LVL40:
 473:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 999              		.loc 1 473 0
 1000 01b4 013B     		subs	r3, r3, #1
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 53


 1001 01b6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1002              	.LVL41:
 474:Generated_Source\PSoC5/cyPm.c ****     {
 1003              		.loc 1 474 0
 1004 01b8 43EA0223 		orr	r3, r3, r2, lsl #8
 1005              	.LVL42:
 1006 01bc 8342     		cmp	r3, r0
 1007 01be 01D0     		beq	.L78
 476:Generated_Source\PSoC5/cyPm.c ****     }
 1008              		.loc 1 476 0
 1009 01c0 FFF7FEFF 		bl	CyBusClk_SetDivider
 1010              	.LVL43:
 1011              	.L78:
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1012              		.loc 1 480 0
 1013 01c4 1149     		ldr	r1, .L93+36
 1014 01c6 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1015 01c8 03F03F02 		and	r2, r3, #63
 1016 01cc 94F83530 		ldrb	r3, [r4, #53]	@ zero_extendqisi2
 1017 01d0 1343     		orrs	r3, r3, r2
 1018 01d2 0B70     		strb	r3, [r1]
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 1019              		.loc 1 484 0
 1020 01d4 94F83020 		ldrb	r2, [r4, #48]	@ zero_extendqisi2
 1021 01d8 0D4B     		ldr	r3, .L93+40
 1022 01da 1A70     		strb	r2, [r3]
 485:Generated_Source\PSoC5/cyPm.c **** }
 1023              		.loc 1 485 0
 1024 01dc 94F83120 		ldrb	r2, [r4, #49]	@ zero_extendqisi2
 1025 01e0 5A70     		strb	r2, [r3, #1]
 486:Generated_Source\PSoC5/cyPm.c **** 
 1026              		.loc 1 486 0
 1027 01e2 03B0     		add	sp, sp, #12
 1028              		.cfi_def_cfa_offset 28
 1029              		@ sp needed
 1030 01e4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1031              	.L94:
 1032              		.align	2
 1033              	.L93:
 1034 01e8 00000000 		.word	.LANCHOR1
 1035 01ec 00000000 		.word	.LANCHOR0
 1036 01f0 00420040 		.word	1073758720
 1037 01f4 0B400040 		.word	1073758219
 1038 01f8 10420040 		.word	1073758736
 1039 01fc 04400040 		.word	1073758212
 1040 0200 A0430040 		.word	1073759136
 1041 0204 25420040 		.word	1073758757
 1042 0208 07400040 		.word	1073758215
 1043 020c 00480040 		.word	1073760256
 1044 0210 A1430040 		.word	1073759137
 1045              		.cfi_endproc
 1046              	.LFE1:
 1047              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 1048              		.section	.text.CyPmAltAct,"ax",%progbits
 1049              		.align	1
 1050              		.global	CyPmAltAct
 1051              		.thumb
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 54


 1052              		.thumb_func
 1053              		.type	CyPmAltAct, %function
 1054              	CyPmAltAct:
 1055              	.LFB2:
 626:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1056              		.loc 1 626 0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              	.LVL44:
 1061 0000 38B5     		push	{r3, r4, r5, lr}
 1062              		.cfi_def_cfa_offset 16
 1063              		.cfi_offset 3, -16
 1064              		.cfi_offset 4, -12
 1065              		.cfi_offset 5, -8
 1066              		.cfi_offset 14, -4
 626:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1067              		.loc 1 626 0
 1068 0002 0C46     		mov	r4, r1
 630:Generated_Source\PSoC5/cyPm.c **** 
 1069              		.loc 1 630 0
 1070 0004 10B1     		cbz	r0, .L96
 630:Generated_Source\PSoC5/cyPm.c **** 
 1071              		.loc 1 630 0 is_stmt 0 discriminator 1
 1072 0006 0020     		movs	r0, #0
 1073              	.LVL45:
 1074 0008 FFF7FEFF 		bl	CyHalt
 1075              	.LVL46:
 1076              	.L96:
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1077              		.loc 1 677 0 is_stmt 1
 1078 000c 124D     		ldr	r5, .L100
 1079 000e 134B     		ldr	r3, .L100+4
 1080 0010 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1081              		.loc 1 681 0
 1082 0012 1348     		ldr	r0, .L100+8
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1083              		.loc 1 677 0
 1084 0014 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c **** 
 1085              		.loc 1 678 0
 1086 0016 C4F30712 		ubfx	r2, r4, #4, #8
 1087 001a 2A70     		strb	r2, [r5]
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1088              		.loc 1 681 0
 1089 001c 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1090              		.loc 1 685 0
 1091 001e 1149     		ldr	r1, .L100+12
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1092              		.loc 1 681 0
 1093 0020 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c **** 
 1094              		.loc 1 682 0
 1095 0022 04F00F02 		and	r2, r4, #15
 1096 0026 0270     		strb	r2, [r0]
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 55


 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1097              		.loc 1 685 0
 1098 0028 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 686:Generated_Source\PSoC5/cyPm.c **** 
 1099              		.loc 1 686 0
 1100 002a C4F30034 		ubfx	r4, r4, #12, #1
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1101              		.loc 1 685 0
 1102 002e 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c **** 
 1103              		.loc 1 686 0
 1104 0030 0C70     		strb	r4, [r1]
 690:Generated_Source\PSoC5/cyPm.c **** 
 1105              		.loc 1 690 0
 1106 0032 0D4C     		ldr	r4, .L100+16
 1107 0034 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1108 0036 02F0F802 		and	r2, r2, #248
 1109 003a 42F00102 		orr	r2, r2, #1
 1110 003e 2270     		strb	r2, [r4]
 693:Generated_Source\PSoC5/cyPm.c **** 
 1111              		.loc 1 693 0
 1112 0040 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1113              		.loc 1 696 0
 1114              		.syntax unified
 1115              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 1116 0042 00BF     		NOP
 1117              	
 1118              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c **** 
 1119              		.loc 1 697 0
 1120              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 1121 0044 00BF     		NOP
 1122              	
 1123              	@ 0 "" 2
 700:Generated_Source\PSoC5/cyPm.c **** 
 1124              		.loc 1 700 0
 1125              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 1126 0046 30BF     		WFI 
 1127              	
 1128              	@ 0 "" 2
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1129              		.loc 1 705 0
 1130              		.thumb
 1131              		.syntax unified
 1132 0048 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 1133 004a 2A70     		strb	r2, [r5]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1134              		.loc 1 706 0
 1135 004c 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 1136 004e 0270     		strb	r2, [r0]
 707:Generated_Source\PSoC5/cyPm.c **** }
 1137              		.loc 1 707 0
 1138 0050 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1139 0052 0B70     		strb	r3, [r1]
 1140 0054 38BD     		pop	{r3, r4, r5, pc}
 1141              	.L101:
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 56


 1142 0056 00BF     		.align	2
 1143              	.L100:
 1144 0058 98430040 		.word	1073759128
 1145 005c 00000000 		.word	.LANCHOR0
 1146 0060 99430040 		.word	1073759129
 1147 0064 9A430040 		.word	1073759130
 1148 0068 93430040 		.word	1073759123
 1149              		.cfi_endproc
 1150              	.LFE2:
 1151              		.size	CyPmAltAct, .-CyPmAltAct
 1152              		.section	.text.CyPmSleep,"ax",%progbits
 1153              		.align	1
 1154              		.global	CyPmSleep
 1155              		.thumb
 1156              		.thumb_func
 1157              		.type	CyPmSleep, %function
 1158              	CyPmSleep:
 1159              	.LFB3:
 825:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1160              		.loc 1 825 0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              	.LVL47:
 1165 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1166              		.cfi_def_cfa_offset 24
 1167              		.cfi_offset 4, -24
 1168              		.cfi_offset 5, -20
 1169              		.cfi_offset 6, -16
 1170              		.cfi_offset 7, -12
 1171              		.cfi_offset 8, -8
 1172              		.cfi_offset 14, -4
 825:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1173              		.loc 1 825 0
 1174 0004 8846     		mov	r8, r1
 1175 0006 0546     		mov	r5, r0
 829:Generated_Source\PSoC5/cyPm.c **** 
 1176              		.loc 1 829 0
 1177 0008 FFF7FEFF 		bl	CyEnterCriticalSection
 1178              	.LVL48:
 838:Generated_Source\PSoC5/cyPm.c ****     {
 1179              		.loc 1 838 0
 1180 000c 314C     		ldr	r4, .L113
 829:Generated_Source\PSoC5/cyPm.c **** 
 1181              		.loc 1 829 0
 1182 000e 0746     		mov	r7, r0
 1183              	.LVL49:
 838:Generated_Source\PSoC5/cyPm.c ****     {
 1184              		.loc 1 838 0
 1185 0010 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1186 0012 03F00803 		and	r3, r3, #8
 1187 0016 03F0FF01 		and	r1, r3, #255
 1188 001a 002B     		cmp	r3, #0
 1189 001c 55D1     		bne	.L112
 841:Generated_Source\PSoC5/cyPm.c ****     }
 1190              		.loc 1 841 0
 1191 001e 2E4A     		ldr	r2, .L113+4
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 57


 1192 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1193 0022 03F01F03 		and	r3, r3, #31
 1194 0026 1370     		strb	r3, [r2]
 910:Generated_Source\PSoC5/cyPm.c **** 
 1195              		.loc 1 910 0
 1196 0028 15B1     		cbz	r5, .L105
 910:Generated_Source\PSoC5/cyPm.c **** 
 1197              		.loc 1 910 0 is_stmt 0 discriminator 1
 1198 002a 0846     		mov	r0, r1
 1199              	.LVL50:
 1200 002c FFF7FEFF 		bl	CyHalt
 1201              	.LVL51:
 1202              	.L105:
 920:Generated_Source\PSoC5/cyPm.c **** 
 1203              		.loc 1 920 0 is_stmt 1
 1204 0030 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1205              	.LVL52:
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1206              		.loc 1 951 0
 1207 0034 294A     		ldr	r2, .L113+8
 1208 0036 2A48     		ldr	r0, .L113+12
 1209 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1210              		.loc 1 955 0
 1211 003a 2A4E     		ldr	r6, .L113+16
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1212              		.loc 1 951 0
 1213 003c 0371     		strb	r3, [r0, #4]
 952:Generated_Source\PSoC5/cyPm.c **** 
 1214              		.loc 1 952 0
 1215 003e C8F30713 		ubfx	r3, r8, #4, #8
 1216 0042 1370     		strb	r3, [r2]
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1217              		.loc 1 955 0
 1218 0044 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1219              		.loc 1 959 0
 1220 0046 284D     		ldr	r5, .L113+20
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1221              		.loc 1 955 0
 1222 0048 4371     		strb	r3, [r0, #5]
 956:Generated_Source\PSoC5/cyPm.c **** 
 1223              		.loc 1 956 0
 1224 004a 08F00F03 		and	r3, r8, #15
 1225 004e 3370     		strb	r3, [r6]
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1226              		.loc 1 959 0
 1227 0050 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 960:Generated_Source\PSoC5/cyPm.c **** 
 1228              		.loc 1 960 0
 1229 0052 C8F30038 		ubfx	r8, r8, #12, #1
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1230              		.loc 1 959 0
 1231 0056 8371     		strb	r3, [r0, #6]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1232              		.loc 1 976 0
 1233 0058 244B     		ldr	r3, .L113+24
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 58


 960:Generated_Source\PSoC5/cyPm.c **** 
 1234              		.loc 1 960 0
 1235 005a 85F80080 		strb	r8, [r5]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1236              		.loc 1 976 0
 1237 005e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1238 0060 9046     		mov	r8, r2
 1239 0062 11F0070F 		tst	r1, #7
 1240 0066 03D1     		bne	.L106
 979:Generated_Source\PSoC5/cyPm.c ****     }
 1241              		.loc 1 979 0
 1242 0068 0123     		movs	r3, #1
 1243 006a 80F82E30 		strb	r3, [r0, #46]
 1244 006e 0BE0     		b	.L107
 1245              	.L106:
 984:Generated_Source\PSoC5/cyPm.c **** 
 1246              		.loc 1 984 0
 1247 0070 0022     		movs	r2, #0
 1248 0072 80F82E20 		strb	r2, [r0, #46]
 987:Generated_Source\PSoC5/cyPm.c **** 
 1249              		.loc 1 987 0
 1250 0076 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1251 0078 02F00702 		and	r2, r2, #7
 1252 007c 80F82D20 		strb	r2, [r0, #45]
 990:Generated_Source\PSoC5/cyPm.c ****     }
 1253              		.loc 1 990 0
 1254 0080 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1255 0082 02F0F802 		and	r2, r2, #248
 1256 0086 1A70     		strb	r2, [r3]
 1257              	.L107:
 994:Generated_Source\PSoC5/cyPm.c **** 
 1258              		.loc 1 994 0
 1259 0088 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1260 008a 03F0F803 		and	r3, r3, #248
 1261 008e 43F00303 		orr	r3, r3, #3
 1262 0092 2370     		strb	r3, [r4]
 997:Generated_Source\PSoC5/cyPm.c **** 
 1263              		.loc 1 997 0
 1264 0094 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1265              		.loc 1 1000 0
 1266              		.syntax unified
 1267              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1268 0096 00BF     		NOP
 1269              	
 1270              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c **** 
 1271              		.loc 1 1001 0
 1272              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1273 0098 00BF     		NOP
 1274              	
 1275              	@ 0 "" 2
1004:Generated_Source\PSoC5/cyPm.c **** 
 1276              		.loc 1 1004 0
 1277              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1278 009a 30BF     		WFI 
 1279              	
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 59


 1280              	@ 0 "" 2
1009:Generated_Source\PSoC5/cyPm.c ****     {
 1281              		.loc 1 1009 0
 1282              		.thumb
 1283              		.syntax unified
 1284 009c 90F82E30 		ldrb	r3, [r0, #46]	@ zero_extendqisi2
 1285 00a0 012B     		cmp	r3, #1
 1286 00a2 08D0     		beq	.L108
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1287              		.loc 1 1011 0
 1288 00a4 1149     		ldr	r1, .L113+24
 1289 00a6 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1290 00a8 03F0F802 		and	r2, r3, #248
 1291 00ac 0C4B     		ldr	r3, .L113+12
 1292 00ae 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1293 00b2 1343     		orrs	r3, r3, r2
 1294 00b4 0B70     		strb	r3, [r1]
 1295              	.L108:
1029:Generated_Source\PSoC5/cyPm.c **** 
 1296              		.loc 1 1029 0
 1297 00b6 FFF7FEFF 		bl	CyPmHibSlpRestore
 1298              	.LVL53:
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1299              		.loc 1 1051 0
 1300 00ba 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 1301 00bc 88F80030 		strb	r3, [r8]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1302              		.loc 1 1052 0
 1303 00c0 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 1304 00c2 3370     		strb	r3, [r6]
1053:Generated_Source\PSoC5/cyPm.c **** 
 1305              		.loc 1 1053 0
 1306 00c4 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
1056:Generated_Source\PSoC5/cyPm.c **** }
 1307              		.loc 1 1056 0
 1308 00c6 3846     		mov	r0, r7
1053:Generated_Source\PSoC5/cyPm.c **** 
 1309              		.loc 1 1053 0
 1310 00c8 2B70     		strb	r3, [r5]
 1311              	.L112:
1057:Generated_Source\PSoC5/cyPm.c **** 
 1312              		.loc 1 1057 0
 1313 00ca BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1314              		.cfi_restore 14
 1315              		.cfi_restore 8
 1316              		.cfi_restore 7
 1317              		.cfi_restore 6
 1318              		.cfi_restore 5
 1319              		.cfi_restore 4
 1320              		.cfi_def_cfa_offset 0
1056:Generated_Source\PSoC5/cyPm.c **** }
 1321              		.loc 1 1056 0
 1322 00ce FFF7FEBF 		b	CyExitCriticalSection
 1323              	.LVL54:
 1324              	.L114:
 1325 00d2 00BF     		.align	2
 1326              	.L113:
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 60


 1327 00d4 93430040 		.word	1073759123
 1328 00d8 83460040 		.word	1073759875
 1329 00dc 98430040 		.word	1073759128
 1330 00e0 00000000 		.word	.LANCHOR0
 1331 00e4 99430040 		.word	1073759129
 1332 00e8 9A430040 		.word	1073759130
 1333 00ec 00420040 		.word	1073758720
 1334              		.cfi_endproc
 1335              	.LFE3:
 1336              		.size	CyPmSleep, .-CyPmSleep
 1337              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1338              		.align	1
 1339              		.global	CyPmHibernateEx
 1340              		.thumb
 1341              		.thumb_func
 1342              		.type	CyPmHibernateEx, %function
 1343              	CyPmHibernateEx:
 1344              	.LFB5:
1157:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1345              		.loc 1 1157 0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 8
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              	.LVL55:
 1350 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1351              		.cfi_def_cfa_offset 48
 1352              		.cfi_offset 4, -36
 1353              		.cfi_offset 5, -32
 1354              		.cfi_offset 6, -28
 1355              		.cfi_offset 7, -24
 1356              		.cfi_offset 8, -20
 1357              		.cfi_offset 9, -16
 1358              		.cfi_offset 10, -12
 1359              		.cfi_offset 11, -8
 1360              		.cfi_offset 14, -4
1157:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1361              		.loc 1 1157 0
 1362 0004 0646     		mov	r6, r0
1161:Generated_Source\PSoC5/cyPm.c **** 
 1363              		.loc 1 1161 0
 1364 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1365              	.LVL56:
1169:Generated_Source\PSoC5/cyPm.c ****         {
 1366              		.loc 1 1169 0
 1367 000a 924D     		ldr	r5, .L145
1161:Generated_Source\PSoC5/cyPm.c **** 
 1368              		.loc 1 1161 0
 1369 000c 0090     		str	r0, [sp]
 1370              	.LVL57:
1169:Generated_Source\PSoC5/cyPm.c ****         {
 1371              		.loc 1 1169 0
 1372 000e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1373 0010 1907     		lsls	r1, r3, #28
 1374 0012 00F11981 		bmi	.L143
1172:Generated_Source\PSoC5/cyPm.c ****         }
 1375              		.loc 1 1172 0
 1376 0016 904C     		ldr	r4, .L145+4
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 61


 1377              	.LBB10:
 1378              	.LBB11:
1344:Generated_Source\PSoC5/cyPm.c **** 
 1379              		.loc 1 1344 0
 1380 0018 0120     		movs	r0, #1
 1381              	.LBE11:
 1382              	.LBE10:
1172:Generated_Source\PSoC5/cyPm.c ****         }
 1383              		.loc 1 1172 0
 1384 001a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1385 001c 03F01F03 		and	r3, r3, #31
 1386 0020 2370     		strb	r3, [r4]
 1387              	.LVL58:
 1388              	.LBB17:
 1389              	.LBB14:
1325:Generated_Source\PSoC5/cyPm.c ****     {
 1390              		.loc 1 1325 0
 1391 0022 8E4B     		ldr	r3, .L145+8
 1392 0024 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1393 0026 5207     		lsls	r2, r2, #29
1339:Generated_Source\PSoC5/cyPm.c ****     }
 1394              		.loc 1 1339 0
 1395 0028 42BF     		ittt	mi
 1396 002a 1A78     		ldrbmi	r2, [r3]	@ zero_extendqisi2
 1397 002c 02F0FB02 		andmi	r2, r2, #251
 1398 0030 1A70     		strbmi	r2, [r3]
1344:Generated_Source\PSoC5/cyPm.c **** 
 1399              		.loc 1 1344 0
 1400 0032 FFF7FEFF 		bl	CyILO_SetPowerMode
 1401              	.LVL59:
 1402 0036 8A4B     		ldr	r3, .L145+12
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1403              		.loc 1 1347 0
 1404 0038 8A49     		ldr	r1, .L145+16
1344:Generated_Source\PSoC5/cyPm.c **** 
 1405              		.loc 1 1344 0
 1406 003a 1870     		strb	r0, [r3]
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1407              		.loc 1 1347 0
 1408 003c 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1409 003e 9B46     		mov	fp, r3
 1410 0040 C2F34002 		ubfx	r2, r2, #1, #1
 1411 0044 5A70     		strb	r2, [r3, #1]
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1412              		.loc 1 1351 0
 1413 0046 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1414              		.loc 1 1356 0
 1415 0048 01F28331 		addw	r1, r1, #899
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1416              		.loc 1 1351 0
 1417 004c C2F38002 		ubfx	r2, r2, #2, #1
 1418 0050 9A70     		strb	r2, [r3, #2]
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1419              		.loc 1 1356 0
 1420 0052 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1421 0054 02F01002 		and	r2, r2, #16
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 62


 1422 0058 02F0FF00 		and	r0, r2, #255
 1423 005c 2AB9     		cbnz	r2, .L118
1359:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1424              		.loc 1 1359 0
 1425 005e D870     		strb	r0, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****     }
 1426              		.loc 1 1360 0
 1427 0060 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1428 0062 42F01002 		orr	r2, r2, #16
 1429 0066 0A70     		strb	r2, [r1]
 1430 0068 01E0     		b	.L119
 1431              	.L118:
1364:Generated_Source\PSoC5/cyPm.c ****     }
 1432              		.loc 1 1364 0
 1433 006a 0122     		movs	r2, #1
 1434 006c DA70     		strb	r2, [r3, #3]
 1435              	.L119:
 1436              	.LBB12:
 1437              	.LBB13:
1780:Generated_Source\PSoC5/cyPm.c ****     }
1781:Generated_Source\PSoC5/cyPm.c **** }
1782:Generated_Source\PSoC5/cyPm.c **** 
1783:Generated_Source\PSoC5/cyPm.c **** 
1784:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1785:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1786:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1787:Generated_Source\PSoC5/cyPm.c **** *
1788:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1789:Generated_Source\PSoC5/cyPm.c **** *
1790:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1791:Generated_Source\PSoC5/cyPm.c **** *  No
1792:Generated_Source\PSoC5/cyPm.c **** *
1793:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1794:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1795:Generated_Source\PSoC5/cyPm.c **** {
1796:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 1438              		.loc 1 1796 0
 1439 006e 7E4F     		ldr	r7, .L145+20
 1440 0070 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1441 0072 12F00102 		ands	r2, r2, #1
 1442 0076 11D0     		beq	.L120
1797:Generated_Source\PSoC5/cyPm.c ****     {
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 1443              		.loc 1 1798 0
 1444 0078 0122     		movs	r2, #1
 1445 007a 8BF82620 		strb	r2, [fp, #38]
1799:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 1446              		.loc 1 1799 0
 1447 007e 7B4A     		ldr	r2, .L145+24
 1448 0080 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1449 0082 02F00F02 		and	r2, r2, #15
 1450 0086 8BF82720 		strb	r2, [fp, #39]
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 1451              		.loc 1 1802 0
 1452 008a 794A     		ldr	r2, .L145+28
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 63


 1453 008c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1454 008e C2F38012 		ubfx	r2, r2, #6, #1
 1455 0092 8BF82B20 		strb	r2, [fp, #43]
1803:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 1456              		.loc 1 1805 0
 1457 0096 FFF7FEFF 		bl	CyVdLvDigitDisable
 1458              	.LVL60:
 1459 009a 01E0     		b	.L121
 1460              	.L120:
1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c ****     else
1808:Generated_Source\PSoC5/cyPm.c ****     {
1809:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 1461              		.loc 1 1809 0
 1462 009c 8BF82620 		strb	r2, [fp, #38]
 1463              	.L121:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c **** 
1812:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 1464              		.loc 1 1812 0
 1465 00a0 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1466 00a2 02F00202 		and	r2, r2, #2
 1467 00a6 02F0FF01 		and	r1, r2, #255
 1468 00aa 7AB1     		cbz	r2, .L122
1813:Generated_Source\PSoC5/cyPm.c ****     {
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 1469              		.loc 1 1814 0
 1470 00ac 0122     		movs	r2, #1
 1471 00ae 8BF82820 		strb	r2, [fp, #40]
1815:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 1472              		.loc 1 1815 0
 1473 00b2 6E4A     		ldr	r2, .L145+24
 1474 00b4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1475 00b6 1209     		lsrs	r2, r2, #4
 1476 00b8 8BF82920 		strb	r2, [fp, #41]
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 1477              		.loc 1 1818 0
 1478 00bc 6C4A     		ldr	r2, .L145+28
 1479 00be 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1480 00c0 D209     		lsrs	r2, r2, #7
 1481 00c2 8BF82C20 		strb	r2, [fp, #44]
1819:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
1820:Generated_Source\PSoC5/cyPm.c **** 
1821:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 1482              		.loc 1 1821 0
 1483 00c6 FFF7FEFF 		bl	CyVdLvAnalogDisable
 1484              	.LVL61:
 1485 00ca 01E0     		b	.L123
 1486              	.L122:
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c ****     else
1824:Generated_Source\PSoC5/cyPm.c ****     {
1825:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 64


 1487              		.loc 1 1825 0
 1488 00cc 8BF82810 		strb	r1, [fp, #40]
 1489              	.L123:
1826:Generated_Source\PSoC5/cyPm.c ****     }
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 1490              		.loc 1 1828 0
 1491 00d0 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1492 00d2 02F00402 		and	r2, r2, #4
 1493 00d6 02F0FF01 		and	r1, r2, #255
 1494 00da 2AB1     		cbz	r2, .L124
1829:Generated_Source\PSoC5/cyPm.c ****     {
1830:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 1495              		.loc 1 1830 0
 1496 00dc 0122     		movs	r2, #1
 1497 00de 8BF82A20 		strb	r2, [fp, #42]
1831:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 1498              		.loc 1 1831 0
 1499 00e2 FFF7FEFF 		bl	CyVdHvAnalogDisable
 1500              	.LVL62:
 1501 00e6 01E0     		b	.L125
 1502              	.L124:
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c ****     else
1834:Generated_Source\PSoC5/cyPm.c ****     {
1835:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 1503              		.loc 1 1835 0
 1504 00e8 8BF82A10 		strb	r1, [fp, #42]
 1505              	.L125:
 1506              	.LBE13:
 1507              	.LBE12:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1508              		.loc 1 1385 0
 1509 00ec DFF894A1 		ldr	r10, .L145+48
1379:Generated_Source\PSoC5/cyPm.c **** 
 1510              		.loc 1 1379 0
 1511 00f0 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1512              	.LVL63:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1513              		.loc 1 1385 0
 1514 00f4 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
1386:Generated_Source\PSoC5/cyPm.c ****     
 1515              		.loc 1 1386 0
 1516 00f8 DFF88C91 		ldr	r9, .L145+52
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1517              		.loc 1 1385 0
 1518 00fc 8BF80720 		strb	r2, [fp, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     
 1519              		.loc 1 1386 0
 1520 0100 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1521              		.loc 1 1389 0
 1522 0104 DFF88481 		ldr	r8, .L145+56
1386:Generated_Source\PSoC5/cyPm.c ****     
 1523              		.loc 1 1386 0
 1524 0108 8BF80820 		strb	r2, [fp, #8]
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 65


 1525              		.loc 1 1389 0
 1526 010c 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
1393:Generated_Source\PSoC5/cyPm.c ****     
 1527              		.loc 1 1393 0
 1528 0110 B020     		movs	r0, #176
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1529              		.loc 1 1389 0
 1530 0112 8BF80920 		strb	r2, [fp, #9]
 1531              	.LBE14:
 1532              	.LBE17:
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1533              		.loc 1 1190 0
 1534 0116 574F     		ldr	r7, .L145+32
 1535              	.LBB18:
 1536              	.LBB15:
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1537              		.loc 1 1392 0
 1538 0118 FF22     		movs	r2, #255
 1539 011a 8AF80020 		strb	r2, [r10]
1393:Generated_Source\PSoC5/cyPm.c ****     
 1540              		.loc 1 1393 0
 1541 011e 89F80000 		strb	r0, [r9]
1396:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1542              		.loc 1 1396 0
 1543 0122 88F80020 		strb	r2, [r8]
 1544              	.LBE15:
 1545              	.LBE18:
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1546              		.loc 1 1190 0
 1547 0126 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1548              		.loc 1 1194 0
 1549 0128 534B     		ldr	r3, .L145+36
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1550              		.loc 1 1190 0
 1551 012a 8BF80420 		strb	r2, [fp, #4]
1191:Generated_Source\PSoC5/cyPm.c **** 
 1552              		.loc 1 1191 0
 1553 012e 3209     		lsrs	r2, r6, #4
 1554 0130 02F00402 		and	r2, r2, #4
 1555 0134 D2B2     		uxtb	r2, r2
 1556 0136 3A70     		strb	r2, [r7]
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1557              		.loc 1 1194 0
 1558 0138 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1559              		.loc 1 1197 0
 1560 013a 5048     		ldr	r0, .L145+40
1195:Generated_Source\PSoC5/cyPm.c **** 
 1561              		.loc 1 1195 0
 1562 013c 06F00F06 		and	r6, r6, #15
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1563              		.loc 1 1194 0
 1564 0140 8BF80520 		strb	r2, [fp, #5]
1195:Generated_Source\PSoC5/cyPm.c **** 
 1565              		.loc 1 1195 0
 1566 0144 1E70     		strb	r6, [r3]
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 66


1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1567              		.loc 1 1197 0
 1568 0146 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
1198:Generated_Source\PSoC5/cyPm.c **** 
 1569              		.loc 1 1198 0
 1570 0148 4FF0000C 		mov	ip, #0
1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1571              		.loc 1 1197 0
 1572 014c 8BF80620 		strb	r2, [fp, #6]
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1573              		.loc 1 1202 0
 1574 0150 4B4A     		ldr	r2, .L145+44
1198:Generated_Source\PSoC5/cyPm.c **** 
 1575              		.loc 1 1198 0
 1576 0152 80F800C0 		strb	ip, [r0]
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1577              		.loc 1 1202 0
 1578 0156 1678     		ldrb	r6, [r2]	@ zero_extendqisi2
 1579              	.LBB19:
 1580              	.LBB16:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1581              		.loc 1 1385 0
 1582 0158 4149     		ldr	r1, .L145+12
 1583              	.LBE16:
 1584              	.LBE19:
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1585              		.loc 1 1202 0
 1586 015a 16F0070F 		tst	r6, #7
 1587 015e 0190     		str	r0, [sp, #4]
 1588 0160 1E46     		mov	r6, r3
 1589 0162 03D1     		bne	.L144
1205:Generated_Source\PSoC5/cyPm.c ****     }
 1590              		.loc 1 1205 0
 1591 0164 0122     		movs	r2, #1
 1592 0166 81F82E20 		strb	r2, [r1, #46]
 1593 016a 0AE0     		b	.L128
 1594              	.L144:
1210:Generated_Source\PSoC5/cyPm.c **** 
 1595              		.loc 1 1210 0
 1596 016c 81F82EC0 		strb	ip, [r1, #46]
1213:Generated_Source\PSoC5/cyPm.c **** 
 1597              		.loc 1 1213 0
 1598 0170 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 1599 0172 00F00700 		and	r0, r0, #7
 1600 0176 81F82D00 		strb	r0, [r1, #45]
1216:Generated_Source\PSoC5/cyPm.c ****     }
 1601              		.loc 1 1216 0
 1602 017a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1603 017c 01F0F801 		and	r1, r1, #248
 1604 0180 1170     		strb	r1, [r2]
 1605              	.L128:
1221:Generated_Source\PSoC5/cyPm.c **** 
 1606              		.loc 1 1221 0
 1607 0182 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 1608 0184 02F0F802 		and	r2, r2, #248
 1609 0188 42F00402 		orr	r2, r2, #4
 1610 018c 2A70     		strb	r2, [r5]
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 67


1224:Generated_Source\PSoC5/cyPm.c **** 
 1611              		.loc 1 1224 0
 1612 018e 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1613              		.loc 1 1227 0
 1614              		.syntax unified
 1615              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1616 0190 00BF     		NOP
 1617              	
 1618              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c **** 
 1619              		.loc 1 1228 0
 1620              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1621 0192 00BF     		NOP
 1622              	
 1623              	@ 0 "" 2
1231:Generated_Source\PSoC5/cyPm.c **** 
 1624              		.loc 1 1231 0
 1625              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1626 0194 30BF     		WFI 
 1627              	
 1628              	@ 0 "" 2
1238:Generated_Source\PSoC5/cyPm.c ****     {
 1629              		.loc 1 1238 0
 1630              		.thumb
 1631              		.syntax unified
 1632 0196 9BF82E20 		ldrb	r2, [fp, #46]	@ zero_extendqisi2
 1633 019a 012A     		cmp	r2, #1
 1634 019c 08D0     		beq	.L129
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1635              		.loc 1 1240 0
 1636 019e 3848     		ldr	r0, .L145+44
 1637 01a0 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1638 01a2 02F0F801 		and	r1, r2, #248
 1639 01a6 2E4A     		ldr	r2, .L145+12
 1640 01a8 92F82D20 		ldrb	r2, [r2, #45]	@ zero_extendqisi2
 1641 01ac 0A43     		orrs	r2, r2, r1
 1642 01ae 0270     		strb	r2, [r0]
 1643              	.L129:
 1644              	.LBB20:
 1645              	.LBB21:
 1646              	.LBB22:
 1647              	.LBB23:
1836:Generated_Source\PSoC5/cyPm.c ****     }
1837:Generated_Source\PSoC5/cyPm.c **** }
1838:Generated_Source\PSoC5/cyPm.c **** 
1839:Generated_Source\PSoC5/cyPm.c **** 
1840:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1841:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1842:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1843:Generated_Source\PSoC5/cyPm.c **** *
1844:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1847:Generated_Source\PSoC5/cyPm.c **** *  No
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 68


1850:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1851:Generated_Source\PSoC5/cyPm.c **** {
1852:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1853:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 1648              		.loc 1 1853 0
 1649 01b0 9BF82610 		ldrb	r1, [fp, #38]	@ zero_extendqisi2
 1650 01b4 2A4A     		ldr	r2, .L145+12
 1651 01b6 0129     		cmp	r1, #1
 1652 01b8 05D1     		bne	.L130
1854:Generated_Source\PSoC5/cyPm.c ****     {
1855:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 1653              		.loc 1 1855 0
 1654 01ba 92F82710 		ldrb	r1, [r2, #39]	@ zero_extendqisi2
 1655 01be 92F82B00 		ldrb	r0, [r2, #43]	@ zero_extendqisi2
 1656 01c2 FFF7FEFF 		bl	CyVdLvDigitEnable
 1657              	.LVL64:
 1658              	.L130:
1856:Generated_Source\PSoC5/cyPm.c ****     }
1857:Generated_Source\PSoC5/cyPm.c **** 
1858:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 1659              		.loc 1 1858 0
 1660 01c6 9BF82810 		ldrb	r1, [fp, #40]	@ zero_extendqisi2
 1661 01ca 254A     		ldr	r2, .L145+12
 1662 01cc 0129     		cmp	r1, #1
 1663 01ce 05D1     		bne	.L131
1859:Generated_Source\PSoC5/cyPm.c ****     {
1860:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 1664              		.loc 1 1860 0
 1665 01d0 92F82910 		ldrb	r1, [r2, #41]	@ zero_extendqisi2
 1666 01d4 92F82C00 		ldrb	r0, [r2, #44]	@ zero_extendqisi2
 1667 01d8 FFF7FEFF 		bl	CyVdLvAnalogEnable
 1668              	.LVL65:
 1669              	.L131:
1861:Generated_Source\PSoC5/cyPm.c ****     }
1862:Generated_Source\PSoC5/cyPm.c **** 
1863:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 1670              		.loc 1 1863 0
 1671 01dc 9BF82A20 		ldrb	r2, [fp, #42]	@ zero_extendqisi2
 1672 01e0 012A     		cmp	r2, #1
 1673 01e2 01D1     		bne	.L132
1864:Generated_Source\PSoC5/cyPm.c ****     {
1865:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 1674              		.loc 1 1865 0
 1675 01e4 FFF7FEFF 		bl	CyVdHvAnalogEnable
 1676              	.LVL66:
 1677              	.L132:
 1678              	.LBE23:
 1679              	.LBE22:
1419:Generated_Source\PSoC5/cyPm.c **** 
 1680              		.loc 1 1419 0
 1681 01e8 FFF7FEFF 		bl	CyPmHibSlpRestore
 1682              	.LVL67:
1422:Generated_Source\PSoC5/cyPm.c ****     {
 1683              		.loc 1 1422 0
 1684 01ec 9BF80120 		ldrb	r2, [fp, #1]	@ zero_extendqisi2
 1685 01f0 012A     		cmp	r2, #1
 1686 01f2 01D1     		bne	.L133
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 69


1425:Generated_Source\PSoC5/cyPm.c ****     }
 1687              		.loc 1 1425 0
 1688 01f4 FFF7FEFF 		bl	CyILO_Start1K
 1689              	.LVL68:
 1690              	.L133:
1429:Generated_Source\PSoC5/cyPm.c ****     {
 1691              		.loc 1 1429 0
 1692 01f8 9BF80220 		ldrb	r2, [fp, #2]	@ zero_extendqisi2
 1693 01fc 012A     		cmp	r2, #1
 1694 01fe 01D1     		bne	.L134
1432:Generated_Source\PSoC5/cyPm.c ****     }
 1695              		.loc 1 1432 0
 1696 0200 FFF7FEFF 		bl	CyILO_Start100K
 1697              	.LVL69:
 1698              	.L134:
1436:Generated_Source\PSoC5/cyPm.c **** 
 1699              		.loc 1 1436 0
 1700 0204 9BF80000 		ldrb	r0, [fp]	@ zero_extendqisi2
 1701 0208 FFF7FEFF 		bl	CyILO_SetPowerMode
 1702              	.LVL70:
1439:Generated_Source\PSoC5/cyPm.c ****     {
 1703              		.loc 1 1439 0
 1704 020c 9BF80320 		ldrb	r2, [fp, #3]	@ zero_extendqisi2
 1705 0210 1AB9     		cbnz	r2, .L135
1442:Generated_Source\PSoC5/cyPm.c ****     }
 1706              		.loc 1 1442 0
 1707 0212 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1708 0214 02F0EF02 		and	r2, r2, #239
 1709 0218 2270     		strb	r2, [r4]
 1710              	.L135:
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1711              		.loc 1 1449 0
 1712 021a 9BF80720 		ldrb	r2, [fp, #7]	@ zero_extendqisi2
 1713 021e 8AF80020 		strb	r2, [r10]
1450:Generated_Source\PSoC5/cyPm.c **** 
 1714              		.loc 1 1450 0
 1715 0222 9BF80820 		ldrb	r2, [fp, #8]	@ zero_extendqisi2
 1716 0226 89F80020 		strb	r2, [r9]
1453:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1717              		.loc 1 1453 0
 1718 022a 9BF80920 		ldrb	r2, [fp, #9]	@ zero_extendqisi2
 1719 022e 88F80020 		strb	r2, [r8]
 1720              	.LBE21:
 1721              	.LBE20:
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1722              		.loc 1 1249 0
 1723 0232 9BF80420 		ldrb	r2, [fp, #4]	@ zero_extendqisi2
 1724 0236 3A70     		strb	r2, [r7]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1725              		.loc 1 1250 0
 1726 0238 9BF80520 		ldrb	r2, [fp, #5]	@ zero_extendqisi2
 1727 023c 3270     		strb	r2, [r6]
1251:Generated_Source\PSoC5/cyPm.c **** 
 1728              		.loc 1 1251 0
 1729 023e 9BF80630 		ldrb	r3, [fp, #6]	@ zero_extendqisi2
 1730 0242 019A     		ldr	r2, [sp, #4]
 1731 0244 1370     		strb	r3, [r2]
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 70


1254:Generated_Source\PSoC5/cyPm.c **** }
 1732              		.loc 1 1254 0
 1733 0246 0098     		ldr	r0, [sp]
 1734              	.L143:
1255:Generated_Source\PSoC5/cyPm.c **** 
 1735              		.loc 1 1255 0
 1736 0248 03B0     		add	sp, sp, #12
 1737              		.cfi_def_cfa_offset 36
 1738              		@ sp needed
 1739 024a BDE8F04F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1740              		.cfi_restore 14
 1741              		.cfi_restore 11
 1742              		.cfi_restore 10
 1743              		.cfi_restore 9
 1744              		.cfi_restore 8
 1745              		.cfi_restore 7
 1746              		.cfi_restore 6
 1747              		.cfi_restore 5
 1748              		.cfi_restore 4
 1749              		.cfi_def_cfa_offset 0
1254:Generated_Source\PSoC5/cyPm.c **** }
 1750              		.loc 1 1254 0
 1751 024e FFF7FEBF 		b	CyExitCriticalSection
 1752              	.LVL71:
 1753              	.L146:
 1754 0252 00BF     		.align	2
 1755              	.L145:
 1756 0254 93430040 		.word	1073759123
 1757 0258 83460040 		.word	1073759875
 1758 025c 31430040 		.word	1073759025
 1759 0260 00000000 		.word	.LANCHOR0
 1760 0264 00430040 		.word	1073758976
 1761 0268 F5460040 		.word	1073759989
 1762 026c F4460040 		.word	1073759988
 1763 0270 F7460040 		.word	1073759991
 1764 0274 98430040 		.word	1073759128
 1765 0278 99430040 		.word	1073759129
 1766 027c 9A430040 		.word	1073759130
 1767 0280 00420040 		.word	1073758720
 1768 0284 85460040 		.word	1073759877
 1769 0288 86460040 		.word	1073759878
 1770 028c 8A460040 		.word	1073759882
 1771              		.cfi_endproc
 1772              	.LFE5:
 1773              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1774              		.section	.text.CyPmHibernate,"ax",%progbits
 1775              		.align	1
 1776              		.global	CyPmHibernate
 1777              		.thumb
 1778              		.thumb_func
 1779              		.type	CyPmHibernate, %function
 1780              	CyPmHibernate:
 1781              	.LFB4:
1096:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1782              		.loc 1 1096 0
 1783              		.cfi_startproc
 1784              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 71


 1785              		@ frame_needed = 0, uses_anonymous_args = 0
 1786              		@ link register save eliminated.
1097:Generated_Source\PSoC5/cyPm.c **** }
 1787              		.loc 1 1097 0
 1788 0000 4020     		movs	r0, #64
 1789 0002 FFF7FEBF 		b	CyPmHibernateEx
 1790              	.LVL72:
 1791              		.cfi_endproc
 1792              	.LFE4:
 1793              		.size	CyPmHibernate, .-CyPmHibernate
 1794              		.section	.text.CyPmReadStatus,"ax",%progbits
 1795              		.align	1
 1796              		.global	CyPmReadStatus
 1797              		.thumb
 1798              		.thumb_func
 1799              		.type	CyPmReadStatus, %function
 1800              	CyPmReadStatus:
 1801              	.LFB6:
1286:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
 1802              		.loc 1 1286 0
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 0
 1805              		@ frame_needed = 0, uses_anonymous_args = 0
 1806              	.LVL73:
 1807 0000 38B5     		push	{r3, r4, r5, lr}
 1808              		.cfi_def_cfa_offset 16
 1809              		.cfi_offset 3, -16
 1810              		.cfi_offset 4, -12
 1811              		.cfi_offset 5, -8
 1812              		.cfi_offset 14, -4
1286:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
 1813              		.loc 1 1286 0
 1814 0002 0546     		mov	r5, r0
1292:Generated_Source\PSoC5/cyPm.c **** 
 1815              		.loc 1 1292 0
 1816 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1817              	.LVL74:
1295:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1818              		.loc 1 1295 0
 1819 0008 074A     		ldr	r2, .L149
 1820 000a 084B     		ldr	r3, .L149+4
 1821 000c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 1822 000e 92F84230 		ldrb	r3, [r2, #66]	@ zero_extendqisi2
 1823 0012 1C43     		orrs	r4, r4, r3
 1824              	.LVL75:
1297:Generated_Source\PSoC5/cyPm.c **** 
 1825              		.loc 1 1297 0
 1826 0014 24EA0505 		bic	r5, r4, r5
 1827 0018 82F84250 		strb	r5, [r2, #66]
1300:Generated_Source\PSoC5/cyPm.c **** 
 1828              		.loc 1 1300 0
 1829 001c FFF7FEFF 		bl	CyExitCriticalSection
 1830              	.LVL76:
1303:Generated_Source\PSoC5/cyPm.c **** 
 1831              		.loc 1 1303 0
 1832 0020 04F00700 		and	r0, r4, #7
 1833 0024 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 72


 1834              	.LVL77:
 1835              	.L150:
 1836 0026 00BF     		.align	2
 1837              	.L149:
 1838 0028 00000000 		.word	.LANCHOR0
 1839 002c 90430040 		.word	1073759120
 1840              		.cfi_endproc
 1841              	.LFE6:
 1842              		.size	CyPmReadStatus, .-CyPmReadStatus
 1843              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1844              		.align	1
 1845              		.global	CyPmCtwSetInterval
 1846              		.thumb
 1847              		.thumb_func
 1848              		.type	CyPmCtwSetInterval, %function
 1849              	CyPmCtwSetInterval:
 1850              	.LFB9:
1474:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
 1851              		.loc 1 1474 0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 0
 1854              		@ frame_needed = 0, uses_anonymous_args = 0
 1855              	.LVL78:
 1856 0000 38B5     		push	{r3, r4, r5, lr}
 1857              		.cfi_def_cfa_offset 16
 1858              		.cfi_offset 3, -16
 1859              		.cfi_offset 4, -12
 1860              		.cfi_offset 5, -8
 1861              		.cfi_offset 14, -4
1476:Generated_Source\PSoC5/cyPm.c **** 
 1862              		.loc 1 1476 0
 1863 0002 114C     		ldr	r4, .L155
1474:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
 1864              		.loc 1 1474 0
 1865 0004 0546     		mov	r5, r0
1476:Generated_Source\PSoC5/cyPm.c **** 
 1866              		.loc 1 1476 0
 1867 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1868 0008 03F0F703 		and	r3, r3, #247
 1869 000c 2370     		strb	r3, [r4]
1479:Generated_Source\PSoC5/cyPm.c **** 
 1870              		.loc 1 1479 0
 1871 000e FFF7FEFF 		bl	CyILO_Start1K
 1872              	.LVL79:
1482:Generated_Source\PSoC5/cyPm.c ****     {
 1873              		.loc 1 1482 0
 1874 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1875 0014 13F0040F 		tst	r3, #4
 1876 0018 0C4B     		ldr	r3, .L155+4
 1877 001a 0CD0     		beq	.L152
1485:Generated_Source\PSoC5/cyPm.c ****         {
 1878              		.loc 1 1485 0
 1879 001c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1880 001e AA42     		cmp	r2, r5
 1881 0020 11D0     		beq	.L151
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1882              		.loc 1 1488 0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 73


 1883 0022 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1884 0024 02F0FB02 		and	r2, r2, #251
 1885 0028 2270     		strb	r2, [r4]
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1886              		.loc 1 1489 0
 1887 002a 1D70     		strb	r5, [r3]
1490:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1888              		.loc 1 1490 0
 1889 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1890 002e 43F00403 		orr	r3, r3, #4
 1891 0032 2370     		strb	r3, [r4]
 1892 0034 38BD     		pop	{r3, r4, r5, pc}
 1893              	.L152:
1496:Generated_Source\PSoC5/cyPm.c ****         {
 1894              		.loc 1 1496 0
 1895 0036 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1896 0038 8D42     		cmp	r5, r1
1499:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1897              		.loc 1 1499 0
 1898 003a 18BF     		it	ne
 1899 003c 1D70     		strbne	r5, [r3]
1503:Generated_Source\PSoC5/cyPm.c ****     }
 1900              		.loc 1 1503 0
 1901 003e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1902 0040 43F00403 		orr	r3, r3, #4
 1903 0044 2370     		strb	r3, [r4]
 1904              	.L151:
 1905 0046 38BD     		pop	{r3, r4, r5, pc}
 1906              	.L156:
 1907              		.align	2
 1908              	.L155:
 1909 0048 82430040 		.word	1073759106
 1910 004c 81430040 		.word	1073759105
 1911              		.cfi_endproc
 1912              	.LFE9:
 1913              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1914              		.section	.text.CyPmOppsSet,"ax",%progbits
 1915              		.align	1
 1916              		.global	CyPmOppsSet
 1917              		.thumb
 1918              		.thumb_func
 1919              		.type	CyPmOppsSet, %function
 1920              	CyPmOppsSet:
 1921              	.LFB10:
1519:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
 1922              		.loc 1 1519 0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 0, uses_anonymous_args = 0
 1926 0000 08B5     		push	{r3, lr}
 1927              		.cfi_def_cfa_offset 8
 1928              		.cfi_offset 3, -8
 1929              		.cfi_offset 14, -4
1521:Generated_Source\PSoC5/cyPm.c ****     {
 1930              		.loc 1 1521 0
 1931 0002 084B     		ldr	r3, .L159
 1932 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 74


 1933 0006 DB07     		lsls	r3, r3, #31
 1934 0008 01D4     		bmi	.L158
1524:Generated_Source\PSoC5/cyPm.c ****     }
 1935              		.loc 1 1524 0
 1936 000a FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1937              	.LVL80:
 1938              	.L158:
1528:Generated_Source\PSoC5/cyPm.c **** 
 1939              		.loc 1 1528 0
 1940 000e 064B     		ldr	r3, .L159+4
 1941 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1942 0012 02F0DF02 		and	r2, r2, #223
 1943 0016 1A70     		strb	r2, [r3]
1531:Generated_Source\PSoC5/cyPm.c **** }
 1944              		.loc 1 1531 0
 1945 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1946 001a 42F01002 		orr	r2, r2, #16
 1947 001e 1A70     		strb	r2, [r3]
 1948 0020 08BD     		pop	{r3, pc}
 1949              	.L160:
 1950 0022 00BF     		.align	2
 1951              	.L159:
 1952 0024 08430040 		.word	1073758984
 1953 0028 82430040 		.word	1073759106
 1954              		.cfi_endproc
 1955              	.LFE10:
 1956              		.size	CyPmOppsSet, .-CyPmOppsSet
 1957              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1958              		.align	1
 1959              		.global	CyPmFtwSetInterval
 1960              		.thumb
 1961              		.thumb_func
 1962              		.type	CyPmFtwSetInterval, %function
 1963              	CyPmFtwSetInterval:
 1964              	.LFB11:
1551:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 1965              		.loc 1 1551 0
 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 0
 1968              		@ frame_needed = 0, uses_anonymous_args = 0
 1969              	.LVL81:
 1970 0000 38B5     		push	{r3, r4, r5, lr}
 1971              		.cfi_def_cfa_offset 16
 1972              		.cfi_offset 3, -16
 1973              		.cfi_offset 4, -12
 1974              		.cfi_offset 5, -8
 1975              		.cfi_offset 14, -4
1553:Generated_Source\PSoC5/cyPm.c **** 
 1976              		.loc 1 1553 0
 1977 0002 114C     		ldr	r4, .L165
1551:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 1978              		.loc 1 1551 0
 1979 0004 0546     		mov	r5, r0
1553:Generated_Source\PSoC5/cyPm.c **** 
 1980              		.loc 1 1553 0
 1981 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1982 0008 03F0FD03 		and	r3, r3, #253
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 75


 1983 000c 2370     		strb	r3, [r4]
1556:Generated_Source\PSoC5/cyPm.c **** 
 1984              		.loc 1 1556 0
 1985 000e FFF7FEFF 		bl	CyILO_Start100K
 1986              	.LVL82:
1559:Generated_Source\PSoC5/cyPm.c ****     {
 1987              		.loc 1 1559 0
 1988 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1989 0014 13F0010F 		tst	r3, #1
 1990 0018 0C4B     		ldr	r3, .L165+4
 1991 001a 0CD0     		beq	.L162
1562:Generated_Source\PSoC5/cyPm.c ****         {
 1992              		.loc 1 1562 0
 1993 001c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1994 001e AA42     		cmp	r2, r5
 1995 0020 11D0     		beq	.L161
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1996              		.loc 1 1565 0
 1997 0022 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1998 0024 02F0FE02 		and	r2, r2, #254
 1999 0028 2270     		strb	r2, [r4]
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2000              		.loc 1 1566 0
 2001 002a 1D70     		strb	r5, [r3]
1567:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2002              		.loc 1 1567 0
 2003 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2004 002e 43F00103 		orr	r3, r3, #1
 2005 0032 2370     		strb	r3, [r4]
 2006 0034 38BD     		pop	{r3, r4, r5, pc}
 2007              	.L162:
1573:Generated_Source\PSoC5/cyPm.c ****         {
 2008              		.loc 1 1573 0
 2009 0036 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 2010 0038 8D42     		cmp	r5, r1
1576:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2011              		.loc 1 1576 0
 2012 003a 18BF     		it	ne
 2013 003c 1D70     		strbne	r5, [r3]
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2014              		.loc 1 1580 0
 2015 003e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2016 0040 43F00103 		orr	r3, r3, #1
 2017 0044 2370     		strb	r3, [r4]
 2018              	.L161:
 2019 0046 38BD     		pop	{r3, r4, r5, pc}
 2020              	.L166:
 2021              		.align	2
 2022              	.L165:
 2023 0048 82430040 		.word	1073759106
 2024 004c 80430040 		.word	1073759104
 2025              		.cfi_endproc
 2026              	.LFE11:
 2027              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2028              		.section	.rodata
 2029              		.set	.LANCHOR1,. + 0
 2030              		.type	cyPmImoFreqReg2Mhz, %object
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 76


 2031              		.size	cyPmImoFreqReg2Mhz, 7
 2032              	cyPmImoFreqReg2Mhz:
 2033 0000 0C       		.byte	12
 2034 0001 06       		.byte	6
 2035 0002 18       		.byte	24
 2036 0003 03       		.byte	3
 2037 0004 30       		.byte	48
 2038 0005 3E       		.byte	62
 2039 0006 4A       		.byte	74
 2040              	.LC0:
 2041 0007 02       		.byte	2
 2042 0008 01       		.byte	1
 2043 0009 03       		.byte	3
 2044 000a 00       		.byte	0
 2045 000b 04       		.byte	4
 2046 000c 05       		.byte	5
 2047 000d 06       		.byte	6
 2048              		.bss
 2049              		.align	1
 2050              		.set	.LANCHOR0,. + 0
 2051              		.type	cyPmBackup, %object
 2052              		.size	cyPmBackup, 48
 2053              	cyPmBackup:
 2054 0000 00000000 		.space	48
 2054      00000000 
 2054      00000000 
 2054      00000000 
 2054      00000000 
 2055              		.type	cyPmClockBackup, %object
 2056              		.size	cyPmClockBackup, 18
 2057              	cyPmClockBackup:
 2058 0030 00000000 		.space	18
 2058      00000000 
 2058      00000000 
 2058      00000000 
 2058      0000
 2059              		.type	interruptStatus.4985, %object
 2060              		.size	interruptStatus.4985, 1
 2061              	interruptStatus.4985:
 2062 0042 00       		.space	1
 2063              		.text
 2064              	.Letext0:
 2065              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2066              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2067              		.file 4 "Generated_Source\\PSoC5\\CyFlash.h"
 2068              		.file 5 "Generated_Source\\PSoC5\\CyLib.h"
 2069              		.section	.debug_info,"",%progbits
 2070              	.Ldebug_info0:
 2071 0000 B0090000 		.4byte	0x9b0
 2072 0004 0400     		.2byte	0x4
 2073 0006 00000000 		.4byte	.Ldebug_abbrev0
 2074 000a 04       		.byte	0x4
 2075 000b 01       		.uleb128 0x1
 2076 000c 4B010000 		.4byte	.LASF117
 2077 0010 0C       		.byte	0xc
 2078 0011 84030000 		.4byte	.LASF118
 2079 0015 AE050000 		.4byte	.LASF119
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 77


 2080 0019 28000000 		.4byte	.Ldebug_ranges0+0x28
 2081 001d 00000000 		.4byte	0
 2082 0021 00000000 		.4byte	.Ldebug_line0
 2083 0025 02       		.uleb128 0x2
 2084 0026 01       		.byte	0x1
 2085 0027 06       		.byte	0x6
 2086 0028 3F010000 		.4byte	.LASF0
 2087 002c 02       		.uleb128 0x2
 2088 002d 01       		.byte	0x1
 2089 002e 08       		.byte	0x8
 2090 002f 00050000 		.4byte	.LASF1
 2091 0033 02       		.uleb128 0x2
 2092 0034 02       		.byte	0x2
 2093 0035 05       		.byte	0x5
 2094 0036 39050000 		.4byte	.LASF2
 2095 003a 02       		.uleb128 0x2
 2096 003b 02       		.byte	0x2
 2097 003c 07       		.byte	0x7
 2098 003d 3B030000 		.4byte	.LASF3
 2099 0041 02       		.uleb128 0x2
 2100 0042 04       		.byte	0x4
 2101 0043 05       		.byte	0x5
 2102 0044 06020000 		.4byte	.LASF4
 2103 0048 02       		.uleb128 0x2
 2104 0049 04       		.byte	0x4
 2105 004a 07       		.byte	0x7
 2106 004b AC020000 		.4byte	.LASF5
 2107 004f 02       		.uleb128 0x2
 2108 0050 08       		.byte	0x8
 2109 0051 05       		.byte	0x5
 2110 0052 31010000 		.4byte	.LASF6
 2111 0056 02       		.uleb128 0x2
 2112 0057 08       		.byte	0x8
 2113 0058 07       		.byte	0x7
 2114 0059 AE000000 		.4byte	.LASF7
 2115 005d 03       		.uleb128 0x3
 2116 005e 04       		.byte	0x4
 2117 005f 05       		.byte	0x5
 2118 0060 696E7400 		.ascii	"int\000"
 2119 0064 02       		.uleb128 0x2
 2120 0065 04       		.byte	0x4
 2121 0066 07       		.byte	0x7
 2122 0067 7E020000 		.4byte	.LASF8
 2123 006b 04       		.uleb128 0x4
 2124 006c 21020000 		.4byte	.LASF9
 2125 0070 02       		.byte	0x2
 2126 0071 E801     		.2byte	0x1e8
 2127 0073 2C000000 		.4byte	0x2c
 2128 0077 04       		.uleb128 0x4
 2129 0078 14000000 		.4byte	.LASF10
 2130 007c 02       		.byte	0x2
 2131 007d E901     		.2byte	0x1e9
 2132 007f 3A000000 		.4byte	0x3a
 2133 0083 04       		.uleb128 0x4
 2134 0084 48020000 		.4byte	.LASF11
 2135 0088 02       		.byte	0x2
 2136 0089 EA01     		.2byte	0x1ea
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 78


 2137 008b 48000000 		.4byte	0x48
 2138 008f 02       		.uleb128 0x2
 2139 0090 04       		.byte	0x4
 2140 0091 04       		.byte	0x4
 2141 0092 A1040000 		.4byte	.LASF12
 2142 0096 02       		.uleb128 0x2
 2143 0097 08       		.byte	0x8
 2144 0098 04       		.byte	0x4
 2145 0099 41020000 		.4byte	.LASF13
 2146 009d 02       		.uleb128 0x2
 2147 009e 01       		.byte	0x1
 2148 009f 08       		.byte	0x8
 2149 00a0 63050000 		.4byte	.LASF14
 2150 00a4 04       		.uleb128 0x4
 2151 00a5 C8060000 		.4byte	.LASF15
 2152 00a9 02       		.byte	0x2
 2153 00aa 8A02     		.2byte	0x28a
 2154 00ac 48000000 		.4byte	0x48
 2155 00b0 04       		.uleb128 0x4
 2156 00b1 E8040000 		.4byte	.LASF16
 2157 00b5 02       		.byte	0x2
 2158 00b6 9202     		.2byte	0x292
 2159 00b8 BC000000 		.4byte	0xbc
 2160 00bc 05       		.uleb128 0x5
 2161 00bd 6B000000 		.4byte	0x6b
 2162 00c1 02       		.uleb128 0x2
 2163 00c2 08       		.byte	0x8
 2164 00c3 04       		.byte	0x4
 2165 00c4 27040000 		.4byte	.LASF17
 2166 00c8 02       		.uleb128 0x2
 2167 00c9 04       		.byte	0x4
 2168 00ca 07       		.byte	0x7
 2169 00cb 0E040000 		.4byte	.LASF18
 2170 00cf 06       		.uleb128 0x6
 2171 00d0 C5020000 		.4byte	.LASF35
 2172 00d4 12       		.byte	0x12
 2173 00d5 03       		.byte	0x3
 2174 00d6 F8       		.byte	0xf8
 2175 00d7 9A010000 		.4byte	0x19a
 2176 00db 07       		.uleb128 0x7
 2177 00dc 46040000 		.4byte	.LASF19
 2178 00e0 03       		.byte	0x3
 2179 00e1 FB       		.byte	0xfb
 2180 00e2 6B000000 		.4byte	0x6b
 2181 00e6 00       		.byte	0
 2182 00e7 07       		.uleb128 0x7
 2183 00e8 4D040000 		.4byte	.LASF20
 2184 00ec 03       		.byte	0x3
 2185 00ed FC       		.byte	0xfc
 2186 00ee 6B000000 		.4byte	0x6b
 2187 00f2 01       		.byte	0x1
 2188 00f3 07       		.uleb128 0x7
 2189 00f4 5D000000 		.4byte	.LASF21
 2190 00f8 03       		.byte	0x3
 2191 00f9 FD       		.byte	0xfd
 2192 00fa 6B000000 		.4byte	0x6b
 2193 00fe 02       		.byte	0x2
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 79


 2194 00ff 07       		.uleb128 0x7
 2195 0100 A4020000 		.4byte	.LASF22
 2196 0104 03       		.byte	0x3
 2197 0105 FE       		.byte	0xfe
 2198 0106 6B000000 		.4byte	0x6b
 2199 010a 03       		.byte	0x3
 2200 010b 07       		.uleb128 0x7
 2201 010c EE000000 		.4byte	.LASF23
 2202 0110 03       		.byte	0x3
 2203 0111 FF       		.byte	0xff
 2204 0112 6B000000 		.4byte	0x6b
 2205 0116 04       		.byte	0x4
 2206 0117 08       		.uleb128 0x8
 2207 0118 D1060000 		.4byte	.LASF24
 2208 011c 03       		.byte	0x3
 2209 011d 0001     		.2byte	0x100
 2210 011f 6B000000 		.4byte	0x6b
 2211 0123 05       		.byte	0x5
 2212 0124 08       		.uleb128 0x8
 2213 0125 1C070000 		.4byte	.LASF25
 2214 0129 03       		.byte	0x3
 2215 012a 0101     		.2byte	0x101
 2216 012c 6B000000 		.4byte	0x6b
 2217 0130 06       		.byte	0x6
 2218 0131 08       		.uleb128 0x8
 2219 0132 97040000 		.4byte	.LASF26
 2220 0136 03       		.byte	0x3
 2221 0137 0201     		.2byte	0x102
 2222 0139 6B000000 		.4byte	0x6b
 2223 013d 07       		.byte	0x7
 2224 013e 08       		.uleb128 0x8
 2225 013f DC030000 		.4byte	.LASF27
 2226 0143 03       		.byte	0x3
 2227 0144 0301     		.2byte	0x103
 2228 0146 6B000000 		.4byte	0x6b
 2229 014a 08       		.byte	0x8
 2230 014b 08       		.uleb128 0x8
 2231 014c 00020000 		.4byte	.LASF28
 2232 0150 03       		.byte	0x3
 2233 0151 0401     		.2byte	0x104
 2234 0153 6B000000 		.4byte	0x6b
 2235 0157 09       		.byte	0x9
 2236 0158 08       		.uleb128 0x8
 2237 0159 91000000 		.4byte	.LASF29
 2238 015d 03       		.byte	0x3
 2239 015e 0501     		.2byte	0x105
 2240 0160 6B000000 		.4byte	0x6b
 2241 0164 0A       		.byte	0xa
 2242 0165 08       		.uleb128 0x8
 2243 0166 D9010000 		.4byte	.LASF30
 2244 016a 03       		.byte	0x3
 2245 016b 0601     		.2byte	0x106
 2246 016d 77000000 		.4byte	0x77
 2247 0171 0C       		.byte	0xc
 2248 0172 08       		.uleb128 0x8
 2249 0173 1E050000 		.4byte	.LASF31
 2250 0177 03       		.byte	0x3
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 80


 2251 0178 0701     		.2byte	0x107
 2252 017a 6B000000 		.4byte	0x6b
 2253 017e 0E       		.byte	0xe
 2254 017f 08       		.uleb128 0x8
 2255 0180 4F020000 		.4byte	.LASF32
 2256 0184 03       		.byte	0x3
 2257 0185 0801     		.2byte	0x108
 2258 0187 6B000000 		.4byte	0x6b
 2259 018b 0F       		.byte	0xf
 2260 018c 08       		.uleb128 0x8
 2261 018d 4B060000 		.4byte	.LASF33
 2262 0191 03       		.byte	0x3
 2263 0192 0901     		.2byte	0x109
 2264 0194 6B000000 		.4byte	0x6b
 2265 0198 10       		.byte	0x10
 2266 0199 00       		.byte	0
 2267 019a 04       		.uleb128 0x4
 2268 019b 21030000 		.4byte	.LASF34
 2269 019f 03       		.byte	0x3
 2270 01a0 0B01     		.2byte	0x10b
 2271 01a2 CF000000 		.4byte	0xcf
 2272 01a6 09       		.uleb128 0x9
 2273 01a7 F2020000 		.4byte	.LASF36
 2274 01ab 30       		.byte	0x30
 2275 01ac 03       		.byte	0x3
 2276 01ad 0E01     		.2byte	0x10e
 2277 01af C5020000 		.4byte	0x2c5
 2278 01b3 08       		.uleb128 0x8
 2279 01b4 24010000 		.4byte	.LASF37
 2280 01b8 03       		.byte	0x3
 2281 01b9 1001     		.2byte	0x110
 2282 01bb 6B000000 		.4byte	0x6b
 2283 01bf 00       		.byte	0
 2284 01c0 08       		.uleb128 0x8
 2285 01c1 2D050000 		.4byte	.LASF38
 2286 01c5 03       		.byte	0x3
 2287 01c6 1101     		.2byte	0x111
 2288 01c8 6B000000 		.4byte	0x6b
 2289 01cc 01       		.byte	0x1
 2290 01cd 08       		.uleb128 0x8
 2291 01ce 55050000 		.4byte	.LASF39
 2292 01d2 03       		.byte	0x3
 2293 01d3 1201     		.2byte	0x112
 2294 01d5 6B000000 		.4byte	0x6b
 2295 01d9 02       		.byte	0x2
 2296 01da 08       		.uleb128 0x8
 2297 01db 02040000 		.4byte	.LASF40
 2298 01df 03       		.byte	0x3
 2299 01e0 1401     		.2byte	0x114
 2300 01e2 6B000000 		.4byte	0x6b
 2301 01e6 03       		.byte	0x3
 2302 01e7 08       		.uleb128 0x8
 2303 01e8 A2030000 		.4byte	.LASF41
 2304 01ec 03       		.byte	0x3
 2305 01ed 1E01     		.2byte	0x11e
 2306 01ef 6B000000 		.4byte	0x6b
 2307 01f3 04       		.byte	0x4
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 81


 2308 01f4 08       		.uleb128 0x8
 2309 01f5 AD030000 		.4byte	.LASF42
 2310 01f9 03       		.byte	0x3
 2311 01fa 1F01     		.2byte	0x11f
 2312 01fc 6B000000 		.4byte	0x6b
 2313 0200 05       		.byte	0x5
 2314 0201 08       		.uleb128 0x8
 2315 0202 B8030000 		.4byte	.LASF43
 2316 0206 03       		.byte	0x3
 2317 0207 2001     		.2byte	0x120
 2318 0209 6B000000 		.4byte	0x6b
 2319 020d 06       		.byte	0x6
 2320 020e 08       		.uleb128 0x8
 2321 020f 39000000 		.4byte	.LASF44
 2322 0213 03       		.byte	0x3
 2323 0214 2201     		.2byte	0x122
 2324 0216 6B000000 		.4byte	0x6b
 2325 021a 07       		.byte	0x7
 2326 021b 08       		.uleb128 0x8
 2327 021c 45000000 		.4byte	.LASF45
 2328 0220 03       		.byte	0x3
 2329 0221 2301     		.2byte	0x123
 2330 0223 6B000000 		.4byte	0x6b
 2331 0227 08       		.byte	0x8
 2332 0228 08       		.uleb128 0x8
 2333 0229 51000000 		.4byte	.LASF46
 2334 022d 03       		.byte	0x3
 2335 022e 2701     		.2byte	0x127
 2336 0230 6B000000 		.4byte	0x6b
 2337 0234 09       		.byte	0x9
 2338 0235 08       		.uleb128 0x8
 2339 0236 8B020000 		.4byte	.LASF47
 2340 023a 03       		.byte	0x3
 2341 023b 2B01     		.2byte	0x12b
 2342 023d C5020000 		.4byte	0x2c5
 2343 0241 0A       		.byte	0xa
 2344 0242 08       		.uleb128 0x8
 2345 0243 BE020000 		.4byte	.LASF48
 2346 0247 03       		.byte	0x3
 2347 0248 2E01     		.2byte	0x12e
 2348 024a 6B000000 		.4byte	0x6b
 2349 024e 26       		.byte	0x26
 2350 024f 08       		.uleb128 0x8
 2351 0250 13070000 		.4byte	.LASF49
 2352 0254 03       		.byte	0x3
 2353 0255 2F01     		.2byte	0x12f
 2354 0257 6B000000 		.4byte	0x6b
 2355 025b 27       		.byte	0x27
 2356 025c 08       		.uleb128 0x8
 2357 025d 72060000 		.4byte	.LASF50
 2358 0261 03       		.byte	0x3
 2359 0262 3001     		.2byte	0x130
 2360 0264 6B000000 		.4byte	0x6b
 2361 0268 28       		.byte	0x28
 2362 0269 08       		.uleb128 0x8
 2363 026a E5000000 		.4byte	.LASF51
 2364 026e 03       		.byte	0x3
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 82


 2365 026f 3101     		.2byte	0x131
 2366 0271 6B000000 		.4byte	0x6b
 2367 0275 29       		.byte	0x29
 2368 0276 08       		.uleb128 0x8
 2369 0277 0B010000 		.4byte	.LASF52
 2370 027b 03       		.byte	0x3
 2371 027c 3201     		.2byte	0x132
 2372 027e 6B000000 		.4byte	0x6b
 2373 0282 2A       		.byte	0x2a
 2374 0283 08       		.uleb128 0x8
 2375 0284 C7040000 		.4byte	.LASF53
 2376 0288 03       		.byte	0x3
 2377 0289 3301     		.2byte	0x133
 2378 028b 6B000000 		.4byte	0x6b
 2379 028f 2B       		.byte	0x2b
 2380 0290 08       		.uleb128 0x8
 2381 0291 E1060000 		.4byte	.LASF54
 2382 0295 03       		.byte	0x3
 2383 0296 3401     		.2byte	0x134
 2384 0298 6B000000 		.4byte	0x6b
 2385 029c 2C       		.byte	0x2c
 2386 029d 08       		.uleb128 0x8
 2387 029e 73020000 		.4byte	.LASF55
 2388 02a2 03       		.byte	0x3
 2389 02a3 3601     		.2byte	0x136
 2390 02a5 6B000000 		.4byte	0x6b
 2391 02a9 2D       		.byte	0x2d
 2392 02aa 08       		.uleb128 0x8
 2393 02ab 90050000 		.4byte	.LASF56
 2394 02af 03       		.byte	0x3
 2395 02b0 3701     		.2byte	0x137
 2396 02b2 6B000000 		.4byte	0x6b
 2397 02b6 2E       		.byte	0x2e
 2398 02b7 08       		.uleb128 0x8
 2399 02b8 D0030000 		.4byte	.LASF57
 2400 02bc 03       		.byte	0x3
 2401 02bd 3901     		.2byte	0x139
 2402 02bf 6B000000 		.4byte	0x6b
 2403 02c3 2F       		.byte	0x2f
 2404 02c4 00       		.byte	0
 2405 02c5 0A       		.uleb128 0xa
 2406 02c6 6B000000 		.4byte	0x6b
 2407 02ca D5020000 		.4byte	0x2d5
 2408 02ce 0B       		.uleb128 0xb
 2409 02cf C8000000 		.4byte	0xc8
 2410 02d3 1B       		.byte	0x1b
 2411 02d4 00       		.byte	0
 2412 02d5 04       		.uleb128 0x4
 2413 02d6 6A000000 		.4byte	.LASF58
 2414 02da 03       		.byte	0x3
 2415 02db 3B01     		.2byte	0x13b
 2416 02dd A6010000 		.4byte	0x1a6
 2417 02e1 0C       		.uleb128 0xc
 2418 02e2 43050000 		.4byte	.LASF59
 2419 02e6 01       		.byte	0x1
 2420 02e7 4006     		.2byte	0x640
 2421 02e9 00000000 		.4byte	.LFB12
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 83


 2422 02ed C4010000 		.4byte	.LFE12-.LFB12
 2423 02f1 01       		.uleb128 0x1
 2424 02f2 9C       		.byte	0x9c
 2425 02f3 0C       		.uleb128 0xc
 2426 02f4 27000000 		.4byte	.LASF60
 2427 02f8 01       		.byte	0x1
 2428 02f9 BC06     		.2byte	0x6bc
 2429 02fb 00000000 		.4byte	.LFB13
 2430 02ff C0000000 		.4byte	.LFE13-.LFB13
 2431 0303 01       		.uleb128 0x1
 2432 0304 9C       		.byte	0x9c
 2433 0305 0D       		.uleb128 0xd
 2434 0306 E6030000 		.4byte	.LASF61
 2435 030a 01       		.byte	0x1
 2436 030b 49       		.byte	0x49
 2437 030c 00000000 		.4byte	.LFB0
 2438 0310 E8010000 		.4byte	.LFE0-.LFB0
 2439 0314 01       		.uleb128 0x1
 2440 0315 9C       		.byte	0x9c
 2441 0316 EA030000 		.4byte	0x3ea
 2442 031a 0E       		.uleb128 0xe
 2443 031b 3A000000 		.4byte	.LVL0
 2444 031f 74080000 		.4byte	0x874
 2445 0323 2E030000 		.4byte	0x32e
 2446 0327 0F       		.uleb128 0xf
 2447 0328 01       		.uleb128 0x1
 2448 0329 50       		.byte	0x50
 2449 032a 02       		.uleb128 0x2
 2450 032b 08       		.byte	0x8
 2451 032c 37       		.byte	0x37
 2452 032d 00       		.byte	0
 2453 032e 10       		.uleb128 0x10
 2454 032f 9A000000 		.4byte	.LVL1
 2455 0333 7F080000 		.4byte	0x87f
 2456 0337 0E       		.uleb128 0xe
 2457 0338 A2000000 		.4byte	.LVL2
 2458 033c 8A080000 		.4byte	0x88a
 2459 0340 4A030000 		.4byte	0x34a
 2460 0344 0F       		.uleb128 0xf
 2461 0345 01       		.uleb128 0x1
 2462 0346 50       		.byte	0x50
 2463 0347 01       		.uleb128 0x1
 2464 0348 30       		.byte	0x30
 2465 0349 00       		.byte	0
 2466 034a 10       		.uleb128 0x10
 2467 034b B6000000 		.4byte	.LVL3
 2468 034f 95080000 		.4byte	0x895
 2469 0353 0E       		.uleb128 0xe
 2470 0354 C2000000 		.4byte	.LVL4
 2471 0358 A0080000 		.4byte	0x8a0
 2472 035c 66030000 		.4byte	0x366
 2473 0360 0F       		.uleb128 0xf
 2474 0361 01       		.uleb128 0x1
 2475 0362 50       		.byte	0x50
 2476 0363 01       		.uleb128 0x1
 2477 0364 34       		.byte	0x34
 2478 0365 00       		.byte	0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 84


 2479 0366 10       		.uleb128 0x10
 2480 0367 E0000000 		.4byte	.LVL5
 2481 036b AB080000 		.4byte	0x8ab
 2482 036f 0E       		.uleb128 0xe
 2483 0370 E6000000 		.4byte	.LVL6
 2484 0374 B6080000 		.4byte	0x8b6
 2485 0378 82030000 		.4byte	0x382
 2486 037c 0F       		.uleb128 0xf
 2487 037d 01       		.uleb128 0x1
 2488 037e 50       		.byte	0x50
 2489 037f 01       		.uleb128 0x1
 2490 0380 36       		.byte	0x36
 2491 0381 00       		.byte	0
 2492 0382 0E       		.uleb128 0xe
 2493 0383 0E010000 		.4byte	.LVL7
 2494 0387 C1080000 		.4byte	0x8c1
 2495 038b 95030000 		.4byte	0x395
 2496 038f 0F       		.uleb128 0xf
 2497 0390 01       		.uleb128 0x1
 2498 0391 50       		.byte	0x50
 2499 0392 01       		.uleb128 0x1
 2500 0393 30       		.byte	0x30
 2501 0394 00       		.byte	0
 2502 0395 10       		.uleb128 0x10
 2503 0396 38010000 		.4byte	.LVL8
 2504 039a CC080000 		.4byte	0x8cc
 2505 039e 0E       		.uleb128 0xe
 2506 039f 4A010000 		.4byte	.LVL9
 2507 03a3 D7080000 		.4byte	0x8d7
 2508 03a7 B1030000 		.4byte	0x3b1
 2509 03ab 0F       		.uleb128 0xf
 2510 03ac 01       		.uleb128 0x1
 2511 03ad 50       		.byte	0x50
 2512 03ae 01       		.uleb128 0x1
 2513 03af 30       		.byte	0x30
 2514 03b0 00       		.byte	0
 2515 03b1 0E       		.uleb128 0xe
 2516 03b2 56010000 		.4byte	.LVL10
 2517 03b6 7F080000 		.4byte	0x87f
 2518 03ba C4030000 		.4byte	0x3c4
 2519 03be 0F       		.uleb128 0xf
 2520 03bf 01       		.uleb128 0x1
 2521 03c0 50       		.byte	0x50
 2522 03c1 01       		.uleb128 0x1
 2523 03c2 30       		.byte	0x30
 2524 03c3 00       		.byte	0
 2525 03c4 0E       		.uleb128 0xe
 2526 03c5 6E010000 		.4byte	.LVL11
 2527 03c9 E2080000 		.4byte	0x8e2
 2528 03cd D7030000 		.4byte	0x3d7
 2529 03d1 0F       		.uleb128 0xf
 2530 03d2 01       		.uleb128 0x1
 2531 03d3 50       		.byte	0x50
 2532 03d4 01       		.uleb128 0x1
 2533 03d5 30       		.byte	0x30
 2534 03d6 00       		.byte	0
 2535 03d7 10       		.uleb128 0x10
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 85


 2536 03d8 7E010000 		.4byte	.LVL12
 2537 03dc 74080000 		.4byte	0x874
 2538 03e0 10       		.uleb128 0x10
 2539 03e1 92010000 		.4byte	.LVL13
 2540 03e5 ED080000 		.4byte	0x8ed
 2541 03e9 00       		.byte	0
 2542 03ea 11       		.uleb128 0x11
 2543 03eb 9C000000 		.4byte	.LASF62
 2544 03ef 01       		.byte	0x1
 2545 03f0 0C01     		.2byte	0x10c
 2546 03f2 00000000 		.4byte	.LFB1
 2547 03f6 14020000 		.4byte	.LFE1-.LFB1
 2548 03fa 01       		.uleb128 0x1
 2549 03fb 9C       		.byte	0x9c
 2550 03fc 1B050000 		.4byte	0x51b
 2551 0400 12       		.uleb128 0x12
 2552 0401 6B060000 		.4byte	.LASF63
 2553 0405 01       		.byte	0x1
 2554 0406 0E01     		.2byte	0x10e
 2555 0408 A4000000 		.4byte	0xa4
 2556 040c 10       		.byte	0x10
 2557 040d 13       		.uleb128 0x13
 2558 040e 6900     		.ascii	"i\000"
 2559 0410 01       		.byte	0x1
 2560 0411 0F01     		.2byte	0x10f
 2561 0413 77000000 		.4byte	0x77
 2562 0417 00000000 		.4byte	.LLST0
 2563 041b 14       		.uleb128 0x14
 2564 041c C3030000 		.4byte	.LASF64
 2565 0420 01       		.byte	0x1
 2566 0421 1001     		.2byte	0x110
 2567 0423 77000000 		.4byte	0x77
 2568 0427 51000000 		.4byte	.LLST1
 2569 042b 15       		.uleb128 0x15
 2570 042c 33040000 		.4byte	.LASF65
 2571 0430 01       		.byte	0x1
 2572 0431 1401     		.2byte	0x114
 2573 0433 30050000 		.4byte	0x530
 2574 0437 02       		.uleb128 0x2
 2575 0438 91       		.byte	0x91
 2576 0439 58       		.sleb128 -40
 2577 043a 10       		.uleb128 0x10
 2578 043b 36000000 		.4byte	.LVL15
 2579 043f F8080000 		.4byte	0x8f8
 2580 0443 0E       		.uleb128 0xe
 2581 0444 4E000000 		.4byte	.LVL16
 2582 0448 74080000 		.4byte	0x874
 2583 044c 57040000 		.4byte	0x457
 2584 0450 0F       		.uleb128 0xf
 2585 0451 01       		.uleb128 0x1
 2586 0452 50       		.byte	0x50
 2587 0453 02       		.uleb128 0x2
 2588 0454 08       		.byte	0x8
 2589 0455 37       		.byte	0x37
 2590 0456 00       		.byte	0
 2591 0457 0E       		.uleb128 0xe
 2592 0458 60000000 		.4byte	.LVL17
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 86


 2593 045c 03090000 		.4byte	0x903
 2594 0460 6A040000 		.4byte	0x46a
 2595 0464 0F       		.uleb128 0xf
 2596 0465 01       		.uleb128 0x1
 2597 0466 50       		.byte	0x50
 2598 0467 01       		.uleb128 0x1
 2599 0468 30       		.byte	0x30
 2600 0469 00       		.byte	0
 2601 046a 10       		.uleb128 0x10
 2602 046b 82000000 		.4byte	.LVL20
 2603 046f F8080000 		.4byte	0x8f8
 2604 0473 10       		.uleb128 0x10
 2605 0474 A4000000 		.4byte	.LVL23
 2606 0478 D7080000 		.4byte	0x8d7
 2607 047c 10       		.uleb128 0x10
 2608 047d AC000000 		.4byte	.LVL24
 2609 0481 7F080000 		.4byte	0x87f
 2610 0485 0E       		.uleb128 0xe
 2611 0486 CC000000 		.4byte	.LVL25
 2612 048a A0080000 		.4byte	0x8a0
 2613 048e 98040000 		.4byte	0x498
 2614 0492 0F       		.uleb128 0xf
 2615 0493 01       		.uleb128 0x1
 2616 0494 50       		.byte	0x50
 2617 0495 01       		.uleb128 0x1
 2618 0496 38       		.byte	0x38
 2619 0497 00       		.byte	0
 2620 0498 10       		.uleb128 0x10
 2621 0499 DE000000 		.4byte	.LVL26
 2622 049d A0080000 		.4byte	0x8a0
 2623 04a1 10       		.uleb128 0x10
 2624 04a2 10010000 		.4byte	.LVL27
 2625 04a6 AB080000 		.4byte	0x8ab
 2626 04aa 10       		.uleb128 0x10
 2627 04ab 18010000 		.4byte	.LVL28
 2628 04af C1080000 		.4byte	0x8c1
 2629 04b3 10       		.uleb128 0x10
 2630 04b4 24010000 		.4byte	.LVL29
 2631 04b8 0E090000 		.4byte	0x90e
 2632 04bc 0E       		.uleb128 0xe
 2633 04bd 5C010000 		.4byte	.LVL30
 2634 04c1 19090000 		.4byte	0x919
 2635 04c5 CF040000 		.4byte	0x4cf
 2636 04c9 0F       		.uleb128 0xf
 2637 04ca 01       		.uleb128 0x1
 2638 04cb 50       		.byte	0x50
 2639 04cc 01       		.uleb128 0x1
 2640 04cd 30       		.byte	0x30
 2641 04ce 00       		.byte	0
 2642 04cf 0E       		.uleb128 0xe
 2643 04d0 62010000 		.4byte	.LVL31
 2644 04d4 B6080000 		.4byte	0x8b6
 2645 04d8 E3040000 		.4byte	0x4e3
 2646 04dc 0F       		.uleb128 0xf
 2647 04dd 01       		.uleb128 0x1
 2648 04de 50       		.byte	0x50
 2649 04df 02       		.uleb128 0x2
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 87


 2650 04e0 08       		.byte	0x8
 2651 04e1 50       		.byte	0x50
 2652 04e2 00       		.byte	0
 2653 04e3 0E       		.uleb128 0xe
 2654 04e4 6C010000 		.4byte	.LVL34
 2655 04e8 B6080000 		.4byte	0x8b6
 2656 04ec F6040000 		.4byte	0x4f6
 2657 04f0 0F       		.uleb128 0xf
 2658 04f1 01       		.uleb128 0x1
 2659 04f2 50       		.byte	0x50
 2660 04f3 01       		.uleb128 0x1
 2661 04f4 31       		.byte	0x31
 2662 04f5 00       		.byte	0
 2663 04f6 10       		.uleb128 0x10
 2664 04f7 94010000 		.4byte	.LVL37
 2665 04fb D7080000 		.4byte	0x8d7
 2666 04ff 10       		.uleb128 0x10
 2667 0500 9C010000 		.4byte	.LVL38
 2668 0504 7F080000 		.4byte	0x87f
 2669 0508 10       		.uleb128 0x10
 2670 0509 AE010000 		.4byte	.LVL39
 2671 050d 24090000 		.4byte	0x924
 2672 0511 10       		.uleb128 0x10
 2673 0512 C4010000 		.4byte	.LVL43
 2674 0516 E2080000 		.4byte	0x8e2
 2675 051a 00       		.byte	0
 2676 051b 0A       		.uleb128 0xa
 2677 051c 2B050000 		.4byte	0x52b
 2678 0520 2B050000 		.4byte	0x52b
 2679 0524 0B       		.uleb128 0xb
 2680 0525 C8000000 		.4byte	0xc8
 2681 0529 06       		.byte	0x6
 2682 052a 00       		.byte	0
 2683 052b 16       		.uleb128 0x16
 2684 052c 6B000000 		.4byte	0x6b
 2685 0530 16       		.uleb128 0x16
 2686 0531 1B050000 		.4byte	0x51b
 2687 0535 11       		.uleb128 0x11
 2688 0536 CF040000 		.4byte	.LASF66
 2689 053a 01       		.byte	0x1
 2690 053b 7102     		.2byte	0x271
 2691 053d 00000000 		.4byte	.LFB2
 2692 0541 6C000000 		.4byte	.LFE2-.LFB2
 2693 0545 01       		.uleb128 0x1
 2694 0546 9C       		.byte	0x9c
 2695 0547 7B050000 		.4byte	0x57b
 2696 054b 17       		.uleb128 0x17
 2697 054c AA060000 		.4byte	.LASF67
 2698 0550 01       		.byte	0x1
 2699 0551 7102     		.2byte	0x271
 2700 0553 77000000 		.4byte	0x77
 2701 0557 7D000000 		.4byte	.LLST2
 2702 055b 17       		.uleb128 0x17
 2703 055c 64040000 		.4byte	.LASF68
 2704 0560 01       		.byte	0x1
 2705 0561 7102     		.2byte	0x271
 2706 0563 77000000 		.4byte	0x77
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 88


 2707 0567 9E000000 		.4byte	.LLST3
 2708 056b 18       		.uleb128 0x18
 2709 056c 0C000000 		.4byte	.LVL46
 2710 0570 8A080000 		.4byte	0x88a
 2711 0574 0F       		.uleb128 0xf
 2712 0575 01       		.uleb128 0x1
 2713 0576 50       		.byte	0x50
 2714 0577 01       		.uleb128 0x1
 2715 0578 30       		.byte	0x30
 2716 0579 00       		.byte	0
 2717 057a 00       		.byte	0
 2718 057b 11       		.uleb128 0x11
 2719 057c BD040000 		.4byte	.LASF69
 2720 0580 01       		.byte	0x1
 2721 0581 3803     		.2byte	0x338
 2722 0583 00000000 		.4byte	.LFB3
 2723 0587 F0000000 		.4byte	.LFE3-.LFB3
 2724 058b 01       		.uleb128 0x1
 2725 058c 9C       		.byte	0x9c
 2726 058d EF050000 		.4byte	0x5ef
 2727 0591 17       		.uleb128 0x17
 2728 0592 AA060000 		.4byte	.LASF67
 2729 0596 01       		.byte	0x1
 2730 0597 3803     		.2byte	0x338
 2731 0599 6B000000 		.4byte	0x6b
 2732 059d BF000000 		.4byte	.LLST4
 2733 05a1 17       		.uleb128 0x17
 2734 05a2 64040000 		.4byte	.LASF68
 2735 05a6 01       		.byte	0x1
 2736 05a7 3803     		.2byte	0x338
 2737 05a9 77000000 		.4byte	0x77
 2738 05ad E0000000 		.4byte	.LLST5
 2739 05b1 14       		.uleb128 0x14
 2740 05b2 E3010000 		.4byte	.LASF70
 2741 05b6 01       		.byte	0x1
 2742 05b7 3A03     		.2byte	0x33a
 2743 05b9 6B000000 		.4byte	0x6b
 2744 05bd 01010000 		.4byte	.LLST6
 2745 05c1 10       		.uleb128 0x10
 2746 05c2 0C000000 		.4byte	.LVL48
 2747 05c6 2F090000 		.4byte	0x92f
 2748 05ca 10       		.uleb128 0x10
 2749 05cb 30000000 		.4byte	.LVL51
 2750 05cf 8A080000 		.4byte	0x88a
 2751 05d3 10       		.uleb128 0x10
 2752 05d4 34000000 		.4byte	.LVL52
 2753 05d8 E1020000 		.4byte	0x2e1
 2754 05dc 10       		.uleb128 0x10
 2755 05dd BA000000 		.4byte	.LVL53
 2756 05e1 F3020000 		.4byte	0x2f3
 2757 05e5 19       		.uleb128 0x19
 2758 05e6 D2000000 		.4byte	.LVL54
 2759 05ea 3A090000 		.4byte	0x93a
 2760 05ee 00       		.byte	0
 2761 05ef 1A       		.uleb128 0x1a
 2762 05f0 9B060000 		.4byte	.LASF71
 2763 05f4 01       		.byte	0x1
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 89


 2764 05f5 2A05     		.2byte	0x52a
 2765 05f7 01       		.byte	0x1
 2766 05f8 1A       		.uleb128 0x1a
 2767 05f9 C5000000 		.4byte	.LASF72
 2768 05fd 01       		.byte	0x1
 2769 05fe 0207     		.2byte	0x702
 2770 0600 01       		.byte	0x1
 2771 0601 1A       		.uleb128 0x1a
 2772 0602 5F020000 		.4byte	.LASF73
 2773 0606 01       		.byte	0x1
 2774 0607 8505     		.2byte	0x585
 2775 0609 01       		.byte	0x1
 2776 060a 1A       		.uleb128 0x1a
 2777 060b 0F020000 		.4byte	.LASF74
 2778 060f 01       		.byte	0x1
 2779 0610 3A07     		.2byte	0x73a
 2780 0612 01       		.byte	0x1
 2781 0613 11       		.uleb128 0x11
 2782 0614 17040000 		.4byte	.LASF75
 2783 0618 01       		.byte	0x1
 2784 0619 8404     		.2byte	0x484
 2785 061b 00000000 		.4byte	.LFB5
 2786 061f 90020000 		.4byte	.LFE5-.LFB5
 2787 0623 01       		.uleb128 0x1
 2788 0624 9C       		.byte	0x9c
 2789 0625 26070000 		.4byte	0x726
 2790 0629 17       		.uleb128 0x17
 2791 062a 64040000 		.4byte	.LASF68
 2792 062e 01       		.byte	0x1
 2793 062f 8404     		.2byte	0x484
 2794 0631 77000000 		.4byte	0x77
 2795 0635 14010000 		.4byte	.LLST7
 2796 0639 14       		.uleb128 0x14
 2797 063a E3010000 		.4byte	.LASF70
 2798 063e 01       		.byte	0x1
 2799 063f 8604     		.2byte	0x486
 2800 0641 6B000000 		.4byte	0x6b
 2801 0645 35010000 		.4byte	.LLST8
 2802 0649 1B       		.uleb128 0x1b
 2803 064a EF050000 		.4byte	0x5ef
 2804 064e 18000000 		.4byte	.LBB10
 2805 0652 00000000 		.4byte	.Ldebug_ranges0+0
 2806 0656 01       		.byte	0x1
 2807 0657 A004     		.2byte	0x4a0
 2808 0659 AA060000 		.4byte	0x6aa
 2809 065d 1C       		.uleb128 0x1c
 2810 065e F8050000 		.4byte	0x5f8
 2811 0662 6E000000 		.4byte	.LBB12
 2812 0666 7E000000 		.4byte	.LBE12-.LBB12
 2813 066a 01       		.byte	0x1
 2814 066b 5F05     		.2byte	0x55f
 2815 066d 8D060000 		.4byte	0x68d
 2816 0671 10       		.uleb128 0x10
 2817 0672 9A000000 		.4byte	.LVL60
 2818 0676 45090000 		.4byte	0x945
 2819 067a 10       		.uleb128 0x10
 2820 067b CA000000 		.4byte	.LVL61
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 90


 2821 067f 50090000 		.4byte	0x950
 2822 0683 10       		.uleb128 0x10
 2823 0684 E6000000 		.4byte	.LVL62
 2824 0688 5B090000 		.4byte	0x95b
 2825 068c 00       		.byte	0
 2826 068d 0E       		.uleb128 0xe
 2827 068e 36000000 		.4byte	.LVL59
 2828 0692 66090000 		.4byte	0x966
 2829 0696 A0060000 		.4byte	0x6a0
 2830 069a 0F       		.uleb128 0xf
 2831 069b 01       		.uleb128 0x1
 2832 069c 50       		.byte	0x50
 2833 069d 01       		.uleb128 0x1
 2834 069e 31       		.byte	0x31
 2835 069f 00       		.byte	0
 2836 06a0 10       		.uleb128 0x10
 2837 06a1 F4000000 		.4byte	.LVL63
 2838 06a5 E1020000 		.4byte	0x2e1
 2839 06a9 00       		.byte	0
 2840 06aa 1C       		.uleb128 0x1c
 2841 06ab 01060000 		.4byte	0x601
 2842 06af B0010000 		.4byte	.LBB20
 2843 06b3 82000000 		.4byte	.LBE20-.LBB20
 2844 06b7 01       		.byte	0x1
 2845 06b8 DE04     		.2byte	0x4de
 2846 06ba 13070000 		.4byte	0x713
 2847 06be 1C       		.uleb128 0x1c
 2848 06bf 0A060000 		.4byte	0x60a
 2849 06c3 B0010000 		.4byte	.LBB22
 2850 06c7 38000000 		.4byte	.LBE22-.LBB22
 2851 06cb 01       		.byte	0x1
 2852 06cc 8805     		.2byte	0x588
 2853 06ce EE060000 		.4byte	0x6ee
 2854 06d2 10       		.uleb128 0x10
 2855 06d3 C6010000 		.4byte	.LVL64
 2856 06d7 71090000 		.4byte	0x971
 2857 06db 10       		.uleb128 0x10
 2858 06dc DC010000 		.4byte	.LVL65
 2859 06e0 7C090000 		.4byte	0x97c
 2860 06e4 10       		.uleb128 0x10
 2861 06e5 E8010000 		.4byte	.LVL66
 2862 06e9 87090000 		.4byte	0x987
 2863 06ed 00       		.byte	0
 2864 06ee 10       		.uleb128 0x10
 2865 06ef EC010000 		.4byte	.LVL67
 2866 06f3 F3020000 		.4byte	0x2f3
 2867 06f7 10       		.uleb128 0x10
 2868 06f8 F8010000 		.4byte	.LVL68
 2869 06fc 92090000 		.4byte	0x992
 2870 0700 10       		.uleb128 0x10
 2871 0701 04020000 		.4byte	.LVL69
 2872 0705 9D090000 		.4byte	0x99d
 2873 0709 10       		.uleb128 0x10
 2874 070a 0C020000 		.4byte	.LVL70
 2875 070e 66090000 		.4byte	0x966
 2876 0712 00       		.byte	0
 2877 0713 10       		.uleb128 0x10
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 91


 2878 0714 0A000000 		.4byte	.LVL56
 2879 0718 2F090000 		.4byte	0x92f
 2880 071c 19       		.uleb128 0x19
 2881 071d 52020000 		.4byte	.LVL71
 2882 0721 3A090000 		.4byte	0x93a
 2883 0725 00       		.byte	0
 2884 0726 11       		.uleb128 0x11
 2885 0727 A0050000 		.4byte	.LASF76
 2886 072b 01       		.byte	0x1
 2887 072c 4704     		.2byte	0x447
 2888 072e 00000000 		.4byte	.LFB4
 2889 0732 06000000 		.4byte	.LFE4-.LFB4
 2890 0736 01       		.uleb128 0x1
 2891 0737 9C       		.byte	0x9c
 2892 0738 4D070000 		.4byte	0x74d
 2893 073c 1D       		.uleb128 0x1d
 2894 073d 06000000 		.4byte	.LVL72
 2895 0741 13060000 		.4byte	0x613
 2896 0745 0F       		.uleb128 0xf
 2897 0746 01       		.uleb128 0x1
 2898 0747 50       		.byte	0x50
 2899 0748 02       		.uleb128 0x2
 2900 0749 08       		.byte	0x8
 2901 074a 40       		.byte	0x40
 2902 074b 00       		.byte	0
 2903 074c 00       		.byte	0
 2904 074d 1E       		.uleb128 0x1e
 2905 074e 28060000 		.4byte	.LASF120
 2906 0752 01       		.byte	0x1
 2907 0753 0505     		.2byte	0x505
 2908 0755 6B000000 		.4byte	0x6b
 2909 0759 00000000 		.4byte	.LFB6
 2910 075d 30000000 		.4byte	.LFE6-.LFB6
 2911 0761 01       		.uleb128 0x1
 2912 0762 9C       		.byte	0x9c
 2913 0763 BC070000 		.4byte	0x7bc
 2914 0767 17       		.uleb128 0x17
 2915 0768 6E020000 		.4byte	.LASF77
 2916 076c 01       		.byte	0x1
 2917 076d 0505     		.2byte	0x505
 2918 076f 6B000000 		.4byte	0x6b
 2919 0773 49010000 		.4byte	.LLST9
 2920 0777 15       		.uleb128 0x15
 2921 0778 26070000 		.4byte	.LASF78
 2922 077c 01       		.byte	0x1
 2923 077d 0705     		.2byte	0x507
 2924 077f 6B000000 		.4byte	0x6b
 2925 0783 05       		.uleb128 0x5
 2926 0784 03       		.byte	0x3
 2927 0785 42000000 		.4byte	interruptStatus.4985
 2928 0789 14       		.uleb128 0x14
 2929 078a E3010000 		.4byte	.LASF70
 2930 078e 01       		.byte	0x1
 2931 078f 0805     		.2byte	0x508
 2932 0791 6B000000 		.4byte	0x6b
 2933 0795 6A010000 		.4byte	.LLST10
 2934 0799 14       		.uleb128 0x14
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 92


 2935 079a DB000000 		.4byte	.LASF79
 2936 079e 01       		.byte	0x1
 2937 079f 0905     		.2byte	0x509
 2938 07a1 6B000000 		.4byte	0x6b
 2939 07a5 7D010000 		.4byte	.LLST11
 2940 07a9 10       		.uleb128 0x10
 2941 07aa 08000000 		.4byte	.LVL74
 2942 07ae 2F090000 		.4byte	0x92f
 2943 07b2 10       		.uleb128 0x10
 2944 07b3 20000000 		.4byte	.LVL76
 2945 07b7 3A090000 		.4byte	0x93a
 2946 07bb 00       		.byte	0
 2947 07bc 11       		.uleb128 0x11
 2948 07bd 58060000 		.4byte	.LASF80
 2949 07c1 01       		.byte	0x1
 2950 07c2 C105     		.2byte	0x5c1
 2951 07c4 00000000 		.4byte	.LFB9
 2952 07c8 50000000 		.4byte	.LFE9-.LFB9
 2953 07cc 01       		.uleb128 0x1
 2954 07cd 9C       		.byte	0x9c
 2955 07ce EC070000 		.4byte	0x7ec
 2956 07d2 17       		.uleb128 0x17
 2957 07d3 4E030000 		.4byte	.LASF81
 2958 07d7 01       		.byte	0x1
 2959 07d8 C105     		.2byte	0x5c1
 2960 07da 6B000000 		.4byte	0x6b
 2961 07de 94010000 		.4byte	.LLST12
 2962 07e2 10       		.uleb128 0x10
 2963 07e3 12000000 		.4byte	.LVL79
 2964 07e7 92090000 		.4byte	0x992
 2965 07eb 00       		.byte	0
 2966 07ec 11       		.uleb128 0x11
 2967 07ed F4040000 		.4byte	.LASF82
 2968 07f1 01       		.byte	0x1
 2969 07f2 EE05     		.2byte	0x5ee
 2970 07f4 00000000 		.4byte	.LFB10
 2971 07f8 2C000000 		.4byte	.LFE10-.LFB10
 2972 07fc 01       		.uleb128 0x1
 2973 07fd 9C       		.byte	0x9c
 2974 07fe 0C080000 		.4byte	0x80c
 2975 0802 10       		.uleb128 0x10
 2976 0803 0E000000 		.4byte	.LVL80
 2977 0807 A8090000 		.4byte	0x9a8
 2978 080b 00       		.byte	0
 2979 080c 11       		.uleb128 0x11
 2980 080d F8000000 		.4byte	.LASF83
 2981 0811 01       		.byte	0x1
 2982 0812 0E06     		.2byte	0x60e
 2983 0814 00000000 		.4byte	.LFB11
 2984 0818 50000000 		.4byte	.LFE11-.LFB11
 2985 081c 01       		.uleb128 0x1
 2986 081d 9C       		.byte	0x9c
 2987 081e 3C080000 		.4byte	0x83c
 2988 0822 17       		.uleb128 0x17
 2989 0823 09060000 		.4byte	.LASF84
 2990 0827 01       		.byte	0x1
 2991 0828 0E06     		.2byte	0x60e
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 93


 2992 082a 6B000000 		.4byte	0x6b
 2993 082e B5010000 		.4byte	.LLST13
 2994 0832 10       		.uleb128 0x10
 2995 0833 12000000 		.4byte	.LVL82
 2996 0837 9D090000 		.4byte	0x99d
 2997 083b 00       		.byte	0
 2998 083c 1F       		.uleb128 0x1f
 2999 083d 08070000 		.4byte	.LASF85
 3000 0841 01       		.byte	0x1
 3001 0842 1F       		.byte	0x1f
 3002 0843 D5020000 		.4byte	0x2d5
 3003 0847 05       		.uleb128 0x5
 3004 0848 03       		.byte	0x3
 3005 0849 00000000 		.4byte	cyPmBackup
 3006 084d 1F       		.uleb128 0x1f
 3007 084e 0E050000 		.4byte	.LASF86
 3008 0852 01       		.byte	0x1
 3009 0853 20       		.byte	0x20
 3010 0854 9A010000 		.4byte	0x19a
 3011 0858 05       		.uleb128 0x5
 3012 0859 03       		.byte	0x3
 3013 085a 30000000 		.4byte	cyPmClockBackup
 3014 085e 1F       		.uleb128 0x1f
 3015 085f 15060000 		.4byte	.LASF87
 3016 0863 01       		.byte	0x1
 3017 0864 23       		.byte	0x23
 3018 0865 6F080000 		.4byte	0x86f
 3019 0869 05       		.uleb128 0x5
 3020 086a 03       		.byte	0x3
 3021 086b 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3022 086f 16       		.uleb128 0x16
 3023 0870 1B050000 		.4byte	0x51b
 3024 0874 20       		.uleb128 0x20
 3025 0875 F3050000 		.4byte	.LASF88
 3026 0879 F3050000 		.4byte	.LASF88
 3027 087d 04       		.byte	0x4
 3028 087e 52       		.byte	0x52
 3029 087f 20       		.uleb128 0x20
 3030 0880 6E030000 		.4byte	.LASF89
 3031 0884 6E030000 		.4byte	.LASF89
 3032 0888 05       		.byte	0x5
 3033 0889 4D       		.byte	0x4d
 3034 088a 20       		.uleb128 0x20
 3035 088b ED040000 		.4byte	.LASF90
 3036 088f ED040000 		.4byte	.LASF90
 3037 0893 05       		.byte	0x5
 3038 0894 7F       		.byte	0x7f
 3039 0895 20       		.uleb128 0x20
 3040 0896 71040000 		.4byte	.LASF91
 3041 089a 71040000 		.4byte	.LASF91
 3042 089e 05       		.byte	0x5
 3043 089f 42       		.byte	0x42
 3044 08a0 20       		.uleb128 0x20
 3045 08a1 79060000 		.4byte	.LASF92
 3046 08a5 79060000 		.4byte	.LASF92
 3047 08a9 05       		.byte	0x5
 3048 08aa 48       		.byte	0x48
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 94


 3049 08ab 20       		.uleb128 0x20
 3050 08ac 1B000000 		.4byte	.LASF93
 3051 08b0 1B000000 		.4byte	.LASF93
 3052 08b4 05       		.byte	0x5
 3053 08b5 46       		.byte	0x46
 3054 08b6 20       		.uleb128 0x20
 3055 08b7 37020000 		.4byte	.LASF94
 3056 08bb 37020000 		.4byte	.LASF94
 3057 08bf 05       		.byte	0x5
 3058 08c0 77       		.byte	0x77
 3059 08c1 20       		.uleb128 0x20
 3060 08c2 94020000 		.4byte	.LASF95
 3061 08c6 94020000 		.4byte	.LASF95
 3062 08ca 05       		.byte	0x5
 3063 08cb 49       		.byte	0x49
 3064 08cc 20       		.uleb128 0x20
 3065 08cd 68050000 		.4byte	.LASF96
 3066 08d1 68050000 		.4byte	.LASF96
 3067 08d5 05       		.byte	0x5
 3068 08d6 4B       		.byte	0x4b
 3069 08d7 20       		.uleb128 0x20
 3070 08d8 80040000 		.4byte	.LASF97
 3071 08dc 80040000 		.4byte	.LASF97
 3072 08e0 05       		.byte	0x5
 3073 08e1 4E       		.byte	0x4e
 3074 08e2 20       		.uleb128 0x20
 3075 08e3 37060000 		.4byte	.LASF98
 3076 08e7 37060000 		.4byte	.LASF98
 3077 08eb 05       		.byte	0x5
 3078 08ec 4F       		.byte	0x4f
 3079 08ed 20       		.uleb128 0x20
 3080 08ee FC060000 		.4byte	.LASF99
 3081 08f2 FC060000 		.4byte	.LASF99
 3082 08f6 05       		.byte	0x5
 3083 08f7 66       		.byte	0x66
 3084 08f8 20       		.uleb128 0x20
 3085 08f9 DA040000 		.4byte	.LASF100
 3086 08fd DA040000 		.4byte	.LASF100
 3087 0901 05       		.byte	0x5
 3088 0902 79       		.byte	0x79
 3089 0903 20       		.uleb128 0x20
 3090 0904 F5030000 		.4byte	.LASF101
 3091 0908 F5030000 		.4byte	.LASF101
 3092 090c 05       		.byte	0x5
 3093 090d 65       		.byte	0x65
 3094 090e 20       		.uleb128 0x20
 3095 090f 87060000 		.4byte	.LASF102
 3096 0913 87060000 		.4byte	.LASF102
 3097 0917 05       		.byte	0x5
 3098 0918 4A       		.byte	0x4a
 3099 0919 20       		.uleb128 0x20
 3100 091a 27020000 		.4byte	.LASF103
 3101 091e 27020000 		.4byte	.LASF103
 3102 0922 05       		.byte	0x5
 3103 0923 41       		.byte	0x41
 3104 0924 20       		.uleb128 0x20
 3105 0925 16030000 		.4byte	.LASF104
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 95


 3106 0929 16030000 		.4byte	.LASF104
 3107 092d 05       		.byte	0x5
 3108 092e 47       		.byte	0x47
 3109 092f 20       		.uleb128 0x20
 3110 0930 DB020000 		.4byte	.LASF105
 3111 0934 DB020000 		.4byte	.LASF105
 3112 0938 05       		.byte	0x5
 3113 0939 7D       		.byte	0x7d
 3114 093a 20       		.uleb128 0x20
 3115 093b A7040000 		.4byte	.LASF106
 3116 093f A7040000 		.4byte	.LASF106
 3117 0943 05       		.byte	0x5
 3118 0944 7E       		.byte	0x7e
 3119 0945 20       		.uleb128 0x20
 3120 0946 7D050000 		.4byte	.LASF107
 3121 094a 7D050000 		.4byte	.LASF107
 3122 094e 05       		.byte	0x5
 3123 094f 9C       		.byte	0x9c
 3124 0950 20       		.uleb128 0x20
 3125 0951 00000000 		.4byte	.LASF108
 3126 0955 00000000 		.4byte	.LASF108
 3127 0959 05       		.byte	0x5
 3128 095a 9D       		.byte	0x9d
 3129 095b 20       		.uleb128 0x20
 3130 095c 5A030000 		.4byte	.LASF109
 3131 0960 5A030000 		.4byte	.LASF109
 3132 0964 05       		.byte	0x5
 3133 0965 9F       		.byte	0x9f
 3134 0966 20       		.uleb128 0x20
 3135 0967 03030000 		.4byte	.LASF110
 3136 096b 03030000 		.4byte	.LASF110
 3137 096f 05       		.byte	0x5
 3138 0970 5E       		.byte	0x5e
 3139 0971 20       		.uleb128 0x20
 3140 0972 12010000 		.4byte	.LASF111
 3141 0976 12010000 		.4byte	.LASF111
 3142 097a 05       		.byte	0x5
 3143 097b 9A       		.byte	0x9a
 3144 097c 20       		.uleb128 0x20
 3145 097d B5060000 		.4byte	.LASF112
 3146 0981 B5060000 		.4byte	.LASF112
 3147 0985 05       		.byte	0x5
 3148 0986 9B       		.byte	0x9b
 3149 0987 20       		.uleb128 0x20
 3150 0988 E9060000 		.4byte	.LASF113
 3151 098c E9060000 		.4byte	.LASF113
 3152 0990 05       		.byte	0x5
 3153 0991 9E       		.byte	0x9e
 3154 0992 20       		.uleb128 0x20
 3155 0993 F2010000 		.4byte	.LASF114
 3156 0997 F2010000 		.4byte	.LASF114
 3157 099b 05       		.byte	0x5
 3158 099c 57       		.byte	0x57
 3159 099d 20       		.uleb128 0x20
 3160 099e 54040000 		.4byte	.LASF115
 3161 09a2 54040000 		.4byte	.LASF115
 3162 09a6 05       		.byte	0x5
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 96


 3163 09a7 59       		.byte	0x59
 3164 09a8 20       		.uleb128 0x20
 3165 09a9 7E000000 		.4byte	.LASF116
 3166 09ad 7E000000 		.4byte	.LASF116
 3167 09b1 05       		.byte	0x5
 3168 09b2 62       		.byte	0x62
 3169 09b3 00       		.byte	0
 3170              		.section	.debug_abbrev,"",%progbits
 3171              	.Ldebug_abbrev0:
 3172 0000 01       		.uleb128 0x1
 3173 0001 11       		.uleb128 0x11
 3174 0002 01       		.byte	0x1
 3175 0003 25       		.uleb128 0x25
 3176 0004 0E       		.uleb128 0xe
 3177 0005 13       		.uleb128 0x13
 3178 0006 0B       		.uleb128 0xb
 3179 0007 03       		.uleb128 0x3
 3180 0008 0E       		.uleb128 0xe
 3181 0009 1B       		.uleb128 0x1b
 3182 000a 0E       		.uleb128 0xe
 3183 000b 55       		.uleb128 0x55
 3184 000c 17       		.uleb128 0x17
 3185 000d 11       		.uleb128 0x11
 3186 000e 01       		.uleb128 0x1
 3187 000f 10       		.uleb128 0x10
 3188 0010 17       		.uleb128 0x17
 3189 0011 00       		.byte	0
 3190 0012 00       		.byte	0
 3191 0013 02       		.uleb128 0x2
 3192 0014 24       		.uleb128 0x24
 3193 0015 00       		.byte	0
 3194 0016 0B       		.uleb128 0xb
 3195 0017 0B       		.uleb128 0xb
 3196 0018 3E       		.uleb128 0x3e
 3197 0019 0B       		.uleb128 0xb
 3198 001a 03       		.uleb128 0x3
 3199 001b 0E       		.uleb128 0xe
 3200 001c 00       		.byte	0
 3201 001d 00       		.byte	0
 3202 001e 03       		.uleb128 0x3
 3203 001f 24       		.uleb128 0x24
 3204 0020 00       		.byte	0
 3205 0021 0B       		.uleb128 0xb
 3206 0022 0B       		.uleb128 0xb
 3207 0023 3E       		.uleb128 0x3e
 3208 0024 0B       		.uleb128 0xb
 3209 0025 03       		.uleb128 0x3
 3210 0026 08       		.uleb128 0x8
 3211 0027 00       		.byte	0
 3212 0028 00       		.byte	0
 3213 0029 04       		.uleb128 0x4
 3214 002a 16       		.uleb128 0x16
 3215 002b 00       		.byte	0
 3216 002c 03       		.uleb128 0x3
 3217 002d 0E       		.uleb128 0xe
 3218 002e 3A       		.uleb128 0x3a
 3219 002f 0B       		.uleb128 0xb
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 97


 3220 0030 3B       		.uleb128 0x3b
 3221 0031 05       		.uleb128 0x5
 3222 0032 49       		.uleb128 0x49
 3223 0033 13       		.uleb128 0x13
 3224 0034 00       		.byte	0
 3225 0035 00       		.byte	0
 3226 0036 05       		.uleb128 0x5
 3227 0037 35       		.uleb128 0x35
 3228 0038 00       		.byte	0
 3229 0039 49       		.uleb128 0x49
 3230 003a 13       		.uleb128 0x13
 3231 003b 00       		.byte	0
 3232 003c 00       		.byte	0
 3233 003d 06       		.uleb128 0x6
 3234 003e 13       		.uleb128 0x13
 3235 003f 01       		.byte	0x1
 3236 0040 03       		.uleb128 0x3
 3237 0041 0E       		.uleb128 0xe
 3238 0042 0B       		.uleb128 0xb
 3239 0043 0B       		.uleb128 0xb
 3240 0044 3A       		.uleb128 0x3a
 3241 0045 0B       		.uleb128 0xb
 3242 0046 3B       		.uleb128 0x3b
 3243 0047 0B       		.uleb128 0xb
 3244 0048 01       		.uleb128 0x1
 3245 0049 13       		.uleb128 0x13
 3246 004a 00       		.byte	0
 3247 004b 00       		.byte	0
 3248 004c 07       		.uleb128 0x7
 3249 004d 0D       		.uleb128 0xd
 3250 004e 00       		.byte	0
 3251 004f 03       		.uleb128 0x3
 3252 0050 0E       		.uleb128 0xe
 3253 0051 3A       		.uleb128 0x3a
 3254 0052 0B       		.uleb128 0xb
 3255 0053 3B       		.uleb128 0x3b
 3256 0054 0B       		.uleb128 0xb
 3257 0055 49       		.uleb128 0x49
 3258 0056 13       		.uleb128 0x13
 3259 0057 38       		.uleb128 0x38
 3260 0058 0B       		.uleb128 0xb
 3261 0059 00       		.byte	0
 3262 005a 00       		.byte	0
 3263 005b 08       		.uleb128 0x8
 3264 005c 0D       		.uleb128 0xd
 3265 005d 00       		.byte	0
 3266 005e 03       		.uleb128 0x3
 3267 005f 0E       		.uleb128 0xe
 3268 0060 3A       		.uleb128 0x3a
 3269 0061 0B       		.uleb128 0xb
 3270 0062 3B       		.uleb128 0x3b
 3271 0063 05       		.uleb128 0x5
 3272 0064 49       		.uleb128 0x49
 3273 0065 13       		.uleb128 0x13
 3274 0066 38       		.uleb128 0x38
 3275 0067 0B       		.uleb128 0xb
 3276 0068 00       		.byte	0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 98


 3277 0069 00       		.byte	0
 3278 006a 09       		.uleb128 0x9
 3279 006b 13       		.uleb128 0x13
 3280 006c 01       		.byte	0x1
 3281 006d 03       		.uleb128 0x3
 3282 006e 0E       		.uleb128 0xe
 3283 006f 0B       		.uleb128 0xb
 3284 0070 0B       		.uleb128 0xb
 3285 0071 3A       		.uleb128 0x3a
 3286 0072 0B       		.uleb128 0xb
 3287 0073 3B       		.uleb128 0x3b
 3288 0074 05       		.uleb128 0x5
 3289 0075 01       		.uleb128 0x1
 3290 0076 13       		.uleb128 0x13
 3291 0077 00       		.byte	0
 3292 0078 00       		.byte	0
 3293 0079 0A       		.uleb128 0xa
 3294 007a 01       		.uleb128 0x1
 3295 007b 01       		.byte	0x1
 3296 007c 49       		.uleb128 0x49
 3297 007d 13       		.uleb128 0x13
 3298 007e 01       		.uleb128 0x1
 3299 007f 13       		.uleb128 0x13
 3300 0080 00       		.byte	0
 3301 0081 00       		.byte	0
 3302 0082 0B       		.uleb128 0xb
 3303 0083 21       		.uleb128 0x21
 3304 0084 00       		.byte	0
 3305 0085 49       		.uleb128 0x49
 3306 0086 13       		.uleb128 0x13
 3307 0087 2F       		.uleb128 0x2f
 3308 0088 0B       		.uleb128 0xb
 3309 0089 00       		.byte	0
 3310 008a 00       		.byte	0
 3311 008b 0C       		.uleb128 0xc
 3312 008c 2E       		.uleb128 0x2e
 3313 008d 00       		.byte	0
 3314 008e 03       		.uleb128 0x3
 3315 008f 0E       		.uleb128 0xe
 3316 0090 3A       		.uleb128 0x3a
 3317 0091 0B       		.uleb128 0xb
 3318 0092 3B       		.uleb128 0x3b
 3319 0093 05       		.uleb128 0x5
 3320 0094 27       		.uleb128 0x27
 3321 0095 19       		.uleb128 0x19
 3322 0096 11       		.uleb128 0x11
 3323 0097 01       		.uleb128 0x1
 3324 0098 12       		.uleb128 0x12
 3325 0099 06       		.uleb128 0x6
 3326 009a 40       		.uleb128 0x40
 3327 009b 18       		.uleb128 0x18
 3328 009c 9742     		.uleb128 0x2117
 3329 009e 19       		.uleb128 0x19
 3330 009f 00       		.byte	0
 3331 00a0 00       		.byte	0
 3332 00a1 0D       		.uleb128 0xd
 3333 00a2 2E       		.uleb128 0x2e
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 99


 3334 00a3 01       		.byte	0x1
 3335 00a4 3F       		.uleb128 0x3f
 3336 00a5 19       		.uleb128 0x19
 3337 00a6 03       		.uleb128 0x3
 3338 00a7 0E       		.uleb128 0xe
 3339 00a8 3A       		.uleb128 0x3a
 3340 00a9 0B       		.uleb128 0xb
 3341 00aa 3B       		.uleb128 0x3b
 3342 00ab 0B       		.uleb128 0xb
 3343 00ac 27       		.uleb128 0x27
 3344 00ad 19       		.uleb128 0x19
 3345 00ae 11       		.uleb128 0x11
 3346 00af 01       		.uleb128 0x1
 3347 00b0 12       		.uleb128 0x12
 3348 00b1 06       		.uleb128 0x6
 3349 00b2 40       		.uleb128 0x40
 3350 00b3 18       		.uleb128 0x18
 3351 00b4 9742     		.uleb128 0x2117
 3352 00b6 19       		.uleb128 0x19
 3353 00b7 01       		.uleb128 0x1
 3354 00b8 13       		.uleb128 0x13
 3355 00b9 00       		.byte	0
 3356 00ba 00       		.byte	0
 3357 00bb 0E       		.uleb128 0xe
 3358 00bc 898201   		.uleb128 0x4109
 3359 00bf 01       		.byte	0x1
 3360 00c0 11       		.uleb128 0x11
 3361 00c1 01       		.uleb128 0x1
 3362 00c2 31       		.uleb128 0x31
 3363 00c3 13       		.uleb128 0x13
 3364 00c4 01       		.uleb128 0x1
 3365 00c5 13       		.uleb128 0x13
 3366 00c6 00       		.byte	0
 3367 00c7 00       		.byte	0
 3368 00c8 0F       		.uleb128 0xf
 3369 00c9 8A8201   		.uleb128 0x410a
 3370 00cc 00       		.byte	0
 3371 00cd 02       		.uleb128 0x2
 3372 00ce 18       		.uleb128 0x18
 3373 00cf 9142     		.uleb128 0x2111
 3374 00d1 18       		.uleb128 0x18
 3375 00d2 00       		.byte	0
 3376 00d3 00       		.byte	0
 3377 00d4 10       		.uleb128 0x10
 3378 00d5 898201   		.uleb128 0x4109
 3379 00d8 00       		.byte	0
 3380 00d9 11       		.uleb128 0x11
 3381 00da 01       		.uleb128 0x1
 3382 00db 31       		.uleb128 0x31
 3383 00dc 13       		.uleb128 0x13
 3384 00dd 00       		.byte	0
 3385 00de 00       		.byte	0
 3386 00df 11       		.uleb128 0x11
 3387 00e0 2E       		.uleb128 0x2e
 3388 00e1 01       		.byte	0x1
 3389 00e2 3F       		.uleb128 0x3f
 3390 00e3 19       		.uleb128 0x19
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 100


 3391 00e4 03       		.uleb128 0x3
 3392 00e5 0E       		.uleb128 0xe
 3393 00e6 3A       		.uleb128 0x3a
 3394 00e7 0B       		.uleb128 0xb
 3395 00e8 3B       		.uleb128 0x3b
 3396 00e9 05       		.uleb128 0x5
 3397 00ea 27       		.uleb128 0x27
 3398 00eb 19       		.uleb128 0x19
 3399 00ec 11       		.uleb128 0x11
 3400 00ed 01       		.uleb128 0x1
 3401 00ee 12       		.uleb128 0x12
 3402 00ef 06       		.uleb128 0x6
 3403 00f0 40       		.uleb128 0x40
 3404 00f1 18       		.uleb128 0x18
 3405 00f2 9742     		.uleb128 0x2117
 3406 00f4 19       		.uleb128 0x19
 3407 00f5 01       		.uleb128 0x1
 3408 00f6 13       		.uleb128 0x13
 3409 00f7 00       		.byte	0
 3410 00f8 00       		.byte	0
 3411 00f9 12       		.uleb128 0x12
 3412 00fa 34       		.uleb128 0x34
 3413 00fb 00       		.byte	0
 3414 00fc 03       		.uleb128 0x3
 3415 00fd 0E       		.uleb128 0xe
 3416 00fe 3A       		.uleb128 0x3a
 3417 00ff 0B       		.uleb128 0xb
 3418 0100 3B       		.uleb128 0x3b
 3419 0101 05       		.uleb128 0x5
 3420 0102 49       		.uleb128 0x49
 3421 0103 13       		.uleb128 0x13
 3422 0104 1C       		.uleb128 0x1c
 3423 0105 0B       		.uleb128 0xb
 3424 0106 00       		.byte	0
 3425 0107 00       		.byte	0
 3426 0108 13       		.uleb128 0x13
 3427 0109 34       		.uleb128 0x34
 3428 010a 00       		.byte	0
 3429 010b 03       		.uleb128 0x3
 3430 010c 08       		.uleb128 0x8
 3431 010d 3A       		.uleb128 0x3a
 3432 010e 0B       		.uleb128 0xb
 3433 010f 3B       		.uleb128 0x3b
 3434 0110 05       		.uleb128 0x5
 3435 0111 49       		.uleb128 0x49
 3436 0112 13       		.uleb128 0x13
 3437 0113 02       		.uleb128 0x2
 3438 0114 17       		.uleb128 0x17
 3439 0115 00       		.byte	0
 3440 0116 00       		.byte	0
 3441 0117 14       		.uleb128 0x14
 3442 0118 34       		.uleb128 0x34
 3443 0119 00       		.byte	0
 3444 011a 03       		.uleb128 0x3
 3445 011b 0E       		.uleb128 0xe
 3446 011c 3A       		.uleb128 0x3a
 3447 011d 0B       		.uleb128 0xb
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 101


 3448 011e 3B       		.uleb128 0x3b
 3449 011f 05       		.uleb128 0x5
 3450 0120 49       		.uleb128 0x49
 3451 0121 13       		.uleb128 0x13
 3452 0122 02       		.uleb128 0x2
 3453 0123 17       		.uleb128 0x17
 3454 0124 00       		.byte	0
 3455 0125 00       		.byte	0
 3456 0126 15       		.uleb128 0x15
 3457 0127 34       		.uleb128 0x34
 3458 0128 00       		.byte	0
 3459 0129 03       		.uleb128 0x3
 3460 012a 0E       		.uleb128 0xe
 3461 012b 3A       		.uleb128 0x3a
 3462 012c 0B       		.uleb128 0xb
 3463 012d 3B       		.uleb128 0x3b
 3464 012e 05       		.uleb128 0x5
 3465 012f 49       		.uleb128 0x49
 3466 0130 13       		.uleb128 0x13
 3467 0131 02       		.uleb128 0x2
 3468 0132 18       		.uleb128 0x18
 3469 0133 00       		.byte	0
 3470 0134 00       		.byte	0
 3471 0135 16       		.uleb128 0x16
 3472 0136 26       		.uleb128 0x26
 3473 0137 00       		.byte	0
 3474 0138 49       		.uleb128 0x49
 3475 0139 13       		.uleb128 0x13
 3476 013a 00       		.byte	0
 3477 013b 00       		.byte	0
 3478 013c 17       		.uleb128 0x17
 3479 013d 05       		.uleb128 0x5
 3480 013e 00       		.byte	0
 3481 013f 03       		.uleb128 0x3
 3482 0140 0E       		.uleb128 0xe
 3483 0141 3A       		.uleb128 0x3a
 3484 0142 0B       		.uleb128 0xb
 3485 0143 3B       		.uleb128 0x3b
 3486 0144 05       		.uleb128 0x5
 3487 0145 49       		.uleb128 0x49
 3488 0146 13       		.uleb128 0x13
 3489 0147 02       		.uleb128 0x2
 3490 0148 17       		.uleb128 0x17
 3491 0149 00       		.byte	0
 3492 014a 00       		.byte	0
 3493 014b 18       		.uleb128 0x18
 3494 014c 898201   		.uleb128 0x4109
 3495 014f 01       		.byte	0x1
 3496 0150 11       		.uleb128 0x11
 3497 0151 01       		.uleb128 0x1
 3498 0152 31       		.uleb128 0x31
 3499 0153 13       		.uleb128 0x13
 3500 0154 00       		.byte	0
 3501 0155 00       		.byte	0
 3502 0156 19       		.uleb128 0x19
 3503 0157 898201   		.uleb128 0x4109
 3504 015a 00       		.byte	0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 102


 3505 015b 11       		.uleb128 0x11
 3506 015c 01       		.uleb128 0x1
 3507 015d 9542     		.uleb128 0x2115
 3508 015f 19       		.uleb128 0x19
 3509 0160 31       		.uleb128 0x31
 3510 0161 13       		.uleb128 0x13
 3511 0162 00       		.byte	0
 3512 0163 00       		.byte	0
 3513 0164 1A       		.uleb128 0x1a
 3514 0165 2E       		.uleb128 0x2e
 3515 0166 00       		.byte	0
 3516 0167 03       		.uleb128 0x3
 3517 0168 0E       		.uleb128 0xe
 3518 0169 3A       		.uleb128 0x3a
 3519 016a 0B       		.uleb128 0xb
 3520 016b 3B       		.uleb128 0x3b
 3521 016c 05       		.uleb128 0x5
 3522 016d 27       		.uleb128 0x27
 3523 016e 19       		.uleb128 0x19
 3524 016f 20       		.uleb128 0x20
 3525 0170 0B       		.uleb128 0xb
 3526 0171 00       		.byte	0
 3527 0172 00       		.byte	0
 3528 0173 1B       		.uleb128 0x1b
 3529 0174 1D       		.uleb128 0x1d
 3530 0175 01       		.byte	0x1
 3531 0176 31       		.uleb128 0x31
 3532 0177 13       		.uleb128 0x13
 3533 0178 52       		.uleb128 0x52
 3534 0179 01       		.uleb128 0x1
 3535 017a 55       		.uleb128 0x55
 3536 017b 17       		.uleb128 0x17
 3537 017c 58       		.uleb128 0x58
 3538 017d 0B       		.uleb128 0xb
 3539 017e 59       		.uleb128 0x59
 3540 017f 05       		.uleb128 0x5
 3541 0180 01       		.uleb128 0x1
 3542 0181 13       		.uleb128 0x13
 3543 0182 00       		.byte	0
 3544 0183 00       		.byte	0
 3545 0184 1C       		.uleb128 0x1c
 3546 0185 1D       		.uleb128 0x1d
 3547 0186 01       		.byte	0x1
 3548 0187 31       		.uleb128 0x31
 3549 0188 13       		.uleb128 0x13
 3550 0189 11       		.uleb128 0x11
 3551 018a 01       		.uleb128 0x1
 3552 018b 12       		.uleb128 0x12
 3553 018c 06       		.uleb128 0x6
 3554 018d 58       		.uleb128 0x58
 3555 018e 0B       		.uleb128 0xb
 3556 018f 59       		.uleb128 0x59
 3557 0190 05       		.uleb128 0x5
 3558 0191 01       		.uleb128 0x1
 3559 0192 13       		.uleb128 0x13
 3560 0193 00       		.byte	0
 3561 0194 00       		.byte	0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 103


 3562 0195 1D       		.uleb128 0x1d
 3563 0196 898201   		.uleb128 0x4109
 3564 0199 01       		.byte	0x1
 3565 019a 11       		.uleb128 0x11
 3566 019b 01       		.uleb128 0x1
 3567 019c 9542     		.uleb128 0x2115
 3568 019e 19       		.uleb128 0x19
 3569 019f 31       		.uleb128 0x31
 3570 01a0 13       		.uleb128 0x13
 3571 01a1 00       		.byte	0
 3572 01a2 00       		.byte	0
 3573 01a3 1E       		.uleb128 0x1e
 3574 01a4 2E       		.uleb128 0x2e
 3575 01a5 01       		.byte	0x1
 3576 01a6 3F       		.uleb128 0x3f
 3577 01a7 19       		.uleb128 0x19
 3578 01a8 03       		.uleb128 0x3
 3579 01a9 0E       		.uleb128 0xe
 3580 01aa 3A       		.uleb128 0x3a
 3581 01ab 0B       		.uleb128 0xb
 3582 01ac 3B       		.uleb128 0x3b
 3583 01ad 05       		.uleb128 0x5
 3584 01ae 27       		.uleb128 0x27
 3585 01af 19       		.uleb128 0x19
 3586 01b0 49       		.uleb128 0x49
 3587 01b1 13       		.uleb128 0x13
 3588 01b2 11       		.uleb128 0x11
 3589 01b3 01       		.uleb128 0x1
 3590 01b4 12       		.uleb128 0x12
 3591 01b5 06       		.uleb128 0x6
 3592 01b6 40       		.uleb128 0x40
 3593 01b7 18       		.uleb128 0x18
 3594 01b8 9742     		.uleb128 0x2117
 3595 01ba 19       		.uleb128 0x19
 3596 01bb 01       		.uleb128 0x1
 3597 01bc 13       		.uleb128 0x13
 3598 01bd 00       		.byte	0
 3599 01be 00       		.byte	0
 3600 01bf 1F       		.uleb128 0x1f
 3601 01c0 34       		.uleb128 0x34
 3602 01c1 00       		.byte	0
 3603 01c2 03       		.uleb128 0x3
 3604 01c3 0E       		.uleb128 0xe
 3605 01c4 3A       		.uleb128 0x3a
 3606 01c5 0B       		.uleb128 0xb
 3607 01c6 3B       		.uleb128 0x3b
 3608 01c7 0B       		.uleb128 0xb
 3609 01c8 49       		.uleb128 0x49
 3610 01c9 13       		.uleb128 0x13
 3611 01ca 02       		.uleb128 0x2
 3612 01cb 18       		.uleb128 0x18
 3613 01cc 00       		.byte	0
 3614 01cd 00       		.byte	0
 3615 01ce 20       		.uleb128 0x20
 3616 01cf 2E       		.uleb128 0x2e
 3617 01d0 00       		.byte	0
 3618 01d1 3F       		.uleb128 0x3f
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 104


 3619 01d2 19       		.uleb128 0x19
 3620 01d3 3C       		.uleb128 0x3c
 3621 01d4 19       		.uleb128 0x19
 3622 01d5 6E       		.uleb128 0x6e
 3623 01d6 0E       		.uleb128 0xe
 3624 01d7 03       		.uleb128 0x3
 3625 01d8 0E       		.uleb128 0xe
 3626 01d9 3A       		.uleb128 0x3a
 3627 01da 0B       		.uleb128 0xb
 3628 01db 3B       		.uleb128 0x3b
 3629 01dc 0B       		.uleb128 0xb
 3630 01dd 00       		.byte	0
 3631 01de 00       		.byte	0
 3632 01df 00       		.byte	0
 3633              		.section	.debug_loc,"",%progbits
 3634              	.Ldebug_loc0:
 3635              	.LLST0:
 3636 0000 6A000000 		.4byte	.LVL18
 3637 0004 70000000 		.4byte	.LVL19
 3638 0008 0200     		.2byte	0x2
 3639 000a 35       		.byte	0x35
 3640 000b 9F       		.byte	0x9f
 3641 000c 70000000 		.4byte	.LVL19
 3642 0010 88000000 		.4byte	.LVL21
 3643 0014 0100     		.2byte	0x1
 3644 0016 55       		.byte	0x55
 3645 0017 88000000 		.4byte	.LVL21
 3646 001b 8A000000 		.4byte	.LVL22
 3647 001f 0300     		.2byte	0x3
 3648 0021 75       		.byte	0x75
 3649 0022 7F       		.sleb128 -1
 3650 0023 9F       		.byte	0x9f
 3651 0024 64010000 		.4byte	.LVL32
 3652 0028 66010000 		.4byte	.LVL33
 3653 002c 0300     		.2byte	0x3
 3654 002e 08       		.byte	0x8
 3655 002f AB       		.byte	0xab
 3656 0030 9F       		.byte	0x9f
 3657 0031 66010000 		.4byte	.LVL33
 3658 0035 78010000 		.4byte	.LVL35
 3659 0039 0100     		.2byte	0x1
 3660 003b 55       		.byte	0x55
 3661 003c 78010000 		.4byte	.LVL35
 3662 0040 7A010000 		.4byte	.LVL36
 3663 0044 0300     		.2byte	0x3
 3664 0046 75       		.byte	0x75
 3665 0047 7F       		.sleb128 -1
 3666 0048 9F       		.byte	0x9f
 3667 0049 00000000 		.4byte	0
 3668 004d 00000000 		.4byte	0
 3669              	.LLST1:
 3670 0051 B4010000 		.4byte	.LVL40
 3671 0055 B8010000 		.4byte	.LVL41
 3672 0059 0500     		.2byte	0x5
 3673 005b 72       		.byte	0x72
 3674 005c 00       		.sleb128 0
 3675 005d 38       		.byte	0x38
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 105


 3676 005e 24       		.byte	0x24
 3677 005f 9F       		.byte	0x9f
 3678 0060 B8010000 		.4byte	.LVL41
 3679 0064 BC010000 		.4byte	.LVL42
 3680 0068 0B00     		.2byte	0xb
 3681 006a 72       		.byte	0x72
 3682 006b 00       		.sleb128 0
 3683 006c 38       		.byte	0x38
 3684 006d 24       		.byte	0x24
 3685 006e 73       		.byte	0x73
 3686 006f 00       		.sleb128 0
 3687 0070 08       		.byte	0x8
 3688 0071 FF       		.byte	0xff
 3689 0072 1A       		.byte	0x1a
 3690 0073 21       		.byte	0x21
 3691 0074 9F       		.byte	0x9f
 3692 0075 00000000 		.4byte	0
 3693 0079 00000000 		.4byte	0
 3694              	.LLST2:
 3695 007d 00000000 		.4byte	.LVL44
 3696 0081 08000000 		.4byte	.LVL45
 3697 0085 0100     		.2byte	0x1
 3698 0087 50       		.byte	0x50
 3699 0088 08000000 		.4byte	.LVL45
 3700 008c 6C000000 		.4byte	.LFE2
 3701 0090 0400     		.2byte	0x4
 3702 0092 F3       		.byte	0xf3
 3703 0093 01       		.uleb128 0x1
 3704 0094 50       		.byte	0x50
 3705 0095 9F       		.byte	0x9f
 3706 0096 00000000 		.4byte	0
 3707 009a 00000000 		.4byte	0
 3708              	.LLST3:
 3709 009e 00000000 		.4byte	.LVL44
 3710 00a2 0B000000 		.4byte	.LVL46-1
 3711 00a6 0100     		.2byte	0x1
 3712 00a8 51       		.byte	0x51
 3713 00a9 0B000000 		.4byte	.LVL46-1
 3714 00ad 6C000000 		.4byte	.LFE2
 3715 00b1 0400     		.2byte	0x4
 3716 00b3 F3       		.byte	0xf3
 3717 00b4 01       		.uleb128 0x1
 3718 00b5 51       		.byte	0x51
 3719 00b6 9F       		.byte	0x9f
 3720 00b7 00000000 		.4byte	0
 3721 00bb 00000000 		.4byte	0
 3722              	.LLST4:
 3723 00bf 00000000 		.4byte	.LVL47
 3724 00c3 0B000000 		.4byte	.LVL48-1
 3725 00c7 0100     		.2byte	0x1
 3726 00c9 50       		.byte	0x50
 3727 00ca 0B000000 		.4byte	.LVL48-1
 3728 00ce F0000000 		.4byte	.LFE3
 3729 00d2 0400     		.2byte	0x4
 3730 00d4 F3       		.byte	0xf3
 3731 00d5 01       		.uleb128 0x1
 3732 00d6 50       		.byte	0x50
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 106


 3733 00d7 9F       		.byte	0x9f
 3734 00d8 00000000 		.4byte	0
 3735 00dc 00000000 		.4byte	0
 3736              	.LLST5:
 3737 00e0 00000000 		.4byte	.LVL47
 3738 00e4 0B000000 		.4byte	.LVL48-1
 3739 00e8 0100     		.2byte	0x1
 3740 00ea 51       		.byte	0x51
 3741 00eb 0B000000 		.4byte	.LVL48-1
 3742 00ef F0000000 		.4byte	.LFE3
 3743 00f3 0400     		.2byte	0x4
 3744 00f5 F3       		.byte	0xf3
 3745 00f6 01       		.uleb128 0x1
 3746 00f7 51       		.byte	0x51
 3747 00f8 9F       		.byte	0x9f
 3748 00f9 00000000 		.4byte	0
 3749 00fd 00000000 		.4byte	0
 3750              	.LLST6:
 3751 0101 10000000 		.4byte	.LVL49
 3752 0105 2C000000 		.4byte	.LVL50
 3753 0109 0100     		.2byte	0x1
 3754 010b 50       		.byte	0x50
 3755 010c 00000000 		.4byte	0
 3756 0110 00000000 		.4byte	0
 3757              	.LLST7:
 3758 0114 00000000 		.4byte	.LVL55
 3759 0118 09000000 		.4byte	.LVL56-1
 3760 011c 0100     		.2byte	0x1
 3761 011e 50       		.byte	0x50
 3762 011f 09000000 		.4byte	.LVL56-1
 3763 0123 90020000 		.4byte	.LFE5
 3764 0127 0400     		.2byte	0x4
 3765 0129 F3       		.byte	0xf3
 3766 012a 01       		.uleb128 0x1
 3767 012b 50       		.byte	0x50
 3768 012c 9F       		.byte	0x9f
 3769 012d 00000000 		.4byte	0
 3770 0131 00000000 		.4byte	0
 3771              	.LLST8:
 3772 0135 0E000000 		.4byte	.LVL57
 3773 0139 22000000 		.4byte	.LVL58
 3774 013d 0200     		.2byte	0x2
 3775 013f 7D       		.byte	0x7d
 3776 0140 00       		.sleb128 0
 3777 0141 00000000 		.4byte	0
 3778 0145 00000000 		.4byte	0
 3779              	.LLST9:
 3780 0149 00000000 		.4byte	.LVL73
 3781 014d 07000000 		.4byte	.LVL74-1
 3782 0151 0100     		.2byte	0x1
 3783 0153 50       		.byte	0x50
 3784 0154 07000000 		.4byte	.LVL74-1
 3785 0158 30000000 		.4byte	.LFE6
 3786 015c 0400     		.2byte	0x4
 3787 015e F3       		.byte	0xf3
 3788 015f 01       		.uleb128 0x1
 3789 0160 50       		.byte	0x50
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 107


 3790 0161 9F       		.byte	0x9f
 3791 0162 00000000 		.4byte	0
 3792 0166 00000000 		.4byte	0
 3793              	.LLST10:
 3794 016a 08000000 		.4byte	.LVL74
 3795 016e 1F000000 		.4byte	.LVL76-1
 3796 0172 0100     		.2byte	0x1
 3797 0174 50       		.byte	0x50
 3798 0175 00000000 		.4byte	0
 3799 0179 00000000 		.4byte	0
 3800              	.LLST11:
 3801 017d 14000000 		.4byte	.LVL75
 3802 0181 26000000 		.4byte	.LVL77
 3803 0185 0500     		.2byte	0x5
 3804 0187 74       		.byte	0x74
 3805 0188 00       		.sleb128 0
 3806 0189 37       		.byte	0x37
 3807 018a 1A       		.byte	0x1a
 3808 018b 9F       		.byte	0x9f
 3809 018c 00000000 		.4byte	0
 3810 0190 00000000 		.4byte	0
 3811              	.LLST12:
 3812 0194 00000000 		.4byte	.LVL78
 3813 0198 11000000 		.4byte	.LVL79-1
 3814 019c 0100     		.2byte	0x1
 3815 019e 50       		.byte	0x50
 3816 019f 11000000 		.4byte	.LVL79-1
 3817 01a3 50000000 		.4byte	.LFE9
 3818 01a7 0400     		.2byte	0x4
 3819 01a9 F3       		.byte	0xf3
 3820 01aa 01       		.uleb128 0x1
 3821 01ab 50       		.byte	0x50
 3822 01ac 9F       		.byte	0x9f
 3823 01ad 00000000 		.4byte	0
 3824 01b1 00000000 		.4byte	0
 3825              	.LLST13:
 3826 01b5 00000000 		.4byte	.LVL81
 3827 01b9 11000000 		.4byte	.LVL82-1
 3828 01bd 0100     		.2byte	0x1
 3829 01bf 50       		.byte	0x50
 3830 01c0 11000000 		.4byte	.LVL82-1
 3831 01c4 50000000 		.4byte	.LFE11
 3832 01c8 0400     		.2byte	0x4
 3833 01ca F3       		.byte	0xf3
 3834 01cb 01       		.uleb128 0x1
 3835 01cc 50       		.byte	0x50
 3836 01cd 9F       		.byte	0x9f
 3837 01ce 00000000 		.4byte	0
 3838 01d2 00000000 		.4byte	0
 3839              		.section	.debug_aranges,"",%progbits
 3840 0000 74000000 		.4byte	0x74
 3841 0004 0200     		.2byte	0x2
 3842 0006 00000000 		.4byte	.Ldebug_info0
 3843 000a 04       		.byte	0x4
 3844 000b 00       		.byte	0
 3845 000c 0000     		.2byte	0
 3846 000e 0000     		.2byte	0
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 108


 3847 0010 00000000 		.4byte	.LFB12
 3848 0014 C4010000 		.4byte	.LFE12-.LFB12
 3849 0018 00000000 		.4byte	.LFB13
 3850 001c C0000000 		.4byte	.LFE13-.LFB13
 3851 0020 00000000 		.4byte	.LFB0
 3852 0024 E8010000 		.4byte	.LFE0-.LFB0
 3853 0028 00000000 		.4byte	.LFB1
 3854 002c 14020000 		.4byte	.LFE1-.LFB1
 3855 0030 00000000 		.4byte	.LFB2
 3856 0034 6C000000 		.4byte	.LFE2-.LFB2
 3857 0038 00000000 		.4byte	.LFB3
 3858 003c F0000000 		.4byte	.LFE3-.LFB3
 3859 0040 00000000 		.4byte	.LFB5
 3860 0044 90020000 		.4byte	.LFE5-.LFB5
 3861 0048 00000000 		.4byte	.LFB4
 3862 004c 06000000 		.4byte	.LFE4-.LFB4
 3863 0050 00000000 		.4byte	.LFB6
 3864 0054 30000000 		.4byte	.LFE6-.LFB6
 3865 0058 00000000 		.4byte	.LFB9
 3866 005c 50000000 		.4byte	.LFE9-.LFB9
 3867 0060 00000000 		.4byte	.LFB10
 3868 0064 2C000000 		.4byte	.LFE10-.LFB10
 3869 0068 00000000 		.4byte	.LFB11
 3870 006c 50000000 		.4byte	.LFE11-.LFB11
 3871 0070 00000000 		.4byte	0
 3872 0074 00000000 		.4byte	0
 3873              		.section	.debug_ranges,"",%progbits
 3874              	.Ldebug_ranges0:
 3875 0000 18000000 		.4byte	.LBB10
 3876 0004 1A000000 		.4byte	.LBE10
 3877 0008 22000000 		.4byte	.LBB17
 3878 000c 16010000 		.4byte	.LBE17
 3879 0010 18010000 		.4byte	.LBB18
 3880 0014 26010000 		.4byte	.LBE18
 3881 0018 58010000 		.4byte	.LBB19
 3882 001c 5A010000 		.4byte	.LBE19
 3883 0020 00000000 		.4byte	0
 3884 0024 00000000 		.4byte	0
 3885 0028 00000000 		.4byte	.LFB12
 3886 002c C4010000 		.4byte	.LFE12
 3887 0030 00000000 		.4byte	.LFB13
 3888 0034 C0000000 		.4byte	.LFE13
 3889 0038 00000000 		.4byte	.LFB0
 3890 003c E8010000 		.4byte	.LFE0
 3891 0040 00000000 		.4byte	.LFB1
 3892 0044 14020000 		.4byte	.LFE1
 3893 0048 00000000 		.4byte	.LFB2
 3894 004c 6C000000 		.4byte	.LFE2
 3895 0050 00000000 		.4byte	.LFB3
 3896 0054 F0000000 		.4byte	.LFE3
 3897 0058 00000000 		.4byte	.LFB5
 3898 005c 90020000 		.4byte	.LFE5
 3899 0060 00000000 		.4byte	.LFB4
 3900 0064 06000000 		.4byte	.LFE4
 3901 0068 00000000 		.4byte	.LFB6
 3902 006c 30000000 		.4byte	.LFE6
 3903 0070 00000000 		.4byte	.LFB9
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 109


 3904 0074 50000000 		.4byte	.LFE9
 3905 0078 00000000 		.4byte	.LFB10
 3906 007c 2C000000 		.4byte	.LFE10
 3907 0080 00000000 		.4byte	.LFB11
 3908 0084 50000000 		.4byte	.LFE11
 3909 0088 00000000 		.4byte	0
 3910 008c 00000000 		.4byte	0
 3911              		.section	.debug_line,"",%progbits
 3912              	.Ldebug_line0:
 3913 0000 C4030000 		.section	.debug_str,"MS",%progbits,1
 3913      02006300 
 3913      00000201 
 3913      FB0E0D00 
 3913      01010101 
 3914              	.LASF108:
 3915 0000 43795664 		.ascii	"CyVdLvAnalogDisable\000"
 3915      4C76416E 
 3915      616C6F67 
 3915      44697361 
 3915      626C6500 
 3916              	.LASF10:
 3917 0014 75696E74 		.ascii	"uint16\000"
 3917      313600
 3918              	.LASF93:
 3919 001b 4379494D 		.ascii	"CyIMO_Start\000"
 3919      4F5F5374 
 3919      61727400 
 3920              	.LASF60:
 3921 0027 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3921      48696253 
 3921      6C705265 
 3921      73746F72 
 3921      6500
 3922              	.LASF44:
 3923 0039 77616B65 		.ascii	"wakeupTrim0\000"
 3923      75705472 
 3923      696D3000 
 3924              	.LASF45:
 3925 0045 77616B65 		.ascii	"wakeupTrim1\000"
 3925      75705472 
 3925      696D3100 
 3926              	.LASF46:
 3927 0051 77616B65 		.ascii	"wakeupTrim3\000"
 3927      75705472 
 3927      696D3300 
 3928              	.LASF21:
 3929 005d 6D617374 		.ascii	"masterClkSrc\000"
 3929      6572436C 
 3929      6B537263 
 3929      00
 3930              	.LASF58:
 3931 006a 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3931      4D5F4241 
 3931      434B5550 
 3931      5F535452 
 3931      55435400 
 3932              	.LASF116:
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 110


 3933 007e 43795854 		.ascii	"CyXTAL_32KHZ_Start\000"
 3933      414C5F33 
 3933      324B485A 
 3933      5F537461 
 3933      727400
 3934              	.LASF29:
 3935 0091 636C6B53 		.ascii	"clkSyncDiv\000"
 3935      796E6344 
 3935      697600
 3936              	.LASF62:
 3937 009c 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3937      52657374 
 3937      6F726543 
 3937      6C6F636B 
 3937      7300
 3938              	.LASF7:
 3939 00ae 6C6F6E67 		.ascii	"long long unsigned int\000"
 3939      206C6F6E 
 3939      6720756E 
 3939      7369676E 
 3939      65642069 
 3940              	.LASF72:
 3941 00c5 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3941      4876694C 
 3941      76695361 
 3941      76654469 
 3941      7361626C 
 3942              	.LASF79:
 3943 00db 746D7053 		.ascii	"tmpStatus\000"
 3943      74617475 
 3943      7300
 3944              	.LASF51:
 3945 00e5 6C766961 		.ascii	"lviaTrip\000"
 3945      54726970 
 3945      00
 3946              	.LASF23:
 3947 00ee 696D6F55 		.ascii	"imoUsbClk\000"
 3947      7362436C 
 3947      6B00
 3948              	.LASF83:
 3949 00f8 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3949      46747753 
 3949      6574496E 
 3949      74657276 
 3949      616C00
 3950              	.LASF52:
 3951 010b 68766961 		.ascii	"hviaEn\000"
 3951      456E00
 3952              	.LASF111:
 3953 0112 43795664 		.ascii	"CyVdLvDigitEnable\000"
 3953      4C764469 
 3953      67697445 
 3953      6E61626C 
 3953      6500
 3954              	.LASF37:
 3955 0124 696C6F50 		.ascii	"iloPowerMode\000"
 3955      6F776572 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 111


 3955      4D6F6465 
 3955      00
 3956              	.LASF6:
 3957 0131 6C6F6E67 		.ascii	"long long int\000"
 3957      206C6F6E 
 3957      6720696E 
 3957      7400
 3958              	.LASF0:
 3959 013f 7369676E 		.ascii	"signed char\000"
 3959      65642063 
 3959      68617200 
 3960              	.LASF117:
 3961 014b 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3961      43313120 
 3961      352E342E 
 3961      31203230 
 3961      31363036 
 3962 017e 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 3962      20726576 
 3962      6973696F 
 3962      6E203233 
 3962      37373135 
 3963 01b1 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 3963      66756E63 
 3963      74696F6E 
 3963      2D736563 
 3963      74696F6E 
 3964              	.LASF30:
 3965 01d9 636C6B42 		.ascii	"clkBusDiv\000"
 3965      75734469 
 3965      7600
 3966              	.LASF70:
 3967 01e3 696E7465 		.ascii	"interruptState\000"
 3967      72727570 
 3967      74537461 
 3967      746500
 3968              	.LASF114:
 3969 01f2 4379494C 		.ascii	"CyILO_Start1K\000"
 3969      4F5F5374 
 3969      61727431 
 3969      4B00
 3970              	.LASF28:
 3971 0200 696D6F32 		.ascii	"imo2x\000"
 3971      7800
 3972              	.LASF4:
 3973 0206 6C6F6E67 		.ascii	"long int\000"
 3973      20696E74 
 3973      00
 3974              	.LASF74:
 3975 020f 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3975      4876694C 
 3975      76695265 
 3975      73746F72 
 3975      6500
 3976              	.LASF9:
 3977 0221 75696E74 		.ascii	"uint8\000"
 3977      3800
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 112


 3978              	.LASF103:
 3979 0227 4379504C 		.ascii	"CyPLL_OUT_Start\000"
 3979      4C5F4F55 
 3979      545F5374 
 3979      61727400 
 3980              	.LASF94:
 3981 0237 43794465 		.ascii	"CyDelayUs\000"
 3981      6C617955 
 3981      7300
 3982              	.LASF13:
 3983 0241 646F7562 		.ascii	"double\000"
 3983      6C6500
 3984              	.LASF11:
 3985 0248 75696E74 		.ascii	"uint32\000"
 3985      333200
 3986              	.LASF32:
 3987 024f 786D687A 		.ascii	"xmhzEnableState\000"
 3987      456E6162 
 3987      6C655374 
 3987      61746500 
 3988              	.LASF73:
 3989 025f 4379506D 		.ascii	"CyPmHibRestore\000"
 3989      48696252 
 3989      6573746F 
 3989      726500
 3990              	.LASF77:
 3991 026e 6D61736B 		.ascii	"mask\000"
 3991      00
 3992              	.LASF55:
 3993 0273 696D6F41 		.ascii	"imoActFreq\000"
 3993      63744672 
 3993      657100
 3994              	.LASF8:
 3995 027e 756E7369 		.ascii	"unsigned int\000"
 3995      676E6564 
 3995      20696E74 
 3995      00
 3996              	.LASF47:
 3997 028b 73636374 		.ascii	"scctData\000"
 3997      44617461 
 3997      00
 3998              	.LASF95:
 3999 0294 4379494D 		.ascii	"CyIMO_SetSource\000"
 3999      4F5F5365 
 3999      74536F75 
 3999      72636500 
 4000              	.LASF22:
 4001 02a4 696D6F46 		.ascii	"imoFreq\000"
 4001      72657100 
 4002              	.LASF5:
 4003 02ac 6C6F6E67 		.ascii	"long unsigned int\000"
 4003      20756E73 
 4003      69676E65 
 4003      6420696E 
 4003      7400
 4004              	.LASF48:
 4005 02be 6C766964 		.ascii	"lvidEn\000"
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 113


 4005      456E00
 4006              	.LASF35:
 4007 02c5 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 4007      436C6F63 
 4007      6B426163 
 4007      6B757053 
 4007      74727563 
 4008              	.LASF105:
 4009 02db 4379456E 		.ascii	"CyEnterCriticalSection\000"
 4009      74657243 
 4009      72697469 
 4009      63616C53 
 4009      65637469 
 4010              	.LASF36:
 4011 02f2 6379506D 		.ascii	"cyPmBackupStruct\000"
 4011      4261636B 
 4011      75705374 
 4011      72756374 
 4011      00
 4012              	.LASF110:
 4013 0303 4379494C 		.ascii	"CyILO_SetPowerMode\000"
 4013      4F5F5365 
 4013      74506F77 
 4013      65724D6F 
 4013      646500
 4014              	.LASF104:
 4015 0316 4379494D 		.ascii	"CyIMO_Stop\000"
 4015      4F5F5374 
 4015      6F7000
 4016              	.LASF34:
 4017 0321 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4017      4D5F434C 
 4017      4F434B5F 
 4017      4241434B 
 4017      55505F53 
 4018              	.LASF3:
 4019 033b 73686F72 		.ascii	"short unsigned int\000"
 4019      7420756E 
 4019      7369676E 
 4019      65642069 
 4019      6E7400
 4020              	.LASF81:
 4021 034e 63747749 		.ascii	"ctwInterval\000"
 4021      6E746572 
 4021      76616C00 
 4022              	.LASF109:
 4023 035a 43795664 		.ascii	"CyVdHvAnalogDisable\000"
 4023      4876416E 
 4023      616C6F67 
 4023      44697361 
 4023      626C6500 
 4024              	.LASF89:
 4025 036e 43794D61 		.ascii	"CyMasterClk_SetSource\000"
 4025      73746572 
 4025      436C6B5F 
 4025      53657453 
 4025      6F757263 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 114


 4026              	.LASF118:
 4027 0384 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 4027      72617465 
 4027      645F536F 
 4027      75726365 
 4027      5C50536F 
 4028              	.LASF41:
 4029 03a2 77616B65 		.ascii	"wakeupCfg0\000"
 4029      75704366 
 4029      673000
 4030              	.LASF42:
 4031 03ad 77616B65 		.ascii	"wakeupCfg1\000"
 4031      75704366 
 4031      673100
 4032              	.LASF43:
 4033 03b8 77616B65 		.ascii	"wakeupCfg2\000"
 4033      75704366 
 4033      673200
 4034              	.LASF64:
 4035 03c3 636C6B42 		.ascii	"clkBusDivTmp\000"
 4035      75734469 
 4035      76546D70 
 4035      00
 4036              	.LASF57:
 4037 03d0 626F6F73 		.ascii	"boostRefExt\000"
 4037      74526566 
 4037      45787400 
 4038              	.LASF27:
 4039 03dc 636C6B49 		.ascii	"clkImoSrc\000"
 4039      6D6F5372 
 4039      6300
 4040              	.LASF61:
 4041 03e6 4379506D 		.ascii	"CyPmSaveClocks\000"
 4041      53617665 
 4041      436C6F63 
 4041      6B7300
 4042              	.LASF101:
 4043 03f5 43795854 		.ascii	"CyXTAL_Start\000"
 4043      414C5F53 
 4043      74617274 
 4043      00
 4044              	.LASF40:
 4045 0402 736C7054 		.ascii	"slpTrBypass\000"
 4045      72427970 
 4045      61737300 
 4046              	.LASF18:
 4047 040e 73697A65 		.ascii	"sizetype\000"
 4047      74797065 
 4047      00
 4048              	.LASF75:
 4049 0417 4379506D 		.ascii	"CyPmHibernateEx\000"
 4049      48696265 
 4049      726E6174 
 4049      65457800 
 4050              	.LASF17:
 4051 0427 6C6F6E67 		.ascii	"long double\000"
 4051      20646F75 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 115


 4051      626C6500 
 4052              	.LASF65:
 4053 0433 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4053      496D6F46 
 4053      7265714D 
 4053      687A3252 
 4053      656700
 4054              	.LASF19:
 4055 0446 656E436C 		.ascii	"enClkA\000"
 4055      6B4100
 4056              	.LASF20:
 4057 044d 656E436C 		.ascii	"enClkD\000"
 4057      6B4400
 4058              	.LASF115:
 4059 0454 4379494C 		.ascii	"CyILO_Start100K\000"
 4059      4F5F5374 
 4059      61727431 
 4059      30304B00 
 4060              	.LASF68:
 4061 0464 77616B65 		.ascii	"wakeupSource\000"
 4061      7570536F 
 4061      75726365 
 4061      00
 4062              	.LASF91:
 4063 0471 4379504C 		.ascii	"CyPLL_OUT_Stop\000"
 4063      4C5F4F55 
 4063      545F5374 
 4063      6F7000
 4064              	.LASF97:
 4065 0480 43794D61 		.ascii	"CyMasterClk_SetDivider\000"
 4065      73746572 
 4065      436C6B5F 
 4065      53657444 
 4065      69766964 
 4066              	.LASF26:
 4067 0497 696D6F43 		.ascii	"imoClkSrc\000"
 4067      6C6B5372 
 4067      6300
 4068              	.LASF12:
 4069 04a1 666C6F61 		.ascii	"float\000"
 4069      7400
 4070              	.LASF106:
 4071 04a7 43794578 		.ascii	"CyExitCriticalSection\000"
 4071      69744372 
 4071      69746963 
 4071      616C5365 
 4071      6374696F 
 4072              	.LASF69:
 4073 04bd 4379506D 		.ascii	"CyPmSleep\000"
 4073      536C6565 
 4073      7000
 4074              	.LASF53:
 4075 04c7 6C766964 		.ascii	"lvidRst\000"
 4075      52737400 
 4076              	.LASF66:
 4077 04cf 4379506D 		.ascii	"CyPmAltAct\000"
 4077      416C7441 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 116


 4077      637400
 4078              	.LASF100:
 4079 04da 43794465 		.ascii	"CyDelayCycles\000"
 4079      6C617943 
 4079      79636C65 
 4079      7300
 4080              	.LASF16:
 4081 04e8 72656738 		.ascii	"reg8\000"
 4081      00
 4082              	.LASF90:
 4083 04ed 43794861 		.ascii	"CyHalt\000"
 4083      6C7400
 4084              	.LASF82:
 4085 04f4 4379506D 		.ascii	"CyPmOppsSet\000"
 4085      4F707073 
 4085      53657400 
 4086              	.LASF1:
 4087 0500 756E7369 		.ascii	"unsigned char\000"
 4087      676E6564 
 4087      20636861 
 4087      7200
 4088              	.LASF86:
 4089 050e 6379506D 		.ascii	"cyPmClockBackup\000"
 4089      436C6F63 
 4089      6B426163 
 4089      6B757000 
 4090              	.LASF31:
 4091 051e 706C6C45 		.ascii	"pllEnableState\000"
 4091      6E61626C 
 4091      65537461 
 4091      746500
 4092              	.LASF38:
 4093 052d 696C6F31 		.ascii	"ilo1kEnable\000"
 4093      6B456E61 
 4093      626C6500 
 4094              	.LASF2:
 4095 0539 73686F72 		.ascii	"short int\000"
 4095      7420696E 
 4095      7400
 4096              	.LASF59:
 4097 0543 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4097      48696253 
 4097      6C705361 
 4097      76655365 
 4097      7400
 4098              	.LASF39:
 4099 0555 696C6F31 		.ascii	"ilo100kEnable\000"
 4099      30306B45 
 4099      6E61626C 
 4099      6500
 4100              	.LASF14:
 4101 0563 63686172 		.ascii	"char\000"
 4101      00
 4102              	.LASF96:
 4103 0568 4379494D 		.ascii	"CyIMO_DisableDoubler\000"
 4103      4F5F4469 
 4103      7361626C 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 117


 4103      65446F75 
 4103      626C6572 
 4104              	.LASF107:
 4105 057d 43795664 		.ascii	"CyVdLvDigitDisable\000"
 4105      4C764469 
 4105      67697444 
 4105      69736162 
 4105      6C6500
 4106              	.LASF56:
 4107 0590 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4107      63744672 
 4107      65713132 
 4107      4D687A00 
 4108              	.LASF76:
 4109 05a0 4379506D 		.ascii	"CyPmHibernate\000"
 4109      48696265 
 4109      726E6174 
 4109      6500
 4110              	.LASF119:
 4111 05ae 433A5C55 		.ascii	"C:\\Users\\jmspi\\OneDrive\\Documents\\GitHub\\ECE4"
 4111      73657273 
 4111      5C6A6D73 
 4111      70695C4F 
 4111      6E654472 
 4112 05db 3139315C 		.ascii	"191\\DeliveryRobot.cydsn\000"
 4112      44656C69 
 4112      76657279 
 4112      526F626F 
 4112      742E6379 
 4113              	.LASF88:
 4114 05f3 4379466C 		.ascii	"CyFlash_SetWaitCycles\000"
 4114      6173685F 
 4114      53657457 
 4114      61697443 
 4114      79636C65 
 4115              	.LASF84:
 4116 0609 66747749 		.ascii	"ftwInterval\000"
 4116      6E746572 
 4116      76616C00 
 4117              	.LASF87:
 4118 0615 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4118      496D6F46 
 4118      72657152 
 4118      6567324D 
 4118      687A00
 4119              	.LASF120:
 4120 0628 4379506D 		.ascii	"CyPmReadStatus\000"
 4120      52656164 
 4120      53746174 
 4120      757300
 4121              	.LASF98:
 4122 0637 43794275 		.ascii	"CyBusClk_SetDivider\000"
 4122      73436C6B 
 4122      5F536574 
 4122      44697669 
 4122      64657200 
 4123              	.LASF33:
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 118


 4124 064b 636C6B44 		.ascii	"clkDistDelay\000"
 4124      69737444 
 4124      656C6179 
 4124      00
 4125              	.LASF80:
 4126 0658 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4126      43747753 
 4126      6574496E 
 4126      74657276 
 4126      616C00
 4127              	.LASF63:
 4128 066b 73746174 		.ascii	"status\000"
 4128      757300
 4129              	.LASF50:
 4130 0672 6C766961 		.ascii	"lviaEn\000"
 4130      456E00
 4131              	.LASF92:
 4132 0679 4379494D 		.ascii	"CyIMO_SetFreq\000"
 4132      4F5F5365 
 4132      74467265 
 4132      7100
 4133              	.LASF102:
 4134 0687 4379494D 		.ascii	"CyIMO_EnableDoubler\000"
 4134      4F5F456E 
 4134      61626C65 
 4134      446F7562 
 4134      6C657200 
 4135              	.LASF71:
 4136 069b 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4136      48696253 
 4136      61766553 
 4136      657400
 4137              	.LASF67:
 4138 06aa 77616B65 		.ascii	"wakeupTime\000"
 4138      75705469 
 4138      6D6500
 4139              	.LASF112:
 4140 06b5 43795664 		.ascii	"CyVdLvAnalogEnable\000"
 4140      4C76416E 
 4140      616C6F67 
 4140      456E6162 
 4140      6C6500
 4141              	.LASF15:
 4142 06c8 63797374 		.ascii	"cystatus\000"
 4142      61747573 
 4142      00
 4143              	.LASF24:
 4144 06d1 666C6173 		.ascii	"flashWaitCycles\000"
 4144      68576169 
 4144      74437963 
 4144      6C657300 
 4145              	.LASF54:
 4146 06e1 6C766961 		.ascii	"lviaRst\000"
 4146      52737400 
 4147              	.LASF113:
 4148 06e9 43795664 		.ascii	"CyVdHvAnalogEnable\000"
 4148      4876416E 
ARM GAS  C:\Users\jmspi\AppData\Local\Temp\cc5LrVLJ.s 			page 119


 4148      616C6F67 
 4148      456E6162 
 4148      6C6500
 4149              	.LASF99:
 4150 06fc 43795854 		.ascii	"CyXTAL_Stop\000"
 4150      414C5F53 
 4150      746F7000 
 4151              	.LASF85:
 4152 0708 6379506D 		.ascii	"cyPmBackup\000"
 4152      4261636B 
 4152      757000
 4153              	.LASF49:
 4154 0713 6C766964 		.ascii	"lvidTrip\000"
 4154      54726970 
 4154      00
 4155              	.LASF25:
 4156 071c 696D6F45 		.ascii	"imoEnable\000"
 4156      6E61626C 
 4156      6500
 4157              	.LASF78:
 4158 0726 696E7465 		.ascii	"interruptStatus\000"
 4158      72727570 
 4158      74537461 
 4158      74757300 
 4159              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
