# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/MUX312.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/and_gate2.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/or_gate2.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/full_adder2.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/ALU4.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/Signextend1.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/Registers2.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/PC_REG.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/mux3_11.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/mux2_11.vhd"
vhdl2008 xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/Memory.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/Control1.vhd"
vhdl xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/ALU_16Bit3.vhd"
vhdl2008 xil_defaultlib  "../../../project_part1.srcs/sources_1/imports/project1/CPU_33802.vhd"
vhdl2008 xil_defaultlib  "../../../project_part1.srcs/sim_1/imports/Downloads/CPU_3380_Test1.vhd"

# Do not sort compile order
nosort
