# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../spi-simulator/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/async_fifo/empty.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/qspi2sdram/fifo_rd_sdram.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/async_fifo/fifomen.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/async_fifo/full.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_master_model.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_rd_fifo.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/async_fifo/sync_r2w.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/async_fifo/sync_w2r.v" \
"../../../../../spi-simulator/design_rtl/my_rtl/qspi2sdram/tb_qspi2sdram_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
