# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/AES.v" \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/Add_Round_Key.v" \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/Key_Expansion.v" \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/Mix_Column.v" \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/S_Box.v" \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/Shif_Row.v" \
"../../../../AES_vivado.srcs/sources_1/imports/AES_source/Sub_Bytes.v" \
"../../../../AES_vivado.srcs/sim_1/imports/AES_source/AES_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
