3 bit Sipo


module pipo(
	input in,
	input rst,
	input clk,
	output [2:0] a,
);


always @(posedge clk) begin
	if(rst)
	  a=3'b000;
	else begin
	  a[2]<=in;
	  a[1]<=a[2];
	  a[0]<=a[1];
	end  
end
endmodule 