--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml yuv_to_rgb_conversion.twx yuv_to_rgb_conversion.ncd -o
yuv_to_rgb_conversion.twr yuv_to_rgb_conversion.pcf

Design file:              yuv_to_rgb_conversion.ncd
Physical constraint file: yuv_to_rgb_conversion.pcf
Device,package,speed:     xc3s4000,fg676,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rdata<0>    |    1.015(R)|    0.505(R)|clk_BUFGP         |   0.000|
rdata<1>    |    1.903(R)|    0.541(R)|clk_BUFGP         |   0.000|
rdata<2>    |    1.426(R)|    0.977(R)|clk_BUFGP         |   0.000|
rdata<3>    |    1.702(R)|    1.023(R)|clk_BUFGP         |   0.000|
rdata<4>    |    0.183(R)|    1.385(R)|clk_BUFGP         |   0.000|
rdata<5>    |    0.220(R)|    1.456(R)|clk_BUFGP         |   0.000|
rdata<6>    |    0.280(R)|    1.398(R)|clk_BUFGP         |   0.000|
rdata<7>    |    0.533(R)|    1.423(R)|clk_BUFGP         |   0.000|
rdata<8>    |    0.930(R)|    1.037(R)|clk_BUFGP         |   0.000|
rdata<9>    |    0.874(R)|    1.128(R)|clk_BUFGP         |   0.000|
rdata<10>   |    0.697(R)|    1.227(R)|clk_BUFGP         |   0.000|
rdata<11>   |    0.821(R)|    0.910(R)|clk_BUFGP         |   0.000|
rdata<12>   |    0.297(R)|    1.408(R)|clk_BUFGP         |   0.000|
rdata<13>   |    0.551(R)|    1.457(R)|clk_BUFGP         |   0.000|
rdata<14>   |    0.738(R)|    1.021(R)|clk_BUFGP         |   0.000|
rdata<15>   |    0.369(R)|    1.040(R)|clk_BUFGP         |   0.000|
reset       |    8.803(R)|    0.044(R)|clk_BUFGP         |   0.000|
start       |    0.960(R)|    0.653(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
done        |   10.120(R)|clk_BUFGP         |   0.000|
raddr<0>    |   10.396(R)|clk_BUFGP         |   0.000|
raddr<1>    |   10.401(R)|clk_BUFGP         |   0.000|
raddr<2>    |   10.741(R)|clk_BUFGP         |   0.000|
raddr<3>    |   10.329(R)|clk_BUFGP         |   0.000|
raddr<4>    |   10.249(R)|clk_BUFGP         |   0.000|
raddr<5>    |   10.357(R)|clk_BUFGP         |   0.000|
raddr<6>    |   10.740(R)|clk_BUFGP         |   0.000|
raddr<7>    |   10.349(R)|clk_BUFGP         |   0.000|
raddr<8>    |    9.963(R)|clk_BUFGP         |   0.000|
raddr<9>    |   14.336(R)|clk_BUFGP         |   0.000|
raddr<10>   |   14.439(R)|clk_BUFGP         |   0.000|
raddr<11>   |   15.333(R)|clk_BUFGP         |   0.000|
raddr<12>   |   15.346(R)|clk_BUFGP         |   0.000|
raddr<13>   |   14.935(R)|clk_BUFGP         |   0.000|
raddr<14>   |   15.472(R)|clk_BUFGP         |   0.000|
raddr<15>   |   15.842(R)|clk_BUFGP         |   0.000|
raddr<16>   |   15.817(R)|clk_BUFGP         |   0.000|
raddr<17>   |   15.784(R)|clk_BUFGP         |   0.000|
waddr<0>    |    9.375(R)|clk_BUFGP         |   0.000|
waddr<1>    |    9.040(R)|clk_BUFGP         |   0.000|
waddr<2>    |    9.930(R)|clk_BUFGP         |   0.000|
waddr<3>    |   10.116(R)|clk_BUFGP         |   0.000|
waddr<4>    |    9.725(R)|clk_BUFGP         |   0.000|
waddr<5>    |    9.955(R)|clk_BUFGP         |   0.000|
waddr<6>    |    9.651(R)|clk_BUFGP         |   0.000|
waddr<7>    |    9.345(R)|clk_BUFGP         |   0.000|
waddr<8>    |    9.751(R)|clk_BUFGP         |   0.000|
waddr<9>    |    9.653(R)|clk_BUFGP         |   0.000|
waddr<10>   |   10.038(R)|clk_BUFGP         |   0.000|
waddr<11>   |    9.660(R)|clk_BUFGP         |   0.000|
waddr<12>   |    9.991(R)|clk_BUFGP         |   0.000|
waddr<13>   |    9.799(R)|clk_BUFGP         |   0.000|
waddr<14>   |    9.390(R)|clk_BUFGP         |   0.000|
waddr<15>   |   10.244(R)|clk_BUFGP         |   0.000|
waddr<16>   |    9.079(R)|clk_BUFGP         |   0.000|
waddr<17>   |    9.760(R)|clk_BUFGP         |   0.000|
wdata<0>    |   13.169(R)|clk_BUFGP         |   0.000|
wdata<1>    |   12.904(R)|clk_BUFGP         |   0.000|
wdata<2>    |   12.601(R)|clk_BUFGP         |   0.000|
wdata<3>    |   12.300(R)|clk_BUFGP         |   0.000|
wdata<4>    |   12.064(R)|clk_BUFGP         |   0.000|
wdata<5>    |   12.272(R)|clk_BUFGP         |   0.000|
wdata<6>    |   12.628(R)|clk_BUFGP         |   0.000|
wdata<7>    |   12.551(R)|clk_BUFGP         |   0.000|
wdata<8>    |   13.278(R)|clk_BUFGP         |   0.000|
wdata<9>    |   12.731(R)|clk_BUFGP         |   0.000|
wdata<10>   |   12.849(R)|clk_BUFGP         |   0.000|
wdata<11>   |   12.160(R)|clk_BUFGP         |   0.000|
wdata<12>   |   11.909(R)|clk_BUFGP         |   0.000|
wdata<13>   |   13.344(R)|clk_BUFGP         |   0.000|
wdata<14>   |   12.302(R)|clk_BUFGP         |   0.000|
wdata<15>   |   13.112(R)|clk_BUFGP         |   0.000|
wr_enable   |   12.452(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.465|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 20 13:33:24 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



