library ieee;   
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;

entity Controlador_Motores_BLDC_v1_0 is  
	generic (
		-- Users to add parameters here
        ---Configuracion MODO-----
        CONTROLADOR:boolean:=FALSE;
        DIRECTO:boolean:=TRUE; 
        --------------------------
        --------------Configuracion PI-----
        KP:     integer range 0 to 255:=40;
        KI:     integer range 0 to 255:=0;       
        SAMPLES:integer range 10 to 100:=50;
        -----------------------------------
        ---CONFIGURACION PWM------
        COMPLEMENTARIO: boolean:= FALSE;
        Duty_SIZE: integer range 10 to 12:=10;
        DeadBand: integer range 3 to 10:=5;
        Frecuencia: integer range 1000 to 2500:=1000;
        --------------------------
        ---Configuracion Filtros HALL
        Ciclos: integer range 5 to 1000:=10;
		-- User parameters ends
		-- Do not modify the parameters beyond this line


		-- Parameters of Axi Slave Bus Interface S00_AXI
		C_S00_AXI_DATA_WIDTH	: integer	:= 32;
		C_S00_AXI_ADDR_WIDTH	: integer	:= 5
	);
	port (
		-- Users to add ports here
    CLK:          in std_logic;
    RESET:        in std_logic;  
    A          : in std_logic;
    B          : in std_logic;
    C          : in std_logic;
    A_out       : out std_logic;
    B_out       : out std_logic;
    C_out       : out std_logic;
    PWM_AH       : out std_logic;
    PWM_AL       : out std_logic;
    PWM_BH       : out std_logic;
    PWM_BL       : out std_logic;
    PWM_CH       : out std_logic;
    PWM_CL       : out std_logic;
    PWM_HIGH    : out std_logic;
    PWM_LOW     : out std_logic;
    ERROR      : out std_logic;
    Duty_Led   : out std_logic_vector(Duty_SIZE-1 downto 0);
    Intc       : out std_logic;
    Segment: out std_logic_vector(6 downto 0);
    Display: out std_logic_vector(3 downto 0);
		-- User ports ends
		-- Do not modify the ports beyond this line


		-- Ports of Axi Slave Bus Interface S00_AXI
		s00_axi_aclk	: in std_logic;
		s00_axi_aresetn	: in std_logic;
		s00_axi_awaddr	: in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
		s00_axi_awprot	: in std_logic_vector(2 downto 0);
		s00_axi_awvalid	: in std_logic;
		s00_axi_awready	: out std_logic;
		s00_axi_wdata	: in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
		s00_axi_wstrb	: in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
		s00_axi_wvalid	: in std_logic;
		s00_axi_wready	: out std_logic;
		s00_axi_bresp	: out std_logic_vector(1 downto 0);
		s00_axi_bvalid	: out std_logic;
		s00_axi_bready	: in std_logic;
		s00_axi_araddr	: in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
		s00_axi_arprot	: in std_logic_vector(2 downto 0);
		s00_axi_arvalid	: in std_logic;
		s00_axi_arready	: out std_logic;
		s00_axi_rdata	: out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
		s00_axi_rresp	: out std_logic_vector(1 downto 0);
		s00_axi_rvalid	: out std_logic; 
		s00_axi_rready	: in std_logic
	);
end Controlador_Motores_BLDC_v1_0; 

architecture arch_imp of Controlador_Motores_BLDC_v1_0 is
 
	-- component declaration 
	component Controlador_Motores_BLDC_v1_0_S00_AXI is
		generic (
    CONTROLADOR:boolean:=FALSE;
    DIRECTO:boolean:=TRUE;
    PWM_Frecuencies: integer range 1000 to 2500:= 1000;
    PWM_DeadBand: integer range 3 to 10:=3;
    SAMPLES: integer range 1 to 100:= 50;
    Duty_SIZE: integer range 10 to 12:=10;
    COMPLEMENTARIO: boolean:=FALSE;
    KP:     integer range 0 to 255:=40;
    KI:     integer range 0 to 255:=0;   
		C_S_AXI_DATA_WIDTH	: integer	:= 32;
		C_S_AXI_ADDR_WIDTH	: integer	:= 5
		);
		port (
--user port--
    CLK:          in std_logic;
    RESET:        in std_logic;  
    A          : in std_logic;
    B          : in std_logic;
    C          : in std_logic;
    A_out       : out std_logic;
    B_out       : out std_logic;
    C_out       : out std_logic;
    PWM_AH       : out std_logic;
    PWM_AL       : out std_logic;
    PWM_BH       : out std_logic;
    PWM_BL       : out std_logic;
    PWM_CH       : out std_logic;
    PWM_CL       : out std_logic;
    PWM_HIGH    : out std_logic;
    PWM_LOW     : out std_logic;
    ERROR      : out std_logic;
    Duty_Led   : out std_logic_vector(Duty_SIZE-1 downto 0);
    Intc       : out std_logic;
    Segment: out std_logic_vector(6 downto 0);
    Display: out std_logic_vector(3 downto 0);
---
		S_AXI_ACLK	: in std_logic;
		S_AXI_ARESETN	: in std_logic;
		S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);
		S_AXI_AWVALID	: in std_logic;
		S_AXI_AWREADY	: out std_logic;
		S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
		S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
		S_AXI_WVALID	: in std_logic;
		S_AXI_WREADY	: out std_logic;
		S_AXI_BRESP	: out std_logic_vector(1 downto 0);
		S_AXI_BVALID	: out std_logic;
		S_AXI_BREADY	: in std_logic;
		S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);
		S_AXI_ARVALID	: in std_logic;
		S_AXI_ARREADY	: out std_logic;
		S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
		S_AXI_RRESP	: out std_logic_vector(1 downto 0);
		S_AXI_RVALID	: out std_logic;
		S_AXI_RREADY	: in std_logic
		);
	end component Controlador_Motores_BLDC_v1_0_S00_AXI;

begin

-- Instantiation of Axi Bus Interface S00_AXI
Controlador_Motores_BDLC_v1_0_S00_AXI_inst : Controlador_Motores_BLDC_v1_0_S00_AXI
	generic map (
	   -------Controlador-----
        CONTROLADOR=> CONTROLADOR,
        DIRECTO=>DIRECTO,
        SAMPLES     =>SAMPLES,
        KP          =>KP,
        KI          =>KI,
		
		------PWM----------
        PWM_Frecuencies=>Frecuencia,
        PWM_DeadBand=>DeadBand,
        Duty_SIZE       =>Duty_SIZE,
        COMPLEMENTARIO         =>COMPLEMENTARIO,		
		-----Común----------
		--------------------
		C_S_AXI_DATA_WIDTH	=> C_S00_AXI_DATA_WIDTH,
		C_S_AXI_ADDR_WIDTH	=> C_S00_AXI_ADDR_WIDTH
	)
	port map (
	--user--
    CLK         =>CLK,
    RESET       =>RESET,  
    A           =>A,
    B           =>B,
    C           =>C,
    A_out       =>A_out,
    B_out       =>B_out,
    C_out       =>C_out,
    PWM_AH          =>PWM_AH,
    PWM_AL          =>PWM_AL,
    PWM_BH          =>PWM_BH,
    PWM_BL          =>PWM_BL,
    PWM_CH          =>PWM_CH,
    PWM_CL          =>PWM_CL,
    PWM_HIGH        =>PWM_HIGH,
    PWM_LOW         =>PWM_LOW,
    ERROR           =>ERROR,
    Duty_Led        =>Duty_Led,
    Intc            =>Intc,
    Segment         =>Segment,
    Display         =>Display,	
    ---
		S_AXI_ACLK	=> s00_axi_aclk,
		S_AXI_ARESETN	=> s00_axi_aresetn,
		S_AXI_AWADDR	=> s00_axi_awaddr,
		S_AXI_AWPROT	=> s00_axi_awprot,
		S_AXI_AWVALID	=> s00_axi_awvalid,
		S_AXI_AWREADY	=> s00_axi_awready,
		S_AXI_WDATA	=> s00_axi_wdata,
		S_AXI_WSTRB	=> s00_axi_wstrb,
		S_AXI_WVALID	=> s00_axi_wvalid,
		S_AXI_WREADY	=> s00_axi_wready,
		S_AXI_BRESP	=> s00_axi_bresp,
		S_AXI_BVALID	=> s00_axi_bvalid,
		S_AXI_BREADY	=> s00_axi_bready,
		S_AXI_ARADDR	=> s00_axi_araddr,
		S_AXI_ARPROT	=> s00_axi_arprot,
		S_AXI_ARVALID	=> s00_axi_arvalid,
		S_AXI_ARREADY	=> s00_axi_arready,
		S_AXI_RDATA	=> s00_axi_rdata,
		S_AXI_RRESP	=> s00_axi_rresp,
		S_AXI_RVALID	=> s00_axi_rvalid,
		S_AXI_RREADY	=> s00_axi_rready
	);

	-- Add user logic here

	-- User logic ends

end arch_imp;

