--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml HW6_top.twx HW6_top.ncd -o HW6_top.twr HW6_top.pcf

Design file:              HW6_top.ncd
Physical constraint file: HW6_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.596ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2688480 paths analyzed, 5753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.020ns.
--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_28 (SLICE_X44Y30.F4), 33715 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.969ns (Levels of Logic = 13)
  Clock Path Skew:      -0.051ns (0.088 - 0.139)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA26    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X15Y20.G2      net (fanout=1)        1.226   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<26>
    SLICE_X15Y20.Y       Tilo                  0.704   N204
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X15Y19.G1      net (fanout=18)       0.593   IMem_rd_data<26>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X44Y30.G1      net (fanout=32)       3.197   fetch_unit_imp/PC_Source<0>
    SLICE_X44Y30.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_mux_out<28>11_SW0
    SLICE_X44Y30.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<28>11_SW0/O
    SLICE_X44Y30.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_mux_out<28>14
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     25.969ns (11.283ns logic, 14.686ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.888ns (Levels of Logic = 13)
  Clock Path Skew:      -0.036ns (0.088 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y18.G4      net (fanout=1)        0.997   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y18.Y       Tilo                  0.704   N19
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X15Y19.G2      net (fanout=19)       0.741   IMem_rd_data<28>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X44Y30.G1      net (fanout=32)       3.197   fetch_unit_imp/PC_Source<0>
    SLICE_X44Y30.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_mux_out<28>11_SW0
    SLICE_X44Y30.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<28>11_SW0/O
    SLICE_X44Y30.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_mux_out<28>14
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     25.888ns (11.283ns logic, 14.605ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.821ns (Levels of Logic = 13)
  Clock Path Skew:      -0.036ns (0.088 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA8     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X15Y20.G4      net (fanout=1)        1.078   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<26>
    SLICE_X15Y20.Y       Tilo                  0.704   N204
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X15Y19.G1      net (fanout=18)       0.593   IMem_rd_data<26>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X44Y30.G1      net (fanout=32)       3.197   fetch_unit_imp/PC_Source<0>
    SLICE_X44Y30.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_mux_out<28>11_SW0
    SLICE_X44Y30.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<28>11_SW0/O
    SLICE_X44Y30.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_mux_out<28>14
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     25.821ns (11.283ns logic, 14.538ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_29 (SLICE_X46Y31.F3), 33716 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.927ns (Levels of Logic = 13)
  Clock Path Skew:      -0.058ns (0.081 - 0.139)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA26    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X15Y20.G2      net (fanout=1)        1.226   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<26>
    SLICE_X15Y20.Y       Tilo                  0.704   N204
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X15Y19.G1      net (fanout=18)       0.593   IMem_rd_data<26>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X46Y31.G4      net (fanout=32)       3.155   fetch_unit_imp/PC_Source<0>
    SLICE_X46Y31.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>11_SW0
    SLICE_X46Y31.F3      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<29>11_SW0/O
    SLICE_X46Y31.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>14
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     25.927ns (11.283ns logic, 14.644ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.846ns (Levels of Logic = 13)
  Clock Path Skew:      -0.043ns (0.081 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y18.G4      net (fanout=1)        0.997   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y18.Y       Tilo                  0.704   N19
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X15Y19.G2      net (fanout=19)       0.741   IMem_rd_data<28>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X46Y31.G4      net (fanout=32)       3.155   fetch_unit_imp/PC_Source<0>
    SLICE_X46Y31.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>11_SW0
    SLICE_X46Y31.F3      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<29>11_SW0/O
    SLICE_X46Y31.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>14
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     25.846ns (11.283ns logic, 14.563ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.779ns (Levels of Logic = 13)
  Clock Path Skew:      -0.043ns (0.081 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA8     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X15Y20.G4      net (fanout=1)        1.078   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<26>
    SLICE_X15Y20.Y       Tilo                  0.704   N204
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X15Y19.G1      net (fanout=18)       0.593   IMem_rd_data<26>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X46Y31.G4      net (fanout=32)       3.155   fetch_unit_imp/PC_Source<0>
    SLICE_X46Y31.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>11_SW0
    SLICE_X46Y31.F3      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<29>11_SW0/O
    SLICE_X46Y31.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_mux_out<29>14
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     25.779ns (11.283ns logic, 14.496ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_31 (SLICE_X46Y32.F4), 33718 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.924ns (Levels of Logic = 13)
  Clock Path Skew:      -0.055ns (0.084 - 0.139)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA26    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X15Y20.G2      net (fanout=1)        1.226   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<26>
    SLICE_X15Y20.Y       Tilo                  0.704   N204
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X15Y19.G1      net (fanout=18)       0.593   IMem_rd_data<26>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X46Y32.G2      net (fanout=32)       3.152   fetch_unit_imp/PC_Source<0>
    SLICE_X46Y32.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>11_SW0
    SLICE_X46Y32.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<31>11_SW0/O
    SLICE_X46Y32.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>14
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     25.924ns (11.283ns logic, 14.641ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.843ns (Levels of Logic = 13)
  Clock Path Skew:      -0.040ns (0.084 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y18.G4      net (fanout=1)        0.997   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y18.Y       Tilo                  0.704   N19
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X15Y19.G2      net (fanout=19)       0.741   IMem_rd_data<28>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X46Y32.G2      net (fanout=32)       3.152   fetch_unit_imp/PC_Source<0>
    SLICE_X46Y32.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>11_SW0
    SLICE_X46Y32.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<31>11_SW0/O
    SLICE_X46Y32.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>14
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     25.843ns (11.283ns logic, 14.560ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      25.776ns (Levels of Logic = 13)
  Clock Path Skew:      -0.040ns (0.084 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA8     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X15Y20.G4      net (fanout=1)        1.078   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<26>
    SLICE_X15Y20.Y       Tilo                  0.704   N204
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X15Y19.G1      net (fanout=18)       0.593   IMem_rd_data<26>
    SLICE_X15Y19.Y       Tilo                  0.704   Rt<2>1
                                                       Rt<2>1_SW0
    SLICE_X19Y32.F2      net (fanout=17)       1.805   N917
    SLICE_X19Y32.X       Tilo                  0.704   Rt_pEX<4>
                                                       Rt<0>1_3
    SLICE_X46Y45.F1      net (fanout=33)       3.600   Rt<0>12
    SLICE_X46Y45.X       Tilo                  0.759   GPR_file/N201
                                                       GPR_file/DUAL_PORT_MEMORY/Mram_Memory_array_ren34.SLICEM_F
    SLICE_X43Y44.G4      net (fanout=1)        0.613   GPR_file/N201
    SLICE_X43Y44.X       Tif5x                 1.025   B_reg<16>
                                                       GPR_file/Mmux_GPR_data_out224_F
                                                       GPR_file/Mmux_GPR_data_out224
    SLICE_X43Y34.F3      net (fanout=1)        1.130   GPR_rd_data2<16>
    SLICE_X43Y34.X       Tilo                  0.704   GPR_rd_data2_wt_fwd<16>
                                                       GPR_rd_data2_wt_fwd<16>1
    SLICE_X37Y28.F2      net (fanout=1)        0.998   GPR_rd_data2_wt_fwd<16>
    SLICE_X37Y28.COUT    Topcyf                1.162   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y29.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y30.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y31.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.G3      net (fanout=3)        1.501   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X35Y20.Y       Tilo                  0.704   N660
                                                       fetch_unit_imp/PC_Source<0>
    SLICE_X46Y32.G2      net (fanout=32)       3.152   fetch_unit_imp/PC_Source<0>
    SLICE_X46Y32.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>11_SW0
    SLICE_X46Y32.F4      net (fanout=1)        0.023   fetch_unit_imp/PC_mux_out<31>11_SW0/O
    SLICE_X46Y32.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>14
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     25.776ns (11.283ns logic, 14.493ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_plus_4_pMEM_21 (SLICE_X45Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_plus_4_pEX_21 (FF)
  Destination:          PC_plus_4_pMEM_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PC_plus_4_pEX_21 to PC_plus_4_pMEM_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.XQ      Tcko                  0.473   PC_plus_4_pEX<21>
                                                       PC_plus_4_pEX_21
    SLICE_X45Y39.BX      net (fanout=1)        0.355   PC_plus_4_pEX<21>
    SLICE_X45Y39.CLK     Tckdi       (-Th)    -0.093   PC_plus_4_pMEM<21>
                                                       PC_plus_4_pMEM_21
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.566ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point PC_plus_4_pWB_23 (SLICE_X43Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_plus_4_pMEM_23 (FF)
  Destination:          PC_plus_4_pWB_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PC_plus_4_pMEM_23 to PC_plus_4_pWB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.XQ      Tcko                  0.473   PC_plus_4_pMEM<23>
                                                       PC_plus_4_pMEM_23
    SLICE_X43Y37.BX      net (fanout=1)        0.355   PC_plus_4_pMEM<23>
    SLICE_X43Y37.CLK     Tckdi       (-Th)    -0.093   PC_plus_4_pWB<23>
                                                       PC_plus_4_pWB_23
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.566ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point PC_plus_4_pWB_19 (SLICE_X43Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_plus_4_pMEM_19 (FF)
  Destination:          PC_plus_4_pWB_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PC_plus_4_pMEM_19 to PC_plus_4_pWB_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y25.XQ      Tcko                  0.474   PC_plus_4_pMEM<19>
                                                       PC_plus_4_pMEM_19
    SLICE_X43Y26.BX      net (fanout=1)        0.355   PC_plus_4_pMEM<19>
    SLICE_X43Y26.CLK     Tckdi       (-Th)    -0.093   PC_plus_4_pWB<19>
                                                       PC_plus_4_pWB_19
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.567ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X47Y17.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X47Y17.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_3/SR
  Location pin: SLICE_X47Y17.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    2.232|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2688480 paths, 0 nets, and 12962 connections

Design statistics:
   Minimum period:  26.020ns{1}   (Maximum frequency:  38.432MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug  6 00:23:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



