-a "LatticeXP2"
-d LFXP2-8E
-t TQFP144
-s 5

-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-ver "C:/lscc/diamond/3.7_x64/cae_library/synthesis/verilog/pmi_def.v"
-ver "C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/ertl.v"
-ver "C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v"
-ver "C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/wb2sci.v"
-ver "C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/JTAG_SOFT.v"
-key "C:/lscc/diamond/3.7_x64/module/reveal/document/reveal_test.dat"
-ver "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v"
-ver "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_la0_gen.v"
-ver "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.v"
-lib "work" -vhd "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd"
-top top


-p "C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data" "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1" "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID" "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST"

-ngd "TEST_impl1.ngd"

