// Seed: 734649855
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output supply0 id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    output logic id_7
);
  assign id_2[1] = 1;
endmodule
