#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bb3dadbb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001bb3db6dc70_0 .net "PC", 31 0, L_000001bb3dbfa1f0;  1 drivers
v000001bb3db6c050_0 .net "cycles_consumed", 31 0, v000001bb3db6c690_0;  1 drivers
v000001bb3db6c0f0_0 .var "input_clk", 0 0;
v000001bb3db6c5f0_0 .var "rst", 0 0;
S_000001bb3d8b9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001bb3dadbb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bb3dab0a10 .functor NOR 1, v000001bb3db6c0f0_0, v000001bb3db65d90_0, C4<0>, C4<0>;
L_000001bb3daaf900 .functor AND 1, v000001bb3db44120_0, v000001bb3db44620_0, C4<1>, C4<1>;
L_000001bb3dab0620 .functor AND 1, L_000001bb3daaf900, L_000001bb3db6dd10, C4<1>, C4<1>;
L_000001bb3daafba0 .functor AND 1, v000001bb3db32d40_0, v000001bb3db32840_0, C4<1>, C4<1>;
L_000001bb3dab01c0 .functor AND 1, L_000001bb3daafba0, L_000001bb3db6c730, C4<1>, C4<1>;
L_000001bb3daafb30 .functor AND 1, v000001bb3db64350_0, v000001bb3db64d50_0, C4<1>, C4<1>;
L_000001bb3dab0f50 .functor AND 1, L_000001bb3daafb30, L_000001bb3db6c7d0, C4<1>, C4<1>;
L_000001bb3daafa50 .functor AND 1, v000001bb3db44120_0, v000001bb3db44620_0, C4<1>, C4<1>;
L_000001bb3dab02a0 .functor AND 1, L_000001bb3daafa50, L_000001bb3db6df90, C4<1>, C4<1>;
L_000001bb3daafc80 .functor AND 1, v000001bb3db32d40_0, v000001bb3db32840_0, C4<1>, C4<1>;
L_000001bb3daafac0 .functor AND 1, L_000001bb3daafc80, L_000001bb3db6cd70, C4<1>, C4<1>;
L_000001bb3dab0a80 .functor AND 1, v000001bb3db64350_0, v000001bb3db64d50_0, C4<1>, C4<1>;
L_000001bb3dab0af0 .functor AND 1, L_000001bb3dab0a80, L_000001bb3db6ddb0, C4<1>, C4<1>;
L_000001bb3db74130 .functor NOT 1, L_000001bb3dab0a10, C4<0>, C4<0>, C4<0>;
L_000001bb3db74bb0 .functor NOT 1, L_000001bb3dab0a10, C4<0>, C4<0>, C4<0>;
L_000001bb3dbda9e0 .functor NOT 1, L_000001bb3dab0a10, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdbc40 .functor NOT 1, L_000001bb3dab0a10, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdbb60 .functor NOT 1, L_000001bb3dab0a10, C4<0>, C4<0>, C4<0>;
L_000001bb3dbfa1f0 .functor BUFZ 32, v000001bb3db61e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db68810_0 .net "EX1_ALU_OPER1", 31 0, L_000001bb3db75e10;  1 drivers
v000001bb3db68f90_0 .net "EX1_ALU_OPER2", 31 0, L_000001bb3dbdbaf0;  1 drivers
v000001bb3db690d0_0 .net "EX1_PC", 31 0, v000001bb3db41740_0;  1 drivers
v000001bb3db66dd0_0 .net "EX1_PFC", 31 0, v000001bb3db40b60_0;  1 drivers
v000001bb3db69030_0 .net "EX1_PFC_to_IF", 31 0, L_000001bb3db72db0;  1 drivers
v000001bb3db66e70_0 .net "EX1_forward_to_B", 31 0, v000001bb3db41b00_0;  1 drivers
v000001bb3db68130_0 .net "EX1_is_beq", 0 0, v000001bb3db421e0_0;  1 drivers
v000001bb3db67e10_0 .net "EX1_is_bne", 0 0, v000001bb3db43040_0;  1 drivers
v000001bb3db68d10_0 .net "EX1_is_jal", 0 0, v000001bb3db41ec0_0;  1 drivers
v000001bb3db69210_0 .net "EX1_is_jr", 0 0, v000001bb3db40c00_0;  1 drivers
v000001bb3db66c90_0 .net "EX1_is_oper2_immed", 0 0, v000001bb3db42820_0;  1 drivers
v000001bb3db66d30_0 .net "EX1_memread", 0 0, v000001bb3db42320_0;  1 drivers
v000001bb3db67870_0 .net "EX1_memwrite", 0 0, v000001bb3db417e0_0;  1 drivers
v000001bb3db68e50_0 .net "EX1_opcode", 11 0, v000001bb3db41880_0;  1 drivers
v000001bb3db67410_0 .net "EX1_predicted", 0 0, v000001bb3db41ba0_0;  1 drivers
v000001bb3db66f10_0 .net "EX1_rd_ind", 4 0, v000001bb3db41920_0;  1 drivers
v000001bb3db688b0_0 .net "EX1_rd_indzero", 0 0, v000001bb3db41380_0;  1 drivers
v000001bb3db68db0_0 .net "EX1_regwrite", 0 0, v000001bb3db408e0_0;  1 drivers
v000001bb3db66ab0_0 .net "EX1_rs1", 31 0, v000001bb3db41ce0_0;  1 drivers
v000001bb3db68bd0_0 .net "EX1_rs1_ind", 4 0, v000001bb3db42e60_0;  1 drivers
v000001bb3db675f0_0 .net "EX1_rs2", 31 0, v000001bb3db42f00_0;  1 drivers
v000001bb3db68c70_0 .net "EX1_rs2_ind", 4 0, v000001bb3db41560_0;  1 drivers
v000001bb3db68ef0_0 .net "EX1_rs2_out", 31 0, L_000001bb3dbdb770;  1 drivers
v000001bb3db66fb0_0 .net "EX2_ALU_OPER1", 31 0, v000001bb3db43b80_0;  1 drivers
v000001bb3db68270_0 .net "EX2_ALU_OPER2", 31 0, v000001bb3db430e0_0;  1 drivers
v000001bb3db67730_0 .net "EX2_ALU_OUT", 31 0, L_000001bb3db730d0;  1 drivers
v000001bb3db67690_0 .net "EX2_PC", 31 0, v000001bb3db432c0_0;  1 drivers
v000001bb3db67190_0 .net "EX2_PFC_to_IF", 31 0, v000001bb3db43f40_0;  1 drivers
v000001bb3db67b90_0 .net "EX2_forward_to_B", 31 0, v000001bb3db43860_0;  1 drivers
v000001bb3db67050_0 .net "EX2_is_beq", 0 0, v000001bb3db443a0_0;  1 drivers
v000001bb3db67a50_0 .net "EX2_is_bne", 0 0, v000001bb3db43220_0;  1 drivers
v000001bb3db68310_0 .net "EX2_is_jal", 0 0, v000001bb3db43900_0;  1 drivers
v000001bb3db670f0_0 .net "EX2_is_jr", 0 0, v000001bb3db43d60_0;  1 drivers
v000001bb3db67230_0 .net "EX2_is_oper2_immed", 0 0, v000001bb3db44440_0;  1 drivers
v000001bb3db672d0_0 .net "EX2_memread", 0 0, v000001bb3db43cc0_0;  1 drivers
v000001bb3db67c30_0 .net "EX2_memwrite", 0 0, v000001bb3db439a0_0;  1 drivers
v000001bb3db686d0_0 .net "EX2_opcode", 11 0, v000001bb3db446c0_0;  1 drivers
v000001bb3db677d0_0 .net "EX2_predicted", 0 0, v000001bb3db43360_0;  1 drivers
v000001bb3db67370_0 .net "EX2_rd_ind", 4 0, v000001bb3db43c20_0;  1 drivers
v000001bb3db68630_0 .net "EX2_rd_indzero", 0 0, v000001bb3db44620_0;  1 drivers
v000001bb3db67cd0_0 .net "EX2_regwrite", 0 0, v000001bb3db44120_0;  1 drivers
v000001bb3db68a90_0 .net "EX2_rs1", 31 0, v000001bb3db43fe0_0;  1 drivers
v000001bb3db674b0_0 .net "EX2_rs1_ind", 4 0, v000001bb3db44080_0;  1 drivers
v000001bb3db67eb0_0 .net "EX2_rs2_ind", 4 0, v000001bb3db43400_0;  1 drivers
v000001bb3db67af0_0 .net "EX2_rs2_out", 31 0, v000001bb3db441c0_0;  1 drivers
v000001bb3db67d70_0 .net "ID_INST", 31 0, v000001bb3db4cdd0_0;  1 drivers
v000001bb3db68b30_0 .net "ID_PC", 31 0, v000001bb3db4ce70_0;  1 drivers
v000001bb3db67550_0 .net "ID_PFC_to_EX", 31 0, L_000001bb3db6ecb0;  1 drivers
v000001bb3db67910_0 .net "ID_PFC_to_IF", 31 0, L_000001bb3db6f1b0;  1 drivers
v000001bb3db67f50_0 .net "ID_forward_to_B", 31 0, L_000001bb3db70150;  1 drivers
v000001bb3db67ff0_0 .net "ID_is_beq", 0 0, L_000001bb3db70290;  1 drivers
v000001bb3db679b0_0 .net "ID_is_bne", 0 0, L_000001bb3db70330;  1 drivers
v000001bb3db68090_0 .net "ID_is_j", 0 0, L_000001bb3db72310;  1 drivers
v000001bb3db683b0_0 .net "ID_is_jal", 0 0, L_000001bb3db73170;  1 drivers
v000001bb3db68450_0 .net "ID_is_jr", 0 0, L_000001bb3db70970;  1 drivers
v000001bb3db684f0_0 .net "ID_is_oper2_immed", 0 0, L_000001bb3db74830;  1 drivers
v000001bb3db68590_0 .net "ID_memread", 0 0, L_000001bb3db71af0;  1 drivers
v000001bb3db68770_0 .net "ID_memwrite", 0 0, L_000001bb3db71410;  1 drivers
v000001bb3db68950_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  1 drivers
v000001bb3db689f0_0 .net "ID_predicted", 0 0, v000001bb3db46a70_0;  1 drivers
v000001bb3db692b0_0 .net "ID_rd_ind", 4 0, v000001bb3db62eb0_0;  1 drivers
v000001bb3db69710_0 .net "ID_regwrite", 0 0, L_000001bb3db71e10;  1 drivers
v000001bb3db69670_0 .net "ID_rs1", 31 0, v000001bb3db4b930_0;  1 drivers
v000001bb3db697b0_0 .net "ID_rs1_ind", 4 0, v000001bb3db62d70_0;  1 drivers
v000001bb3db695d0_0 .net "ID_rs2", 31 0, v000001bb3db4c0b0_0;  1 drivers
v000001bb3db69850_0 .net "ID_rs2_ind", 4 0, v000001bb3db625f0_0;  1 drivers
v000001bb3db69350_0 .net "IF_INST", 31 0, L_000001bb3db748a0;  1 drivers
v000001bb3db69490_0 .net "IF_pc", 31 0, v000001bb3db61e70_0;  1 drivers
v000001bb3db69530_0 .net "MEM_ALU_OUT", 31 0, v000001bb3db332e0_0;  1 drivers
v000001bb3db698f0_0 .net "MEM_Data_mem_out", 31 0, v000001bb3db65070_0;  1 drivers
v000001bb3db69990_0 .net "MEM_memread", 0 0, v000001bb3db32660_0;  1 drivers
v000001bb3db693f0_0 .net "MEM_memwrite", 0 0, v000001bb3db33600_0;  1 drivers
v000001bb3db6cc30_0 .net "MEM_opcode", 11 0, v000001bb3db31bc0_0;  1 drivers
v000001bb3db6caf0_0 .net "MEM_rd_ind", 4 0, v000001bb3db31f80_0;  1 drivers
v000001bb3db6c370_0 .net "MEM_rd_indzero", 0 0, v000001bb3db32840_0;  1 drivers
v000001bb3db6c410_0 .net "MEM_regwrite", 0 0, v000001bb3db32d40_0;  1 drivers
v000001bb3db6e2b0_0 .net "MEM_rs2", 31 0, v000001bb3db32b60_0;  1 drivers
v000001bb3db6e670_0 .net "PC", 31 0, L_000001bb3dbfa1f0;  alias, 1 drivers
v000001bb3db6e350_0 .net "STALL_ID1_FLUSH", 0 0, v000001bb3db45490_0;  1 drivers
v000001bb3db6d590_0 .net "STALL_ID2_FLUSH", 0 0, v000001bb3db47290_0;  1 drivers
v000001bb3db6c190_0 .net "STALL_IF_FLUSH", 0 0, v000001bb3db485f0_0;  1 drivers
v000001bb3db6e710_0 .net "WB_ALU_OUT", 31 0, v000001bb3db66a10_0;  1 drivers
v000001bb3db6c870_0 .net "WB_Data_mem_out", 31 0, v000001bb3db642b0_0;  1 drivers
v000001bb3db6de50_0 .net "WB_memread", 0 0, v000001bb3db65890_0;  1 drivers
v000001bb3db6d270_0 .net "WB_rd_ind", 4 0, v000001bb3db660b0_0;  1 drivers
v000001bb3db6c230_0 .net "WB_rd_indzero", 0 0, v000001bb3db64d50_0;  1 drivers
v000001bb3db6d630_0 .net "WB_regwrite", 0 0, v000001bb3db64350_0;  1 drivers
v000001bb3db6ce10_0 .net "Wrong_prediction", 0 0, L_000001bb3dbdbe70;  1 drivers
v000001bb3db6d950_0 .net *"_ivl_1", 0 0, L_000001bb3daaf900;  1 drivers
v000001bb3db6cf50_0 .net *"_ivl_13", 0 0, L_000001bb3daafb30;  1 drivers
v000001bb3db6c9b0_0 .net *"_ivl_14", 0 0, L_000001bb3db6c7d0;  1 drivers
v000001bb3db6c2d0_0 .net *"_ivl_19", 0 0, L_000001bb3daafa50;  1 drivers
v000001bb3db6e0d0_0 .net *"_ivl_2", 0 0, L_000001bb3db6dd10;  1 drivers
v000001bb3db6ccd0_0 .net *"_ivl_20", 0 0, L_000001bb3db6df90;  1 drivers
v000001bb3db6e3f0_0 .net *"_ivl_25", 0 0, L_000001bb3daafc80;  1 drivers
v000001bb3db6e530_0 .net *"_ivl_26", 0 0, L_000001bb3db6cd70;  1 drivers
v000001bb3db6d6d0_0 .net *"_ivl_31", 0 0, L_000001bb3dab0a80;  1 drivers
v000001bb3db6e5d0_0 .net *"_ivl_32", 0 0, L_000001bb3db6ddb0;  1 drivers
v000001bb3db6cb90_0 .net *"_ivl_40", 31 0, L_000001bb3db732b0;  1 drivers
L_000001bb3db90c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db6c4b0_0 .net *"_ivl_43", 26 0, L_000001bb3db90c58;  1 drivers
L_000001bb3db90ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db6def0_0 .net/2u *"_ivl_44", 31 0, L_000001bb3db90ca0;  1 drivers
v000001bb3db6d770_0 .net *"_ivl_52", 31 0, L_000001bb3dbe6fa0;  1 drivers
L_000001bb3db90d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db6cff0_0 .net *"_ivl_55", 26 0, L_000001bb3db90d30;  1 drivers
L_000001bb3db90d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db6e210_0 .net/2u *"_ivl_56", 31 0, L_000001bb3db90d78;  1 drivers
v000001bb3db6d130_0 .net *"_ivl_7", 0 0, L_000001bb3daafba0;  1 drivers
v000001bb3db6d810_0 .net *"_ivl_8", 0 0, L_000001bb3db6c730;  1 drivers
v000001bb3db6d090_0 .net "alu_selA", 1 0, L_000001bb3db6c910;  1 drivers
v000001bb3db6d310_0 .net "alu_selB", 1 0, L_000001bb3db705b0;  1 drivers
v000001bb3db6d4f0_0 .net "clk", 0 0, L_000001bb3dab0a10;  1 drivers
v000001bb3db6c690_0 .var "cycles_consumed", 31 0;
v000001bb3db6d8b0_0 .net "exhaz", 0 0, L_000001bb3dab01c0;  1 drivers
v000001bb3db6ca50_0 .net "exhaz2", 0 0, L_000001bb3daafac0;  1 drivers
v000001bb3db6e7b0_0 .net "hlt", 0 0, v000001bb3db65d90_0;  1 drivers
v000001bb3db6db30_0 .net "idhaz", 0 0, L_000001bb3dab0620;  1 drivers
v000001bb3db6c550_0 .net "idhaz2", 0 0, L_000001bb3dab02a0;  1 drivers
v000001bb3db6dbd0_0 .net "if_id_write", 0 0, v000001bb3db48d70_0;  1 drivers
v000001bb3db6d1d0_0 .net "input_clk", 0 0, v000001bb3db6c0f0_0;  1 drivers
v000001bb3db6e030_0 .net "is_branch_and_taken", 0 0, L_000001bb3db75940;  1 drivers
v000001bb3db6d3b0_0 .net "memhaz", 0 0, L_000001bb3dab0f50;  1 drivers
v000001bb3db6ceb0_0 .net "memhaz2", 0 0, L_000001bb3dab0af0;  1 drivers
v000001bb3db6d450_0 .net "pc_src", 2 0, L_000001bb3db6f070;  1 drivers
v000001bb3db6d9f0_0 .net "pc_write", 0 0, v000001bb3db49d10_0;  1 drivers
v000001bb3db6e170_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  1 drivers
v000001bb3db6da90_0 .net "store_rs2_forward", 1 0, L_000001bb3db6ed50;  1 drivers
v000001bb3db6e490_0 .net "wdata_to_reg_file", 31 0, L_000001bb3dbfb300;  1 drivers
E_000001bb3dabab50/0 .event negedge, v000001bb3db457b0_0;
E_000001bb3dabab50/1 .event posedge, v000001bb3db322a0_0;
E_000001bb3dabab50 .event/or E_000001bb3dabab50/0, E_000001bb3dabab50/1;
L_000001bb3db6dd10 .cmp/eq 5, v000001bb3db43c20_0, v000001bb3db42e60_0;
L_000001bb3db6c730 .cmp/eq 5, v000001bb3db31f80_0, v000001bb3db42e60_0;
L_000001bb3db6c7d0 .cmp/eq 5, v000001bb3db660b0_0, v000001bb3db42e60_0;
L_000001bb3db6df90 .cmp/eq 5, v000001bb3db43c20_0, v000001bb3db41560_0;
L_000001bb3db6cd70 .cmp/eq 5, v000001bb3db31f80_0, v000001bb3db41560_0;
L_000001bb3db6ddb0 .cmp/eq 5, v000001bb3db660b0_0, v000001bb3db41560_0;
L_000001bb3db732b0 .concat [ 5 27 0 0], v000001bb3db62eb0_0, L_000001bb3db90c58;
L_000001bb3db72450 .cmp/ne 32, L_000001bb3db732b0, L_000001bb3db90ca0;
L_000001bb3dbe6fa0 .concat [ 5 27 0 0], v000001bb3db43c20_0, L_000001bb3db90d30;
L_000001bb3dbe7d60 .cmp/ne 32, L_000001bb3dbe6fa0, L_000001bb3db90d78;
S_000001bb3d8c96a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bb3dab0690 .functor NOT 1, L_000001bb3dab01c0, C4<0>, C4<0>, C4<0>;
L_000001bb3daaf970 .functor AND 1, L_000001bb3dab0f50, L_000001bb3dab0690, C4<1>, C4<1>;
L_000001bb3daaf9e0 .functor OR 1, L_000001bb3dab0620, L_000001bb3daaf970, C4<0>, C4<0>;
L_000001bb3dab0700 .functor OR 1, L_000001bb3dab0620, L_000001bb3dab01c0, C4<0>, C4<0>;
v000001bb3dada820_0 .net *"_ivl_12", 0 0, L_000001bb3dab0700;  1 drivers
v000001bb3dada320_0 .net *"_ivl_2", 0 0, L_000001bb3dab0690;  1 drivers
v000001bb3dad9920_0 .net *"_ivl_5", 0 0, L_000001bb3daaf970;  1 drivers
v000001bb3dada8c0_0 .net *"_ivl_7", 0 0, L_000001bb3daaf9e0;  1 drivers
v000001bb3dad9ec0_0 .net "alu_selA", 1 0, L_000001bb3db6c910;  alias, 1 drivers
v000001bb3dadb720_0 .net "exhaz", 0 0, L_000001bb3dab01c0;  alias, 1 drivers
v000001bb3dad9880_0 .net "idhaz", 0 0, L_000001bb3dab0620;  alias, 1 drivers
v000001bb3dada960_0 .net "memhaz", 0 0, L_000001bb3dab0f50;  alias, 1 drivers
L_000001bb3db6c910 .concat8 [ 1 1 0 0], L_000001bb3daaf9e0, L_000001bb3dab0700;
S_000001bb3d886000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bb3dab0310 .functor NOT 1, L_000001bb3daafac0, C4<0>, C4<0>, C4<0>;
L_000001bb3daafc10 .functor AND 1, L_000001bb3dab0af0, L_000001bb3dab0310, C4<1>, C4<1>;
L_000001bb3daafd60 .functor OR 1, L_000001bb3dab02a0, L_000001bb3daafc10, C4<0>, C4<0>;
L_000001bb3dab0b60 .functor NOT 1, v000001bb3db42820_0, C4<0>, C4<0>, C4<0>;
L_000001bb3daafdd0 .functor AND 1, L_000001bb3daafd60, L_000001bb3dab0b60, C4<1>, C4<1>;
L_000001bb3dab0bd0 .functor OR 1, L_000001bb3dab02a0, L_000001bb3daafac0, C4<0>, C4<0>;
L_000001bb3dab0c40 .functor NOT 1, v000001bb3db42820_0, C4<0>, C4<0>, C4<0>;
L_000001bb3dab1650 .functor AND 1, L_000001bb3dab0bd0, L_000001bb3dab0c40, C4<1>, C4<1>;
v000001bb3dadad20_0 .net "EX1_is_oper2_immed", 0 0, v000001bb3db42820_0;  alias, 1 drivers
v000001bb3dadaf00_0 .net *"_ivl_11", 0 0, L_000001bb3daafdd0;  1 drivers
v000001bb3dada140_0 .net *"_ivl_16", 0 0, L_000001bb3dab0bd0;  1 drivers
v000001bb3dada1e0_0 .net *"_ivl_17", 0 0, L_000001bb3dab0c40;  1 drivers
v000001bb3dadadc0_0 .net *"_ivl_2", 0 0, L_000001bb3dab0310;  1 drivers
v000001bb3dada280_0 .net *"_ivl_20", 0 0, L_000001bb3dab1650;  1 drivers
v000001bb3dada3c0_0 .net *"_ivl_5", 0 0, L_000001bb3daafc10;  1 drivers
v000001bb3dadafa0_0 .net *"_ivl_7", 0 0, L_000001bb3daafd60;  1 drivers
v000001bb3dad99c0_0 .net *"_ivl_8", 0 0, L_000001bb3dab0b60;  1 drivers
v000001bb3dad9c40_0 .net "alu_selB", 1 0, L_000001bb3db705b0;  alias, 1 drivers
v000001bb3dadb220_0 .net "exhaz", 0 0, L_000001bb3daafac0;  alias, 1 drivers
v000001bb3dadabe0_0 .net "idhaz", 0 0, L_000001bb3dab02a0;  alias, 1 drivers
v000001bb3dada460_0 .net "memhaz", 0 0, L_000001bb3dab0af0;  alias, 1 drivers
L_000001bb3db705b0 .concat8 [ 1 1 0 0], L_000001bb3daafdd0, L_000001bb3dab1650;
S_000001bb3d886190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bb3dab16c0 .functor NOT 1, L_000001bb3daafac0, C4<0>, C4<0>, C4<0>;
L_000001bb3dab1420 .functor AND 1, L_000001bb3dab0af0, L_000001bb3dab16c0, C4<1>, C4<1>;
L_000001bb3dab1490 .functor OR 1, L_000001bb3dab02a0, L_000001bb3dab1420, C4<0>, C4<0>;
L_000001bb3dab1570 .functor OR 1, L_000001bb3dab02a0, L_000001bb3daafac0, C4<0>, C4<0>;
v000001bb3dada500_0 .net *"_ivl_12", 0 0, L_000001bb3dab1570;  1 drivers
v000001bb3dadac80_0 .net *"_ivl_2", 0 0, L_000001bb3dab16c0;  1 drivers
v000001bb3dad9a60_0 .net *"_ivl_5", 0 0, L_000001bb3dab1420;  1 drivers
v000001bb3dada5a0_0 .net *"_ivl_7", 0 0, L_000001bb3dab1490;  1 drivers
v000001bb3dadaaa0_0 .net "exhaz", 0 0, L_000001bb3daafac0;  alias, 1 drivers
v000001bb3dadb040_0 .net "idhaz", 0 0, L_000001bb3dab02a0;  alias, 1 drivers
v000001bb3da557d0_0 .net "memhaz", 0 0, L_000001bb3dab0af0;  alias, 1 drivers
v000001bb3da56d10_0 .net "store_rs2_forward", 1 0, L_000001bb3db6ed50;  alias, 1 drivers
L_000001bb3db6ed50 .concat8 [ 1 1 0 0], L_000001bb3dab1490, L_000001bb3dab1570;
S_000001bb3d9869c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bb3da55f50_0 .net "EX_ALU_OUT", 31 0, L_000001bb3db730d0;  alias, 1 drivers
v000001bb3da55ff0_0 .net "EX_memread", 0 0, v000001bb3db43cc0_0;  alias, 1 drivers
v000001bb3da400b0_0 .net "EX_memwrite", 0 0, v000001bb3db439a0_0;  alias, 1 drivers
v000001bb3da3f890_0 .net "EX_opcode", 11 0, v000001bb3db446c0_0;  alias, 1 drivers
v000001bb3db33420_0 .net "EX_rd_ind", 4 0, v000001bb3db43c20_0;  alias, 1 drivers
v000001bb3db32020_0 .net "EX_rd_indzero", 0 0, L_000001bb3dbe7d60;  1 drivers
v000001bb3db31da0_0 .net "EX_regwrite", 0 0, v000001bb3db44120_0;  alias, 1 drivers
v000001bb3db32e80_0 .net "EX_rs2_out", 31 0, v000001bb3db441c0_0;  alias, 1 drivers
v000001bb3db332e0_0 .var "MEM_ALU_OUT", 31 0;
v000001bb3db32660_0 .var "MEM_memread", 0 0;
v000001bb3db33600_0 .var "MEM_memwrite", 0 0;
v000001bb3db31bc0_0 .var "MEM_opcode", 11 0;
v000001bb3db31f80_0 .var "MEM_rd_ind", 4 0;
v000001bb3db32840_0 .var "MEM_rd_indzero", 0 0;
v000001bb3db32d40_0 .var "MEM_regwrite", 0 0;
v000001bb3db32b60_0 .var "MEM_rs2", 31 0;
v000001bb3db32160_0 .net "clk", 0 0, L_000001bb3dbdbc40;  1 drivers
v000001bb3db322a0_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
E_000001bb3dabb490 .event posedge, v000001bb3db322a0_0, v000001bb3db32160_0;
S_000001bb3d986b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bb3d891470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3d8914a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3d8914e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3d891518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3d891550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3d891588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3d8915c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3d8915f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3d891630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3d891668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3d8916a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3d8916d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3d891710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3d891748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3d891780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3d8917b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3d8917f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3d891828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3d891860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3d891898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3d8918d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3d891908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3d891940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3d891978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3d8919b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb3dbdb540 .functor XOR 1, L_000001bb3dbdb460, v000001bb3db43360_0, C4<0>, C4<0>;
L_000001bb3dbdbe00 .functor NOT 1, L_000001bb3dbdb540, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdbd20 .functor OR 1, v000001bb3db6c5f0_0, L_000001bb3dbdbe00, C4<0>, C4<0>;
L_000001bb3dbdbe70 .functor NOT 1, L_000001bb3dbdbd20, C4<0>, C4<0>, C4<0>;
v000001bb3db37110_0 .net "ALU_OP", 3 0, v000001bb3db36670_0;  1 drivers
v000001bb3db368f0_0 .net "BranchDecision", 0 0, L_000001bb3dbdb460;  1 drivers
v000001bb3db36210_0 .net "CF", 0 0, v000001bb3db37390_0;  1 drivers
v000001bb3db37250_0 .net "EX_opcode", 11 0, v000001bb3db446c0_0;  alias, 1 drivers
v000001bb3db35e50_0 .net "Wrong_prediction", 0 0, L_000001bb3dbdbe70;  alias, 1 drivers
v000001bb3db353b0_0 .net "ZF", 0 0, L_000001bb3dbda890;  1 drivers
L_000001bb3db90ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bb3db37430_0 .net/2u *"_ivl_0", 31 0, L_000001bb3db90ce8;  1 drivers
v000001bb3db36170_0 .net *"_ivl_11", 0 0, L_000001bb3dbdbd20;  1 drivers
v000001bb3db363f0_0 .net *"_ivl_2", 31 0, L_000001bb3db73030;  1 drivers
v000001bb3db36f30_0 .net *"_ivl_6", 0 0, L_000001bb3dbdb540;  1 drivers
v000001bb3db362b0_0 .net *"_ivl_8", 0 0, L_000001bb3dbdbe00;  1 drivers
v000001bb3db371b0_0 .net "alu_out", 31 0, L_000001bb3db730d0;  alias, 1 drivers
v000001bb3db36b70_0 .net "alu_outw", 31 0, v000001bb3db365d0_0;  1 drivers
v000001bb3db35f90_0 .net "is_beq", 0 0, v000001bb3db443a0_0;  alias, 1 drivers
v000001bb3db36030_0 .net "is_bne", 0 0, v000001bb3db43220_0;  alias, 1 drivers
v000001bb3db36850_0 .net "is_jal", 0 0, v000001bb3db43900_0;  alias, 1 drivers
v000001bb3db37610_0 .net "oper1", 31 0, v000001bb3db43b80_0;  alias, 1 drivers
v000001bb3db36a30_0 .net "oper2", 31 0, v000001bb3db430e0_0;  alias, 1 drivers
v000001bb3db354f0_0 .net "pc", 31 0, v000001bb3db432c0_0;  alias, 1 drivers
v000001bb3db360d0_0 .net "predicted", 0 0, v000001bb3db43360_0;  alias, 1 drivers
v000001bb3db36fd0_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
L_000001bb3db73030 .arith/sum 32, v000001bb3db432c0_0, L_000001bb3db90ce8;
L_000001bb3db730d0 .functor MUXZ 32, v000001bb3db365d0_0, L_000001bb3db73030, v000001bb3db43900_0, C4<>;
S_000001bb3d8a9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bb3d986b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bb3dbdb0e0 .functor AND 1, v000001bb3db443a0_0, L_000001bb3dbdaf90, C4<1>, C4<1>;
L_000001bb3dbdb150 .functor NOT 1, L_000001bb3dbdaf90, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdb3f0 .functor AND 1, v000001bb3db43220_0, L_000001bb3dbdb150, C4<1>, C4<1>;
L_000001bb3dbdb460 .functor OR 1, L_000001bb3dbdb0e0, L_000001bb3dbdb3f0, C4<0>, C4<0>;
v000001bb3db35270_0 .net "BranchDecision", 0 0, L_000001bb3dbdb460;  alias, 1 drivers
v000001bb3db36e90_0 .net *"_ivl_2", 0 0, L_000001bb3dbdb150;  1 drivers
v000001bb3db35a90_0 .net "is_beq", 0 0, v000001bb3db443a0_0;  alias, 1 drivers
v000001bb3db35b30_0 .net "is_beq_taken", 0 0, L_000001bb3dbdb0e0;  1 drivers
v000001bb3db36990_0 .net "is_bne", 0 0, v000001bb3db43220_0;  alias, 1 drivers
v000001bb3db36c10_0 .net "is_bne_taken", 0 0, L_000001bb3dbdb3f0;  1 drivers
v000001bb3db36530_0 .net "is_eq", 0 0, L_000001bb3dbdaf90;  1 drivers
v000001bb3db35310_0 .net "oper1", 31 0, v000001bb3db43b80_0;  alias, 1 drivers
v000001bb3db36ad0_0 .net "oper2", 31 0, v000001bb3db430e0_0;  alias, 1 drivers
S_000001bb3d8a9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bb3d8a9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bb3dbdb850 .functor XOR 1, L_000001bb3db73a30, L_000001bb3db73b70, C4<0>, C4<0>;
L_000001bb3dbda580 .functor XOR 1, L_000001bb3db73cb0, L_000001bb3db73c10, C4<0>, C4<0>;
L_000001bb3dbda270 .functor XOR 1, L_000001bb3db73d50, L_000001bb3db73f30, C4<0>, C4<0>;
L_000001bb3dbdb620 .functor XOR 1, L_000001bb3db73850, L_000001bb3db73990, C4<0>, C4<0>;
L_000001bb3dbda2e0 .functor XOR 1, L_000001bb3db73df0, L_000001bb3db73ad0, C4<0>, C4<0>;
L_000001bb3dbdb070 .functor XOR 1, L_000001bb3db73e90, L_000001bb3db738f0, C4<0>, C4<0>;
L_000001bb3dbda6d0 .functor XOR 1, L_000001bb3dbe6960, L_000001bb3dbe48e0, C4<0>, C4<0>;
L_000001bb3dbdb690 .functor XOR 1, L_000001bb3dbe5ba0, L_000001bb3dbe63c0, C4<0>, C4<0>;
L_000001bb3dbdb2a0 .functor XOR 1, L_000001bb3dbe6a00, L_000001bb3dbe5560, C4<0>, C4<0>;
L_000001bb3dbdb700 .functor XOR 1, L_000001bb3dbe51a0, L_000001bb3dbe5060, C4<0>, C4<0>;
L_000001bb3dbdaac0 .functor XOR 1, L_000001bb3dbe57e0, L_000001bb3dbe4ac0, C4<0>, C4<0>;
L_000001bb3dbdb9a0 .functor XOR 1, L_000001bb3dbe5240, L_000001bb3dbe6aa0, C4<0>, C4<0>;
L_000001bb3dbdba10 .functor XOR 1, L_000001bb3dbe6780, L_000001bb3dbe4c00, C4<0>, C4<0>;
L_000001bb3dbda3c0 .functor XOR 1, L_000001bb3dbe5ec0, L_000001bb3dbe5c40, C4<0>, C4<0>;
L_000001bb3dbdb8c0 .functor XOR 1, L_000001bb3dbe6460, L_000001bb3dbe4980, C4<0>, C4<0>;
L_000001bb3dbdba80 .functor XOR 1, L_000001bb3dbe4b60, L_000001bb3dbe61e0, C4<0>, C4<0>;
L_000001bb3dbda900 .functor XOR 1, L_000001bb3dbe5e20, L_000001bb3dbe5b00, C4<0>, C4<0>;
L_000001bb3dbd9f60 .functor XOR 1, L_000001bb3dbe5d80, L_000001bb3dbe60a0, C4<0>, C4<0>;
L_000001bb3dbdab30 .functor XOR 1, L_000001bb3dbe6820, L_000001bb3dbe5380, C4<0>, C4<0>;
L_000001bb3dbd9fd0 .functor XOR 1, L_000001bb3dbe6d20, L_000001bb3dbe52e0, C4<0>, C4<0>;
L_000001bb3dbda040 .functor XOR 1, L_000001bb3dbe5420, L_000001bb3dbe68c0, C4<0>, C4<0>;
L_000001bb3dbdad60 .functor XOR 1, L_000001bb3dbe5100, L_000001bb3dbe4a20, C4<0>, C4<0>;
L_000001bb3dbda0b0 .functor XOR 1, L_000001bb3dbe5ce0, L_000001bb3dbe54c0, C4<0>, C4<0>;
L_000001bb3dbdb000 .functor XOR 1, L_000001bb3dbe5600, L_000001bb3dbe6b40, C4<0>, C4<0>;
L_000001bb3dbda740 .functor XOR 1, L_000001bb3dbe4ca0, L_000001bb3dbe6be0, C4<0>, C4<0>;
L_000001bb3dbdae40 .functor XOR 1, L_000001bb3dbe6280, L_000001bb3dbe5f60, C4<0>, C4<0>;
L_000001bb3dbdb4d0 .functor XOR 1, L_000001bb3dbe6500, L_000001bb3dbe6320, C4<0>, C4<0>;
L_000001bb3dbda430 .functor XOR 1, L_000001bb3dbe56a0, L_000001bb3dbe65a0, C4<0>, C4<0>;
L_000001bb3dbda4a0 .functor XOR 1, L_000001bb3dbe5740, L_000001bb3dbe6000, C4<0>, C4<0>;
L_000001bb3dbdb310 .functor XOR 1, L_000001bb3dbe6c80, L_000001bb3dbe4de0, C4<0>, C4<0>;
L_000001bb3dbda510 .functor XOR 1, L_000001bb3dbe5920, L_000001bb3dbe6dc0, C4<0>, C4<0>;
L_000001bb3dbdaeb0 .functor XOR 1, L_000001bb3dbe4d40, L_000001bb3dbe6640, C4<0>, C4<0>;
L_000001bb3dbdaf90/0/0 .functor OR 1, L_000001bb3dbe6140, L_000001bb3dbe6f00, L_000001bb3dbe47a0, L_000001bb3dbe4e80;
L_000001bb3dbdaf90/0/4 .functor OR 1, L_000001bb3dbe66e0, L_000001bb3dbe5880, L_000001bb3dbe4840, L_000001bb3dbe4f20;
L_000001bb3dbdaf90/0/8 .functor OR 1, L_000001bb3dbe4fc0, L_000001bb3dbe59c0, L_000001bb3dbe5a60, L_000001bb3dbe7180;
L_000001bb3dbdaf90/0/12 .functor OR 1, L_000001bb3dbe8800, L_000001bb3dbe9340, L_000001bb3dbe75e0, L_000001bb3dbe7360;
L_000001bb3dbdaf90/0/16 .functor OR 1, L_000001bb3dbe7fe0, L_000001bb3dbe8a80, L_000001bb3dbe7e00, L_000001bb3dbe8940;
L_000001bb3dbdaf90/0/20 .functor OR 1, L_000001bb3dbe8300, L_000001bb3dbe83a0, L_000001bb3dbe7c20, L_000001bb3dbe90c0;
L_000001bb3dbdaf90/0/24 .functor OR 1, L_000001bb3dbe8440, L_000001bb3dbe72c0, L_000001bb3dbe7f40, L_000001bb3dbe9700;
L_000001bb3dbdaf90/0/28 .functor OR 1, L_000001bb3dbe9200, L_000001bb3dbe8bc0, L_000001bb3dbe7ea0, L_000001bb3dbe88a0;
L_000001bb3dbdaf90/1/0 .functor OR 1, L_000001bb3dbdaf90/0/0, L_000001bb3dbdaf90/0/4, L_000001bb3dbdaf90/0/8, L_000001bb3dbdaf90/0/12;
L_000001bb3dbdaf90/1/4 .functor OR 1, L_000001bb3dbdaf90/0/16, L_000001bb3dbdaf90/0/20, L_000001bb3dbdaf90/0/24, L_000001bb3dbdaf90/0/28;
L_000001bb3dbdaf90 .functor NOR 1, L_000001bb3dbdaf90/1/0, L_000001bb3dbdaf90/1/4, C4<0>, C4<0>;
v000001bb3db319e0_0 .net *"_ivl_0", 0 0, L_000001bb3dbdb850;  1 drivers
v000001bb3db32480_0 .net *"_ivl_101", 0 0, L_000001bb3dbe5b00;  1 drivers
v000001bb3db32200_0 .net *"_ivl_102", 0 0, L_000001bb3dbd9f60;  1 drivers
v000001bb3db336a0_0 .net *"_ivl_105", 0 0, L_000001bb3dbe5d80;  1 drivers
v000001bb3db323e0_0 .net *"_ivl_107", 0 0, L_000001bb3dbe60a0;  1 drivers
v000001bb3db33740_0 .net *"_ivl_108", 0 0, L_000001bb3dbdab30;  1 drivers
v000001bb3db313a0_0 .net *"_ivl_11", 0 0, L_000001bb3db73c10;  1 drivers
v000001bb3db337e0_0 .net *"_ivl_111", 0 0, L_000001bb3dbe6820;  1 drivers
v000001bb3db32de0_0 .net *"_ivl_113", 0 0, L_000001bb3dbe5380;  1 drivers
v000001bb3db33060_0 .net *"_ivl_114", 0 0, L_000001bb3dbd9fd0;  1 drivers
v000001bb3db31440_0 .net *"_ivl_117", 0 0, L_000001bb3dbe6d20;  1 drivers
v000001bb3db31300_0 .net *"_ivl_119", 0 0, L_000001bb3dbe52e0;  1 drivers
v000001bb3db314e0_0 .net *"_ivl_12", 0 0, L_000001bb3dbda270;  1 drivers
v000001bb3db32980_0 .net *"_ivl_120", 0 0, L_000001bb3dbda040;  1 drivers
v000001bb3db33380_0 .net *"_ivl_123", 0 0, L_000001bb3dbe5420;  1 drivers
v000001bb3db31260_0 .net *"_ivl_125", 0 0, L_000001bb3dbe68c0;  1 drivers
v000001bb3db32f20_0 .net *"_ivl_126", 0 0, L_000001bb3dbdad60;  1 drivers
v000001bb3db32c00_0 .net *"_ivl_129", 0 0, L_000001bb3dbe5100;  1 drivers
v000001bb3db32700_0 .net *"_ivl_131", 0 0, L_000001bb3dbe4a20;  1 drivers
v000001bb3db33100_0 .net *"_ivl_132", 0 0, L_000001bb3dbda0b0;  1 drivers
v000001bb3db33240_0 .net *"_ivl_135", 0 0, L_000001bb3dbe5ce0;  1 drivers
v000001bb3db334c0_0 .net *"_ivl_137", 0 0, L_000001bb3dbe54c0;  1 drivers
v000001bb3db31a80_0 .net *"_ivl_138", 0 0, L_000001bb3dbdb000;  1 drivers
v000001bb3db31d00_0 .net *"_ivl_141", 0 0, L_000001bb3dbe5600;  1 drivers
v000001bb3db33560_0 .net *"_ivl_143", 0 0, L_000001bb3dbe6b40;  1 drivers
v000001bb3db327a0_0 .net *"_ivl_144", 0 0, L_000001bb3dbda740;  1 drivers
v000001bb3db328e0_0 .net *"_ivl_147", 0 0, L_000001bb3dbe4ca0;  1 drivers
v000001bb3db32a20_0 .net *"_ivl_149", 0 0, L_000001bb3dbe6be0;  1 drivers
v000001bb3db32520_0 .net *"_ivl_15", 0 0, L_000001bb3db73d50;  1 drivers
v000001bb3db31080_0 .net *"_ivl_150", 0 0, L_000001bb3dbdae40;  1 drivers
v000001bb3db325c0_0 .net *"_ivl_153", 0 0, L_000001bb3dbe6280;  1 drivers
v000001bb3db31b20_0 .net *"_ivl_155", 0 0, L_000001bb3dbe5f60;  1 drivers
v000001bb3db31580_0 .net *"_ivl_156", 0 0, L_000001bb3dbdb4d0;  1 drivers
v000001bb3db32ac0_0 .net *"_ivl_159", 0 0, L_000001bb3dbe6500;  1 drivers
v000001bb3db311c0_0 .net *"_ivl_161", 0 0, L_000001bb3dbe6320;  1 drivers
v000001bb3db32ca0_0 .net *"_ivl_162", 0 0, L_000001bb3dbda430;  1 drivers
v000001bb3db32fc0_0 .net *"_ivl_165", 0 0, L_000001bb3dbe56a0;  1 drivers
v000001bb3db31120_0 .net *"_ivl_167", 0 0, L_000001bb3dbe65a0;  1 drivers
v000001bb3db31e40_0 .net *"_ivl_168", 0 0, L_000001bb3dbda4a0;  1 drivers
v000001bb3db31620_0 .net *"_ivl_17", 0 0, L_000001bb3db73f30;  1 drivers
v000001bb3db316c0_0 .net *"_ivl_171", 0 0, L_000001bb3dbe5740;  1 drivers
v000001bb3db331a0_0 .net *"_ivl_173", 0 0, L_000001bb3dbe6000;  1 drivers
v000001bb3db31760_0 .net *"_ivl_174", 0 0, L_000001bb3dbdb310;  1 drivers
v000001bb3db31800_0 .net *"_ivl_177", 0 0, L_000001bb3dbe6c80;  1 drivers
v000001bb3db318a0_0 .net *"_ivl_179", 0 0, L_000001bb3dbe4de0;  1 drivers
v000001bb3db31940_0 .net *"_ivl_18", 0 0, L_000001bb3dbdb620;  1 drivers
v000001bb3db31c60_0 .net *"_ivl_180", 0 0, L_000001bb3dbda510;  1 drivers
v000001bb3db31ee0_0 .net *"_ivl_183", 0 0, L_000001bb3dbe5920;  1 drivers
v000001bb3db320c0_0 .net *"_ivl_185", 0 0, L_000001bb3dbe6dc0;  1 drivers
v000001bb3db34960_0 .net *"_ivl_186", 0 0, L_000001bb3dbdaeb0;  1 drivers
v000001bb3db34a00_0 .net *"_ivl_190", 0 0, L_000001bb3dbe4d40;  1 drivers
v000001bb3db346e0_0 .net *"_ivl_192", 0 0, L_000001bb3dbe6640;  1 drivers
v000001bb3db34be0_0 .net *"_ivl_194", 0 0, L_000001bb3dbe6140;  1 drivers
v000001bb3db33920_0 .net *"_ivl_196", 0 0, L_000001bb3dbe6f00;  1 drivers
v000001bb3db340a0_0 .net *"_ivl_198", 0 0, L_000001bb3dbe47a0;  1 drivers
v000001bb3db34140_0 .net *"_ivl_200", 0 0, L_000001bb3dbe4e80;  1 drivers
v000001bb3db341e0_0 .net *"_ivl_202", 0 0, L_000001bb3dbe66e0;  1 drivers
v000001bb3db34b40_0 .net *"_ivl_204", 0 0, L_000001bb3dbe5880;  1 drivers
v000001bb3db343c0_0 .net *"_ivl_206", 0 0, L_000001bb3dbe4840;  1 drivers
v000001bb3db34dc0_0 .net *"_ivl_208", 0 0, L_000001bb3dbe4f20;  1 drivers
v000001bb3db34c80_0 .net *"_ivl_21", 0 0, L_000001bb3db73850;  1 drivers
v000001bb3db33ec0_0 .net *"_ivl_210", 0 0, L_000001bb3dbe4fc0;  1 drivers
v000001bb3db339c0_0 .net *"_ivl_212", 0 0, L_000001bb3dbe59c0;  1 drivers
v000001bb3db34aa0_0 .net *"_ivl_214", 0 0, L_000001bb3dbe5a60;  1 drivers
v000001bb3db345a0_0 .net *"_ivl_216", 0 0, L_000001bb3dbe7180;  1 drivers
v000001bb3db34280_0 .net *"_ivl_218", 0 0, L_000001bb3dbe8800;  1 drivers
v000001bb3db34d20_0 .net *"_ivl_220", 0 0, L_000001bb3dbe9340;  1 drivers
v000001bb3db34320_0 .net *"_ivl_222", 0 0, L_000001bb3dbe75e0;  1 drivers
v000001bb3db33a60_0 .net *"_ivl_224", 0 0, L_000001bb3dbe7360;  1 drivers
v000001bb3db34460_0 .net *"_ivl_226", 0 0, L_000001bb3dbe7fe0;  1 drivers
v000001bb3db33c40_0 .net *"_ivl_228", 0 0, L_000001bb3dbe8a80;  1 drivers
v000001bb3db34640_0 .net *"_ivl_23", 0 0, L_000001bb3db73990;  1 drivers
v000001bb3db34500_0 .net *"_ivl_230", 0 0, L_000001bb3dbe7e00;  1 drivers
v000001bb3db33b00_0 .net *"_ivl_232", 0 0, L_000001bb3dbe8940;  1 drivers
v000001bb3db33d80_0 .net *"_ivl_234", 0 0, L_000001bb3dbe8300;  1 drivers
v000001bb3db34820_0 .net *"_ivl_236", 0 0, L_000001bb3dbe83a0;  1 drivers
v000001bb3db33ce0_0 .net *"_ivl_238", 0 0, L_000001bb3dbe7c20;  1 drivers
v000001bb3db34e60_0 .net *"_ivl_24", 0 0, L_000001bb3dbda2e0;  1 drivers
v000001bb3db34780_0 .net *"_ivl_240", 0 0, L_000001bb3dbe90c0;  1 drivers
v000001bb3db34f00_0 .net *"_ivl_242", 0 0, L_000001bb3dbe8440;  1 drivers
v000001bb3db33880_0 .net *"_ivl_244", 0 0, L_000001bb3dbe72c0;  1 drivers
v000001bb3db33e20_0 .net *"_ivl_246", 0 0, L_000001bb3dbe7f40;  1 drivers
v000001bb3db33f60_0 .net *"_ivl_248", 0 0, L_000001bb3dbe9700;  1 drivers
v000001bb3db348c0_0 .net *"_ivl_250", 0 0, L_000001bb3dbe9200;  1 drivers
v000001bb3db33ba0_0 .net *"_ivl_252", 0 0, L_000001bb3dbe8bc0;  1 drivers
v000001bb3db34000_0 .net *"_ivl_254", 0 0, L_000001bb3dbe7ea0;  1 drivers
v000001bb3da56590_0 .net *"_ivl_256", 0 0, L_000001bb3dbe88a0;  1 drivers
v000001bb3db38790_0 .net *"_ivl_27", 0 0, L_000001bb3db73df0;  1 drivers
v000001bb3db380b0_0 .net *"_ivl_29", 0 0, L_000001bb3db73ad0;  1 drivers
v000001bb3db38290_0 .net *"_ivl_3", 0 0, L_000001bb3db73a30;  1 drivers
v000001bb3db38dd0_0 .net *"_ivl_30", 0 0, L_000001bb3dbdb070;  1 drivers
v000001bb3db38330_0 .net *"_ivl_33", 0 0, L_000001bb3db73e90;  1 drivers
v000001bb3db38f10_0 .net *"_ivl_35", 0 0, L_000001bb3db738f0;  1 drivers
v000001bb3db37cf0_0 .net *"_ivl_36", 0 0, L_000001bb3dbda6d0;  1 drivers
v000001bb3db383d0_0 .net *"_ivl_39", 0 0, L_000001bb3dbe6960;  1 drivers
v000001bb3db38e70_0 .net *"_ivl_41", 0 0, L_000001bb3dbe48e0;  1 drivers
v000001bb3db37f70_0 .net *"_ivl_42", 0 0, L_000001bb3dbdb690;  1 drivers
v000001bb3db37b10_0 .net *"_ivl_45", 0 0, L_000001bb3dbe5ba0;  1 drivers
v000001bb3db388d0_0 .net *"_ivl_47", 0 0, L_000001bb3dbe63c0;  1 drivers
v000001bb3db38c90_0 .net *"_ivl_48", 0 0, L_000001bb3dbdb2a0;  1 drivers
v000001bb3db38010_0 .net *"_ivl_5", 0 0, L_000001bb3db73b70;  1 drivers
v000001bb3db38470_0 .net *"_ivl_51", 0 0, L_000001bb3dbe6a00;  1 drivers
v000001bb3db38830_0 .net *"_ivl_53", 0 0, L_000001bb3dbe5560;  1 drivers
v000001bb3db37bb0_0 .net *"_ivl_54", 0 0, L_000001bb3dbdb700;  1 drivers
v000001bb3db38a10_0 .net *"_ivl_57", 0 0, L_000001bb3dbe51a0;  1 drivers
v000001bb3db38d30_0 .net *"_ivl_59", 0 0, L_000001bb3dbe5060;  1 drivers
v000001bb3db37890_0 .net *"_ivl_6", 0 0, L_000001bb3dbda580;  1 drivers
v000001bb3db37c50_0 .net *"_ivl_60", 0 0, L_000001bb3dbdaac0;  1 drivers
v000001bb3db37930_0 .net *"_ivl_63", 0 0, L_000001bb3dbe57e0;  1 drivers
v000001bb3db38510_0 .net *"_ivl_65", 0 0, L_000001bb3dbe4ac0;  1 drivers
v000001bb3db385b0_0 .net *"_ivl_66", 0 0, L_000001bb3dbdb9a0;  1 drivers
v000001bb3db38650_0 .net *"_ivl_69", 0 0, L_000001bb3dbe5240;  1 drivers
v000001bb3db379d0_0 .net *"_ivl_71", 0 0, L_000001bb3dbe6aa0;  1 drivers
v000001bb3db386f0_0 .net *"_ivl_72", 0 0, L_000001bb3dbdba10;  1 drivers
v000001bb3db37a70_0 .net *"_ivl_75", 0 0, L_000001bb3dbe6780;  1 drivers
v000001bb3db38970_0 .net *"_ivl_77", 0 0, L_000001bb3dbe4c00;  1 drivers
v000001bb3db37d90_0 .net *"_ivl_78", 0 0, L_000001bb3dbda3c0;  1 drivers
v000001bb3db38150_0 .net *"_ivl_81", 0 0, L_000001bb3dbe5ec0;  1 drivers
v000001bb3db37e30_0 .net *"_ivl_83", 0 0, L_000001bb3dbe5c40;  1 drivers
v000001bb3db37ed0_0 .net *"_ivl_84", 0 0, L_000001bb3dbdb8c0;  1 drivers
v000001bb3db381f0_0 .net *"_ivl_87", 0 0, L_000001bb3dbe6460;  1 drivers
v000001bb3db38ab0_0 .net *"_ivl_89", 0 0, L_000001bb3dbe4980;  1 drivers
v000001bb3db38b50_0 .net *"_ivl_9", 0 0, L_000001bb3db73cb0;  1 drivers
v000001bb3db38bf0_0 .net *"_ivl_90", 0 0, L_000001bb3dbdba80;  1 drivers
v000001bb3db35d10_0 .net *"_ivl_93", 0 0, L_000001bb3dbe4b60;  1 drivers
v000001bb3db36df0_0 .net *"_ivl_95", 0 0, L_000001bb3dbe61e0;  1 drivers
v000001bb3db36490_0 .net *"_ivl_96", 0 0, L_000001bb3dbda900;  1 drivers
v000001bb3db372f0_0 .net *"_ivl_99", 0 0, L_000001bb3dbe5e20;  1 drivers
v000001bb3db37070_0 .net "a", 31 0, v000001bb3db43b80_0;  alias, 1 drivers
v000001bb3db351d0_0 .net "b", 31 0, v000001bb3db430e0_0;  alias, 1 drivers
v000001bb3db36350_0 .net "out", 0 0, L_000001bb3dbdaf90;  alias, 1 drivers
v000001bb3db35630_0 .net "temp", 31 0, L_000001bb3dbe6e60;  1 drivers
L_000001bb3db73a30 .part v000001bb3db43b80_0, 0, 1;
L_000001bb3db73b70 .part v000001bb3db430e0_0, 0, 1;
L_000001bb3db73cb0 .part v000001bb3db43b80_0, 1, 1;
L_000001bb3db73c10 .part v000001bb3db430e0_0, 1, 1;
L_000001bb3db73d50 .part v000001bb3db43b80_0, 2, 1;
L_000001bb3db73f30 .part v000001bb3db430e0_0, 2, 1;
L_000001bb3db73850 .part v000001bb3db43b80_0, 3, 1;
L_000001bb3db73990 .part v000001bb3db430e0_0, 3, 1;
L_000001bb3db73df0 .part v000001bb3db43b80_0, 4, 1;
L_000001bb3db73ad0 .part v000001bb3db430e0_0, 4, 1;
L_000001bb3db73e90 .part v000001bb3db43b80_0, 5, 1;
L_000001bb3db738f0 .part v000001bb3db430e0_0, 5, 1;
L_000001bb3dbe6960 .part v000001bb3db43b80_0, 6, 1;
L_000001bb3dbe48e0 .part v000001bb3db430e0_0, 6, 1;
L_000001bb3dbe5ba0 .part v000001bb3db43b80_0, 7, 1;
L_000001bb3dbe63c0 .part v000001bb3db430e0_0, 7, 1;
L_000001bb3dbe6a00 .part v000001bb3db43b80_0, 8, 1;
L_000001bb3dbe5560 .part v000001bb3db430e0_0, 8, 1;
L_000001bb3dbe51a0 .part v000001bb3db43b80_0, 9, 1;
L_000001bb3dbe5060 .part v000001bb3db430e0_0, 9, 1;
L_000001bb3dbe57e0 .part v000001bb3db43b80_0, 10, 1;
L_000001bb3dbe4ac0 .part v000001bb3db430e0_0, 10, 1;
L_000001bb3dbe5240 .part v000001bb3db43b80_0, 11, 1;
L_000001bb3dbe6aa0 .part v000001bb3db430e0_0, 11, 1;
L_000001bb3dbe6780 .part v000001bb3db43b80_0, 12, 1;
L_000001bb3dbe4c00 .part v000001bb3db430e0_0, 12, 1;
L_000001bb3dbe5ec0 .part v000001bb3db43b80_0, 13, 1;
L_000001bb3dbe5c40 .part v000001bb3db430e0_0, 13, 1;
L_000001bb3dbe6460 .part v000001bb3db43b80_0, 14, 1;
L_000001bb3dbe4980 .part v000001bb3db430e0_0, 14, 1;
L_000001bb3dbe4b60 .part v000001bb3db43b80_0, 15, 1;
L_000001bb3dbe61e0 .part v000001bb3db430e0_0, 15, 1;
L_000001bb3dbe5e20 .part v000001bb3db43b80_0, 16, 1;
L_000001bb3dbe5b00 .part v000001bb3db430e0_0, 16, 1;
L_000001bb3dbe5d80 .part v000001bb3db43b80_0, 17, 1;
L_000001bb3dbe60a0 .part v000001bb3db430e0_0, 17, 1;
L_000001bb3dbe6820 .part v000001bb3db43b80_0, 18, 1;
L_000001bb3dbe5380 .part v000001bb3db430e0_0, 18, 1;
L_000001bb3dbe6d20 .part v000001bb3db43b80_0, 19, 1;
L_000001bb3dbe52e0 .part v000001bb3db430e0_0, 19, 1;
L_000001bb3dbe5420 .part v000001bb3db43b80_0, 20, 1;
L_000001bb3dbe68c0 .part v000001bb3db430e0_0, 20, 1;
L_000001bb3dbe5100 .part v000001bb3db43b80_0, 21, 1;
L_000001bb3dbe4a20 .part v000001bb3db430e0_0, 21, 1;
L_000001bb3dbe5ce0 .part v000001bb3db43b80_0, 22, 1;
L_000001bb3dbe54c0 .part v000001bb3db430e0_0, 22, 1;
L_000001bb3dbe5600 .part v000001bb3db43b80_0, 23, 1;
L_000001bb3dbe6b40 .part v000001bb3db430e0_0, 23, 1;
L_000001bb3dbe4ca0 .part v000001bb3db43b80_0, 24, 1;
L_000001bb3dbe6be0 .part v000001bb3db430e0_0, 24, 1;
L_000001bb3dbe6280 .part v000001bb3db43b80_0, 25, 1;
L_000001bb3dbe5f60 .part v000001bb3db430e0_0, 25, 1;
L_000001bb3dbe6500 .part v000001bb3db43b80_0, 26, 1;
L_000001bb3dbe6320 .part v000001bb3db430e0_0, 26, 1;
L_000001bb3dbe56a0 .part v000001bb3db43b80_0, 27, 1;
L_000001bb3dbe65a0 .part v000001bb3db430e0_0, 27, 1;
L_000001bb3dbe5740 .part v000001bb3db43b80_0, 28, 1;
L_000001bb3dbe6000 .part v000001bb3db430e0_0, 28, 1;
L_000001bb3dbe6c80 .part v000001bb3db43b80_0, 29, 1;
L_000001bb3dbe4de0 .part v000001bb3db430e0_0, 29, 1;
L_000001bb3dbe5920 .part v000001bb3db43b80_0, 30, 1;
L_000001bb3dbe6dc0 .part v000001bb3db430e0_0, 30, 1;
LS_000001bb3dbe6e60_0_0 .concat8 [ 1 1 1 1], L_000001bb3dbdb850, L_000001bb3dbda580, L_000001bb3dbda270, L_000001bb3dbdb620;
LS_000001bb3dbe6e60_0_4 .concat8 [ 1 1 1 1], L_000001bb3dbda2e0, L_000001bb3dbdb070, L_000001bb3dbda6d0, L_000001bb3dbdb690;
LS_000001bb3dbe6e60_0_8 .concat8 [ 1 1 1 1], L_000001bb3dbdb2a0, L_000001bb3dbdb700, L_000001bb3dbdaac0, L_000001bb3dbdb9a0;
LS_000001bb3dbe6e60_0_12 .concat8 [ 1 1 1 1], L_000001bb3dbdba10, L_000001bb3dbda3c0, L_000001bb3dbdb8c0, L_000001bb3dbdba80;
LS_000001bb3dbe6e60_0_16 .concat8 [ 1 1 1 1], L_000001bb3dbda900, L_000001bb3dbd9f60, L_000001bb3dbdab30, L_000001bb3dbd9fd0;
LS_000001bb3dbe6e60_0_20 .concat8 [ 1 1 1 1], L_000001bb3dbda040, L_000001bb3dbdad60, L_000001bb3dbda0b0, L_000001bb3dbdb000;
LS_000001bb3dbe6e60_0_24 .concat8 [ 1 1 1 1], L_000001bb3dbda740, L_000001bb3dbdae40, L_000001bb3dbdb4d0, L_000001bb3dbda430;
LS_000001bb3dbe6e60_0_28 .concat8 [ 1 1 1 1], L_000001bb3dbda4a0, L_000001bb3dbdb310, L_000001bb3dbda510, L_000001bb3dbdaeb0;
LS_000001bb3dbe6e60_1_0 .concat8 [ 4 4 4 4], LS_000001bb3dbe6e60_0_0, LS_000001bb3dbe6e60_0_4, LS_000001bb3dbe6e60_0_8, LS_000001bb3dbe6e60_0_12;
LS_000001bb3dbe6e60_1_4 .concat8 [ 4 4 4 4], LS_000001bb3dbe6e60_0_16, LS_000001bb3dbe6e60_0_20, LS_000001bb3dbe6e60_0_24, LS_000001bb3dbe6e60_0_28;
L_000001bb3dbe6e60 .concat8 [ 16 16 0 0], LS_000001bb3dbe6e60_1_0, LS_000001bb3dbe6e60_1_4;
L_000001bb3dbe4d40 .part v000001bb3db43b80_0, 31, 1;
L_000001bb3dbe6640 .part v000001bb3db430e0_0, 31, 1;
L_000001bb3dbe6140 .part L_000001bb3dbe6e60, 0, 1;
L_000001bb3dbe6f00 .part L_000001bb3dbe6e60, 1, 1;
L_000001bb3dbe47a0 .part L_000001bb3dbe6e60, 2, 1;
L_000001bb3dbe4e80 .part L_000001bb3dbe6e60, 3, 1;
L_000001bb3dbe66e0 .part L_000001bb3dbe6e60, 4, 1;
L_000001bb3dbe5880 .part L_000001bb3dbe6e60, 5, 1;
L_000001bb3dbe4840 .part L_000001bb3dbe6e60, 6, 1;
L_000001bb3dbe4f20 .part L_000001bb3dbe6e60, 7, 1;
L_000001bb3dbe4fc0 .part L_000001bb3dbe6e60, 8, 1;
L_000001bb3dbe59c0 .part L_000001bb3dbe6e60, 9, 1;
L_000001bb3dbe5a60 .part L_000001bb3dbe6e60, 10, 1;
L_000001bb3dbe7180 .part L_000001bb3dbe6e60, 11, 1;
L_000001bb3dbe8800 .part L_000001bb3dbe6e60, 12, 1;
L_000001bb3dbe9340 .part L_000001bb3dbe6e60, 13, 1;
L_000001bb3dbe75e0 .part L_000001bb3dbe6e60, 14, 1;
L_000001bb3dbe7360 .part L_000001bb3dbe6e60, 15, 1;
L_000001bb3dbe7fe0 .part L_000001bb3dbe6e60, 16, 1;
L_000001bb3dbe8a80 .part L_000001bb3dbe6e60, 17, 1;
L_000001bb3dbe7e00 .part L_000001bb3dbe6e60, 18, 1;
L_000001bb3dbe8940 .part L_000001bb3dbe6e60, 19, 1;
L_000001bb3dbe8300 .part L_000001bb3dbe6e60, 20, 1;
L_000001bb3dbe83a0 .part L_000001bb3dbe6e60, 21, 1;
L_000001bb3dbe7c20 .part L_000001bb3dbe6e60, 22, 1;
L_000001bb3dbe90c0 .part L_000001bb3dbe6e60, 23, 1;
L_000001bb3dbe8440 .part L_000001bb3dbe6e60, 24, 1;
L_000001bb3dbe72c0 .part L_000001bb3dbe6e60, 25, 1;
L_000001bb3dbe7f40 .part L_000001bb3dbe6e60, 26, 1;
L_000001bb3dbe9700 .part L_000001bb3dbe6e60, 27, 1;
L_000001bb3dbe9200 .part L_000001bb3dbe6e60, 28, 1;
L_000001bb3dbe8bc0 .part L_000001bb3dbe6e60, 29, 1;
L_000001bb3dbe7ea0 .part L_000001bb3dbe6e60, 30, 1;
L_000001bb3dbe88a0 .part L_000001bb3dbe6e60, 31, 1;
S_000001bb3d8ec8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bb3d986b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bb3daba8d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bb3dbda890 .functor NOT 1, L_000001bb3db72ef0, C4<0>, C4<0>, C4<0>;
v000001bb3db36710_0 .net "A", 31 0, v000001bb3db43b80_0;  alias, 1 drivers
v000001bb3db35950_0 .net "ALUOP", 3 0, v000001bb3db36670_0;  alias, 1 drivers
v000001bb3db35c70_0 .net "B", 31 0, v000001bb3db430e0_0;  alias, 1 drivers
v000001bb3db37390_0 .var "CF", 0 0;
v000001bb3db35130_0 .net "ZF", 0 0, L_000001bb3dbda890;  alias, 1 drivers
v000001bb3db367b0_0 .net *"_ivl_1", 0 0, L_000001bb3db72ef0;  1 drivers
v000001bb3db365d0_0 .var "res", 31 0;
E_000001bb3dabad10 .event anyedge, v000001bb3db35950_0, v000001bb3db37070_0, v000001bb3db351d0_0, v000001bb3db37390_0;
L_000001bb3db72ef0 .reduce/or v000001bb3db365d0_0;
S_000001bb3d8eca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bb3d986b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bb3daebe40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3daebe78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3daebeb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3daebee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3daebf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3daebf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3daebf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3daebfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3daec000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3daec038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3daec070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3daec0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3daec0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3daec118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3daec150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3daec188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3daec1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3daec1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3daec230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3daec268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3daec2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3daec2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3daec310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3daec348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3daec380 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db36670_0 .var "ALU_OP", 3 0;
v000001bb3db35450_0 .net "opcode", 11 0, v000001bb3db446c0_0;  alias, 1 drivers
E_000001bb3dabb7d0 .event anyedge, v000001bb3da3f890_0;
S_000001bb3d8f3170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bb3db42780_0 .net "EX1_forward_to_B", 31 0, v000001bb3db41b00_0;  alias, 1 drivers
v000001bb3db416a0_0 .net "EX_PFC", 31 0, v000001bb3db40b60_0;  alias, 1 drivers
v000001bb3db42be0_0 .net "EX_PFC_to_IF", 31 0, L_000001bb3db72db0;  alias, 1 drivers
v000001bb3db41f60_0 .net "alu_selA", 1 0, L_000001bb3db6c910;  alias, 1 drivers
v000001bb3db41e20_0 .net "alu_selB", 1 0, L_000001bb3db705b0;  alias, 1 drivers
v000001bb3db41a60_0 .net "ex_haz", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db42dc0_0 .net "id_haz", 31 0, L_000001bb3db730d0;  alias, 1 drivers
v000001bb3db42c80_0 .net "is_jr", 0 0, v000001bb3db40c00_0;  alias, 1 drivers
v000001bb3db40980_0 .net "mem_haz", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
v000001bb3db42000_0 .net "oper1", 31 0, L_000001bb3db75e10;  alias, 1 drivers
v000001bb3db42fa0_0 .net "oper2", 31 0, L_000001bb3dbdbaf0;  alias, 1 drivers
v000001bb3db419c0_0 .net "pc", 31 0, v000001bb3db41740_0;  alias, 1 drivers
v000001bb3db40a20_0 .net "rs1", 31 0, v000001bb3db41ce0_0;  alias, 1 drivers
v000001bb3db40ac0_0 .net "rs2_in", 31 0, v000001bb3db42f00_0;  alias, 1 drivers
v000001bb3db420a0_0 .net "rs2_out", 31 0, L_000001bb3dbdb770;  alias, 1 drivers
v000001bb3db40f20_0 .net "store_rs2_forward", 1 0, L_000001bb3db6ed50;  alias, 1 drivers
L_000001bb3db72db0 .functor MUXZ 32, v000001bb3db40b60_0, L_000001bb3db75e10, v000001bb3db40c00_0, C4<>;
S_000001bb3d8f3300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bb3d8f3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bb3dabaf90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bb3db75010 .functor NOT 1, L_000001bb3db72270, C4<0>, C4<0>, C4<0>;
L_000001bb3db75160 .functor NOT 1, L_000001bb3db71910, C4<0>, C4<0>, C4<0>;
L_000001bb3db75320 .functor NOT 1, L_000001bb3db73350, C4<0>, C4<0>, C4<0>;
L_000001bb3db75400 .functor NOT 1, L_000001bb3db726d0, C4<0>, C4<0>, C4<0>;
L_000001bb3db75470 .functor AND 32, L_000001bb3db74c90, v000001bb3db41ce0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db75550 .functor AND 32, L_000001bb3db75240, L_000001bb3dbfb300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db755c0 .functor OR 32, L_000001bb3db75470, L_000001bb3db75550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3db75630 .functor AND 32, L_000001bb3db75390, v000001bb3db332e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db75f60 .functor OR 32, L_000001bb3db755c0, L_000001bb3db75630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3db75d30 .functor AND 32, L_000001bb3db754e0, L_000001bb3db730d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db75e10 .functor OR 32, L_000001bb3db75f60, L_000001bb3db75d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db35090_0 .net *"_ivl_1", 0 0, L_000001bb3db72270;  1 drivers
v000001bb3db35810_0 .net *"_ivl_13", 0 0, L_000001bb3db73350;  1 drivers
v000001bb3db35770_0 .net *"_ivl_14", 0 0, L_000001bb3db75320;  1 drivers
v000001bb3db358b0_0 .net *"_ivl_19", 0 0, L_000001bb3db73490;  1 drivers
v000001bb3db359f0_0 .net *"_ivl_2", 0 0, L_000001bb3db75010;  1 drivers
v000001bb3db3de80_0 .net *"_ivl_23", 0 0, L_000001bb3db733f0;  1 drivers
v000001bb3db3d660_0 .net *"_ivl_27", 0 0, L_000001bb3db726d0;  1 drivers
v000001bb3db3dde0_0 .net *"_ivl_28", 0 0, L_000001bb3db75400;  1 drivers
v000001bb3db3dca0_0 .net *"_ivl_33", 0 0, L_000001bb3db73530;  1 drivers
v000001bb3db3dac0_0 .net *"_ivl_37", 0 0, L_000001bb3db735d0;  1 drivers
v000001bb3db3e600_0 .net *"_ivl_40", 31 0, L_000001bb3db75470;  1 drivers
v000001bb3db3d7a0_0 .net *"_ivl_42", 31 0, L_000001bb3db75550;  1 drivers
v000001bb3db3e1a0_0 .net *"_ivl_44", 31 0, L_000001bb3db755c0;  1 drivers
v000001bb3db3dc00_0 .net *"_ivl_46", 31 0, L_000001bb3db75630;  1 drivers
v000001bb3db3e4c0_0 .net *"_ivl_48", 31 0, L_000001bb3db75f60;  1 drivers
v000001bb3db3e100_0 .net *"_ivl_50", 31 0, L_000001bb3db75d30;  1 drivers
v000001bb3db3e240_0 .net *"_ivl_7", 0 0, L_000001bb3db71910;  1 drivers
v000001bb3db3df20_0 .net *"_ivl_8", 0 0, L_000001bb3db75160;  1 drivers
v000001bb3db3d3e0_0 .net "ina", 31 0, v000001bb3db41ce0_0;  alias, 1 drivers
v000001bb3db3e2e0_0 .net "inb", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
v000001bb3db3d840_0 .net "inc", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db3db60_0 .net "ind", 31 0, L_000001bb3db730d0;  alias, 1 drivers
v000001bb3db3e380_0 .net "out", 31 0, L_000001bb3db75e10;  alias, 1 drivers
v000001bb3db3d2a0_0 .net "s0", 31 0, L_000001bb3db74c90;  1 drivers
v000001bb3db3d200_0 .net "s1", 31 0, L_000001bb3db75240;  1 drivers
v000001bb3db3d340_0 .net "s2", 31 0, L_000001bb3db75390;  1 drivers
v000001bb3db3dfc0_0 .net "s3", 31 0, L_000001bb3db754e0;  1 drivers
v000001bb3db3e420_0 .net "sel", 1 0, L_000001bb3db6c910;  alias, 1 drivers
L_000001bb3db72270 .part L_000001bb3db6c910, 1, 1;
LS_000001bb3db72950_0_0 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_4 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_8 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_12 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_16 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_20 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_24 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_0_28 .concat [ 1 1 1 1], L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010, L_000001bb3db75010;
LS_000001bb3db72950_1_0 .concat [ 4 4 4 4], LS_000001bb3db72950_0_0, LS_000001bb3db72950_0_4, LS_000001bb3db72950_0_8, LS_000001bb3db72950_0_12;
LS_000001bb3db72950_1_4 .concat [ 4 4 4 4], LS_000001bb3db72950_0_16, LS_000001bb3db72950_0_20, LS_000001bb3db72950_0_24, LS_000001bb3db72950_0_28;
L_000001bb3db72950 .concat [ 16 16 0 0], LS_000001bb3db72950_1_0, LS_000001bb3db72950_1_4;
L_000001bb3db71910 .part L_000001bb3db6c910, 0, 1;
LS_000001bb3db71690_0_0 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_4 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_8 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_12 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_16 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_20 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_24 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_0_28 .concat [ 1 1 1 1], L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160, L_000001bb3db75160;
LS_000001bb3db71690_1_0 .concat [ 4 4 4 4], LS_000001bb3db71690_0_0, LS_000001bb3db71690_0_4, LS_000001bb3db71690_0_8, LS_000001bb3db71690_0_12;
LS_000001bb3db71690_1_4 .concat [ 4 4 4 4], LS_000001bb3db71690_0_16, LS_000001bb3db71690_0_20, LS_000001bb3db71690_0_24, LS_000001bb3db71690_0_28;
L_000001bb3db71690 .concat [ 16 16 0 0], LS_000001bb3db71690_1_0, LS_000001bb3db71690_1_4;
L_000001bb3db73350 .part L_000001bb3db6c910, 1, 1;
LS_000001bb3db737b0_0_0 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_4 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_8 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_12 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_16 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_20 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_24 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_0_28 .concat [ 1 1 1 1], L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320, L_000001bb3db75320;
LS_000001bb3db737b0_1_0 .concat [ 4 4 4 4], LS_000001bb3db737b0_0_0, LS_000001bb3db737b0_0_4, LS_000001bb3db737b0_0_8, LS_000001bb3db737b0_0_12;
LS_000001bb3db737b0_1_4 .concat [ 4 4 4 4], LS_000001bb3db737b0_0_16, LS_000001bb3db737b0_0_20, LS_000001bb3db737b0_0_24, LS_000001bb3db737b0_0_28;
L_000001bb3db737b0 .concat [ 16 16 0 0], LS_000001bb3db737b0_1_0, LS_000001bb3db737b0_1_4;
L_000001bb3db73490 .part L_000001bb3db6c910, 0, 1;
LS_000001bb3db719b0_0_0 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_4 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_8 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_12 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_16 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_20 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_24 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_0_28 .concat [ 1 1 1 1], L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490, L_000001bb3db73490;
LS_000001bb3db719b0_1_0 .concat [ 4 4 4 4], LS_000001bb3db719b0_0_0, LS_000001bb3db719b0_0_4, LS_000001bb3db719b0_0_8, LS_000001bb3db719b0_0_12;
LS_000001bb3db719b0_1_4 .concat [ 4 4 4 4], LS_000001bb3db719b0_0_16, LS_000001bb3db719b0_0_20, LS_000001bb3db719b0_0_24, LS_000001bb3db719b0_0_28;
L_000001bb3db719b0 .concat [ 16 16 0 0], LS_000001bb3db719b0_1_0, LS_000001bb3db719b0_1_4;
L_000001bb3db733f0 .part L_000001bb3db6c910, 1, 1;
LS_000001bb3db715f0_0_0 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_4 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_8 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_12 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_16 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_20 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_24 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_0_28 .concat [ 1 1 1 1], L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0, L_000001bb3db733f0;
LS_000001bb3db715f0_1_0 .concat [ 4 4 4 4], LS_000001bb3db715f0_0_0, LS_000001bb3db715f0_0_4, LS_000001bb3db715f0_0_8, LS_000001bb3db715f0_0_12;
LS_000001bb3db715f0_1_4 .concat [ 4 4 4 4], LS_000001bb3db715f0_0_16, LS_000001bb3db715f0_0_20, LS_000001bb3db715f0_0_24, LS_000001bb3db715f0_0_28;
L_000001bb3db715f0 .concat [ 16 16 0 0], LS_000001bb3db715f0_1_0, LS_000001bb3db715f0_1_4;
L_000001bb3db726d0 .part L_000001bb3db6c910, 0, 1;
LS_000001bb3db71550_0_0 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_4 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_8 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_12 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_16 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_20 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_24 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_0_28 .concat [ 1 1 1 1], L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400, L_000001bb3db75400;
LS_000001bb3db71550_1_0 .concat [ 4 4 4 4], LS_000001bb3db71550_0_0, LS_000001bb3db71550_0_4, LS_000001bb3db71550_0_8, LS_000001bb3db71550_0_12;
LS_000001bb3db71550_1_4 .concat [ 4 4 4 4], LS_000001bb3db71550_0_16, LS_000001bb3db71550_0_20, LS_000001bb3db71550_0_24, LS_000001bb3db71550_0_28;
L_000001bb3db71550 .concat [ 16 16 0 0], LS_000001bb3db71550_1_0, LS_000001bb3db71550_1_4;
L_000001bb3db73530 .part L_000001bb3db6c910, 1, 1;
LS_000001bb3db723b0_0_0 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_4 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_8 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_12 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_16 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_20 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_24 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_0_28 .concat [ 1 1 1 1], L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530, L_000001bb3db73530;
LS_000001bb3db723b0_1_0 .concat [ 4 4 4 4], LS_000001bb3db723b0_0_0, LS_000001bb3db723b0_0_4, LS_000001bb3db723b0_0_8, LS_000001bb3db723b0_0_12;
LS_000001bb3db723b0_1_4 .concat [ 4 4 4 4], LS_000001bb3db723b0_0_16, LS_000001bb3db723b0_0_20, LS_000001bb3db723b0_0_24, LS_000001bb3db723b0_0_28;
L_000001bb3db723b0 .concat [ 16 16 0 0], LS_000001bb3db723b0_1_0, LS_000001bb3db723b0_1_4;
L_000001bb3db735d0 .part L_000001bb3db6c910, 0, 1;
LS_000001bb3db73670_0_0 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_4 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_8 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_12 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_16 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_20 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_24 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_0_28 .concat [ 1 1 1 1], L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0, L_000001bb3db735d0;
LS_000001bb3db73670_1_0 .concat [ 4 4 4 4], LS_000001bb3db73670_0_0, LS_000001bb3db73670_0_4, LS_000001bb3db73670_0_8, LS_000001bb3db73670_0_12;
LS_000001bb3db73670_1_4 .concat [ 4 4 4 4], LS_000001bb3db73670_0_16, LS_000001bb3db73670_0_20, LS_000001bb3db73670_0_24, LS_000001bb3db73670_0_28;
L_000001bb3db73670 .concat [ 16 16 0 0], LS_000001bb3db73670_1_0, LS_000001bb3db73670_1_4;
S_000001bb3d8a8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bb3d8f3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3db74c90 .functor AND 32, L_000001bb3db72950, L_000001bb3db71690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db374d0_0 .net "in1", 31 0, L_000001bb3db72950;  1 drivers
v000001bb3db37570_0 .net "in2", 31 0, L_000001bb3db71690;  1 drivers
v000001bb3db36cb0_0 .net "out", 31 0, L_000001bb3db74c90;  alias, 1 drivers
S_000001bb3d8a83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bb3d8f3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3db75240 .functor AND 32, L_000001bb3db737b0, L_000001bb3db719b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db377f0_0 .net "in1", 31 0, L_000001bb3db737b0;  1 drivers
v000001bb3db376b0_0 .net "in2", 31 0, L_000001bb3db719b0;  1 drivers
v000001bb3db35ef0_0 .net "out", 31 0, L_000001bb3db75240;  alias, 1 drivers
S_000001bb3d8e1570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bb3d8f3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3db75390 .functor AND 32, L_000001bb3db715f0, L_000001bb3db71550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db35bd0_0 .net "in1", 31 0, L_000001bb3db715f0;  1 drivers
v000001bb3db36d50_0 .net "in2", 31 0, L_000001bb3db71550;  1 drivers
v000001bb3db35590_0 .net "out", 31 0, L_000001bb3db75390;  alias, 1 drivers
S_000001bb3db39a30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bb3d8f3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3db754e0 .functor AND 32, L_000001bb3db723b0, L_000001bb3db73670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db37750_0 .net "in1", 31 0, L_000001bb3db723b0;  1 drivers
v000001bb3db356d0_0 .net "in2", 31 0, L_000001bb3db73670;  1 drivers
v000001bb3db35db0_0 .net "out", 31 0, L_000001bb3db754e0;  alias, 1 drivers
S_000001bb3db3a200 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bb3d8f3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bb3dabb190 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bb3db75c50 .functor NOT 1, L_000001bb3db714b0, C4<0>, C4<0>, C4<0>;
L_000001bb3db75e80 .functor NOT 1, L_000001bb3db71730, C4<0>, C4<0>, C4<0>;
L_000001bb3db75cc0 .functor NOT 1, L_000001bb3db72130, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdac10 .functor NOT 1, L_000001bb3db71050, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdb1c0 .functor AND 32, L_000001bb3db75ef0, v000001bb3db41b00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdaba0 .functor AND 32, L_000001bb3db75da0, L_000001bb3dbfb300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdb230 .functor OR 32, L_000001bb3dbdb1c0, L_000001bb3dbdaba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3dbda5f0 .functor AND 32, L_000001bb3daafcf0, v000001bb3db332e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdb5b0 .functor OR 32, L_000001bb3dbdb230, L_000001bb3dbda5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3dbdacf0 .functor AND 32, L_000001bb3dbda7b0, L_000001bb3db730d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdbaf0 .functor OR 32, L_000001bb3dbdb5b0, L_000001bb3dbdacf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db3d0c0_0 .net *"_ivl_1", 0 0, L_000001bb3db714b0;  1 drivers
v000001bb3db3d160_0 .net *"_ivl_13", 0 0, L_000001bb3db72130;  1 drivers
v000001bb3db3ad20_0 .net *"_ivl_14", 0 0, L_000001bb3db75cc0;  1 drivers
v000001bb3db3b400_0 .net *"_ivl_19", 0 0, L_000001bb3db72a90;  1 drivers
v000001bb3db3c620_0 .net *"_ivl_2", 0 0, L_000001bb3db75c50;  1 drivers
v000001bb3db3af00_0 .net *"_ivl_23", 0 0, L_000001bb3db73710;  1 drivers
v000001bb3db3abe0_0 .net *"_ivl_27", 0 0, L_000001bb3db71050;  1 drivers
v000001bb3db3b4a0_0 .net *"_ivl_28", 0 0, L_000001bb3dbdac10;  1 drivers
v000001bb3db3c6c0_0 .net *"_ivl_33", 0 0, L_000001bb3db71a50;  1 drivers
v000001bb3db3b220_0 .net *"_ivl_37", 0 0, L_000001bb3db71190;  1 drivers
v000001bb3db3adc0_0 .net *"_ivl_40", 31 0, L_000001bb3dbdb1c0;  1 drivers
v000001bb3db3cbc0_0 .net *"_ivl_42", 31 0, L_000001bb3dbdaba0;  1 drivers
v000001bb3db3bae0_0 .net *"_ivl_44", 31 0, L_000001bb3dbdb230;  1 drivers
v000001bb3db3cee0_0 .net *"_ivl_46", 31 0, L_000001bb3dbda5f0;  1 drivers
v000001bb3db3ba40_0 .net *"_ivl_48", 31 0, L_000001bb3dbdb5b0;  1 drivers
v000001bb3db3b860_0 .net *"_ivl_50", 31 0, L_000001bb3dbdacf0;  1 drivers
v000001bb3db3ae60_0 .net *"_ivl_7", 0 0, L_000001bb3db71730;  1 drivers
v000001bb3db3ce40_0 .net *"_ivl_8", 0 0, L_000001bb3db75e80;  1 drivers
v000001bb3db3c760_0 .net "ina", 31 0, v000001bb3db41b00_0;  alias, 1 drivers
v000001bb3db3c800_0 .net "inb", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
v000001bb3db3c260_0 .net "inc", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db3ca80_0 .net "ind", 31 0, L_000001bb3db730d0;  alias, 1 drivers
v000001bb3db3cf80_0 .net "out", 31 0, L_000001bb3dbdbaf0;  alias, 1 drivers
v000001bb3db3bea0_0 .net "s0", 31 0, L_000001bb3db75ef0;  1 drivers
v000001bb3db3cc60_0 .net "s1", 31 0, L_000001bb3db75da0;  1 drivers
v000001bb3db3b2c0_0 .net "s2", 31 0, L_000001bb3daafcf0;  1 drivers
v000001bb3db3b5e0_0 .net "s3", 31 0, L_000001bb3dbda7b0;  1 drivers
v000001bb3db3b540_0 .net "sel", 1 0, L_000001bb3db705b0;  alias, 1 drivers
L_000001bb3db714b0 .part L_000001bb3db705b0, 1, 1;
LS_000001bb3db71cd0_0_0 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_4 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_8 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_12 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_16 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_20 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_24 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_0_28 .concat [ 1 1 1 1], L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50, L_000001bb3db75c50;
LS_000001bb3db71cd0_1_0 .concat [ 4 4 4 4], LS_000001bb3db71cd0_0_0, LS_000001bb3db71cd0_0_4, LS_000001bb3db71cd0_0_8, LS_000001bb3db71cd0_0_12;
LS_000001bb3db71cd0_1_4 .concat [ 4 4 4 4], LS_000001bb3db71cd0_0_16, LS_000001bb3db71cd0_0_20, LS_000001bb3db71cd0_0_24, LS_000001bb3db71cd0_0_28;
L_000001bb3db71cd0 .concat [ 16 16 0 0], LS_000001bb3db71cd0_1_0, LS_000001bb3db71cd0_1_4;
L_000001bb3db71730 .part L_000001bb3db705b0, 0, 1;
LS_000001bb3db717d0_0_0 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_4 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_8 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_12 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_16 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_20 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_24 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_0_28 .concat [ 1 1 1 1], L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80, L_000001bb3db75e80;
LS_000001bb3db717d0_1_0 .concat [ 4 4 4 4], LS_000001bb3db717d0_0_0, LS_000001bb3db717d0_0_4, LS_000001bb3db717d0_0_8, LS_000001bb3db717d0_0_12;
LS_000001bb3db717d0_1_4 .concat [ 4 4 4 4], LS_000001bb3db717d0_0_16, LS_000001bb3db717d0_0_20, LS_000001bb3db717d0_0_24, LS_000001bb3db717d0_0_28;
L_000001bb3db717d0 .concat [ 16 16 0 0], LS_000001bb3db717d0_1_0, LS_000001bb3db717d0_1_4;
L_000001bb3db72130 .part L_000001bb3db705b0, 1, 1;
LS_000001bb3db724f0_0_0 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_4 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_8 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_12 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_16 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_20 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_24 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_0_28 .concat [ 1 1 1 1], L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0, L_000001bb3db75cc0;
LS_000001bb3db724f0_1_0 .concat [ 4 4 4 4], LS_000001bb3db724f0_0_0, LS_000001bb3db724f0_0_4, LS_000001bb3db724f0_0_8, LS_000001bb3db724f0_0_12;
LS_000001bb3db724f0_1_4 .concat [ 4 4 4 4], LS_000001bb3db724f0_0_16, LS_000001bb3db724f0_0_20, LS_000001bb3db724f0_0_24, LS_000001bb3db724f0_0_28;
L_000001bb3db724f0 .concat [ 16 16 0 0], LS_000001bb3db724f0_1_0, LS_000001bb3db724f0_1_4;
L_000001bb3db72a90 .part L_000001bb3db705b0, 0, 1;
LS_000001bb3db728b0_0_0 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_4 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_8 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_12 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_16 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_20 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_24 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_0_28 .concat [ 1 1 1 1], L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90, L_000001bb3db72a90;
LS_000001bb3db728b0_1_0 .concat [ 4 4 4 4], LS_000001bb3db728b0_0_0, LS_000001bb3db728b0_0_4, LS_000001bb3db728b0_0_8, LS_000001bb3db728b0_0_12;
LS_000001bb3db728b0_1_4 .concat [ 4 4 4 4], LS_000001bb3db728b0_0_16, LS_000001bb3db728b0_0_20, LS_000001bb3db728b0_0_24, LS_000001bb3db728b0_0_28;
L_000001bb3db728b0 .concat [ 16 16 0 0], LS_000001bb3db728b0_1_0, LS_000001bb3db728b0_1_4;
L_000001bb3db73710 .part L_000001bb3db705b0, 1, 1;
LS_000001bb3db72f90_0_0 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_4 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_8 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_12 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_16 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_20 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_24 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_0_28 .concat [ 1 1 1 1], L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710, L_000001bb3db73710;
LS_000001bb3db72f90_1_0 .concat [ 4 4 4 4], LS_000001bb3db72f90_0_0, LS_000001bb3db72f90_0_4, LS_000001bb3db72f90_0_8, LS_000001bb3db72f90_0_12;
LS_000001bb3db72f90_1_4 .concat [ 4 4 4 4], LS_000001bb3db72f90_0_16, LS_000001bb3db72f90_0_20, LS_000001bb3db72f90_0_24, LS_000001bb3db72f90_0_28;
L_000001bb3db72f90 .concat [ 16 16 0 0], LS_000001bb3db72f90_1_0, LS_000001bb3db72f90_1_4;
L_000001bb3db71050 .part L_000001bb3db705b0, 0, 1;
LS_000001bb3db71870_0_0 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_4 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_8 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_12 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_16 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_20 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_24 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_0_28 .concat [ 1 1 1 1], L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10, L_000001bb3dbdac10;
LS_000001bb3db71870_1_0 .concat [ 4 4 4 4], LS_000001bb3db71870_0_0, LS_000001bb3db71870_0_4, LS_000001bb3db71870_0_8, LS_000001bb3db71870_0_12;
LS_000001bb3db71870_1_4 .concat [ 4 4 4 4], LS_000001bb3db71870_0_16, LS_000001bb3db71870_0_20, LS_000001bb3db71870_0_24, LS_000001bb3db71870_0_28;
L_000001bb3db71870 .concat [ 16 16 0 0], LS_000001bb3db71870_1_0, LS_000001bb3db71870_1_4;
L_000001bb3db71a50 .part L_000001bb3db705b0, 1, 1;
LS_000001bb3db71b90_0_0 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_4 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_8 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_12 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_16 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_20 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_24 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_0_28 .concat [ 1 1 1 1], L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50, L_000001bb3db71a50;
LS_000001bb3db71b90_1_0 .concat [ 4 4 4 4], LS_000001bb3db71b90_0_0, LS_000001bb3db71b90_0_4, LS_000001bb3db71b90_0_8, LS_000001bb3db71b90_0_12;
LS_000001bb3db71b90_1_4 .concat [ 4 4 4 4], LS_000001bb3db71b90_0_16, LS_000001bb3db71b90_0_20, LS_000001bb3db71b90_0_24, LS_000001bb3db71b90_0_28;
L_000001bb3db71b90 .concat [ 16 16 0 0], LS_000001bb3db71b90_1_0, LS_000001bb3db71b90_1_4;
L_000001bb3db71190 .part L_000001bb3db705b0, 0, 1;
LS_000001bb3db72590_0_0 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_4 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_8 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_12 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_16 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_20 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_24 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_0_28 .concat [ 1 1 1 1], L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190, L_000001bb3db71190;
LS_000001bb3db72590_1_0 .concat [ 4 4 4 4], LS_000001bb3db72590_0_0, LS_000001bb3db72590_0_4, LS_000001bb3db72590_0_8, LS_000001bb3db72590_0_12;
LS_000001bb3db72590_1_4 .concat [ 4 4 4 4], LS_000001bb3db72590_0_16, LS_000001bb3db72590_0_20, LS_000001bb3db72590_0_24, LS_000001bb3db72590_0_28;
L_000001bb3db72590 .concat [ 16 16 0 0], LS_000001bb3db72590_1_0, LS_000001bb3db72590_1_4;
S_000001bb3db3a520 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bb3db3a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3db75ef0 .functor AND 32, L_000001bb3db71cd0, L_000001bb3db717d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3d480_0 .net "in1", 31 0, L_000001bb3db71cd0;  1 drivers
v000001bb3db3d8e0_0 .net "in2", 31 0, L_000001bb3db717d0;  1 drivers
v000001bb3db3e560_0 .net "out", 31 0, L_000001bb3db75ef0;  alias, 1 drivers
S_000001bb3db3a390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bb3db3a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3db75da0 .functor AND 32, L_000001bb3db724f0, L_000001bb3db728b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3d700_0 .net "in1", 31 0, L_000001bb3db724f0;  1 drivers
v000001bb3db3dd40_0 .net "in2", 31 0, L_000001bb3db728b0;  1 drivers
v000001bb3db3d520_0 .net "out", 31 0, L_000001bb3db75da0;  alias, 1 drivers
S_000001bb3db398a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bb3db3a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3daafcf0 .functor AND 32, L_000001bb3db72f90, L_000001bb3db71870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3d5c0_0 .net "in1", 31 0, L_000001bb3db72f90;  1 drivers
v000001bb3db3e6a0_0 .net "in2", 31 0, L_000001bb3db71870;  1 drivers
v000001bb3db3e740_0 .net "out", 31 0, L_000001bb3daafcf0;  alias, 1 drivers
S_000001bb3db39d50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bb3db3a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3dbda7b0 .functor AND 32, L_000001bb3db71b90, L_000001bb3db72590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3d980_0 .net "in1", 31 0, L_000001bb3db71b90;  1 drivers
v000001bb3db3e060_0 .net "in2", 31 0, L_000001bb3db72590;  1 drivers
v000001bb3db3da20_0 .net "out", 31 0, L_000001bb3dbda7b0;  alias, 1 drivers
S_000001bb3db39ee0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bb3d8f3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bb3dabac50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bb3dbda660 .functor NOT 1, L_000001bb3db71eb0, C4<0>, C4<0>, C4<0>;
L_000001bb3dbda120 .functor NOT 1, L_000001bb3db71c30, C4<0>, C4<0>, C4<0>;
L_000001bb3dbda190 .functor NOT 1, L_000001bb3db71d70, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdaa50 .functor NOT 1, L_000001bb3db729f0, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdb7e0 .functor AND 32, L_000001bb3dbda970, v000001bb3db42f00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdb380 .functor AND 32, L_000001bb3dbdadd0, L_000001bb3dbfb300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdb930 .functor OR 32, L_000001bb3dbdb7e0, L_000001bb3dbdb380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3dbda200 .functor AND 32, L_000001bb3dbdac80, v000001bb3db332e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbda820 .functor OR 32, L_000001bb3dbdb930, L_000001bb3dbda200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3dbdaf20 .functor AND 32, L_000001bb3dbda350, L_000001bb3db730d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdb770 .functor OR 32, L_000001bb3dbda820, L_000001bb3dbdaf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db3ac80_0 .net *"_ivl_1", 0 0, L_000001bb3db71eb0;  1 drivers
v000001bb3db3b040_0 .net *"_ivl_13", 0 0, L_000001bb3db71d70;  1 drivers
v000001bb3db3afa0_0 .net *"_ivl_14", 0 0, L_000001bb3dbda190;  1 drivers
v000001bb3db3aaa0_0 .net *"_ivl_19", 0 0, L_000001bb3db72770;  1 drivers
v000001bb3db3b0e0_0 .net *"_ivl_2", 0 0, L_000001bb3dbda660;  1 drivers
v000001bb3db3c580_0 .net *"_ivl_23", 0 0, L_000001bb3db721d0;  1 drivers
v000001bb3db3cda0_0 .net *"_ivl_27", 0 0, L_000001bb3db729f0;  1 drivers
v000001bb3db3b7c0_0 .net *"_ivl_28", 0 0, L_000001bb3dbdaa50;  1 drivers
v000001bb3db3be00_0 .net *"_ivl_33", 0 0, L_000001bb3db710f0;  1 drivers
v000001bb3db3c9e0_0 .net *"_ivl_37", 0 0, L_000001bb3db72c70;  1 drivers
v000001bb3db3d020_0 .net *"_ivl_40", 31 0, L_000001bb3dbdb7e0;  1 drivers
v000001bb3db3b180_0 .net *"_ivl_42", 31 0, L_000001bb3dbdb380;  1 drivers
v000001bb3db3bcc0_0 .net *"_ivl_44", 31 0, L_000001bb3dbdb930;  1 drivers
v000001bb3db3a8c0_0 .net *"_ivl_46", 31 0, L_000001bb3dbda200;  1 drivers
v000001bb3db3a960_0 .net *"_ivl_48", 31 0, L_000001bb3dbda820;  1 drivers
v000001bb3db3bd60_0 .net *"_ivl_50", 31 0, L_000001bb3dbdaf20;  1 drivers
v000001bb3db3bf40_0 .net *"_ivl_7", 0 0, L_000001bb3db71c30;  1 drivers
v000001bb3db3aa00_0 .net *"_ivl_8", 0 0, L_000001bb3dbda120;  1 drivers
v000001bb3db3bfe0_0 .net "ina", 31 0, v000001bb3db42f00_0;  alias, 1 drivers
v000001bb3db3c080_0 .net "inb", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
v000001bb3db3c120_0 .net "inc", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db3c1c0_0 .net "ind", 31 0, L_000001bb3db730d0;  alias, 1 drivers
v000001bb3db3c300_0 .net "out", 31 0, L_000001bb3dbdb770;  alias, 1 drivers
v000001bb3db3c3a0_0 .net "s0", 31 0, L_000001bb3dbda970;  1 drivers
v000001bb3db3c440_0 .net "s1", 31 0, L_000001bb3dbdadd0;  1 drivers
v000001bb3db3c4e0_0 .net "s2", 31 0, L_000001bb3dbdac80;  1 drivers
v000001bb3db428c0_0 .net "s3", 31 0, L_000001bb3dbda350;  1 drivers
v000001bb3db41c40_0 .net "sel", 1 0, L_000001bb3db6ed50;  alias, 1 drivers
L_000001bb3db71eb0 .part L_000001bb3db6ed50, 1, 1;
LS_000001bb3db71f50_0_0 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_4 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_8 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_12 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_16 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_20 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_24 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_0_28 .concat [ 1 1 1 1], L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660, L_000001bb3dbda660;
LS_000001bb3db71f50_1_0 .concat [ 4 4 4 4], LS_000001bb3db71f50_0_0, LS_000001bb3db71f50_0_4, LS_000001bb3db71f50_0_8, LS_000001bb3db71f50_0_12;
LS_000001bb3db71f50_1_4 .concat [ 4 4 4 4], LS_000001bb3db71f50_0_16, LS_000001bb3db71f50_0_20, LS_000001bb3db71f50_0_24, LS_000001bb3db71f50_0_28;
L_000001bb3db71f50 .concat [ 16 16 0 0], LS_000001bb3db71f50_1_0, LS_000001bb3db71f50_1_4;
L_000001bb3db71c30 .part L_000001bb3db6ed50, 0, 1;
LS_000001bb3db72630_0_0 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_4 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_8 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_12 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_16 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_20 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_24 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_0_28 .concat [ 1 1 1 1], L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120, L_000001bb3dbda120;
LS_000001bb3db72630_1_0 .concat [ 4 4 4 4], LS_000001bb3db72630_0_0, LS_000001bb3db72630_0_4, LS_000001bb3db72630_0_8, LS_000001bb3db72630_0_12;
LS_000001bb3db72630_1_4 .concat [ 4 4 4 4], LS_000001bb3db72630_0_16, LS_000001bb3db72630_0_20, LS_000001bb3db72630_0_24, LS_000001bb3db72630_0_28;
L_000001bb3db72630 .concat [ 16 16 0 0], LS_000001bb3db72630_1_0, LS_000001bb3db72630_1_4;
L_000001bb3db71d70 .part L_000001bb3db6ed50, 1, 1;
LS_000001bb3db71ff0_0_0 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_4 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_8 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_12 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_16 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_20 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_24 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_0_28 .concat [ 1 1 1 1], L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190, L_000001bb3dbda190;
LS_000001bb3db71ff0_1_0 .concat [ 4 4 4 4], LS_000001bb3db71ff0_0_0, LS_000001bb3db71ff0_0_4, LS_000001bb3db71ff0_0_8, LS_000001bb3db71ff0_0_12;
LS_000001bb3db71ff0_1_4 .concat [ 4 4 4 4], LS_000001bb3db71ff0_0_16, LS_000001bb3db71ff0_0_20, LS_000001bb3db71ff0_0_24, LS_000001bb3db71ff0_0_28;
L_000001bb3db71ff0 .concat [ 16 16 0 0], LS_000001bb3db71ff0_1_0, LS_000001bb3db71ff0_1_4;
L_000001bb3db72770 .part L_000001bb3db6ed50, 0, 1;
LS_000001bb3db72e50_0_0 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_4 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_8 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_12 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_16 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_20 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_24 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_0_28 .concat [ 1 1 1 1], L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770, L_000001bb3db72770;
LS_000001bb3db72e50_1_0 .concat [ 4 4 4 4], LS_000001bb3db72e50_0_0, LS_000001bb3db72e50_0_4, LS_000001bb3db72e50_0_8, LS_000001bb3db72e50_0_12;
LS_000001bb3db72e50_1_4 .concat [ 4 4 4 4], LS_000001bb3db72e50_0_16, LS_000001bb3db72e50_0_20, LS_000001bb3db72e50_0_24, LS_000001bb3db72e50_0_28;
L_000001bb3db72e50 .concat [ 16 16 0 0], LS_000001bb3db72e50_1_0, LS_000001bb3db72e50_1_4;
L_000001bb3db721d0 .part L_000001bb3db6ed50, 1, 1;
LS_000001bb3db72810_0_0 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_4 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_8 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_12 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_16 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_20 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_24 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_0_28 .concat [ 1 1 1 1], L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0, L_000001bb3db721d0;
LS_000001bb3db72810_1_0 .concat [ 4 4 4 4], LS_000001bb3db72810_0_0, LS_000001bb3db72810_0_4, LS_000001bb3db72810_0_8, LS_000001bb3db72810_0_12;
LS_000001bb3db72810_1_4 .concat [ 4 4 4 4], LS_000001bb3db72810_0_16, LS_000001bb3db72810_0_20, LS_000001bb3db72810_0_24, LS_000001bb3db72810_0_28;
L_000001bb3db72810 .concat [ 16 16 0 0], LS_000001bb3db72810_1_0, LS_000001bb3db72810_1_4;
L_000001bb3db729f0 .part L_000001bb3db6ed50, 0, 1;
LS_000001bb3db72b30_0_0 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_4 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_8 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_12 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_16 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_20 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_24 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_0_28 .concat [ 1 1 1 1], L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50, L_000001bb3dbdaa50;
LS_000001bb3db72b30_1_0 .concat [ 4 4 4 4], LS_000001bb3db72b30_0_0, LS_000001bb3db72b30_0_4, LS_000001bb3db72b30_0_8, LS_000001bb3db72b30_0_12;
LS_000001bb3db72b30_1_4 .concat [ 4 4 4 4], LS_000001bb3db72b30_0_16, LS_000001bb3db72b30_0_20, LS_000001bb3db72b30_0_24, LS_000001bb3db72b30_0_28;
L_000001bb3db72b30 .concat [ 16 16 0 0], LS_000001bb3db72b30_1_0, LS_000001bb3db72b30_1_4;
L_000001bb3db710f0 .part L_000001bb3db6ed50, 1, 1;
LS_000001bb3db72bd0_0_0 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_4 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_8 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_12 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_16 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_20 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_24 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_0_28 .concat [ 1 1 1 1], L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0, L_000001bb3db710f0;
LS_000001bb3db72bd0_1_0 .concat [ 4 4 4 4], LS_000001bb3db72bd0_0_0, LS_000001bb3db72bd0_0_4, LS_000001bb3db72bd0_0_8, LS_000001bb3db72bd0_0_12;
LS_000001bb3db72bd0_1_4 .concat [ 4 4 4 4], LS_000001bb3db72bd0_0_16, LS_000001bb3db72bd0_0_20, LS_000001bb3db72bd0_0_24, LS_000001bb3db72bd0_0_28;
L_000001bb3db72bd0 .concat [ 16 16 0 0], LS_000001bb3db72bd0_1_0, LS_000001bb3db72bd0_1_4;
L_000001bb3db72c70 .part L_000001bb3db6ed50, 0, 1;
LS_000001bb3db72d10_0_0 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_4 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_8 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_12 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_16 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_20 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_24 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_0_28 .concat [ 1 1 1 1], L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70, L_000001bb3db72c70;
LS_000001bb3db72d10_1_0 .concat [ 4 4 4 4], LS_000001bb3db72d10_0_0, LS_000001bb3db72d10_0_4, LS_000001bb3db72d10_0_8, LS_000001bb3db72d10_0_12;
LS_000001bb3db72d10_1_4 .concat [ 4 4 4 4], LS_000001bb3db72d10_0_16, LS_000001bb3db72d10_0_20, LS_000001bb3db72d10_0_24, LS_000001bb3db72d10_0_28;
L_000001bb3db72d10 .concat [ 16 16 0 0], LS_000001bb3db72d10_1_0, LS_000001bb3db72d10_1_4;
S_000001bb3db3a6b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bb3db39ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3dbda970 .functor AND 32, L_000001bb3db71f50, L_000001bb3db72630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3cb20_0 .net "in1", 31 0, L_000001bb3db71f50;  1 drivers
v000001bb3db3b9a0_0 .net "in2", 31 0, L_000001bb3db72630;  1 drivers
v000001bb3db3b900_0 .net "out", 31 0, L_000001bb3dbda970;  alias, 1 drivers
S_000001bb3db39bc0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bb3db39ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3dbdadd0 .functor AND 32, L_000001bb3db71ff0, L_000001bb3db72e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3b360_0 .net "in1", 31 0, L_000001bb3db71ff0;  1 drivers
v000001bb3db3b680_0 .net "in2", 31 0, L_000001bb3db72e50;  1 drivers
v000001bb3db3c8a0_0 .net "out", 31 0, L_000001bb3dbdadd0;  alias, 1 drivers
S_000001bb3db3a070 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bb3db39ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3dbdac80 .functor AND 32, L_000001bb3db72810, L_000001bb3db72b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3b720_0 .net "in1", 31 0, L_000001bb3db72810;  1 drivers
v000001bb3db3ab40_0 .net "in2", 31 0, L_000001bb3db72b30;  1 drivers
v000001bb3db3bb80_0 .net "out", 31 0, L_000001bb3dbdac80;  alias, 1 drivers
S_000001bb3db3f860 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bb3db39ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb3dbda350 .functor AND 32, L_000001bb3db72bd0, L_000001bb3db72d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb3db3c940_0 .net "in1", 31 0, L_000001bb3db72bd0;  1 drivers
v000001bb3db3cd00_0 .net "in2", 31 0, L_000001bb3db72d10;  1 drivers
v000001bb3db3bc20_0 .net "out", 31 0, L_000001bb3dbda350;  alias, 1 drivers
S_000001bb3db3e8c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bb3db44890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db448c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db44900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db44938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db44970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db449a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db449e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db44a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db44a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db44a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db44ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db44af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db44b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db44b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db44ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db44bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db44c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db44c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db44c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db44cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db44cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db44d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db44d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db44d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db44dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db41740_0 .var "EX1_PC", 31 0;
v000001bb3db40b60_0 .var "EX1_PFC", 31 0;
v000001bb3db41b00_0 .var "EX1_forward_to_B", 31 0;
v000001bb3db421e0_0 .var "EX1_is_beq", 0 0;
v000001bb3db43040_0 .var "EX1_is_bne", 0 0;
v000001bb3db41ec0_0 .var "EX1_is_jal", 0 0;
v000001bb3db40c00_0 .var "EX1_is_jr", 0 0;
v000001bb3db42820_0 .var "EX1_is_oper2_immed", 0 0;
v000001bb3db42320_0 .var "EX1_memread", 0 0;
v000001bb3db417e0_0 .var "EX1_memwrite", 0 0;
v000001bb3db41880_0 .var "EX1_opcode", 11 0;
v000001bb3db41ba0_0 .var "EX1_predicted", 0 0;
v000001bb3db41920_0 .var "EX1_rd_ind", 4 0;
v000001bb3db41380_0 .var "EX1_rd_indzero", 0 0;
v000001bb3db408e0_0 .var "EX1_regwrite", 0 0;
v000001bb3db41ce0_0 .var "EX1_rs1", 31 0;
v000001bb3db42e60_0 .var "EX1_rs1_ind", 4 0;
v000001bb3db42f00_0 .var "EX1_rs2", 31 0;
v000001bb3db41560_0 .var "EX1_rs2_ind", 4 0;
v000001bb3db40d40_0 .net "FLUSH", 0 0, v000001bb3db45490_0;  alias, 1 drivers
v000001bb3db40ca0_0 .net "ID_PC", 31 0, v000001bb3db4ce70_0;  alias, 1 drivers
v000001bb3db40de0_0 .net "ID_PFC_to_EX", 31 0, L_000001bb3db6ecb0;  alias, 1 drivers
v000001bb3db40e80_0 .net "ID_forward_to_B", 31 0, L_000001bb3db70150;  alias, 1 drivers
v000001bb3db42280_0 .net "ID_is_beq", 0 0, L_000001bb3db70290;  alias, 1 drivers
v000001bb3db41d80_0 .net "ID_is_bne", 0 0, L_000001bb3db70330;  alias, 1 drivers
v000001bb3db41240_0 .net "ID_is_jal", 0 0, L_000001bb3db73170;  alias, 1 drivers
v000001bb3db40fc0_0 .net "ID_is_jr", 0 0, L_000001bb3db70970;  alias, 1 drivers
v000001bb3db42960_0 .net "ID_is_oper2_immed", 0 0, L_000001bb3db74830;  alias, 1 drivers
v000001bb3db414c0_0 .net "ID_memread", 0 0, L_000001bb3db71af0;  alias, 1 drivers
v000001bb3db42b40_0 .net "ID_memwrite", 0 0, L_000001bb3db71410;  alias, 1 drivers
v000001bb3db41060_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
v000001bb3db42a00_0 .net "ID_predicted", 0 0, v000001bb3db46a70_0;  alias, 1 drivers
v000001bb3db42aa0_0 .net "ID_rd_ind", 4 0, v000001bb3db62eb0_0;  alias, 1 drivers
v000001bb3db42d20_0 .net "ID_rd_indzero", 0 0, L_000001bb3db72450;  1 drivers
v000001bb3db41100_0 .net "ID_regwrite", 0 0, L_000001bb3db71e10;  alias, 1 drivers
v000001bb3db411a0_0 .net "ID_rs1", 31 0, v000001bb3db4b930_0;  alias, 1 drivers
v000001bb3db42140_0 .net "ID_rs1_ind", 4 0, v000001bb3db62d70_0;  alias, 1 drivers
v000001bb3db423c0_0 .net "ID_rs2", 31 0, v000001bb3db4c0b0_0;  alias, 1 drivers
v000001bb3db412e0_0 .net "ID_rs2_ind", 4 0, v000001bb3db625f0_0;  alias, 1 drivers
v000001bb3db42460_0 .net "clk", 0 0, L_000001bb3db74bb0;  1 drivers
v000001bb3db42500_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
E_000001bb3dabb890 .event posedge, v000001bb3db322a0_0, v000001bb3db42460_0;
S_000001bb3db3ebe0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bb3db44e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db44e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db44e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db44eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db44ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db44f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db44f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db44f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db44fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db45008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db45040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db45078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db450b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db450e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db45120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db45158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db45190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db451c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db45200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db45238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db45270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db452a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db452e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db45318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db45350 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db41600_0 .net "EX1_ALU_OPER1", 31 0, L_000001bb3db75e10;  alias, 1 drivers
v000001bb3db41420_0 .net "EX1_ALU_OPER2", 31 0, L_000001bb3dbdbaf0;  alias, 1 drivers
v000001bb3db425a0_0 .net "EX1_PC", 31 0, v000001bb3db41740_0;  alias, 1 drivers
v000001bb3db42640_0 .net "EX1_PFC_to_IF", 31 0, L_000001bb3db72db0;  alias, 1 drivers
v000001bb3db426e0_0 .net "EX1_forward_to_B", 31 0, v000001bb3db41b00_0;  alias, 1 drivers
v000001bb3db43680_0 .net "EX1_is_beq", 0 0, v000001bb3db421e0_0;  alias, 1 drivers
v000001bb3db43a40_0 .net "EX1_is_bne", 0 0, v000001bb3db43040_0;  alias, 1 drivers
v000001bb3db44260_0 .net "EX1_is_jal", 0 0, v000001bb3db41ec0_0;  alias, 1 drivers
v000001bb3db43e00_0 .net "EX1_is_jr", 0 0, v000001bb3db40c00_0;  alias, 1 drivers
v000001bb3db43540_0 .net "EX1_is_oper2_immed", 0 0, v000001bb3db42820_0;  alias, 1 drivers
v000001bb3db43720_0 .net "EX1_memread", 0 0, v000001bb3db42320_0;  alias, 1 drivers
v000001bb3db437c0_0 .net "EX1_memwrite", 0 0, v000001bb3db417e0_0;  alias, 1 drivers
v000001bb3db444e0_0 .net "EX1_opcode", 11 0, v000001bb3db41880_0;  alias, 1 drivers
v000001bb3db434a0_0 .net "EX1_predicted", 0 0, v000001bb3db41ba0_0;  alias, 1 drivers
v000001bb3db435e0_0 .net "EX1_rd_ind", 4 0, v000001bb3db41920_0;  alias, 1 drivers
v000001bb3db43ae0_0 .net "EX1_rd_indzero", 0 0, v000001bb3db41380_0;  alias, 1 drivers
v000001bb3db44300_0 .net "EX1_regwrite", 0 0, v000001bb3db408e0_0;  alias, 1 drivers
v000001bb3db44580_0 .net "EX1_rs1", 31 0, v000001bb3db41ce0_0;  alias, 1 drivers
v000001bb3db43180_0 .net "EX1_rs1_ind", 4 0, v000001bb3db42e60_0;  alias, 1 drivers
v000001bb3db43ea0_0 .net "EX1_rs2_ind", 4 0, v000001bb3db41560_0;  alias, 1 drivers
v000001bb3db44760_0 .net "EX1_rs2_out", 31 0, L_000001bb3dbdb770;  alias, 1 drivers
v000001bb3db43b80_0 .var "EX2_ALU_OPER1", 31 0;
v000001bb3db430e0_0 .var "EX2_ALU_OPER2", 31 0;
v000001bb3db432c0_0 .var "EX2_PC", 31 0;
v000001bb3db43f40_0 .var "EX2_PFC_to_IF", 31 0;
v000001bb3db43860_0 .var "EX2_forward_to_B", 31 0;
v000001bb3db443a0_0 .var "EX2_is_beq", 0 0;
v000001bb3db43220_0 .var "EX2_is_bne", 0 0;
v000001bb3db43900_0 .var "EX2_is_jal", 0 0;
v000001bb3db43d60_0 .var "EX2_is_jr", 0 0;
v000001bb3db44440_0 .var "EX2_is_oper2_immed", 0 0;
v000001bb3db43cc0_0 .var "EX2_memread", 0 0;
v000001bb3db439a0_0 .var "EX2_memwrite", 0 0;
v000001bb3db446c0_0 .var "EX2_opcode", 11 0;
v000001bb3db43360_0 .var "EX2_predicted", 0 0;
v000001bb3db43c20_0 .var "EX2_rd_ind", 4 0;
v000001bb3db44620_0 .var "EX2_rd_indzero", 0 0;
v000001bb3db44120_0 .var "EX2_regwrite", 0 0;
v000001bb3db43fe0_0 .var "EX2_rs1", 31 0;
v000001bb3db44080_0 .var "EX2_rs1_ind", 4 0;
v000001bb3db43400_0 .var "EX2_rs2_ind", 4 0;
v000001bb3db441c0_0 .var "EX2_rs2_out", 31 0;
v000001bb3db46cf0_0 .net "FLUSH", 0 0, v000001bb3db47290_0;  alias, 1 drivers
v000001bb3db45c10_0 .net "clk", 0 0, L_000001bb3dbda9e0;  1 drivers
v000001bb3db467f0_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
E_000001bb3dabac90 .event posedge, v000001bb3db322a0_0, v000001bb3db45c10_0;
S_000001bb3db3ea50 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bb3db4d3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db4d3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db4d410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db4d448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db4d480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db4d4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db4d4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db4d528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db4d560 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db4d598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db4d5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db4d608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db4d640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db4d678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db4d6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db4d6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db4d720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db4d758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db4d790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db4d7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db4d800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db4d838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db4d870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db4d8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db4d8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb3db742f0 .functor OR 1, L_000001bb3db70290, L_000001bb3db70330, C4<0>, C4<0>;
L_000001bb3db75940 .functor AND 1, L_000001bb3db742f0, L_000001bb3db74e50, C4<1>, C4<1>;
L_000001bb3db757f0 .functor OR 1, L_000001bb3db70290, L_000001bb3db70330, C4<0>, C4<0>;
L_000001bb3db759b0 .functor AND 1, L_000001bb3db757f0, L_000001bb3db74e50, C4<1>, C4<1>;
L_000001bb3db74d70 .functor OR 1, L_000001bb3db70290, L_000001bb3db70330, C4<0>, C4<0>;
L_000001bb3db752b0 .functor AND 1, L_000001bb3db74d70, v000001bb3db46a70_0, C4<1>, C4<1>;
v000001bb3db4aa30_0 .net "EX1_memread", 0 0, v000001bb3db42320_0;  alias, 1 drivers
v000001bb3db4b4d0_0 .net "EX1_opcode", 11 0, v000001bb3db41880_0;  alias, 1 drivers
v000001bb3db4b1b0_0 .net "EX1_rd_ind", 4 0, v000001bb3db41920_0;  alias, 1 drivers
v000001bb3db4af30_0 .net "EX1_rd_indzero", 0 0, v000001bb3db41380_0;  alias, 1 drivers
v000001bb3db4c790_0 .net "EX2_memread", 0 0, v000001bb3db43cc0_0;  alias, 1 drivers
v000001bb3db4c150_0 .net "EX2_opcode", 11 0, v000001bb3db446c0_0;  alias, 1 drivers
v000001bb3db4ba70_0 .net "EX2_rd_ind", 4 0, v000001bb3db43c20_0;  alias, 1 drivers
v000001bb3db4ab70_0 .net "EX2_rd_indzero", 0 0, v000001bb3db44620_0;  alias, 1 drivers
v000001bb3db4bd90_0 .net "ID_EX1_flush", 0 0, v000001bb3db45490_0;  alias, 1 drivers
v000001bb3db4ac10_0 .net "ID_EX2_flush", 0 0, v000001bb3db47290_0;  alias, 1 drivers
v000001bb3db4b7f0_0 .net "ID_is_beq", 0 0, L_000001bb3db70290;  alias, 1 drivers
v000001bb3db4a530_0 .net "ID_is_bne", 0 0, L_000001bb3db70330;  alias, 1 drivers
v000001bb3db4b070_0 .net "ID_is_j", 0 0, L_000001bb3db72310;  alias, 1 drivers
v000001bb3db4ad50_0 .net "ID_is_jal", 0 0, L_000001bb3db73170;  alias, 1 drivers
v000001bb3db4bb10_0 .net "ID_is_jr", 0 0, L_000001bb3db70970;  alias, 1 drivers
v000001bb3db4b890_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
v000001bb3db4b570_0 .net "ID_rs1_ind", 4 0, v000001bb3db62d70_0;  alias, 1 drivers
v000001bb3db4a850_0 .net "ID_rs2_ind", 4 0, v000001bb3db625f0_0;  alias, 1 drivers
v000001bb3db4a670_0 .net "IF_ID_flush", 0 0, v000001bb3db485f0_0;  alias, 1 drivers
v000001bb3db4c3d0_0 .net "IF_ID_write", 0 0, v000001bb3db48d70_0;  alias, 1 drivers
v000001bb3db4b6b0_0 .net "PC_src", 2 0, L_000001bb3db6f070;  alias, 1 drivers
v000001bb3db4b750_0 .net "PFC_to_EX", 31 0, L_000001bb3db6ecb0;  alias, 1 drivers
v000001bb3db4a5d0_0 .net "PFC_to_IF", 31 0, L_000001bb3db6f1b0;  alias, 1 drivers
v000001bb3db4b9d0_0 .net "WB_rd_ind", 4 0, v000001bb3db660b0_0;  alias, 1 drivers
v000001bb3db4bbb0_0 .net "Wrong_prediction", 0 0, L_000001bb3dbdbe70;  alias, 1 drivers
v000001bb3db4c470_0 .net *"_ivl_11", 0 0, L_000001bb3db759b0;  1 drivers
v000001bb3db4a710_0 .net *"_ivl_13", 9 0, L_000001bb3db6ea30;  1 drivers
v000001bb3db4c510_0 .net *"_ivl_15", 9 0, L_000001bb3db6f4d0;  1 drivers
v000001bb3db4bc50_0 .net *"_ivl_16", 9 0, L_000001bb3db70ab0;  1 drivers
v000001bb3db4b610_0 .net *"_ivl_19", 9 0, L_000001bb3db6eb70;  1 drivers
v000001bb3db4ae90_0 .net *"_ivl_20", 9 0, L_000001bb3db6fe30;  1 drivers
v000001bb3db4a8f0_0 .net *"_ivl_25", 0 0, L_000001bb3db74d70;  1 drivers
v000001bb3db4acb0_0 .net *"_ivl_27", 0 0, L_000001bb3db752b0;  1 drivers
v000001bb3db4c970_0 .net *"_ivl_29", 9 0, L_000001bb3db70510;  1 drivers
v000001bb3db4b2f0_0 .net *"_ivl_3", 0 0, L_000001bb3db742f0;  1 drivers
L_000001bb3db901f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001bb3db4a7b0_0 .net/2u *"_ivl_30", 9 0, L_000001bb3db901f0;  1 drivers
v000001bb3db4be30_0 .net *"_ivl_32", 9 0, L_000001bb3db6e990;  1 drivers
v000001bb3db4c5b0_0 .net *"_ivl_35", 9 0, L_000001bb3db6ec10;  1 drivers
v000001bb3db4a990_0 .net *"_ivl_37", 9 0, L_000001bb3db70b50;  1 drivers
v000001bb3db4adf0_0 .net *"_ivl_38", 9 0, L_000001bb3db6f610;  1 drivers
v000001bb3db4c650_0 .net *"_ivl_40", 9 0, L_000001bb3db70830;  1 drivers
L_000001bb3db90238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db4afd0_0 .net/2s *"_ivl_45", 21 0, L_000001bb3db90238;  1 drivers
L_000001bb3db90280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db4c1f0_0 .net/2s *"_ivl_50", 21 0, L_000001bb3db90280;  1 drivers
v000001bb3db4c330_0 .net *"_ivl_9", 0 0, L_000001bb3db757f0;  1 drivers
v000001bb3db4b110_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db4b390_0 .net "forward_to_B", 31 0, L_000001bb3db70150;  alias, 1 drivers
v000001bb3db4bcf0_0 .net "imm", 31 0, v000001bb3db49450_0;  1 drivers
v000001bb3db4c290_0 .net "inst", 31 0, v000001bb3db4cdd0_0;  alias, 1 drivers
v000001bb3db4bf70_0 .net "is_branch_and_taken", 0 0, L_000001bb3db75940;  alias, 1 drivers
v000001bb3db4c010_0 .net "is_oper2_immed", 0 0, L_000001bb3db74830;  alias, 1 drivers
v000001bb3db4c830_0 .net "mem_read", 0 0, L_000001bb3db71af0;  alias, 1 drivers
v000001bb3db4c8d0_0 .net "mem_write", 0 0, L_000001bb3db71410;  alias, 1 drivers
v000001bb3db4cf10_0 .net "pc", 31 0, v000001bb3db4ce70_0;  alias, 1 drivers
v000001bb3db4cbf0_0 .net "pc_write", 0 0, v000001bb3db49d10_0;  alias, 1 drivers
v000001bb3db4d190_0 .net "predicted", 0 0, L_000001bb3db74e50;  1 drivers
v000001bb3db4cfb0_0 .net "predicted_to_EX", 0 0, v000001bb3db46a70_0;  alias, 1 drivers
v000001bb3db4d230_0 .net "reg_write", 0 0, L_000001bb3db71e10;  alias, 1 drivers
v000001bb3db4d0f0_0 .net "reg_write_from_wb", 0 0, v000001bb3db64350_0;  alias, 1 drivers
v000001bb3db4d2d0_0 .net "rs1", 31 0, v000001bb3db4b930_0;  alias, 1 drivers
v000001bb3db4d050_0 .net "rs2", 31 0, v000001bb3db4c0b0_0;  alias, 1 drivers
v000001bb3db4cc90_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
v000001bb3db4cd30_0 .net "wr_reg_data", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
L_000001bb3db70150 .functor MUXZ 32, v000001bb3db4c0b0_0, v000001bb3db49450_0, L_000001bb3db74830, C4<>;
L_000001bb3db6ea30 .part v000001bb3db4ce70_0, 0, 10;
L_000001bb3db6f4d0 .part v000001bb3db4cdd0_0, 0, 10;
L_000001bb3db70ab0 .arith/sum 10, L_000001bb3db6ea30, L_000001bb3db6f4d0;
L_000001bb3db6eb70 .part v000001bb3db4cdd0_0, 0, 10;
L_000001bb3db6fe30 .functor MUXZ 10, L_000001bb3db6eb70, L_000001bb3db70ab0, L_000001bb3db759b0, C4<>;
L_000001bb3db70510 .part v000001bb3db4ce70_0, 0, 10;
L_000001bb3db6e990 .arith/sum 10, L_000001bb3db70510, L_000001bb3db901f0;
L_000001bb3db6ec10 .part v000001bb3db4ce70_0, 0, 10;
L_000001bb3db70b50 .part v000001bb3db4cdd0_0, 0, 10;
L_000001bb3db6f610 .arith/sum 10, L_000001bb3db6ec10, L_000001bb3db70b50;
L_000001bb3db70830 .functor MUXZ 10, L_000001bb3db6f610, L_000001bb3db6e990, L_000001bb3db752b0, C4<>;
L_000001bb3db6f1b0 .concat8 [ 10 22 0 0], L_000001bb3db6fe30, L_000001bb3db90238;
L_000001bb3db6ecb0 .concat8 [ 10 22 0 0], L_000001bb3db70830, L_000001bb3db90280;
S_000001bb3db40670 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bb3db3ea50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bb3db4d920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db4d958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db4d990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db4d9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db4da00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db4da38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db4da70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db4daa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db4dae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db4db18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db4db50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db4db88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db4dbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db4dbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db4dc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db4dc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db4dca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db4dcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db4dd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db4dd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db4dd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db4ddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db4ddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db4de28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db4de60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb3db74a60 .functor OR 1, L_000001bb3db74e50, L_000001bb3db6f750, C4<0>, C4<0>;
L_000001bb3db744b0 .functor OR 1, L_000001bb3db74a60, L_000001bb3db6edf0, C4<0>, C4<0>;
v000001bb3db47830_0 .net "EX1_opcode", 11 0, v000001bb3db41880_0;  alias, 1 drivers
v000001bb3db478d0_0 .net "EX2_opcode", 11 0, v000001bb3db446c0_0;  alias, 1 drivers
v000001bb3db46890_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
v000001bb3db458f0_0 .net "PC_src", 2 0, L_000001bb3db6f070;  alias, 1 drivers
v000001bb3db45d50_0 .net "Wrong_prediction", 0 0, L_000001bb3dbdbe70;  alias, 1 drivers
L_000001bb3db903e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bb3db46ed0_0 .net/2u *"_ivl_0", 2 0, L_000001bb3db903e8;  1 drivers
v000001bb3db45cb0_0 .net *"_ivl_10", 0 0, L_000001bb3db6f6b0;  1 drivers
L_000001bb3db90508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bb3db46c50_0 .net/2u *"_ivl_12", 2 0, L_000001bb3db90508;  1 drivers
L_000001bb3db90550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db46570_0 .net/2u *"_ivl_14", 11 0, L_000001bb3db90550;  1 drivers
v000001bb3db47970_0 .net *"_ivl_16", 0 0, L_000001bb3db6f750;  1 drivers
v000001bb3db461b0_0 .net *"_ivl_19", 0 0, L_000001bb3db74a60;  1 drivers
L_000001bb3db90430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db45990_0 .net/2u *"_ivl_2", 11 0, L_000001bb3db90430;  1 drivers
L_000001bb3db90598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db47a10_0 .net/2u *"_ivl_20", 11 0, L_000001bb3db90598;  1 drivers
v000001bb3db45ad0_0 .net *"_ivl_22", 0 0, L_000001bb3db6edf0;  1 drivers
v000001bb3db466b0_0 .net *"_ivl_25", 0 0, L_000001bb3db744b0;  1 drivers
L_000001bb3db905e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bb3db45df0_0 .net/2u *"_ivl_26", 2 0, L_000001bb3db905e0;  1 drivers
L_000001bb3db90628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bb3db47ab0_0 .net/2u *"_ivl_28", 2 0, L_000001bb3db90628;  1 drivers
v000001bb3db46b10_0 .net *"_ivl_30", 2 0, L_000001bb3db6f390;  1 drivers
v000001bb3db46f70_0 .net *"_ivl_32", 2 0, L_000001bb3db6efd0;  1 drivers
v000001bb3db462f0_0 .net *"_ivl_34", 2 0, L_000001bb3db708d0;  1 drivers
v000001bb3db46610_0 .net *"_ivl_4", 0 0, L_000001bb3db6f9d0;  1 drivers
L_000001bb3db90478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bb3db46750_0 .net/2u *"_ivl_6", 2 0, L_000001bb3db90478;  1 drivers
L_000001bb3db904c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bb3db46250_0 .net/2u *"_ivl_8", 11 0, L_000001bb3db904c0;  1 drivers
v000001bb3db45710_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db45b70_0 .net "predicted", 0 0, L_000001bb3db74e50;  alias, 1 drivers
v000001bb3db45e90_0 .net "predicted_to_EX", 0 0, v000001bb3db46a70_0;  alias, 1 drivers
v000001bb3db47b50_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
v000001bb3db46930_0 .net "state", 1 0, v000001bb3db46110_0;  1 drivers
L_000001bb3db6f9d0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90430;
L_000001bb3db6f6b0 .cmp/eq 12, v000001bb3db41880_0, L_000001bb3db904c0;
L_000001bb3db6f750 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90550;
L_000001bb3db6edf0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90598;
L_000001bb3db6f390 .functor MUXZ 3, L_000001bb3db90628, L_000001bb3db905e0, L_000001bb3db744b0, C4<>;
L_000001bb3db6efd0 .functor MUXZ 3, L_000001bb3db6f390, L_000001bb3db90508, L_000001bb3db6f6b0, C4<>;
L_000001bb3db708d0 .functor MUXZ 3, L_000001bb3db6efd0, L_000001bb3db90478, L_000001bb3db6f9d0, C4<>;
L_000001bb3db6f070 .functor MUXZ 3, L_000001bb3db708d0, L_000001bb3db903e8, L_000001bb3dbdbe70, C4<>;
S_000001bb3db3ef00 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bb3db40670;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bb3db4dea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db4ded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db4df10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db4df48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db4df80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db4dfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db4dff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db4e028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db4e060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db4e098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db4e0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db4e108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db4e140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db4e178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db4e1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db4e1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db4e220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db4e258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db4e290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db4e2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db4e300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db4e338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db4e370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db4e3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db4e3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb3db747c0 .functor OR 1, L_000001bb3db6f570, L_000001bb3db6e850, C4<0>, C4<0>;
L_000001bb3db743d0 .functor OR 1, L_000001bb3db6e8f0, L_000001bb3db6f430, C4<0>, C4<0>;
L_000001bb3db75a20 .functor AND 1, L_000001bb3db747c0, L_000001bb3db743d0, C4<1>, C4<1>;
L_000001bb3db74f30 .functor NOT 1, L_000001bb3db75a20, C4<0>, C4<0>, C4<0>;
L_000001bb3db74600 .functor OR 1, v000001bb3db6c5f0_0, L_000001bb3db74f30, C4<0>, C4<0>;
L_000001bb3db74e50 .functor NOT 1, L_000001bb3db74600, C4<0>, C4<0>, C4<0>;
v000001bb3db47010_0 .net "EX_opcode", 11 0, v000001bb3db446c0_0;  alias, 1 drivers
v000001bb3db45a30_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
v000001bb3db47150_0 .net "Wrong_prediction", 0 0, L_000001bb3dbdbe70;  alias, 1 drivers
L_000001bb3db902c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db46d90_0 .net/2u *"_ivl_0", 11 0, L_000001bb3db902c8;  1 drivers
L_000001bb3db90358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bb3db45670_0 .net/2u *"_ivl_10", 1 0, L_000001bb3db90358;  1 drivers
v000001bb3db469d0_0 .net *"_ivl_12", 0 0, L_000001bb3db6e8f0;  1 drivers
L_000001bb3db903a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bb3db46e30_0 .net/2u *"_ivl_14", 1 0, L_000001bb3db903a0;  1 drivers
v000001bb3db47650_0 .net *"_ivl_16", 0 0, L_000001bb3db6f430;  1 drivers
v000001bb3db46390_0 .net *"_ivl_19", 0 0, L_000001bb3db743d0;  1 drivers
v000001bb3db47470_0 .net *"_ivl_2", 0 0, L_000001bb3db6f570;  1 drivers
v000001bb3db45fd0_0 .net *"_ivl_21", 0 0, L_000001bb3db75a20;  1 drivers
v000001bb3db47790_0 .net *"_ivl_22", 0 0, L_000001bb3db74f30;  1 drivers
v000001bb3db45850_0 .net *"_ivl_25", 0 0, L_000001bb3db74600;  1 drivers
L_000001bb3db90310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db47510_0 .net/2u *"_ivl_4", 11 0, L_000001bb3db90310;  1 drivers
v000001bb3db45f30_0 .net *"_ivl_6", 0 0, L_000001bb3db6e850;  1 drivers
v000001bb3db475b0_0 .net *"_ivl_9", 0 0, L_000001bb3db747c0;  1 drivers
v000001bb3db457b0_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db455d0_0 .net "predicted", 0 0, L_000001bb3db74e50;  alias, 1 drivers
v000001bb3db46a70_0 .var "predicted_to_EX", 0 0;
v000001bb3db46070_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
v000001bb3db46110_0 .var "state", 1 0;
E_000001bb3dabae50 .event posedge, v000001bb3db457b0_0, v000001bb3db322a0_0;
L_000001bb3db6f570 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db902c8;
L_000001bb3db6e850 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90310;
L_000001bb3db6e8f0 .cmp/eq 2, v000001bb3db46110_0, L_000001bb3db90358;
L_000001bb3db6f430 .cmp/eq 2, v000001bb3db46110_0, L_000001bb3db903a0;
S_000001bb3db3f090 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bb3db3ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bb3db58440 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db58478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db584b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db584e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db58520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db58558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db58590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db585c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db58600 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db58638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db58670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db586a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db586e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db58718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db58750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db58788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db587c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db587f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db58830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db58868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db588a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db588d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db58910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db58948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db58980 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db46bb0_0 .net "EX1_memread", 0 0, v000001bb3db42320_0;  alias, 1 drivers
v000001bb3db46430_0 .net "EX1_rd_ind", 4 0, v000001bb3db41920_0;  alias, 1 drivers
v000001bb3db470b0_0 .net "EX1_rd_indzero", 0 0, v000001bb3db41380_0;  alias, 1 drivers
v000001bb3db453f0_0 .net "EX2_memread", 0 0, v000001bb3db43cc0_0;  alias, 1 drivers
v000001bb3db471f0_0 .net "EX2_rd_ind", 4 0, v000001bb3db43c20_0;  alias, 1 drivers
v000001bb3db464d0_0 .net "EX2_rd_indzero", 0 0, v000001bb3db44620_0;  alias, 1 drivers
v000001bb3db45490_0 .var "ID_EX1_flush", 0 0;
v000001bb3db47290_0 .var "ID_EX2_flush", 0 0;
v000001bb3db47330_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
v000001bb3db45530_0 .net "ID_rs1_ind", 4 0, v000001bb3db62d70_0;  alias, 1 drivers
v000001bb3db473d0_0 .net "ID_rs2_ind", 4 0, v000001bb3db625f0_0;  alias, 1 drivers
v000001bb3db48d70_0 .var "IF_ID_Write", 0 0;
v000001bb3db485f0_0 .var "IF_ID_flush", 0 0;
v000001bb3db49d10_0 .var "PC_Write", 0 0;
v000001bb3db489b0_0 .net "Wrong_prediction", 0 0, L_000001bb3dbdbe70;  alias, 1 drivers
E_000001bb3dabae90/0 .event anyedge, v000001bb3db35e50_0, v000001bb3db42320_0, v000001bb3db41380_0, v000001bb3db42140_0;
E_000001bb3dabae90/1 .event anyedge, v000001bb3db41920_0, v000001bb3db412e0_0, v000001bb3da55ff0_0, v000001bb3db44620_0;
E_000001bb3dabae90/2 .event anyedge, v000001bb3db33420_0, v000001bb3db41060_0;
E_000001bb3dabae90 .event/or E_000001bb3dabae90/0, E_000001bb3dabae90/1, E_000001bb3dabae90/2;
S_000001bb3db3fd10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bb3db3ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bb3db589c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db589f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db58a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db58a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db58aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db58ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db58b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db58b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db58b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db58bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db58bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db58c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db58c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db58c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db58cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db58d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db58d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db58d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db58db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db58de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db58e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db58e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db58e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db58ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db58f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb3db74440 .functor OR 1, L_000001bb3db6f110, L_000001bb3db706f0, C4<0>, C4<0>;
L_000001bb3db75b00 .functor OR 1, L_000001bb3db74440, L_000001bb3db6f2f0, C4<0>, C4<0>;
L_000001bb3db740c0 .functor OR 1, L_000001bb3db75b00, L_000001bb3db6ff70, C4<0>, C4<0>;
L_000001bb3db74520 .functor OR 1, L_000001bb3db740c0, L_000001bb3db6f7f0, C4<0>, C4<0>;
L_000001bb3db74670 .functor OR 1, L_000001bb3db74520, L_000001bb3db6f930, C4<0>, C4<0>;
L_000001bb3db746e0 .functor OR 1, L_000001bb3db74670, L_000001bb3db70010, C4<0>, C4<0>;
L_000001bb3db74750 .functor OR 1, L_000001bb3db746e0, L_000001bb3db700b0, C4<0>, C4<0>;
L_000001bb3db74830 .functor OR 1, L_000001bb3db74750, L_000001bb3db701f0, C4<0>, C4<0>;
L_000001bb3db74ec0 .functor OR 1, L_000001bb3db72090, L_000001bb3db712d0, C4<0>, C4<0>;
L_000001bb3db74980 .functor OR 1, L_000001bb3db74ec0, L_000001bb3db71230, C4<0>, C4<0>;
L_000001bb3db750f0 .functor OR 1, L_000001bb3db74980, L_000001bb3db73210, C4<0>, C4<0>;
L_000001bb3db74ad0 .functor OR 1, L_000001bb3db750f0, L_000001bb3db71370, C4<0>, C4<0>;
v000001bb3db496d0_0 .net "ID_opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
L_000001bb3db90670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48b90_0 .net/2u *"_ivl_0", 11 0, L_000001bb3db90670;  1 drivers
L_000001bb3db90700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48690_0 .net/2u *"_ivl_10", 11 0, L_000001bb3db90700;  1 drivers
L_000001bb3db90bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db49a90_0 .net/2u *"_ivl_102", 11 0, L_000001bb3db90bc8;  1 drivers
L_000001bb3db90c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48050_0 .net/2u *"_ivl_106", 11 0, L_000001bb3db90c10;  1 drivers
v000001bb3db48730_0 .net *"_ivl_12", 0 0, L_000001bb3db6f2f0;  1 drivers
v000001bb3db487d0_0 .net *"_ivl_15", 0 0, L_000001bb3db75b00;  1 drivers
L_000001bb3db90748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db49ef0_0 .net/2u *"_ivl_16", 11 0, L_000001bb3db90748;  1 drivers
v000001bb3db48230_0 .net *"_ivl_18", 0 0, L_000001bb3db6ff70;  1 drivers
v000001bb3db494f0_0 .net *"_ivl_2", 0 0, L_000001bb3db6f110;  1 drivers
v000001bb3db48410_0 .net *"_ivl_21", 0 0, L_000001bb3db740c0;  1 drivers
L_000001bb3db90790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48ff0_0 .net/2u *"_ivl_22", 11 0, L_000001bb3db90790;  1 drivers
v000001bb3db49f90_0 .net *"_ivl_24", 0 0, L_000001bb3db6f7f0;  1 drivers
v000001bb3db47c90_0 .net *"_ivl_27", 0 0, L_000001bb3db74520;  1 drivers
L_000001bb3db907d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db49950_0 .net/2u *"_ivl_28", 11 0, L_000001bb3db907d8;  1 drivers
v000001bb3db49090_0 .net *"_ivl_30", 0 0, L_000001bb3db6f930;  1 drivers
v000001bb3db4a030_0 .net *"_ivl_33", 0 0, L_000001bb3db74670;  1 drivers
L_000001bb3db90820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48e10_0 .net/2u *"_ivl_34", 11 0, L_000001bb3db90820;  1 drivers
v000001bb3db4a210_0 .net *"_ivl_36", 0 0, L_000001bb3db70010;  1 drivers
v000001bb3db47dd0_0 .net *"_ivl_39", 0 0, L_000001bb3db746e0;  1 drivers
L_000001bb3db906b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db4a0d0_0 .net/2u *"_ivl_4", 11 0, L_000001bb3db906b8;  1 drivers
L_000001bb3db90868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bb3db4a2b0_0 .net/2u *"_ivl_40", 11 0, L_000001bb3db90868;  1 drivers
v000001bb3db47f10_0 .net *"_ivl_42", 0 0, L_000001bb3db700b0;  1 drivers
v000001bb3db49630_0 .net *"_ivl_45", 0 0, L_000001bb3db74750;  1 drivers
L_000001bb3db908b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48870_0 .net/2u *"_ivl_46", 11 0, L_000001bb3db908b0;  1 drivers
v000001bb3db47fb0_0 .net *"_ivl_48", 0 0, L_000001bb3db701f0;  1 drivers
L_000001bb3db908f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db4a170_0 .net/2u *"_ivl_52", 11 0, L_000001bb3db908f8;  1 drivers
L_000001bb3db90940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48f50_0 .net/2u *"_ivl_56", 11 0, L_000001bb3db90940;  1 drivers
v000001bb3db49db0_0 .net *"_ivl_6", 0 0, L_000001bb3db706f0;  1 drivers
L_000001bb3db90988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bb3db4a350_0 .net/2u *"_ivl_60", 11 0, L_000001bb3db90988;  1 drivers
L_000001bb3db909d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db491d0_0 .net/2u *"_ivl_64", 11 0, L_000001bb3db909d0;  1 drivers
L_000001bb3db90a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db47bf0_0 .net/2u *"_ivl_68", 11 0, L_000001bb3db90a18;  1 drivers
L_000001bb3db90a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48eb0_0 .net/2u *"_ivl_72", 11 0, L_000001bb3db90a60;  1 drivers
v000001bb3db47d30_0 .net *"_ivl_74", 0 0, L_000001bb3db72090;  1 drivers
L_000001bb3db90aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db47e70_0 .net/2u *"_ivl_76", 11 0, L_000001bb3db90aa8;  1 drivers
v000001bb3db49270_0 .net *"_ivl_78", 0 0, L_000001bb3db712d0;  1 drivers
v000001bb3db480f0_0 .net *"_ivl_81", 0 0, L_000001bb3db74ec0;  1 drivers
L_000001bb3db90af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db48190_0 .net/2u *"_ivl_82", 11 0, L_000001bb3db90af0;  1 drivers
v000001bb3db49770_0 .net *"_ivl_84", 0 0, L_000001bb3db71230;  1 drivers
v000001bb3db48910_0 .net *"_ivl_87", 0 0, L_000001bb3db74980;  1 drivers
L_000001bb3db90b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db499f0_0 .net/2u *"_ivl_88", 11 0, L_000001bb3db90b38;  1 drivers
v000001bb3db482d0_0 .net *"_ivl_9", 0 0, L_000001bb3db74440;  1 drivers
v000001bb3db49810_0 .net *"_ivl_90", 0 0, L_000001bb3db73210;  1 drivers
v000001bb3db48a50_0 .net *"_ivl_93", 0 0, L_000001bb3db750f0;  1 drivers
L_000001bb3db90b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db49e50_0 .net/2u *"_ivl_94", 11 0, L_000001bb3db90b80;  1 drivers
v000001bb3db48370_0 .net *"_ivl_96", 0 0, L_000001bb3db71370;  1 drivers
v000001bb3db49310_0 .net *"_ivl_99", 0 0, L_000001bb3db74ad0;  1 drivers
v000001bb3db49590_0 .net "is_beq", 0 0, L_000001bb3db70290;  alias, 1 drivers
v000001bb3db48af0_0 .net "is_bne", 0 0, L_000001bb3db70330;  alias, 1 drivers
v000001bb3db48550_0 .net "is_j", 0 0, L_000001bb3db72310;  alias, 1 drivers
v000001bb3db484b0_0 .net "is_jal", 0 0, L_000001bb3db73170;  alias, 1 drivers
v000001bb3db49c70_0 .net "is_jr", 0 0, L_000001bb3db70970;  alias, 1 drivers
v000001bb3db48c30_0 .net "is_oper2_immed", 0 0, L_000001bb3db74830;  alias, 1 drivers
v000001bb3db48cd0_0 .net "memread", 0 0, L_000001bb3db71af0;  alias, 1 drivers
v000001bb3db49130_0 .net "memwrite", 0 0, L_000001bb3db71410;  alias, 1 drivers
v000001bb3db493b0_0 .net "regwrite", 0 0, L_000001bb3db71e10;  alias, 1 drivers
L_000001bb3db6f110 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90670;
L_000001bb3db706f0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db906b8;
L_000001bb3db6f2f0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90700;
L_000001bb3db6ff70 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90748;
L_000001bb3db6f7f0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90790;
L_000001bb3db6f930 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db907d8;
L_000001bb3db70010 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90820;
L_000001bb3db700b0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90868;
L_000001bb3db701f0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db908b0;
L_000001bb3db70290 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db908f8;
L_000001bb3db70330 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90940;
L_000001bb3db70970 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90988;
L_000001bb3db73170 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db909d0;
L_000001bb3db72310 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90a18;
L_000001bb3db72090 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90a60;
L_000001bb3db712d0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90aa8;
L_000001bb3db71230 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90af0;
L_000001bb3db73210 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90b38;
L_000001bb3db71370 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90b80;
L_000001bb3db71e10 .reduce/nor L_000001bb3db74ad0;
L_000001bb3db71af0 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90bc8;
L_000001bb3db71410 .cmp/eq 12, v000001bb3db62cd0_0, L_000001bb3db90c10;
S_000001bb3db3fea0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bb3db3ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bb3db58f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db58f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db58fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db58fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db59020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db59058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db59090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db590c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db59100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db59138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db59170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db591a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db591e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db59218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db59250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db59288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db592c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db592f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db59330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db59368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db593a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db593d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db59410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db59448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db59480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db49450_0 .var "Immed", 31 0;
v000001bb3db498b0_0 .net "Inst", 31 0, v000001bb3db4cdd0_0;  alias, 1 drivers
v000001bb3db49b30_0 .net "opcode", 11 0, v000001bb3db62cd0_0;  alias, 1 drivers
E_000001bb3daba950 .event anyedge, v000001bb3db41060_0, v000001bb3db498b0_0;
S_000001bb3db3f6d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bb3db3ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bb3db4b930_0 .var "Read_data1", 31 0;
v000001bb3db4c0b0_0 .var "Read_data2", 31 0;
v000001bb3db4b250_0 .net "Read_reg1", 4 0, v000001bb3db62d70_0;  alias, 1 drivers
v000001bb3db4c6f0_0 .net "Read_reg2", 4 0, v000001bb3db625f0_0;  alias, 1 drivers
v000001bb3db4a490_0 .net "Write_data", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
v000001bb3db4aad0_0 .net "Write_en", 0 0, v000001bb3db64350_0;  alias, 1 drivers
v000001bb3db4cb50_0 .net "Write_reg", 4 0, v000001bb3db660b0_0;  alias, 1 drivers
v000001bb3db4b430_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db4cab0_0 .var/i "i", 31 0;
v000001bb3db4a3f0 .array "reg_file", 0 31, 31 0;
v000001bb3db4bed0_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
E_000001bb3dabaed0 .event posedge, v000001bb3db457b0_0;
S_000001bb3db3f540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bb3db3f6d0;
 .timescale 0 0;
v000001bb3db4ca10_0 .var/i "i", 31 0;
S_000001bb3db3f9f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bb3db594c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db594f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db59530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db59568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db595a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db595d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db59610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db59648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db59680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db596b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db596f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db59728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db59760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db59798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db597d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db59808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db59840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db59878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db598b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db598e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db59920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db59958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db59990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db599c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db59a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db4cdd0_0 .var "ID_INST", 31 0;
v000001bb3db4ce70_0 .var "ID_PC", 31 0;
v000001bb3db62cd0_0 .var "ID_opcode", 11 0;
v000001bb3db62eb0_0 .var "ID_rd_ind", 4 0;
v000001bb3db62d70_0 .var "ID_rs1_ind", 4 0;
v000001bb3db625f0_0 .var "ID_rs2_ind", 4 0;
v000001bb3db63810_0 .net "IF_FLUSH", 0 0, v000001bb3db485f0_0;  alias, 1 drivers
v000001bb3db63130_0 .net "IF_INST", 31 0, L_000001bb3db748a0;  alias, 1 drivers
v000001bb3db62ff0_0 .net "IF_PC", 31 0, v000001bb3db61e70_0;  alias, 1 drivers
v000001bb3db622d0_0 .net "clk", 0 0, L_000001bb3db74130;  1 drivers
v000001bb3db62f50_0 .net "if_id_Write", 0 0, v000001bb3db48d70_0;  alias, 1 drivers
v000001bb3db61b50_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
E_000001bb3dabb410 .event posedge, v000001bb3db322a0_0, v000001bb3db622d0_0;
S_000001bb3db3ed70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bb3db663d0_0 .net "EX1_PFC", 31 0, L_000001bb3db72db0;  alias, 1 drivers
v000001bb3db656b0_0 .net "EX2_PFC", 31 0, v000001bb3db43f40_0;  alias, 1 drivers
v000001bb3db66470_0 .net "ID_PFC", 31 0, L_000001bb3db6f1b0;  alias, 1 drivers
v000001bb3db66330_0 .net "PC_src", 2 0, L_000001bb3db6f070;  alias, 1 drivers
v000001bb3db64490_0 .net "PC_write", 0 0, v000001bb3db49d10_0;  alias, 1 drivers
L_000001bb3db90088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bb3db64670_0 .net/2u *"_ivl_0", 31 0, L_000001bb3db90088;  1 drivers
v000001bb3db65570_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db64990_0 .net "inst", 31 0, L_000001bb3db748a0;  alias, 1 drivers
v000001bb3db66790_0 .net "inst_mem_in", 31 0, v000001bb3db61e70_0;  alias, 1 drivers
v000001bb3db66650_0 .net "pc_reg_in", 31 0, L_000001bb3db75080;  1 drivers
v000001bb3db645d0_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
L_000001bb3db6fb10 .arith/sum 32, v000001bb3db61e70_0, L_000001bb3db90088;
S_000001bb3db40030 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bb3db3ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bb3db748a0 .functor BUFZ 32, L_000001bb3db70fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db620f0_0 .net "Data_Out", 31 0, L_000001bb3db748a0;  alias, 1 drivers
v000001bb3db634f0 .array "InstMem", 0 1023, 31 0;
v000001bb3db62190_0 .net *"_ivl_0", 31 0, L_000001bb3db70fb0;  1 drivers
v000001bb3db63ef0_0 .net *"_ivl_3", 9 0, L_000001bb3db70470;  1 drivers
v000001bb3db62e10_0 .net *"_ivl_4", 11 0, L_000001bb3db6ee90;  1 drivers
L_000001bb3db901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bb3db61d30_0 .net *"_ivl_7", 1 0, L_000001bb3db901a8;  1 drivers
v000001bb3db61dd0_0 .net "addr", 31 0, v000001bb3db61e70_0;  alias, 1 drivers
v000001bb3db633b0_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db629b0_0 .var/i "i", 31 0;
L_000001bb3db70fb0 .array/port v000001bb3db634f0, L_000001bb3db6ee90;
L_000001bb3db70470 .part v000001bb3db61e70_0, 0, 10;
L_000001bb3db6ee90 .concat [ 10 2 0 0], L_000001bb3db70470, L_000001bb3db901a8;
S_000001bb3db3fb80 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bb3db3ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bb3dabb3d0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bb3db63a90_0 .net "DataIn", 31 0, L_000001bb3db75080;  alias, 1 drivers
v000001bb3db61e70_0 .var "DataOut", 31 0;
v000001bb3db61f10_0 .net "PC_Write", 0 0, v000001bb3db49d10_0;  alias, 1 drivers
v000001bb3db63b30_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db62730_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
S_000001bb3db40350 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bb3db3ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bb3dabafd0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bb3dab1730 .functor NOT 1, L_000001bb3db70c90, C4<0>, C4<0>, C4<0>;
L_000001bb3dab1500 .functor NOT 1, L_000001bb3db70e70, C4<0>, C4<0>, C4<0>;
L_000001bb3dab15e0 .functor AND 1, L_000001bb3dab1730, L_000001bb3dab1500, C4<1>, C4<1>;
L_000001bb3da4e060 .functor NOT 1, L_000001bb3db70650, C4<0>, C4<0>, C4<0>;
L_000001bb3da4d260 .functor AND 1, L_000001bb3dab15e0, L_000001bb3da4e060, C4<1>, C4<1>;
L_000001bb3da4d960 .functor AND 32, L_000001bb3db6ead0, L_000001bb3db6fb10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3da4de30 .functor NOT 1, L_000001bb3db6ef30, C4<0>, C4<0>, C4<0>;
L_000001bb3db74b40 .functor NOT 1, L_000001bb3db70bf0, C4<0>, C4<0>, C4<0>;
L_000001bb3db75b70 .functor AND 1, L_000001bb3da4de30, L_000001bb3db74b40, C4<1>, C4<1>;
L_000001bb3db756a0 .functor AND 1, L_000001bb3db75b70, L_000001bb3db703d0, C4<1>, C4<1>;
L_000001bb3db749f0 .functor AND 32, L_000001bb3db6fbb0, L_000001bb3db6f1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db75710 .functor OR 32, L_000001bb3da4d960, L_000001bb3db749f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3db741a0 .functor NOT 1, L_000001bb3db70d30, C4<0>, C4<0>, C4<0>;
L_000001bb3db75be0 .functor AND 1, L_000001bb3db741a0, L_000001bb3db6fed0, C4<1>, C4<1>;
L_000001bb3db75a90 .functor NOT 1, L_000001bb3db6fa70, C4<0>, C4<0>, C4<0>;
L_000001bb3db74210 .functor AND 1, L_000001bb3db75be0, L_000001bb3db75a90, C4<1>, C4<1>;
L_000001bb3db74360 .functor AND 32, L_000001bb3db70dd0, v000001bb3db61e70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db74280 .functor OR 32, L_000001bb3db75710, L_000001bb3db74360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3db75860 .functor NOT 1, L_000001bb3db70f10, C4<0>, C4<0>, C4<0>;
L_000001bb3db74910 .functor AND 1, L_000001bb3db75860, L_000001bb3db6fc50, C4<1>, C4<1>;
L_000001bb3db74d00 .functor AND 1, L_000001bb3db74910, L_000001bb3db6fd90, C4<1>, C4<1>;
L_000001bb3db74050 .functor AND 32, L_000001bb3db6f250, L_000001bb3db72db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db74de0 .functor OR 32, L_000001bb3db74280, L_000001bb3db74050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb3db74c20 .functor NOT 1, L_000001bb3db6f890, C4<0>, C4<0>, C4<0>;
L_000001bb3db74590 .functor AND 1, L_000001bb3db70a10, L_000001bb3db74c20, C4<1>, C4<1>;
L_000001bb3db75780 .functor NOT 1, L_000001bb3db70790, C4<0>, C4<0>, C4<0>;
L_000001bb3db751d0 .functor AND 1, L_000001bb3db74590, L_000001bb3db75780, C4<1>, C4<1>;
L_000001bb3db758d0 .functor AND 32, L_000001bb3db6fcf0, v000001bb3db43f40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3db75080 .functor OR 32, L_000001bb3db74de0, L_000001bb3db758d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db62690_0 .net *"_ivl_1", 0 0, L_000001bb3db70c90;  1 drivers
v000001bb3db62410_0 .net *"_ivl_11", 0 0, L_000001bb3db70650;  1 drivers
v000001bb3db63590_0 .net *"_ivl_12", 0 0, L_000001bb3da4e060;  1 drivers
v000001bb3db63630_0 .net *"_ivl_14", 0 0, L_000001bb3da4d260;  1 drivers
v000001bb3db63bd0_0 .net *"_ivl_16", 31 0, L_000001bb3db6ead0;  1 drivers
v000001bb3db62910_0 .net *"_ivl_18", 31 0, L_000001bb3da4d960;  1 drivers
v000001bb3db61fb0_0 .net *"_ivl_2", 0 0, L_000001bb3dab1730;  1 drivers
v000001bb3db63c70_0 .net *"_ivl_21", 0 0, L_000001bb3db6ef30;  1 drivers
v000001bb3db62870_0 .net *"_ivl_22", 0 0, L_000001bb3da4de30;  1 drivers
v000001bb3db62050_0 .net *"_ivl_25", 0 0, L_000001bb3db70bf0;  1 drivers
v000001bb3db63310_0 .net *"_ivl_26", 0 0, L_000001bb3db74b40;  1 drivers
v000001bb3db62a50_0 .net *"_ivl_28", 0 0, L_000001bb3db75b70;  1 drivers
v000001bb3db624b0_0 .net *"_ivl_31", 0 0, L_000001bb3db703d0;  1 drivers
v000001bb3db63d10_0 .net *"_ivl_32", 0 0, L_000001bb3db756a0;  1 drivers
v000001bb3db62230_0 .net *"_ivl_34", 31 0, L_000001bb3db6fbb0;  1 drivers
v000001bb3db63db0_0 .net *"_ivl_36", 31 0, L_000001bb3db749f0;  1 drivers
v000001bb3db63e50_0 .net *"_ivl_38", 31 0, L_000001bb3db75710;  1 drivers
v000001bb3db63270_0 .net *"_ivl_41", 0 0, L_000001bb3db70d30;  1 drivers
v000001bb3db62af0_0 .net *"_ivl_42", 0 0, L_000001bb3db741a0;  1 drivers
v000001bb3db62550_0 .net *"_ivl_45", 0 0, L_000001bb3db6fed0;  1 drivers
v000001bb3db62370_0 .net *"_ivl_46", 0 0, L_000001bb3db75be0;  1 drivers
v000001bb3db639f0_0 .net *"_ivl_49", 0 0, L_000001bb3db6fa70;  1 drivers
v000001bb3db627d0_0 .net *"_ivl_5", 0 0, L_000001bb3db70e70;  1 drivers
v000001bb3db61bf0_0 .net *"_ivl_50", 0 0, L_000001bb3db75a90;  1 drivers
v000001bb3db636d0_0 .net *"_ivl_52", 0 0, L_000001bb3db74210;  1 drivers
v000001bb3db63f90_0 .net *"_ivl_54", 31 0, L_000001bb3db70dd0;  1 drivers
v000001bb3db62b90_0 .net *"_ivl_56", 31 0, L_000001bb3db74360;  1 drivers
v000001bb3db62c30_0 .net *"_ivl_58", 31 0, L_000001bb3db74280;  1 drivers
v000001bb3db64030_0 .net *"_ivl_6", 0 0, L_000001bb3dab1500;  1 drivers
v000001bb3db63090_0 .net *"_ivl_61", 0 0, L_000001bb3db70f10;  1 drivers
v000001bb3db63770_0 .net *"_ivl_62", 0 0, L_000001bb3db75860;  1 drivers
v000001bb3db640d0_0 .net *"_ivl_65", 0 0, L_000001bb3db6fc50;  1 drivers
v000001bb3db631d0_0 .net *"_ivl_66", 0 0, L_000001bb3db74910;  1 drivers
v000001bb3db63450_0 .net *"_ivl_69", 0 0, L_000001bb3db6fd90;  1 drivers
v000001bb3db638b0_0 .net *"_ivl_70", 0 0, L_000001bb3db74d00;  1 drivers
v000001bb3db63950_0 .net *"_ivl_72", 31 0, L_000001bb3db6f250;  1 drivers
v000001bb3db64170_0 .net *"_ivl_74", 31 0, L_000001bb3db74050;  1 drivers
v000001bb3db64210_0 .net *"_ivl_76", 31 0, L_000001bb3db74de0;  1 drivers
v000001bb3db61ab0_0 .net *"_ivl_79", 0 0, L_000001bb3db70a10;  1 drivers
v000001bb3db66290_0 .net *"_ivl_8", 0 0, L_000001bb3dab15e0;  1 drivers
v000001bb3db65610_0 .net *"_ivl_81", 0 0, L_000001bb3db6f890;  1 drivers
v000001bb3db65c50_0 .net *"_ivl_82", 0 0, L_000001bb3db74c20;  1 drivers
v000001bb3db64cb0_0 .net *"_ivl_84", 0 0, L_000001bb3db74590;  1 drivers
v000001bb3db648f0_0 .net *"_ivl_87", 0 0, L_000001bb3db70790;  1 drivers
v000001bb3db659d0_0 .net *"_ivl_88", 0 0, L_000001bb3db75780;  1 drivers
v000001bb3db64a30_0 .net *"_ivl_90", 0 0, L_000001bb3db751d0;  1 drivers
v000001bb3db64df0_0 .net *"_ivl_92", 31 0, L_000001bb3db6fcf0;  1 drivers
v000001bb3db64530_0 .net *"_ivl_94", 31 0, L_000001bb3db758d0;  1 drivers
v000001bb3db66150_0 .net "ina", 31 0, L_000001bb3db6fb10;  1 drivers
v000001bb3db65930_0 .net "inb", 31 0, L_000001bb3db6f1b0;  alias, 1 drivers
v000001bb3db651b0_0 .net "inc", 31 0, v000001bb3db61e70_0;  alias, 1 drivers
v000001bb3db66510_0 .net "ind", 31 0, L_000001bb3db72db0;  alias, 1 drivers
v000001bb3db65a70_0 .net "ine", 31 0, v000001bb3db43f40_0;  alias, 1 drivers
L_000001bb3db900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db65b10_0 .net "inf", 31 0, L_000001bb3db900d0;  1 drivers
L_000001bb3db90118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db65bb0_0 .net "ing", 31 0, L_000001bb3db90118;  1 drivers
L_000001bb3db90160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb3db65750_0 .net "inh", 31 0, L_000001bb3db90160;  1 drivers
v000001bb3db665b0_0 .net "out", 31 0, L_000001bb3db75080;  alias, 1 drivers
v000001bb3db64c10_0 .net "sel", 2 0, L_000001bb3db6f070;  alias, 1 drivers
L_000001bb3db70c90 .part L_000001bb3db6f070, 2, 1;
L_000001bb3db70e70 .part L_000001bb3db6f070, 1, 1;
L_000001bb3db70650 .part L_000001bb3db6f070, 0, 1;
LS_000001bb3db6ead0_0_0 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_4 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_8 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_12 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_16 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_20 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_24 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_0_28 .concat [ 1 1 1 1], L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260, L_000001bb3da4d260;
LS_000001bb3db6ead0_1_0 .concat [ 4 4 4 4], LS_000001bb3db6ead0_0_0, LS_000001bb3db6ead0_0_4, LS_000001bb3db6ead0_0_8, LS_000001bb3db6ead0_0_12;
LS_000001bb3db6ead0_1_4 .concat [ 4 4 4 4], LS_000001bb3db6ead0_0_16, LS_000001bb3db6ead0_0_20, LS_000001bb3db6ead0_0_24, LS_000001bb3db6ead0_0_28;
L_000001bb3db6ead0 .concat [ 16 16 0 0], LS_000001bb3db6ead0_1_0, LS_000001bb3db6ead0_1_4;
L_000001bb3db6ef30 .part L_000001bb3db6f070, 2, 1;
L_000001bb3db70bf0 .part L_000001bb3db6f070, 1, 1;
L_000001bb3db703d0 .part L_000001bb3db6f070, 0, 1;
LS_000001bb3db6fbb0_0_0 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_4 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_8 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_12 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_16 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_20 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_24 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_0_28 .concat [ 1 1 1 1], L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0, L_000001bb3db756a0;
LS_000001bb3db6fbb0_1_0 .concat [ 4 4 4 4], LS_000001bb3db6fbb0_0_0, LS_000001bb3db6fbb0_0_4, LS_000001bb3db6fbb0_0_8, LS_000001bb3db6fbb0_0_12;
LS_000001bb3db6fbb0_1_4 .concat [ 4 4 4 4], LS_000001bb3db6fbb0_0_16, LS_000001bb3db6fbb0_0_20, LS_000001bb3db6fbb0_0_24, LS_000001bb3db6fbb0_0_28;
L_000001bb3db6fbb0 .concat [ 16 16 0 0], LS_000001bb3db6fbb0_1_0, LS_000001bb3db6fbb0_1_4;
L_000001bb3db70d30 .part L_000001bb3db6f070, 2, 1;
L_000001bb3db6fed0 .part L_000001bb3db6f070, 1, 1;
L_000001bb3db6fa70 .part L_000001bb3db6f070, 0, 1;
LS_000001bb3db70dd0_0_0 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_4 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_8 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_12 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_16 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_20 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_24 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_0_28 .concat [ 1 1 1 1], L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210, L_000001bb3db74210;
LS_000001bb3db70dd0_1_0 .concat [ 4 4 4 4], LS_000001bb3db70dd0_0_0, LS_000001bb3db70dd0_0_4, LS_000001bb3db70dd0_0_8, LS_000001bb3db70dd0_0_12;
LS_000001bb3db70dd0_1_4 .concat [ 4 4 4 4], LS_000001bb3db70dd0_0_16, LS_000001bb3db70dd0_0_20, LS_000001bb3db70dd0_0_24, LS_000001bb3db70dd0_0_28;
L_000001bb3db70dd0 .concat [ 16 16 0 0], LS_000001bb3db70dd0_1_0, LS_000001bb3db70dd0_1_4;
L_000001bb3db70f10 .part L_000001bb3db6f070, 2, 1;
L_000001bb3db6fc50 .part L_000001bb3db6f070, 1, 1;
L_000001bb3db6fd90 .part L_000001bb3db6f070, 0, 1;
LS_000001bb3db6f250_0_0 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_4 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_8 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_12 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_16 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_20 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_24 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_0_28 .concat [ 1 1 1 1], L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00, L_000001bb3db74d00;
LS_000001bb3db6f250_1_0 .concat [ 4 4 4 4], LS_000001bb3db6f250_0_0, LS_000001bb3db6f250_0_4, LS_000001bb3db6f250_0_8, LS_000001bb3db6f250_0_12;
LS_000001bb3db6f250_1_4 .concat [ 4 4 4 4], LS_000001bb3db6f250_0_16, LS_000001bb3db6f250_0_20, LS_000001bb3db6f250_0_24, LS_000001bb3db6f250_0_28;
L_000001bb3db6f250 .concat [ 16 16 0 0], LS_000001bb3db6f250_1_0, LS_000001bb3db6f250_1_4;
L_000001bb3db70a10 .part L_000001bb3db6f070, 2, 1;
L_000001bb3db6f890 .part L_000001bb3db6f070, 1, 1;
L_000001bb3db70790 .part L_000001bb3db6f070, 0, 1;
LS_000001bb3db6fcf0_0_0 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_4 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_8 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_12 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_16 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_20 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_24 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_0_28 .concat [ 1 1 1 1], L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0, L_000001bb3db751d0;
LS_000001bb3db6fcf0_1_0 .concat [ 4 4 4 4], LS_000001bb3db6fcf0_0_0, LS_000001bb3db6fcf0_0_4, LS_000001bb3db6fcf0_0_8, LS_000001bb3db6fcf0_0_12;
LS_000001bb3db6fcf0_1_4 .concat [ 4 4 4 4], LS_000001bb3db6fcf0_0_16, LS_000001bb3db6fcf0_0_20, LS_000001bb3db6fcf0_0_24, LS_000001bb3db6fcf0_0_28;
L_000001bb3db6fcf0 .concat [ 16 16 0 0], LS_000001bb3db6fcf0_1_0, LS_000001bb3db6fcf0_1_4;
S_000001bb3db404e0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bb3db657f0_0 .net "Write_Data", 31 0, v000001bb3db32b60_0;  alias, 1 drivers
v000001bb3db66010_0 .net "addr", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db666f0_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db64850_0 .net "mem_out", 31 0, v000001bb3db65070_0;  alias, 1 drivers
v000001bb3db654d0_0 .net "mem_read", 0 0, v000001bb3db32660_0;  alias, 1 drivers
v000001bb3db65e30_0 .net "mem_write", 0 0, v000001bb3db33600_0;  alias, 1 drivers
S_000001bb3db401c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bb3db404e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bb3db647b0 .array "DataMem", 1023 0, 31 0;
v000001bb3db661f0_0 .net "Data_In", 31 0, v000001bb3db32b60_0;  alias, 1 drivers
v000001bb3db65070_0 .var "Data_Out", 31 0;
v000001bb3db64f30_0 .net "Write_en", 0 0, v000001bb3db33600_0;  alias, 1 drivers
v000001bb3db64ad0_0 .net "addr", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db64710_0 .net "clk", 0 0, L_000001bb3dab0a10;  alias, 1 drivers
v000001bb3db65f70_0 .var/i "i", 31 0;
S_000001bb3db3f220 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bb3db6ba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb3db6baa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb3db6bae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb3db6bb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb3db6bb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb3db6bb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb3db6bbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb3db6bbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb3db6bc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb3db6bc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb3db6bca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb3db6bcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb3db6bd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb3db6bd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb3db6bd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb3db6bdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb3db6bdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb3db6be28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb3db6be60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb3db6be98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb3db6bed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb3db6bf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb3db6bf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb3db6bf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb3db6bfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb3db66830_0 .net "MEM_ALU_OUT", 31 0, v000001bb3db332e0_0;  alias, 1 drivers
v000001bb3db643f0_0 .net "MEM_Data_mem_out", 31 0, v000001bb3db65070_0;  alias, 1 drivers
v000001bb3db65cf0_0 .net "MEM_memread", 0 0, v000001bb3db32660_0;  alias, 1 drivers
v000001bb3db668d0_0 .net "MEM_opcode", 11 0, v000001bb3db31bc0_0;  alias, 1 drivers
v000001bb3db64b70_0 .net "MEM_rd_ind", 4 0, v000001bb3db31f80_0;  alias, 1 drivers
v000001bb3db64e90_0 .net "MEM_rd_indzero", 0 0, v000001bb3db32840_0;  alias, 1 drivers
v000001bb3db66970_0 .net "MEM_regwrite", 0 0, v000001bb3db32d40_0;  alias, 1 drivers
v000001bb3db66a10_0 .var "WB_ALU_OUT", 31 0;
v000001bb3db642b0_0 .var "WB_Data_mem_out", 31 0;
v000001bb3db65890_0 .var "WB_memread", 0 0;
v000001bb3db660b0_0 .var "WB_rd_ind", 4 0;
v000001bb3db64d50_0 .var "WB_rd_indzero", 0 0;
v000001bb3db64350_0 .var "WB_regwrite", 0 0;
v000001bb3db64fd0_0 .net "clk", 0 0, L_000001bb3dbdbb60;  1 drivers
v000001bb3db65d90_0 .var "hlt", 0 0;
v000001bb3db65ed0_0 .net "rst", 0 0, v000001bb3db6c5f0_0;  alias, 1 drivers
E_000001bb3dabb0d0 .event posedge, v000001bb3db322a0_0, v000001bb3db64fd0_0;
S_000001bb3db3f3b0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001bb3d8b9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bb3dbdbbd0 .functor AND 32, v000001bb3db642b0_0, L_000001bb3dbe84e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbdbcb0 .functor NOT 1, v000001bb3db65890_0, C4<0>, C4<0>, C4<0>;
L_000001bb3dbdbd90 .functor AND 32, v000001bb3db66a10_0, L_000001bb3dbe7400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb3dbfb300 .functor OR 32, L_000001bb3dbdbbd0, L_000001bb3dbdbd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb3db65110_0 .net "Write_Data_RegFile", 31 0, L_000001bb3dbfb300;  alias, 1 drivers
v000001bb3db65250_0 .net *"_ivl_0", 31 0, L_000001bb3dbe84e0;  1 drivers
v000001bb3db652f0_0 .net *"_ivl_2", 31 0, L_000001bb3dbdbbd0;  1 drivers
v000001bb3db65390_0 .net *"_ivl_4", 0 0, L_000001bb3dbdbcb0;  1 drivers
v000001bb3db65430_0 .net *"_ivl_6", 31 0, L_000001bb3dbe7400;  1 drivers
v000001bb3db66b50_0 .net *"_ivl_8", 31 0, L_000001bb3dbdbd90;  1 drivers
v000001bb3db66bf0_0 .net "alu_out", 31 0, v000001bb3db66a10_0;  alias, 1 drivers
v000001bb3db681d0_0 .net "mem_out", 31 0, v000001bb3db642b0_0;  alias, 1 drivers
v000001bb3db69170_0 .net "mem_read", 0 0, v000001bb3db65890_0;  alias, 1 drivers
LS_000001bb3dbe84e0_0_0 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_4 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_8 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_12 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_16 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_20 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_24 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_0_28 .concat [ 1 1 1 1], v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0, v000001bb3db65890_0;
LS_000001bb3dbe84e0_1_0 .concat [ 4 4 4 4], LS_000001bb3dbe84e0_0_0, LS_000001bb3dbe84e0_0_4, LS_000001bb3dbe84e0_0_8, LS_000001bb3dbe84e0_0_12;
LS_000001bb3dbe84e0_1_4 .concat [ 4 4 4 4], LS_000001bb3dbe84e0_0_16, LS_000001bb3dbe84e0_0_20, LS_000001bb3dbe84e0_0_24, LS_000001bb3dbe84e0_0_28;
L_000001bb3dbe84e0 .concat [ 16 16 0 0], LS_000001bb3dbe84e0_1_0, LS_000001bb3dbe84e0_1_4;
LS_000001bb3dbe7400_0_0 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_4 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_8 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_12 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_16 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_20 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_24 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_0_28 .concat [ 1 1 1 1], L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0, L_000001bb3dbdbcb0;
LS_000001bb3dbe7400_1_0 .concat [ 4 4 4 4], LS_000001bb3dbe7400_0_0, LS_000001bb3dbe7400_0_4, LS_000001bb3dbe7400_0_8, LS_000001bb3dbe7400_0_12;
LS_000001bb3dbe7400_1_4 .concat [ 4 4 4 4], LS_000001bb3dbe7400_0_16, LS_000001bb3dbe7400_0_20, LS_000001bb3dbe7400_0_24, LS_000001bb3dbe7400_0_28;
L_000001bb3dbe7400 .concat [ 16 16 0 0], LS_000001bb3dbe7400_1_0, LS_000001bb3dbe7400_1_4;
    .scope S_000001bb3db3fb80;
T_0 ;
    %wait E_000001bb3dabae50;
    %load/vec4 v000001bb3db62730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bb3db61e70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bb3db61f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bb3db63a90_0;
    %assign/vec4 v000001bb3db61e70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bb3db40030;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb3db629b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bb3db629b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bb3db629b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %load/vec4 v000001bb3db629b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb3db629b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 538116098, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 41220130, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 65013802, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 270532625, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 2389180416, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 576913407, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db634f0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bb3db3f9f0;
T_2 ;
    %wait E_000001bb3dabb410;
    %load/vec4 v000001bb3db61b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bb3db4ce70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db4cdd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db62eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db625f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db62d70_0, 0;
    %assign/vec4 v000001bb3db62cd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bb3db62f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bb3db63810_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bb3db4ce70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db4cdd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db62eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db625f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db62d70_0, 0;
    %assign/vec4 v000001bb3db62cd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bb3db62f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bb3db63130_0;
    %assign/vec4 v000001bb3db4cdd0_0, 0;
    %load/vec4 v000001bb3db62ff0_0;
    %assign/vec4 v000001bb3db4ce70_0, 0;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bb3db625f0_0, 0;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bb3db62cd0_0, 4, 5;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bb3db62cd0_0, 4, 5;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bb3db63130_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bb3db62d70_0, 0;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bb3db62eb0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bb3db62eb0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bb3db63130_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bb3db62eb0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bb3db3f6d0;
T_3 ;
    %wait E_000001bb3dabae50;
    %load/vec4 v000001bb3db4bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb3db4cab0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bb3db4cab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bb3db4cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db4a3f0, 0, 4;
    %load/vec4 v000001bb3db4cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb3db4cab0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bb3db4cb50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bb3db4aad0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bb3db4a490_0;
    %load/vec4 v000001bb3db4cb50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db4a3f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db4a3f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bb3db3f6d0;
T_4 ;
    %wait E_000001bb3dabaed0;
    %load/vec4 v000001bb3db4cb50_0;
    %load/vec4 v000001bb3db4b250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bb3db4cb50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bb3db4aad0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bb3db4a490_0;
    %assign/vec4 v000001bb3db4b930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bb3db4b250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bb3db4a3f0, 4;
    %assign/vec4 v000001bb3db4b930_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bb3db3f6d0;
T_5 ;
    %wait E_000001bb3dabaed0;
    %load/vec4 v000001bb3db4cb50_0;
    %load/vec4 v000001bb3db4c6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bb3db4cb50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bb3db4aad0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bb3db4a490_0;
    %assign/vec4 v000001bb3db4c0b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bb3db4c6f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bb3db4a3f0, 4;
    %assign/vec4 v000001bb3db4c0b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bb3db3f6d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bb3db3f540;
    %jmp t_0;
    .scope S_000001bb3db3f540;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb3db4ca10_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bb3db4ca10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bb3db4ca10_0;
    %ix/getv/s 4, v000001bb3db4ca10_0;
    %load/vec4a v000001bb3db4a3f0, 4;
    %ix/getv/s 4, v000001bb3db4ca10_0;
    %load/vec4a v000001bb3db4a3f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bb3db4ca10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb3db4ca10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bb3db3f6d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bb3db3fea0;
T_7 ;
    %wait E_000001bb3daba950;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb3db49450_0, 0, 32;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bb3db498b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bb3db49450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bb3db498b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bb3db49450_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db49b30_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001bb3db498b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bb3db498b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bb3db49450_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bb3db3ef00;
T_8 ;
    %wait E_000001bb3dabae50;
    %load/vec4 v000001bb3db46070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bb3db47010_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb3db47010_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bb3db46110_0;
    %load/vec4 v000001bb3db47150_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bb3db46110_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bb3db3ef00;
T_9 ;
    %wait E_000001bb3dabae50;
    %load/vec4 v000001bb3db46070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db46a70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bb3db455d0_0;
    %assign/vec4 v000001bb3db46a70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bb3db3f090;
T_10 ;
    %wait E_000001bb3dabae90;
    %load/vec4 v000001bb3db489b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db49d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db48d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db485f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db45490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db47290_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bb3db46bb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bb3db470b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bb3db45530_0;
    %load/vec4 v000001bb3db46430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bb3db473d0_0;
    %load/vec4 v000001bb3db46430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bb3db453f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bb3db464d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bb3db45530_0;
    %load/vec4 v000001bb3db471f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bb3db473d0_0;
    %load/vec4 v000001bb3db471f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db49d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db48d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db485f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db45490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db47290_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bb3db47330_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db49d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db48d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db45490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db47290_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db49d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb3db48d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db45490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db47290_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bb3db3e8c0;
T_11 ;
    %wait E_000001bb3dabb890;
    %load/vec4 v000001bb3db42500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bb3db41380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db41b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db41ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db40c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db421e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db42820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db41ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db40b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db417e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db42320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db408e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db42f00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db41ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db41740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db41920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db41560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db42e60_0, 0;
    %assign/vec4 v000001bb3db41880_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bb3db40d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bb3db41060_0;
    %assign/vec4 v000001bb3db41880_0, 0;
    %load/vec4 v000001bb3db42140_0;
    %assign/vec4 v000001bb3db42e60_0, 0;
    %load/vec4 v000001bb3db412e0_0;
    %assign/vec4 v000001bb3db41560_0, 0;
    %load/vec4 v000001bb3db42aa0_0;
    %assign/vec4 v000001bb3db41920_0, 0;
    %load/vec4 v000001bb3db40ca0_0;
    %assign/vec4 v000001bb3db41740_0, 0;
    %load/vec4 v000001bb3db411a0_0;
    %assign/vec4 v000001bb3db41ce0_0, 0;
    %load/vec4 v000001bb3db423c0_0;
    %assign/vec4 v000001bb3db42f00_0, 0;
    %load/vec4 v000001bb3db41100_0;
    %assign/vec4 v000001bb3db408e0_0, 0;
    %load/vec4 v000001bb3db414c0_0;
    %assign/vec4 v000001bb3db42320_0, 0;
    %load/vec4 v000001bb3db42b40_0;
    %assign/vec4 v000001bb3db417e0_0, 0;
    %load/vec4 v000001bb3db40de0_0;
    %assign/vec4 v000001bb3db40b60_0, 0;
    %load/vec4 v000001bb3db42a00_0;
    %assign/vec4 v000001bb3db41ba0_0, 0;
    %load/vec4 v000001bb3db42960_0;
    %assign/vec4 v000001bb3db42820_0, 0;
    %load/vec4 v000001bb3db42280_0;
    %assign/vec4 v000001bb3db421e0_0, 0;
    %load/vec4 v000001bb3db41d80_0;
    %assign/vec4 v000001bb3db43040_0, 0;
    %load/vec4 v000001bb3db40fc0_0;
    %assign/vec4 v000001bb3db40c00_0, 0;
    %load/vec4 v000001bb3db41240_0;
    %assign/vec4 v000001bb3db41ec0_0, 0;
    %load/vec4 v000001bb3db40e80_0;
    %assign/vec4 v000001bb3db41b00_0, 0;
    %load/vec4 v000001bb3db42d20_0;
    %assign/vec4 v000001bb3db41380_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bb3db41380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db41b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db41ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db40c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db421e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db42820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db41ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db40b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db417e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db42320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db408e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db42f00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db41ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db41740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db41920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db41560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db42e60_0, 0;
    %assign/vec4 v000001bb3db41880_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bb3db3ebe0;
T_12 ;
    %wait E_000001bb3dabac90;
    %load/vec4 v000001bb3db467f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bb3db44620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db43f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db43860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db443a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db44440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db439a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db44120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db441c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db43fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db432c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db43c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db43400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db44080_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bb3db446c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db430e0_0, 0;
    %assign/vec4 v000001bb3db43b80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bb3db46cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bb3db41600_0;
    %assign/vec4 v000001bb3db43b80_0, 0;
    %load/vec4 v000001bb3db41420_0;
    %assign/vec4 v000001bb3db430e0_0, 0;
    %load/vec4 v000001bb3db444e0_0;
    %assign/vec4 v000001bb3db446c0_0, 0;
    %load/vec4 v000001bb3db43180_0;
    %assign/vec4 v000001bb3db44080_0, 0;
    %load/vec4 v000001bb3db43ea0_0;
    %assign/vec4 v000001bb3db43400_0, 0;
    %load/vec4 v000001bb3db435e0_0;
    %assign/vec4 v000001bb3db43c20_0, 0;
    %load/vec4 v000001bb3db425a0_0;
    %assign/vec4 v000001bb3db432c0_0, 0;
    %load/vec4 v000001bb3db44580_0;
    %assign/vec4 v000001bb3db43fe0_0, 0;
    %load/vec4 v000001bb3db44760_0;
    %assign/vec4 v000001bb3db441c0_0, 0;
    %load/vec4 v000001bb3db44300_0;
    %assign/vec4 v000001bb3db44120_0, 0;
    %load/vec4 v000001bb3db43720_0;
    %assign/vec4 v000001bb3db43cc0_0, 0;
    %load/vec4 v000001bb3db437c0_0;
    %assign/vec4 v000001bb3db439a0_0, 0;
    %load/vec4 v000001bb3db434a0_0;
    %assign/vec4 v000001bb3db43360_0, 0;
    %load/vec4 v000001bb3db43540_0;
    %assign/vec4 v000001bb3db44440_0, 0;
    %load/vec4 v000001bb3db43680_0;
    %assign/vec4 v000001bb3db443a0_0, 0;
    %load/vec4 v000001bb3db43a40_0;
    %assign/vec4 v000001bb3db43220_0, 0;
    %load/vec4 v000001bb3db43e00_0;
    %assign/vec4 v000001bb3db43d60_0, 0;
    %load/vec4 v000001bb3db44260_0;
    %assign/vec4 v000001bb3db43900_0, 0;
    %load/vec4 v000001bb3db426e0_0;
    %assign/vec4 v000001bb3db43860_0, 0;
    %load/vec4 v000001bb3db42640_0;
    %assign/vec4 v000001bb3db43f40_0, 0;
    %load/vec4 v000001bb3db43ae0_0;
    %assign/vec4 v000001bb3db44620_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bb3db44620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db43f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db43860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db443a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db44440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db439a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db43cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db44120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db441c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db43fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db432c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db43c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db43400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db44080_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bb3db446c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db430e0_0, 0;
    %assign/vec4 v000001bb3db43b80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bb3d8eca50;
T_13 ;
    %wait E_000001bb3dabb7d0;
    %load/vec4 v000001bb3db35450_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bb3db36670_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bb3d8ec8c0;
T_14 ;
    %wait E_000001bb3dabad10;
    %load/vec4 v000001bb3db35950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bb3db36710_0;
    %pad/u 33;
    %load/vec4 v000001bb3db35c70_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %assign/vec4 v000001bb3db37390_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bb3db36710_0;
    %pad/u 33;
    %load/vec4 v000001bb3db35c70_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %assign/vec4 v000001bb3db37390_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bb3db36710_0;
    %pad/u 33;
    %load/vec4 v000001bb3db35c70_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %assign/vec4 v000001bb3db37390_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bb3db36710_0;
    %pad/u 33;
    %load/vec4 v000001bb3db35c70_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %assign/vec4 v000001bb3db37390_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bb3db36710_0;
    %pad/u 33;
    %load/vec4 v000001bb3db35c70_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %assign/vec4 v000001bb3db37390_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bb3db36710_0;
    %pad/u 33;
    %load/vec4 v000001bb3db35c70_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %assign/vec4 v000001bb3db37390_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bb3db35c70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bb3db37390_0;
    %load/vec4 v000001bb3db35c70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bb3db36710_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bb3db35c70_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bb3db35c70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bb3db37390_0, 0;
    %load/vec4 v000001bb3db36710_0;
    %ix/getv 4, v000001bb3db35c70_0;
    %shiftl 4;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bb3db35c70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bb3db37390_0;
    %load/vec4 v000001bb3db35c70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bb3db36710_0;
    %load/vec4 v000001bb3db35c70_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bb3db35c70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bb3db37390_0, 0;
    %load/vec4 v000001bb3db36710_0;
    %ix/getv 4, v000001bb3db35c70_0;
    %shiftr 4;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db37390_0, 0;
    %load/vec4 v000001bb3db36710_0;
    %load/vec4 v000001bb3db35c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb3db37390_0, 0;
    %load/vec4 v000001bb3db35c70_0;
    %load/vec4 v000001bb3db36710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bb3db365d0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bb3d9869c0;
T_15 ;
    %wait E_000001bb3dabb490;
    %load/vec4 v000001bb3db322a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bb3db32840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db32d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db33600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db32660_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bb3db31bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db31f80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db32b60_0, 0;
    %assign/vec4 v000001bb3db332e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bb3da55f50_0;
    %assign/vec4 v000001bb3db332e0_0, 0;
    %load/vec4 v000001bb3db32e80_0;
    %assign/vec4 v000001bb3db32b60_0, 0;
    %load/vec4 v000001bb3db33420_0;
    %assign/vec4 v000001bb3db31f80_0, 0;
    %load/vec4 v000001bb3da3f890_0;
    %assign/vec4 v000001bb3db31bc0_0, 0;
    %load/vec4 v000001bb3da55ff0_0;
    %assign/vec4 v000001bb3db32660_0, 0;
    %load/vec4 v000001bb3da400b0_0;
    %assign/vec4 v000001bb3db33600_0, 0;
    %load/vec4 v000001bb3db31da0_0;
    %assign/vec4 v000001bb3db32d40_0, 0;
    %load/vec4 v000001bb3db32020_0;
    %assign/vec4 v000001bb3db32840_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bb3db401c0;
T_16 ;
    %wait E_000001bb3dabaed0;
    %load/vec4 v000001bb3db64f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bb3db661f0_0;
    %load/vec4 v000001bb3db64ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bb3db401c0;
T_17 ;
    %wait E_000001bb3dabaed0;
    %load/vec4 v000001bb3db64ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bb3db647b0, 4;
    %assign/vec4 v000001bb3db65070_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bb3db401c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb3db65f70_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bb3db65f70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bb3db65f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %load/vec4 v000001bb3db65f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb3db65f70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb3db647b0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001bb3db401c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb3db65f70_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bb3db65f70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bb3db65f70_0;
    %load/vec4a v000001bb3db647b0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bb3db65f70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bb3db65f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb3db65f70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bb3db3f220;
T_20 ;
    %wait E_000001bb3dabb0d0;
    %load/vec4 v000001bb3db65ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bb3db64d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db65d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb3db65890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb3db660b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb3db642b0_0, 0;
    %assign/vec4 v000001bb3db66a10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bb3db66830_0;
    %assign/vec4 v000001bb3db66a10_0, 0;
    %load/vec4 v000001bb3db643f0_0;
    %assign/vec4 v000001bb3db642b0_0, 0;
    %load/vec4 v000001bb3db65cf0_0;
    %assign/vec4 v000001bb3db65890_0, 0;
    %load/vec4 v000001bb3db64b70_0;
    %assign/vec4 v000001bb3db660b0_0, 0;
    %load/vec4 v000001bb3db66970_0;
    %assign/vec4 v000001bb3db64350_0, 0;
    %load/vec4 v000001bb3db64e90_0;
    %assign/vec4 v000001bb3db64d50_0, 0;
    %load/vec4 v000001bb3db668d0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bb3db65d90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bb3d8b9f80;
T_21 ;
    %wait E_000001bb3dabab50;
    %load/vec4 v000001bb3db6e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bb3db6c690_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bb3db6c690_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bb3db6c690_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bb3dadbb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb3db6c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb3db6c5f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bb3dadbb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bb3db6c0f0_0;
    %inv;
    %assign/vec4 v000001bb3db6c0f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bb3dadbb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb3db6c5f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb3db6c5f0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bb3db6c050_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
