# Verilog simulation files
*.vvp
*.vcd
*.out

# Temporary files
*.swp
*.swo
*~

# OS files
.DS_Store
Thumbs.db

# IDE files
.vscode/
.idea/

# Python cache
__pycache__/
*.pyc

# Log files
*.log

