############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode m_axi -depth 1 "axi_interfaces" d_o
set_directive_interface -mode s_axilite "axi_interfaces" d_o
set_directive_interface -mode m_axi -depth 1 "axi_interfaces" d_i
set_directive_interface -mode s_axilite "axi_interfaces" d_i
set_directive_interface -mode s_axilite "axi_interfaces"
