

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_last_copy_t'
================================================================
* Date:           Sun May 14 17:33:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_copy_t  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln7"   --->   Operation 12 'read' 'trunc_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln269_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln269"   --->   Operation 13 'read' 'zext_ln269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tt"   --->   Operation 14 'read' 'tt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add351_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add351"   --->   Operation 15 'read' 'add351_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln269_cast = zext i35 %zext_ln269_read"   --->   Operation 16 'zext' 'zext_ln269_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 2048, void @empty_0, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body354"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_6 = load i32 %i" [src/runge_kutta_45.cpp:270]   --->   Operation 20 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln269 = icmp_eq  i32 %i_6, i32 %add351_read" [src/runge_kutta_45.cpp:269]   --->   Operation 23 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%add_ln269 = add i32 %i_6, i32 1" [src/runge_kutta_45.cpp:269]   --->   Operation 24 'add' 'add_ln269' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %for.body354.split_ifconv, void %for.end363.loopexit.exitStub" [src/runge_kutta_45.cpp:269]   --->   Operation 25 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_7_cast131 = zext i32 %i_6" [src/runge_kutta_45.cpp:270]   --->   Operation 26 'zext' 'i_7_cast131' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i80 %tt_loc_V, i64 0, i64 %i_7_cast131"   --->   Operation 27 'getelementptr' 'tt_loc_V_addr' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 28 'load' 'p_Val2_s' <Predicate = (!icmp_ln269)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i_6, i3 0" [src/runge_kutta_45.cpp:270]   --->   Operation 29 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln270_2 = zext i35 %shl_ln6" [src/runge_kutta_45.cpp:270]   --->   Operation 30 'zext' 'zext_ln270_2' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %i_6" [src/runge_kutta_45.cpp:270]   --->   Operation 31 'trunc' 'trunc_ln270' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln270_2 = add i64 %zext_ln270_2, i64 %tt_read" [src/runge_kutta_45.cpp:270]   --->   Operation 32 'add' 'add_ln270_2' <Predicate = (!icmp_ln269)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln270 = add i64 %add_ln270_2, i64 %zext_ln269_cast" [src/runge_kutta_45.cpp:270]   --->   Operation 33 'add' 'add_ln270' <Predicate = (!icmp_ln269)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln270, i32 6, i32 63" [src/runge_kutta_45.cpp:270]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln269 = store i32 %add_ln269, i32 %i" [src/runge_kutta_45.cpp:269]   --->   Operation 35 'store' 'store_ln269' <Predicate = (!icmp_ln269)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (2.95ns)   --->   "%icmp_ln1086 = icmp_eq  i80 %p_Val2_s, i80 0"   --->   Operation 37 'icmp' 'icmp_ln1086' <Predicate = true> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %p_Val2_s, i32 79"   --->   Operation 38 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.97ns)   --->   "%tmp_V = sub i80 0, i80 %p_Val2_s"   --->   Operation 39 'sub' 'tmp_V' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.04ns)   --->   "%tmp_V_4 = select i1 %p_Result_16, i80 %tmp_V, i80 %p_Val2_s"   --->   Operation 40 'select' 'tmp_V_4' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i80.i32.i32, i80 %tmp_V_4, i32 16, i32 79"   --->   Operation 41 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 42 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_s"   --->   Operation 43 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 44 'icmp' 'hitNonZero' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i80 %tmp_V_4"   --->   Operation 45 'trunc' 'trunc_ln1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %trunc_ln1267, i48 281474976710655"   --->   Operation 46 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_17, i1 1"   --->   Operation 47 'ctlz' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_5"   --->   Operation 48 'trunc' 'trunc_ln1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%NZeros_4 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 49 'add' 'NZeros_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%NZeros_6 = select i1 %hitNonZero, i32 %NZeros_4, i32 %NZeros"   --->   Operation 50 'select' 'NZeros_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 80, i32 %NZeros_6"   --->   Operation 51 'sub' 'sub_ln1095' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 52 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 54 'icmp' 'icmp_ln1097' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 55 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 6, i7 %trunc_ln1098"   --->   Operation 56 'sub' 'sub_ln1098' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 57 'zext' 'zext_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i80 1208925819614629174706175, i80 %zext_ln1098"   --->   Operation 58 'lshr' 'lshr_ln1098' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i80 %tmp_V_4, i80 %lshr_ln1098"   --->   Operation 59 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.04ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i80 %p_Result_s, i80 0"   --->   Operation 60 'icmp' 'icmp_ln1098' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 61 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 62 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%xor_ln1100 = xor i1 %tmp_3, i1 1"   --->   Operation 63 'xor' 'xor_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %tmp_V_4, i32 %lsb_index"   --->   Operation 64 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%and_ln1100 = and i1 %p_Result_13, i1 %xor_ln1100"   --->   Operation 65 'and' 'and_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 66 'or' 'or_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1100_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 67 'bitconcatenate' 'or_ln1100_2' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 68 'icmp' 'icmp_ln1105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 69 'add' 'add_ln1105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 70 'zext' 'zext_ln1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln1105 = lshr i80 %tmp_V_4, i80 %zext_ln1105"   --->   Operation 71 'lshr' 'lshr_ln1105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 72 'sub' 'sub_ln1106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 73 'zext' 'zext_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln1106 = shl i80 %tmp_V_4, i80 %zext_ln1106"   --->   Operation 74 'shl' 'shl_ln1106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106 = trunc i80 %lshr_ln1105"   --->   Operation 75 'trunc' 'trunc_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106_2 = trunc i80 %shl_ln1106"   --->   Operation 76 'trunc' 'trunc_ln1106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_2"   --->   Operation 77 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1112 = zext i2 %or_ln1100_2"   --->   Operation 78 'zext' 'zext_ln1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (4.65ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln1112"   --->   Operation 79 'add' 'm_5' <Predicate = true> <Delay = 4.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 80 'partselect' 'm_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%zext_ln1113 = zext i63 %m_8"   --->   Operation 81 'zext' 'zext_ln1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 82 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_14, i11 1023, i11 1022"   --->   Operation 83 'select' 'select_ln1094' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_6"   --->   Operation 84 'trunc' 'trunc_ln1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 20, i11 %trunc_ln1094"   --->   Operation 85 'sub' 'sub_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 86 'add' 'add_ln1122' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_16, i11 %add_ln1122"   --->   Operation 87 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%p_Result_18 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_6, i32 52, i32 63"   --->   Operation 88 'partset' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_18"   --->   Operation 89 'select' 'select_ln1086' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln270, i3 0" [src/runge_kutta_45.cpp:270]   --->   Operation 90 'bitconcatenate' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%zext_ln270 = zext i64 %select_ln1086" [src/runge_kutta_45.cpp:270]   --->   Operation 91 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln270_1 = add i6 %trunc_ln7_read, i6 %trunc_ln270_1" [src/runge_kutta_45.cpp:270]   --->   Operation 92 'add' 'add_ln270_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i6 %add_ln270_1" [src/runge_kutta_45.cpp:270]   --->   Operation 93 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.25ns)   --->   "%shl_ln270 = shl i64 255, i64 %zext_ln270_1" [src/runge_kutta_45.cpp:270]   --->   Operation 94 'shl' 'shl_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%shl_ln270_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln270_1, i3 0" [src/runge_kutta_45.cpp:270]   --->   Operation 95 'bitconcatenate' 'shl_ln270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln270_1)   --->   "%zext_ln270_3 = zext i9 %shl_ln270_2" [src/runge_kutta_45.cpp:270]   --->   Operation 96 'zext' 'zext_ln270_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln270_1 = shl i512 %zext_ln270, i512 %zext_ln270_3" [src/runge_kutta_45.cpp:270]   --->   Operation 97 'shl' 'shl_ln270_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i58 %trunc_ln" [src/runge_kutta_45.cpp:270]   --->   Operation 98 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln270" [src/runge_kutta_45.cpp:270]   --->   Operation 99 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:270]   --->   Operation 100 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 101 [1/1] (36.5ns)   --->   "%write_ln270 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %T_BUS_addr, i512 %shl_ln270_1, i64 %shl_ln270" [src/runge_kutta_45.cpp:270]   --->   Operation 101 'write' 'write_ln270' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 102 [5/5] (36.5ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:270]   --->   Operation 102 'writeresp' 'empty_62' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 103 [4/5] (36.5ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:270]   --->   Operation 103 'writeresp' 'empty_62' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 104 [3/5] (36.5ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:270]   --->   Operation 104 'writeresp' 'empty_62' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 105 [2/5] (36.5ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:270]   --->   Operation 105 'writeresp' 'empty_62' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln269)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/runge_kutta_45.cpp:269]   --->   Operation 106 'specloopname' 'specloopname_ln269' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/5] (36.5ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:270]   --->   Operation 107 'writeresp' 'empty_62' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.body354" [src/runge_kutta_45.cpp:269]   --->   Operation 108 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ T_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add351]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tt_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln269]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca        ) [ 010000000]
trunc_ln7_read     (read          ) [ 011000000]
zext_ln269_read    (read          ) [ 000000000]
tt_read            (read          ) [ 000000000]
add351_read        (read          ) [ 000000000]
zext_ln269_cast    (zext          ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
store_ln0          (store         ) [ 000000000]
br_ln0             (br            ) [ 000000000]
i_6                (load          ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specpipeline_ln0   (specpipeline  ) [ 000000000]
icmp_ln269         (icmp          ) [ 011111110]
add_ln269          (add           ) [ 000000000]
br_ln269           (br            ) [ 000000000]
i_7_cast131        (zext          ) [ 000000000]
tt_loc_V_addr      (getelementptr ) [ 011000000]
shl_ln6            (bitconcatenate) [ 000000000]
zext_ln270_2       (zext          ) [ 000000000]
trunc_ln270        (trunc         ) [ 011000000]
add_ln270_2        (add           ) [ 000000000]
add_ln270          (add           ) [ 000000000]
trunc_ln           (partselect    ) [ 011000000]
store_ln269        (store         ) [ 000000000]
p_Val2_s           (load          ) [ 000000000]
icmp_ln1086        (icmp          ) [ 000000000]
p_Result_16        (bitselect     ) [ 000000000]
tmp_V              (sub           ) [ 000000000]
tmp_V_4            (select        ) [ 000000000]
t                  (partselect    ) [ 000000000]
tmp_s              (ctlz          ) [ 000000000]
NZeros             (trunc         ) [ 000000000]
hitNonZero         (icmp          ) [ 000000000]
trunc_ln1267       (trunc         ) [ 000000000]
p_Result_17        (bitconcatenate) [ 000000000]
tmp_5              (ctlz          ) [ 000000000]
trunc_ln1269       (trunc         ) [ 000000000]
NZeros_4           (add           ) [ 000000000]
NZeros_6           (select        ) [ 000000000]
sub_ln1095         (sub           ) [ 000000000]
lsb_index          (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
icmp_ln1097        (icmp          ) [ 000000000]
trunc_ln1098       (trunc         ) [ 000000000]
sub_ln1098         (sub           ) [ 000000000]
zext_ln1098        (zext          ) [ 000000000]
lshr_ln1098        (lshr          ) [ 000000000]
p_Result_s         (and           ) [ 000000000]
icmp_ln1098        (icmp          ) [ 000000000]
a                  (and           ) [ 000000000]
tmp_3              (bitselect     ) [ 000000000]
xor_ln1100         (xor           ) [ 000000000]
p_Result_13        (bitselect     ) [ 000000000]
and_ln1100         (and           ) [ 000000000]
or_ln1100          (or            ) [ 000000000]
or_ln1100_2        (bitconcatenate) [ 000000000]
icmp_ln1105        (icmp          ) [ 000000000]
add_ln1105         (add           ) [ 000000000]
zext_ln1105        (zext          ) [ 000000000]
lshr_ln1105        (lshr          ) [ 000000000]
sub_ln1106         (sub           ) [ 000000000]
zext_ln1106        (zext          ) [ 000000000]
shl_ln1106         (shl           ) [ 000000000]
trunc_ln1106       (trunc         ) [ 000000000]
trunc_ln1106_2     (trunc         ) [ 000000000]
m                  (select        ) [ 000000000]
zext_ln1112        (zext          ) [ 000000000]
m_5                (add           ) [ 000000000]
m_8                (partselect    ) [ 000000000]
zext_ln1113        (zext          ) [ 000000000]
p_Result_14        (bitselect     ) [ 000000000]
select_ln1094      (select        ) [ 000000000]
trunc_ln1094       (trunc         ) [ 000000000]
sub_ln1116         (sub           ) [ 000000000]
add_ln1122         (add           ) [ 000000000]
tmp_6              (bitconcatenate) [ 000000000]
p_Result_18        (partset       ) [ 000000000]
select_ln1086      (select        ) [ 000000000]
trunc_ln270_1      (bitconcatenate) [ 000000000]
zext_ln270         (zext          ) [ 000000000]
add_ln270_1        (add           ) [ 000000000]
zext_ln270_1       (zext          ) [ 000000000]
shl_ln270          (shl           ) [ 010100000]
shl_ln270_2        (bitconcatenate) [ 000000000]
zext_ln270_3       (zext          ) [ 000000000]
shl_ln270_1        (shl           ) [ 010100000]
sext_ln270         (sext          ) [ 000000000]
T_BUS_addr         (getelementptr ) [ 010111111]
empty              (writereq      ) [ 000000000]
write_ln270        (write         ) [ 000000000]
specloopname_ln269 (specloopname  ) [ 000000000]
empty_62           (writeresp     ) [ 000000000]
br_ln269           (br            ) [ 000000000]
ret_ln0            (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="T_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add351">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add351"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tt_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln269">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln7_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln7_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln269_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="35" slack="0"/>
<pin id="142" dir="0" index="1" bw="35" slack="0"/>
<pin id="143" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln269_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tt_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tt_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add351_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add351_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="512" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_62/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln270_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="512" slack="1"/>
<pin id="168" dir="0" index="2" bw="512" slack="1"/>
<pin id="169" dir="0" index="3" bw="64" slack="1"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tt_loc_V_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="80" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="80" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln269_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="35" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_6_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln269_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln269_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_7_cast131_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast131/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shl_ln6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="35" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln270_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="35" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln270_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln270_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="35" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln270_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln270_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="35" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln270/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="58" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln269_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln1086_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="80" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_16_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="80" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="80" slack="0"/>
<pin id="275" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_V_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="80" slack="0"/>
<pin id="281" dir="0" index="2" bw="80" slack="0"/>
<pin id="282" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="t_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="80" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="NZeros_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="hitNonZero_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln1267_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="80" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1267/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_17_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln1269_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1269/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="NZeros_4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_4/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="NZeros_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln1095_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1095/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="lsb_index_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="7" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln1097_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1097/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln1098_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sub_ln1098_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1098/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1098_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="lshr_ln1098_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1098/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="80" slack="0"/>
<pin id="402" dir="0" index="1" bw="80" slack="0"/>
<pin id="403" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln1098_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="80" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1098/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="a_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="xor_ln1100_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1100/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Result_13_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="80" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln1100_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1100/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln1100_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1100/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln1100_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1100_2/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln1105_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1105/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln1105_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln1105_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="lshr_ln1105_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="80" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1105/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sub_ln1106_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1106/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln1106_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1106/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="shl_ln1106_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="80" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1106/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln1106_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="80" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln1106_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="80" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="m_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="64" slack="0"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln1112_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1112/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="m_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="m_8_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="63" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_8/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln1113_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="63" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1113/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Result_14_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="0"/>
<pin id="541" dir="0" index="2" bw="7" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln1094_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="11" slack="0"/>
<pin id="549" dir="0" index="2" bw="11" slack="0"/>
<pin id="550" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1094/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln1094_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sub_ln1116_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="0" index="1" bw="11" slack="0"/>
<pin id="561" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln1122_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_6_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="11" slack="0"/>
<pin id="574" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Result_18_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="63" slack="0"/>
<pin id="581" dir="0" index="2" bw="12" slack="0"/>
<pin id="582" dir="0" index="3" bw="7" slack="0"/>
<pin id="583" dir="0" index="4" bw="7" slack="0"/>
<pin id="584" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln1086_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="64" slack="0"/>
<pin id="594" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1086/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln270_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="1"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln270_1/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln270_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln270_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="1"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln270_1/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln270_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270_1/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="shl_ln270_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="6" slack="0"/>
<pin id="621" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln270/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln270_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln270_2/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln270_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270_3/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="shl_ln270_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="9" slack="0"/>
<pin id="639" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln270_1/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln270_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="58" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln270/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="T_BUS_addr_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="512" slack="0"/>
<pin id="647" dir="0" index="1" bw="58" slack="0"/>
<pin id="648" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="T_BUS_addr/2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="i_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="659" class="1005" name="trunc_ln7_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="icmp_ln269_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="6"/>
<pin id="666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln269 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tt_loc_V_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="1"/>
<pin id="670" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tt_loc_V_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="trunc_ln270_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="1"/>
<pin id="675" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln270 "/>
</bind>
</comp>

<comp id="678" class="1005" name="trunc_ln_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="58" slack="1"/>
<pin id="680" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="683" class="1005" name="shl_ln270_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="1"/>
<pin id="685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln270 "/>
</bind>
</comp>

<comp id="688" class="1005" name="shl_ln270_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="512" slack="1"/>
<pin id="690" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln270_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="T_BUS_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="512" slack="1"/>
<pin id="695" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="T_BUS_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="120" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="122" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="124" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="140" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="152" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="195" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="195" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="146" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="186" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="204" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="180" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="180" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="180" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="264" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="180" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="278" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="286" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="286" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="278" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="304" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="308" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="304" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="364" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="352" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="278" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="374" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="358" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="278" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="358" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="426" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="412" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="90" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="358" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="352" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="94" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="278" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="352" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="278" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="476" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="460" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="498" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="452" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="506" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="98" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="12" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="56" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="537"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="100" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="518" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="96" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="102" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="104" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="344" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="106" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="546" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="108" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="264" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="564" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="585"><net_src comp="110" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="534" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="570" pin="3"/><net_sink comp="578" pin=2"/></net>

<net id="588"><net_src comp="112" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="578" pin=4"/></net>

<net id="595"><net_src comp="258" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="578" pin="5"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="114" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="50" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="590" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="598" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="116" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="118" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="609" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="50" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="605" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="649"><net_src comp="0" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="645" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="655"><net_src comp="130" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="662"><net_src comp="134" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="667"><net_src comp="198" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="173" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="676"><net_src comp="227" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="681"><net_src comp="243" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="686"><net_src comp="618" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="691"><net_src comp="636" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="696"><net_src comp="645" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="158" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: T_BUS | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_last_copy_t : add351 | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_t : tt_loc_V | {1 2 }
	Port: runge_kutta_45_Pipeline_last_copy_t : tt | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_t : zext_ln269 | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_t : trunc_ln7 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln269 : 2
		add_ln269 : 2
		br_ln269 : 3
		i_7_cast131 : 2
		tt_loc_V_addr : 3
		p_Val2_s : 4
		shl_ln6 : 2
		zext_ln270_2 : 3
		trunc_ln270 : 2
		add_ln270_2 : 4
		add_ln270 : 5
		trunc_ln : 6
		store_ln269 : 3
	State 2
		icmp_ln1086 : 1
		p_Result_16 : 1
		tmp_V : 1
		tmp_V_4 : 2
		t : 3
		tmp_s : 4
		NZeros : 5
		hitNonZero : 4
		trunc_ln1267 : 3
		p_Result_17 : 4
		tmp_5 : 5
		trunc_ln1269 : 6
		NZeros_4 : 7
		NZeros_6 : 8
		sub_ln1095 : 9
		lsb_index : 10
		tmp : 11
		icmp_ln1097 : 12
		trunc_ln1098 : 10
		sub_ln1098 : 11
		zext_ln1098 : 12
		lshr_ln1098 : 13
		p_Result_s : 14
		icmp_ln1098 : 14
		a : 15
		tmp_3 : 11
		xor_ln1100 : 12
		p_Result_13 : 11
		and_ln1100 : 12
		or_ln1100 : 15
		or_ln1100_2 : 15
		icmp_ln1105 : 11
		add_ln1105 : 10
		zext_ln1105 : 11
		lshr_ln1105 : 12
		sub_ln1106 : 10
		zext_ln1106 : 11
		shl_ln1106 : 12
		trunc_ln1106 : 13
		trunc_ln1106_2 : 13
		m : 14
		zext_ln1112 : 16
		m_5 : 17
		m_8 : 18
		zext_ln1113 : 19
		p_Result_14 : 18
		select_ln1094 : 19
		trunc_ln1094 : 9
		sub_ln1116 : 10
		add_ln1122 : 20
		tmp_6 : 21
		p_Result_18 : 22
		select_ln1086 : 23
		zext_ln270 : 24
		add_ln270_1 : 1
		zext_ln270_1 : 2
		shl_ln270 : 3
		shl_ln270_2 : 2
		zext_ln270_3 : 3
		shl_ln270_1 : 25
		T_BUS_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      shl_ln1106_fu_492      |    0    |   246   |
|    shl   |       shl_ln270_fu_618      |    0    |    19   |
|          |      shl_ln270_1_fu_636     |    0    |   182   |
|----------|-----------------------------|---------|---------|
|          |       add_ln269_fu_204      |    0    |    39   |
|          |      add_ln270_2_fu_231     |    0    |    64   |
|          |       add_ln270_fu_237      |    0    |    64   |
|          |       NZeros_4_fu_338       |    0    |    39   |
|    add   |       lsb_index_fu_358      |    0    |    39   |
|          |      add_ln1105_fu_466      |    0    |    39   |
|          |          m_5_fu_518         |    0    |    71   |
|          |      add_ln1122_fu_564      |    0    |    11   |
|          |      add_ln270_1_fu_609     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1098_fu_394     |    0    |    15   |
|          |      lshr_ln1105_fu_476     |    0    |   246   |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_4_fu_278       |    0    |    80   |
|          |       NZeros_6_fu_344       |    0    |    32   |
|  select  |           m_fu_506          |    0    |    64   |
|          |     select_ln1094_fu_546    |    0    |    11   |
|          |     select_ln1086_fu_590    |    0    |    64   |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_272        |    0    |    87   |
|          |      sub_ln1095_fu_352      |    0    |    39   |
|    sub   |      sub_ln1098_fu_384      |    0    |    14   |
|          |      sub_ln1106_fu_482      |    0    |    39   |
|          |      sub_ln1116_fu_558      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln269_fu_198      |    0    |    18   |
|          |      icmp_ln1086_fu_258     |    0    |    34   |
|   icmp   |      hitNonZero_fu_308      |    0    |    29   |
|          |      icmp_ln1097_fu_374     |    0    |    17   |
|          |      icmp_ln1098_fu_406     |    0    |    34   |
|          |      icmp_ln1105_fu_460     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_400      |    0    |    80   |
|    and   |           a_fu_412          |    0    |    2    |
|          |      and_ln1100_fu_440      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1100_fu_426      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1100_fu_446      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  trunc_ln7_read_read_fu_134 |    0    |    0    |
|   read   | zext_ln269_read_read_fu_140 |    0    |    0    |
|          |     tt_read_read_fu_146     |    0    |    0    |
|          |   add351_read_read_fu_152   |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_158    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln270_write_fu_165  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln269_cast_fu_186   |    0    |    0    |
|          |      i_7_cast131_fu_210     |    0    |    0    |
|          |     zext_ln270_2_fu_223     |    0    |    0    |
|          |      zext_ln1098_fu_390     |    0    |    0    |
|          |      zext_ln1105_fu_472     |    0    |    0    |
|   zext   |      zext_ln1106_fu_488     |    0    |    0    |
|          |      zext_ln1112_fu_514     |    0    |    0    |
|          |      zext_ln1113_fu_534     |    0    |    0    |
|          |      zext_ln270_fu_605      |    0    |    0    |
|          |     zext_ln270_1_fu_614     |    0    |    0    |
|          |     zext_ln270_3_fu_632     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        shl_ln6_fu_215       |    0    |    0    |
|          |      p_Result_17_fu_318     |    0    |    0    |
|bitconcatenate|      or_ln1100_2_fu_452     |    0    |    0    |
|          |         tmp_6_fu_570        |    0    |    0    |
|          |     trunc_ln270_1_fu_598    |    0    |    0    |
|          |      shl_ln270_2_fu_624     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln270_fu_227     |    0    |    0    |
|          |        NZeros_fu_304        |    0    |    0    |
|          |     trunc_ln1267_fu_314     |    0    |    0    |
|   trunc  |     trunc_ln1269_fu_334     |    0    |    0    |
|          |     trunc_ln1098_fu_380     |    0    |    0    |
|          |     trunc_ln1106_fu_498     |    0    |    0    |
|          |    trunc_ln1106_2_fu_502    |    0    |    0    |
|          |     trunc_ln1094_fu_554     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln_fu_243       |    0    |    0    |
|partselect|           t_fu_286          |    0    |    0    |
|          |          tmp_fu_364         |    0    |    0    |
|          |          m_8_fu_524         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_16_fu_264     |    0    |    0    |
| bitselect|         tmp_3_fu_418        |    0    |    0    |
|          |      p_Result_13_fu_432     |    0    |    0    |
|          |      p_Result_14_fu_538     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   ctlz   |         tmp_s_fu_296        |    0    |    0    |
|          |         tmp_5_fu_326        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_18_fu_578     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln270_fu_642      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1767  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  T_BUS_addr_reg_693  |   512  |
|       i_reg_652      |   32   |
|  icmp_ln269_reg_664  |    1   |
|  shl_ln270_1_reg_688 |   512  |
|   shl_ln270_reg_683  |   64   |
|  trunc_ln270_reg_673 |    3   |
|trunc_ln7_read_reg_659|    6   |
|   trunc_ln_reg_678   |   58   |
| tt_loc_V_addr_reg_668|   11   |
+----------------------+--------+
|         Total        |  1199  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_158 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_158 |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_access_fu_180  |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1048  ||  4.764  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1767  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |  1199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1199  |  1785  |
+-----------+--------+--------+--------+
