// Seed: 56384429
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    input wand id_5,
    input uwire id_6
    , id_14,
    input tri1 id_7
    , id_15,
    input supply1 id_8,
    input tri id_9,
    output wor id_10,
    input supply1 id_11,
    input wand id_12
);
  wire id_16;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output uwire id_3,
    output wand id_4
    , id_9,
    input wire id_5,
    output supply0 id_6,
    input wor id_7
);
  bit id_10, id_11, id_12, id_13;
  always @(posedge -1 or posedge id_10) id_10 = id_9;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7,
      id_4,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_4,
      id_0,
      id_5
  );
  logic id_14 = 1 - -1;
  logic id_15 = !id_15 == id_7, id_16;
  wire id_17;
  always @('d0 - id_11 or id_10) id_12 = -1'b0;
endmodule
