{"vcs1":{"timestamp_begin":1753865341.387168823, "rt":0.24, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1753865341.691571921, "rt":0.14, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1753865341.878492823, "rt":0.20, "ut":0.14, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753865340.944569141}
{"VCS_COMP_START_TIME": 1753865340.944569141}
{"VCS_COMP_END_TIME": 1753865342.196325049}
{"VCS_USER_OPTIONS": "assertion-sequence.sv -sverilog -kdb -debug_access+all -cm line+cond+tgl+fsm+branch+assert"}
{"vcs1": {"peak_mem": 477756}}
{"vcselab": {"peak_mem": 162432}}
