// Seed: 1532123252
module module_0 #(
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd29,
    parameter id_4 = 32'd76
);
  logic id_1 = id_1;
  wire  _id_2;
  wire  _id_3;
  wire _id_4, id_5;
  wire [id_2 : 1] id_6[id_4  -  id_3 : id_3];
  logic id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6[-1'd0 : 1^1!=?id_5],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output reg id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wand id_2;
  input wire id_1;
  assign id_2 = -1'b0;
  wire id_14;
  assign id_8 = id_11;
  wire id_15;
  always_ff $signed(4);
  ;
  always id_10 <= 1;
  assign id_8 = id_1;
  wire id_16, id_17, id_18;
  module_0 modCall_1 ();
endmodule
