RISCV LB+fence.rw.rw+ctrl
"Fence.rw.rwdRW Rfe DpCtrldW Rfe"
Cycle=Rfe Fence.rw.rwdRW Rfe DpCtrldW
Relax=
Safe=Rfe Fence.rw.rwdRW DpCtrldW
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Rfe
{
uint64_t y; uint64_t x; uint64_t 1:x5; uint64_t 0:x5;

0:x6=x; 0:x7=1; 0:x8=y;
1:x6=y; 1:x7=1; 1:x8=x;
}
 P0          | P1             ;
 ld x5,0(x6) | ld x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sd x7,0(x8) | LC00:          ;
             | sd x7,0(x8)    ;
exists (0:x5=1 /\ 1:x5=1)
