
*** Running vivado
    with args -log axi_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_master.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_master.tcl -notrace
Command: synth_design -top axi_master -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 472.008 ; gain = 100.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_master' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'vio_1' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.runs/synth_1/.Xil/Vivado-20956-DESKTOP-3LD0NIH/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_1' (1#1) [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.runs/synth_1/.Xil/Vivado-20956-DESKTOP-3LD0NIH/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clint' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint.v:14]
	Parameter MSIP0_ADDR bound to: 33554432 - type: integer 
	Parameter MSIP1_ADDR bound to: 33554436 - type: integer 
	Parameter SSIP0_ADDR bound to: 33603584 - type: integer 
	Parameter SSIP1_ADDR bound to: 33603588 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint.v:138]
INFO: [Synth 8-4471] merging register 'bresp_reg[1:0]' into 'rresp_reg[1:0]' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint.v:267]
WARNING: [Synth 8-6014] Unused sequential element bresp_reg was removed.  [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint.v:267]
INFO: [Synth 8-6155] done synthesizing module 'clint' (2#1) [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint.v:14]
WARNING: [Synth 8-350] instance 'clint' of module 'clint' requires 25 connections, but only 24 given [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:222]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio_1'. This will prevent further optimization [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:43]
INFO: [Synth 8-4471] merging register 'wvalid_reg' into 'awvalid_reg' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:164]
WARNING: [Synth 8-6014] Unused sequential element wvalid_reg was removed.  [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:164]
WARNING: [Synth 8-3848] Net wlast in module/entity axi_master does not have driver. [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:15]
INFO: [Synth 8-6155] done synthesizing module 'axi_master' (3#1) [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:1]
WARNING: [Synth 8-3331] design clint has unconnected port wlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.418 ; gain = 155.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.418 ; gain = 155.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.418 ; gain = 155.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'u_vio_1'
Finished Parsing XDC File [d:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'u_vio_1'
Parsing XDC File [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/constrs_1/new/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/constrs_1/new/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.957 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.957 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 865.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_vio_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msip_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msip_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ssip_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ssip_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "write_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_master 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module clint 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'clint/awvalid_q_reg' into 'clint/wvalid_q_reg' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint.v:191]
INFO: [Synth 8-4471] merging register 'bready_reg' into 'clint/wvalid_q_reg' [D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.srcs/sources_1/new/clint_master.v:179]
INFO: [Synth 8-5546] ROM "clint/msip_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clint/msip_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clint/ssip_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clint/ssip_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clint/rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'read_address_reg[31]' (FDRE) to 'read_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[30]' (FDRE) to 'read_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[29]' (FDRE) to 'read_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[28]' (FDRE) to 'read_address_reg[27]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[27]' (FDRE) to 'read_address_reg[26]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[26]' (FDRE) to 'read_address_reg[24]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[24]' (FDRE) to 'read_address_reg[23]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[23]' (FDRE) to 'read_address_reg[22]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[22]' (FDRE) to 'read_address_reg[21]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[21]' (FDRE) to 'read_address_reg[20]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[20]' (FDRE) to 'read_address_reg[19]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[19]' (FDRE) to 'read_address_reg[18]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[18]' (FDRE) to 'read_address_reg[17]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[17]' (FDRE) to 'read_address_reg[16]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[16]' (FDRE) to 'read_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[13]' (FDRE) to 'read_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[0]' (FDRE) to 'read_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[12]' (FDRE) to 'read_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[11]' (FDRE) to 'read_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[10]' (FDRE) to 'read_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[9]' (FDRE) to 'read_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[8]' (FDRE) to 'read_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[7]' (FDRE) to 'read_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[6]' (FDRE) to 'read_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[5]' (FDRE) to 'read_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[4]' (FDRE) to 'read_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'read_address_reg[3]' (FDRE) to 'read_address_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\read_address_reg[1] )
INFO: [Synth 8-3886] merging instance 'read_address_reg[14]' (FDRE) to 'read_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[31]' (FDR) to 'araddr_reg[30]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[30]' (FDR) to 'araddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[29]' (FDR) to 'araddr_reg[28]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[28]' (FDR) to 'araddr_reg[27]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[27]' (FDR) to 'araddr_reg[26]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[26]' (FDR) to 'araddr_reg[24]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[24]' (FDR) to 'araddr_reg[23]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[23]' (FDR) to 'araddr_reg[22]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[22]' (FDR) to 'araddr_reg[21]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[21]' (FDR) to 'araddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[20]' (FDR) to 'araddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[19]' (FDR) to 'araddr_reg[18]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[18]' (FDR) to 'araddr_reg[17]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[17]' (FDR) to 'araddr_reg[16]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[16]' (FDR) to 'araddr_reg[13]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[13]' (FDR) to 'araddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[0]' (FDR) to 'araddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[12]' (FDR) to 'araddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[11]' (FDR) to 'araddr_reg[10]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[10]' (FDR) to 'araddr_reg[9]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[9]' (FDR) to 'araddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[8]' (FDR) to 'araddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[7]' (FDR) to 'araddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[6]' (FDR) to 'araddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[5]' (FDR) to 'araddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[4]' (FDR) to 'araddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[3]' (FDR) to 'araddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'araddr_reg[14]' (FDR) to 'araddr_reg[15]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[1]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[2]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[3]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[4]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[5]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[6]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[7]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[8]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[9]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[10]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[11]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[12]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[13]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[14]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[15]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[16]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[17]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[18]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[19]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[20]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[21]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[22]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[23]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[24]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[25]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[26]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[27]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[28]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[29]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'clint/rdata_reg[30]' (FDRE) to 'clint/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clint/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'write_address_reg[24]' (FDE) to 'write_address_reg[23]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[23]' (FDE) to 'write_address_reg[22]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[22]' (FDE) to 'write_address_reg[21]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[21]' (FDE) to 'write_address_reg[20]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[20]' (FDE) to 'write_address_reg[19]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[19]' (FDE) to 'write_address_reg[18]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[18]' (FDE) to 'write_address_reg[17]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[17]' (FDE) to 'write_address_reg[16]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[16]' (FDE) to 'write_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[1]' (FDE) to 'write_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[0]' (FDE) to 'write_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[13]' (FDE) to 'write_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[12]' (FDE) to 'write_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'write_address_reg[11]' (FDE) to 'write_address_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_address_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |vio_1 |     1|
|2     |BUFG  |     1|
|3     |LUT1  |     1|
|4     |LUT2  |     7|
|5     |LUT3  |     6|
|6     |LUT4  |     6|
|7     |LUT5  |     2|
|8     |LUT6  |     9|
|9     |FDRE  |    35|
|10    |IBUF  |     2|
|11    |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    77|
|2     |  clint  |clint  |    31|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 865.957 ; gain = 155.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.957 ; gain = 494.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 873.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 873.281 ; gain = 510.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 873.281 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.runs/synth_1/axi_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_master_utilization_synth.rpt -pb axi_master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 19:47:04 2023...
