
*** Running vivado
    with args -log S7_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source S7_wrapper.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source S7_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_7/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top S7_wrapper -part xc7s100fgga676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s100fgga676-1
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_AXI4_Stream_Inverter_0_0/S7_AXI4_Stream_Inverter_0_0.dcp' for cell 'S7_i/AXI4_Stream_Inverter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0.dcp' for cell 'S7_i/axi_c2c_s'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0.dcp' for cell 'S7_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_gpio_0_0/S7_axi_gpio_0_0.dcp' for cell 'S7_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_uartlite_0_0/S7_axi_uartlite_0_0.dcp' for cell 'S7_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axis_data_fifo_0_0/S7_axis_data_fifo_0_0.dcp' for cell 'S7_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axis_data_fifo_0_1/S7_axis_data_fifo_0_1.dcp' for cell 'S7_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_ds_buf_0_1/S7_util_ds_buf_0_1.dcp' for cell 'S7_i/bufg_200'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0.dcp' for cell 'S7_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_ds_buf_0_0/S7_util_ds_buf_0_0.dcp' for cell 'S7_i/ibufgds_200'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_vector_logic_0_0/S7_util_vector_logic_0_0.dcp' for cell 'S7_i/inv_rst'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_rst_clk_wiz_1_100M_0/S7_rst_clk_wiz_1_100M_0.dcp' for cell 'S7_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_idelay_ctrl_0_0/S7_util_idelay_ctrl_0_0.dcp' for cell 'S7_i/util_idelay_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_reduced_logic_0_0/S7_util_reduced_logic_0_0.dcp' for cell 'S7_i/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_DCM_ctrl_0_0/S7_DCM_ctrl_0_0.dcp' for cell 'S7_i/DCM_5/DCM_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_DCM_ctrl_1_0/S7_DCM_ctrl_1_0.dcp' for cell 'S7_i/DCM_5/DCM_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_DCM_ctrl_2_0/S7_DCM_ctrl_2_0.dcp' for cell 'S7_i/DCM_5/DCM_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_DCM_ctrl_3_0/S7_DCM_ctrl_3_0.dcp' for cell 'S7_i/DCM_5/DCM_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_DCM_ctrl_4_0/S7_DCM_ctrl_4_0.dcp' for cell 'S7_i/DCM_5/DCM_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_DCM_regs_0_0/S7_DCM_regs_0_0.dcp' for cell 'S7_i/DCM_5/DCM_regs_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_0_0/S7_PHS_ctrl_0_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_1_0/S7_PHS_ctrl_1_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_10_0/S7_PHS_ctrl_10_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_11_0/S7_PHS_ctrl_11_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_11'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_12_0/S7_PHS_ctrl_12_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_12'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_13_0/S7_PHS_ctrl_13_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_13'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_14_0/S7_PHS_ctrl_14_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_14'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_15_0/S7_PHS_ctrl_15_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_15'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_16_0/S7_PHS_ctrl_16_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_16'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_17_0/S7_PHS_ctrl_17_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_17'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_18_0/S7_PHS_ctrl_18_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_18'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_19_0/S7_PHS_ctrl_19_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_19'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_2_0/S7_PHS_ctrl_2_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_20_0/S7_PHS_ctrl_20_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_20'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_21_0/S7_PHS_ctrl_21_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_21'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_22_0/S7_PHS_ctrl_22_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_22'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_23_0/S7_PHS_ctrl_23_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_23'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_24_0/S7_PHS_ctrl_24_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_24'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_25_0/S7_PHS_ctrl_25_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_25'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_26_0/S7_PHS_ctrl_26_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_26'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_27_0/S7_PHS_ctrl_27_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_27'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_28_0/S7_PHS_ctrl_28_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_28'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_29_0/S7_PHS_ctrl_29_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_29'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_3_0/S7_PHS_ctrl_3_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_30_0/S7_PHS_ctrl_30_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_30'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_31_0/S7_PHS_ctrl_31_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_31'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_32_0/S7_PHS_ctrl_32_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_32'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_33_0/S7_PHS_ctrl_33_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_33'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_34_0/S7_PHS_ctrl_34_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_34'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_35_0/S7_PHS_ctrl_35_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_35'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_36_0/S7_PHS_ctrl_36_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_36'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_37_0/S7_PHS_ctrl_37_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_37'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_38_0/S7_PHS_ctrl_38_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_38'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_39_0/S7_PHS_ctrl_39_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_39'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_4_0/S7_PHS_ctrl_4_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_40_0/S7_PHS_ctrl_40_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_40'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_41_0/S7_PHS_ctrl_41_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_41'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_42_0/S7_PHS_ctrl_42_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_42'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_43_0/S7_PHS_ctrl_43_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_43'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_44_0/S7_PHS_ctrl_44_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_44'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_45_0/S7_PHS_ctrl_45_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_45'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_46_0/S7_PHS_ctrl_46_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_46'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_47_0/S7_PHS_ctrl_47_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_47'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_48_0/S7_PHS_ctrl_48_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_48'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_49_0/S7_PHS_ctrl_49_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_49'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_5_0/S7_PHS_ctrl_5_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_6_0/S7_PHS_ctrl_6_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_7_0/S7_PHS_ctrl_7_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_8_0/S7_PHS_ctrl_8_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_ctrl_9_0/S7_PHS_ctrl_9_0.dcp' for cell 'S7_i/PHS_50/PHS_ctrl_9'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_PHS_regs_0_0/S7_PHS_regs_0_0.dcp' for cell 'S7_i/PHS_50/PHS_regs_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_RT_timebase_0_0/S7_RT_timebase_0_0.dcp' for cell 'S7_i/PHS_50/RT_timebase_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/S7_SM_alg_server_0_0.dcp' for cell 'S7_i/SM_20/SM_alg_server_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/S7_SM_alg_server_1_1.dcp' for cell 'S7_i/SM_20/SM_alg_server_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_0_0/S7_SM_ctrl_0_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_1_0/S7_SM_ctrl_1_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_10_0/S7_SM_ctrl_10_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_11_0/S7_SM_ctrl_11_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_11'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_12_0/S7_SM_ctrl_12_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_12'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_13_0/S7_SM_ctrl_13_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_13'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_14_0/S7_SM_ctrl_14_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_14'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_15_0/S7_SM_ctrl_15_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_15'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_16_0/S7_SM_ctrl_16_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_16'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_17_0/S7_SM_ctrl_17_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_17'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_18_0/S7_SM_ctrl_18_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_18'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_19_0/S7_SM_ctrl_19_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_19'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_2_0/S7_SM_ctrl_2_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_3_0/S7_SM_ctrl_3_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_4_0/S7_SM_ctrl_4_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_5_0/S7_SM_ctrl_5_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_6_0/S7_SM_ctrl_6_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_7_0/S7_SM_ctrl_7_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_8_0/S7_SM_ctrl_8_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_9_0/S7_SM_ctrl_9_0.dcp' for cell 'S7_i/SM_20/SM_ctrl_9'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_regs_0_0/S7_SM_regs_0_0.dcp' for cell 'S7_i/SM_20/SM_regs_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SOL_ctrl_0_0/S7_SOL_ctrl_0_0.dcp' for cell 'S7_i/SOL_10/SOL_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SOL_ctrl_1_0/S7_SOL_ctrl_1_0.dcp' for cell 'S7_i/SOL_10/SOL_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SOL_ctrl_2_0/S7_SOL_ctrl_2_0.dcp' for cell 'S7_i/SOL_10/SOL_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SOL_ctrl_3_0/S7_SOL_ctrl_3_0.dcp' for cell 'S7_i/SOL_10/SOL_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SOL_ctrl_4_0/S7_SOL_ctrl_4_0.dcp' for cell 'S7_i/SOL_10/SOL_ctrl_4'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 3638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'S7_i/ibufgds_200/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'S7_i/ibufgds_200/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_0_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_0_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_1_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_1/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_1_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_1/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_2_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_2/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_2_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_2/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_3_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_3/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_3_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_3/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_4_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_4/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_4_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_4/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_5_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_5/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_5_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_5/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_6_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_6/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_6_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_6/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_7_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_7/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_7_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_7/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_8_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_8/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_8_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_8/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_9_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_9/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_9_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_9/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_10_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_10/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_10_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_10/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_11_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_11/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_11_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_11/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_12_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_12/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_12_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_12/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_13_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_13/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_13_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_13/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_14_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_14/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_14_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_14/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_15_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_15/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_15_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_15/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_16_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_16/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_16_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_16/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_17_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_17/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_17_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_17/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_18_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_18/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_18_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_18/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_19_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_19/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_ctrl_19_0/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc] for cell 'S7_i/SM_20/SM_ctrl_19/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_gpio_0_0/S7_axi_gpio_0_0_board.xdc] for cell 'S7_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_gpio_0_0/S7_axi_gpio_0_0_board.xdc] for cell 'S7_i/axi_gpio_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_gpio_0_0/S7_axi_gpio_0_0.xdc] for cell 'S7_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_gpio_0_0/S7_axi_gpio_0_0.xdc] for cell 'S7_i/axi_gpio_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_uartlite_0_0/S7_axi_uartlite_0_0_board.xdc] for cell 'S7_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_uartlite_0_0/S7_axi_uartlite_0_0_board.xdc] for cell 'S7_i/axi_uartlite_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_uartlite_0_0/S7_axi_uartlite_0_0.xdc] for cell 'S7_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_uartlite_0_0/S7_axi_uartlite_0_0.xdc] for cell 'S7_i/axi_uartlite_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0_board.xdc] for cell 'S7_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0_board.xdc] for cell 'S7_i/clk_wiz_1/inst'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0.xdc] for cell 'S7_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0.xdc] for cell 'S7_i/clk_wiz_1/inst'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_rst_clk_wiz_1_100M_0/S7_rst_clk_wiz_1_100M_0_board.xdc] for cell 'S7_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_rst_clk_wiz_1_100M_0/S7_rst_clk_wiz_1_100M_0_board.xdc] for cell 'S7_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_rst_clk_wiz_1_100M_0/S7_rst_clk_wiz_1_100M_0.xdc] for cell 'S7_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_rst_clk_wiz_1_100M_0/S7_rst_clk_wiz_1_100M_0.xdc] for cell 'S7_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0.xdc] for cell 'S7_i/axi_c2c_s/inst'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0.xdc] for cell 'S7_i/axi_c2c_s/inst'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_ds_buf_0_0/S7_util_ds_buf_0_0_board.xdc] for cell 'S7_i/ibufgds_200/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_ds_buf_0_0/S7_util_ds_buf_0_0_board.xdc] for cell 'S7_i/ibufgds_200/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_ds_buf_0_1/S7_util_ds_buf_0_1_board.xdc] for cell 'S7_i/bufg_200/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_util_ds_buf_0_1/S7_util_ds_buf_0_1_board.xdc] for cell 'S7_i/bufg_200/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_0_0/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_SM_alg_server_1_1_1/SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xdc] for cell 'S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0.xdc] for cell 'S7_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0.xdc] for cell 'S7_i/axi_dma_1/U0'
Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_IOs.xdc]
Finished Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_IOs.xdc]
Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_Timing.xdc]
Finished Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_Timing.xdc]
Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_bitstream.xdc]
Finished Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_bitstream.xdc]
Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_Debug.xdc]
Finished Parsing XDC File [D:/MW/RTT/VVD/S/S_7/S7/S7.srcs/constrs_1/new/S7_Debug.xdc]
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0_late.xdc] for cell 'S7_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_clk_wiz_1_0/S7_clk_wiz_1_0_late.xdc] for cell 'S7_i/clk_wiz_1/inst'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0_clocks.xdc] for cell 'S7_i/axi_c2c_s/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0_clocks.xdc:1]
INFO: [Timing 38-2] Deriving generated clocks [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0_clocks.xdc:1]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1669.828 ; gain = 546.293
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_chip2chip_0_0/S7_axi_chip2chip_0_0_clocks.xdc] for cell 'S7_i/axi_c2c_s/inst'
Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0_clocks.xdc] for cell 'S7_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/MW/RTT/VVD/S/S_7/S7/S7.srcs/sources_1/bd/S7/ip/S7_axi_dma_0_0/S7_axi_dma_0_0_clocks.xdc] for cell 'S7_i/axi_dma_1/U0'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1669.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 273 instances were transformed.
  OBUFDS => OBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 232 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 28 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

132 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1669.828 ; gain = 1218.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1669.828 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2141b74fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1669.828 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 31 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5ef698d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1786.879 ; gain = 4.316
INFO: [Opt 31-389] Phase Retarget created 103 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Retarget, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122a2ca74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.879 ; gain = 4.316
INFO: [Opt 31-389] Phase Constant propagation created 230 cells and removed 896 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 101c4bd88

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1786.879 ; gain = 4.316
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4893 cells
INFO: [Opt 31-1021] In phase Sweep, 679 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 101c4bd88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1786.879 ; gain = 4.316
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 101c4bd88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1786.879 ; gain = 4.316
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1987a4042

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1786.879 ; gain = 4.316
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 175 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             103  |             190  |                                             59  |
|  Constant propagation         |             230  |             896  |                                             55  |
|  Sweep                        |               0  |            4893  |                                            679  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            175  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1786.879 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cfdb4885

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1786.879 ; gain = 4.316

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.069 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 28 Total Ports: 114
Ending PowerOpt Patch Enables Task | Checksum: 1b643c2cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 2529.000 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b643c2cb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.000 ; gain = 742.121

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: e52b5fb8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2529.000 ; gain = 0.000
Ending Final Cleanup Task | Checksum: e52b5fb8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2529.000 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2529.000 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e52b5fb8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2529.000 ; gain = 859.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/S7_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file S7_wrapper_drc_opted.rpt -pb S7_wrapper_drc_opted.pb -rpx S7_wrapper_drc_opted.rpx
Command: report_drc -file S7_wrapper_drc_opted.rpt -pb S7_wrapper_drc_opted.pb -rpx S7_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/S7_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.000 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4bf00aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2529.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1661e0645

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25e3a9d6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25e3a9d6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25e3a9d6b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a7dd23a0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net S7_i/SM_20/SM_alg_server_0/U0/reset_200. Replicated 23 times.
INFO: [Physopt 32-81] Processed net S7_i/SM_20/SM_alg_server_1/U0/reset_200. Replicated 20 times.
INFO: [Physopt 32-81] Processed net S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q. Replicated 9 times.
INFO: [Physopt 32-81] Processed net S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 60 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 60 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2529.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           60  |              0  |                     4  |           0  |           1  |  00:00:03  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           60  |              0  |                     4  |           0  |           5  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 215473284

Time (s): cpu = 00:01:51 ; elapsed = 00:01:14 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1a564ac5e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a564ac5e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a9f2035

Time (s): cpu = 00:01:59 ; elapsed = 00:01:20 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fdc7a4f9

Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d340af16

Time (s): cpu = 00:02:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ddab5d57

Time (s): cpu = 00:02:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 201c1393b

Time (s): cpu = 00:02:23 ; elapsed = 00:01:35 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2087ba270

Time (s): cpu = 00:02:41 ; elapsed = 00:01:53 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 206dfcdaf

Time (s): cpu = 00:02:44 ; elapsed = 00:01:57 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 216534a6a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:58 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 216534a6a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173b5842f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 173b5842f

Time (s): cpu = 00:03:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d017bc72

Time (s): cpu = 00:03:27 ; elapsed = 00:02:35 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d017bc72

Time (s): cpu = 00:03:27 ; elapsed = 00:02:36 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d017bc72

Time (s): cpu = 00:03:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d017bc72

Time (s): cpu = 00:03:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b4159286

Time (s): cpu = 00:03:28 ; elapsed = 00:02:37 . Memory (MB): peak = 2529.000 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b4159286

Time (s): cpu = 00:03:29 ; elapsed = 00:02:37 . Memory (MB): peak = 2529.000 ; gain = 0.000
Ending Placer Task | Checksum: 1440da6e6

Time (s): cpu = 00:03:29 ; elapsed = 00:02:37 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:35 ; elapsed = 00:02:41 . Memory (MB): peak = 2529.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/S7_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file S7_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file S7_wrapper_utilization_placed.rpt -pb S7_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file S7_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2529.000 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6d14d2e5 ConstDB: 0 ShapeSum: d6f8d401 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3ffa77b9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2529.000 ; gain = 0.000
Post Restoration Checksum: NetGraph: 359ff1da NumContArr: a5a85df Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3ffa77b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3ffa77b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2529.000 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3ffa77b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2529.000 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 164ea1985

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 2529.000 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.501  | TNS=0.000  | WHS=-0.427 | THS=-1580.871|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ee745bf3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2561.480 ; gain = 32.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.501  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1dc372782

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2561.480 ; gain = 32.480
Phase 2 Router Initialization | Checksum: 11cb5ae6c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2561.480 ; gain = 32.480

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 48980
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48980
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20d8146d5

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2561.480 ; gain = 32.480
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|  clk_out2_S7_clk_wiz_1_0 |  clk_out2_S7_clk_wiz_1_0 |                                                         S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_EC_reg[16]/D|
|  clk_out2_S7_clk_wiz_1_0 |  clk_out2_S7_clk_wiz_1_0 |                                                         S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_EC_reg[11]/D|
|  clk_out2_S7_clk_wiz_1_0 |  clk_out2_S7_clk_wiz_1_0 |                                                          S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_EC_reg[6]/D|
|  clk_out2_S7_clk_wiz_1_0 |  clk_out2_S7_clk_wiz_1_0 |                                                          S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_EC_reg[9]/D|
|  clk_out2_S7_clk_wiz_1_0 |  clk_out2_S7_clk_wiz_1_0 |                                                         S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_EC_reg[14]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5517
 Number of Nodes with overlaps = 1035
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 151c44549

Time (s): cpu = 00:02:23 ; elapsed = 00:01:33 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.084  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b5b5dbc8

Time (s): cpu = 00:02:24 ; elapsed = 00:01:35 . Memory (MB): peak = 2561.480 ; gain = 32.480
Phase 4 Rip-up And Reroute | Checksum: 1b5b5dbc8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b5b5dbc8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5b5dbc8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2561.480 ; gain = 32.480
Phase 5 Delay and Skew Optimization | Checksum: 1b5b5dbc8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 156566e30

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 2561.480 ; gain = 32.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.163  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd54df6b

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 2561.480 ; gain = 32.480
Phase 6 Post Hold Fix | Checksum: 1bd54df6b

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.5099 %
  Global Horizontal Routing Utilization  = 13.8042 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17149f91d

Time (s): cpu = 00:02:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17149f91d

Time (s): cpu = 00:02:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e2b4f35a

Time (s): cpu = 00:02:35 ; elapsed = 00:01:45 . Memory (MB): peak = 2561.480 ; gain = 32.480

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.163  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e2b4f35a

Time (s): cpu = 00:02:35 ; elapsed = 00:01:45 . Memory (MB): peak = 2561.480 ; gain = 32.480
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:35 ; elapsed = 00:01:45 . Memory (MB): peak = 2561.480 ; gain = 32.480

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
216 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:49 . Memory (MB): peak = 2561.480 ; gain = 32.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2561.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/S7_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2561.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file S7_wrapper_drc_routed.rpt -pb S7_wrapper_drc_routed.pb -rpx S7_wrapper_drc_routed.rpx
Command: report_drc -file S7_wrapper_drc_routed.rpt -pb S7_wrapper_drc_routed.pb -rpx S7_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/S7_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2561.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file S7_wrapper_methodology_drc_routed.rpt -pb S7_wrapper_methodology_drc_routed.pb -rpx S7_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file S7_wrapper_methodology_drc_routed.rpt -pb S7_wrapper_methodology_drc_routed.pb -rpx S7_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/S7_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 2746.969 ; gain = 185.488
INFO: [runtcl-4] Executing : report_power -file S7_wrapper_power_routed.rpt -pb S7_wrapper_power_summary_routed.pb -rpx S7_wrapper_power_routed.rpx
Command: report_power -file S7_wrapper_power_routed.rpt -pb S7_wrapper_power_summary_routed.pb -rpx S7_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
228 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2746.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file S7_wrapper_route_status.rpt -pb S7_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file S7_wrapper_timing_summary_routed.rpt -pb S7_wrapper_timing_summary_routed.pb -rpx S7_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file S7_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file S7_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file S7_wrapper_bus_skew_routed.rpt -pb S7_wrapper_bus_skew_routed.pb -rpx S7_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axi_c2c_s>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axi_c2c_s>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axi_c2c_s>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <S7_i/axi_c2c_s>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force S7_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 175 net(s) have no routable loads. The problem bus(es) and/or net(s) are S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 175 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 33 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 6035488 bits.
Writing bitstream ./S7_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/MW/RTT/VVD/S/S_7/S7/S7.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun 26 15:52:51 2021. For additional details about this file, please refer to the WebTalk help file at C:/Eda_Tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
293 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2961.855 ; gain = 214.887
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 15:52:51 2021...
