	component nios_core is
		port (
			altpll_audio_areset_export : in    std_logic                     := 'X';             -- export
			altpll_audio_locked_export : out   std_logic;                                        -- export
			altpll_sys_areset_export   : in    std_logic                     := 'X';             -- export
			altpll_sys_locked_export   : out   std_logic;                                        -- export
			audio_bclk                 : in    std_logic                     := 'X';             -- bclk
			audio_adclrc               : in    std_logic                     := 'X';             -- adclrc
			audio_xck                  : out   std_logic;                                        -- xck
			audio_adcdat               : in    std_logic                     := 'X';             -- adcdat
			audio_daclrc               : in    std_logic                     := 'X';             -- daclrc
			audio_dacdat               : out   std_logic;                                        -- dacdat
			clk_clk                    : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk              : out   std_logic;                                        -- clk
			clk_vga_clk                : out   std_logic;                                        -- clk
			i2c_scl_export             : out   std_logic;                                        -- export
			i2c_sda_export             : inout std_logic                     := 'X';             -- export
			key_export                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ledg_export                : out   std_logic_vector(7 downto 0);                     -- export
			ledr_export                : out   std_logic_vector(15 downto 0);                    -- export
			reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			sw_export                  : in    std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component nios_core;

