Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 80 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.srcs/sim_1/new/priority_encoder_4x2bit_tb.v" Line 48
