
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e8c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a4  20000000  00008e8c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000988  200001a4  00009030  000181a4  2**2
                  ALLOC
  3 .stack        00002004  20000b2c  000099b8  000181a4  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a4  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181cc  2**0
                  CONTENTS, READONLY
  6 .debug_info   00031905  00000000  00000000  00018227  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004bce  00000000  00000000  00049b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000af5b  00000000  00000000  0004e6fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007d0  00000000  00000000  00059655  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bf0  00000000  00000000  00059e25  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001ca25  00000000  00000000  0005aa15  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001592f  00000000  00000000  0007743a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088276  00000000  00000000  0008cd69  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001fe8  00000000  00000000  00114fe0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002b30 	.word	0x20002b30
       4:	0000281d 	.word	0x0000281d
       8:	00002819 	.word	0x00002819
       c:	00002819 	.word	0x00002819
	...
      2c:	00002819 	.word	0x00002819
	...
      38:	00002819 	.word	0x00002819
      3c:	00002819 	.word	0x00002819
      40:	00002819 	.word	0x00002819
      44:	00002819 	.word	0x00002819
      48:	00002819 	.word	0x00002819
      4c:	00002819 	.word	0x00002819
      50:	00002819 	.word	0x00002819
      54:	00002819 	.word	0x00002819
      58:	00002819 	.word	0x00002819
      5c:	00002819 	.word	0x00002819
      60:	00002819 	.word	0x00002819
      64:	000020f5 	.word	0x000020f5
      68:	00002105 	.word	0x00002105
      6c:	00002115 	.word	0x00002115
      70:	00002125 	.word	0x00002125
      74:	00002819 	.word	0x00002819
      78:	00002819 	.word	0x00002819
      7c:	00002819 	.word	0x00002819
      80:	00002819 	.word	0x00002819
      84:	00002819 	.word	0x00002819
      88:	00000c85 	.word	0x00000c85
      8c:	00000c95 	.word	0x00000c95
      90:	00000ca5 	.word	0x00000ca5
      94:	00002819 	.word	0x00002819
      98:	00002819 	.word	0x00002819
      9c:	00002819 	.word	0x00002819
      a0:	00002819 	.word	0x00002819
      a4:	00002819 	.word	0x00002819
      a8:	00002819 	.word	0x00002819
      ac:	00002819 	.word	0x00002819

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a4 	.word	0x200001a4
      d0:	00000000 	.word	0x00000000
      d4:	00008e8c 	.word	0x00008e8c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00008e8c 	.word	0x00008e8c
     104:	200001a8 	.word	0x200001a8
     108:	00008e8c 	.word	0x00008e8c
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	2000020c 	.word	0x2000020c
     14c:	20000a48 	.word	0x20000a48
     150:	00001b9d 	.word	0x00001b9d
     154:	41004400 	.word	0x41004400
     158:	00001c89 	.word	0x00001c89

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	00002135 	.word	0x00002135
     2f8:	000025d1 	.word	0x000025d1
     2fc:	000f4240 	.word	0x000f4240
     300:	00005511 	.word	0x00005511
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000a48 	.word	0x20000a48
     310:	00002171 	.word	0x00002171
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	2000020c 	.word	0x2000020c
     328:	42000c00 	.word	0x42000c00
     32c:	00001985 	.word	0x00001985
     330:	000020c9 	.word	0x000020c9
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	20000248 	.word	0x20000248
     340:	00002d27 	.word	0x00002d27

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	2000020c 	.word	0x2000020c
     380:	20000a48 	.word	0x20000a48
     384:	00001b9d 	.word	0x00001b9d
     388:	41004400 	.word	0x41004400
     38c:	00001c89 	.word	0x00001c89

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	2000020c 	.word	0x2000020c
     3d0:	20000a48 	.word	0x20000a48
     3d4:	00001b9d 	.word	0x00001b9d
     3d8:	00000111 	.word	0x00000111
     3dc:	20000648 	.word	0x20000648
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	2000020c 	.word	0x2000020c
     424:	20000a48 	.word	0x20000a48
     428:	00001b9d 	.word	0x00001b9d
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     434:	b538      	push	{r3, r4, r5, lr}
     436:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     438:	1c08      	adds	r0, r1, #0
     43a:	3850      	subs	r0, #80	; 0x50
     43c:	b2c0      	uxtb	r0, r0
     43e:	4c06      	ldr	r4, [pc, #24]	; (458 <ssd1306_set_coordinate+0x24>)
     440:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     442:	0928      	lsrs	r0, r5, #4
     444:	2310      	movs	r3, #16
     446:	4318      	orrs	r0, r3
     448:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     44a:	200e      	movs	r0, #14
     44c:	4005      	ands	r5, r0
     44e:	2301      	movs	r3, #1
     450:	1c28      	adds	r0, r5, #0
     452:	4318      	orrs	r0, r3
     454:	47a0      	blx	r4
}
     456:	bd38      	pop	{r3, r4, r5, pc}
     458:	00000111 	.word	0x00000111

0000045c <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     45c:	b5f0      	push	{r4, r5, r6, r7, lr}
     45e:	465f      	mov	r7, fp
     460:	4656      	mov	r6, sl
     462:	464d      	mov	r5, r9
     464:	4644      	mov	r4, r8
     466:	b4f0      	push	{r4, r5, r6, r7}
     468:	b085      	sub	sp, #20
     46a:	4683      	mov	fp, r0
     46c:	9101      	str	r1, [sp, #4]
     46e:	1c14      	adds	r4, r2, #0
     470:	2a63      	cmp	r2, #99	; 0x63
     472:	d900      	bls.n	476 <ssd1306_draw_huge_number+0x1a>
     474:	2463      	movs	r4, #99	; 0x63
     476:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     478:	1c20      	adds	r0, r4, #0
     47a:	210a      	movs	r1, #10
     47c:	4b24      	ldr	r3, [pc, #144]	; (510 <ssd1306_draw_huge_number+0xb4>)
     47e:	4798      	blx	r3
     480:	b2c9      	uxtb	r1, r1
     482:	ab03      	add	r3, sp, #12
     484:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     486:	2c09      	cmp	r4, #9
     488:	d82c      	bhi.n	4e4 <ssd1306_draw_huge_number+0x88>
     48a:	2200      	movs	r2, #0
     48c:	701a      	strb	r2, [r3, #0]
     48e:	e02f      	b.n	4f0 <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
     490:	4658      	mov	r0, fp
     492:	4651      	mov	r1, sl
     494:	4b1f      	ldr	r3, [pc, #124]	; (514 <ssd1306_draw_huge_number+0xb8>)
     496:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     498:	464d      	mov	r5, r9
     49a:	2400      	movs	r4, #0
     49c:	ab03      	add	r3, sp, #12
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	011a      	lsls	r2, r3, #4
     4a2:	18d2      	adds	r2, r2, r3
     4a4:	0112      	lsls	r2, r2, #4
     4a6:	18d3      	adds	r3, r2, r3
     4a8:	4443      	add	r3, r8
     4aa:	191b      	adds	r3, r3, r4
     4ac:	5d58      	ldrb	r0, [r3, r5]
     4ae:	47b8      	blx	r7
     4b0:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     4b2:	2c27      	cmp	r4, #39	; 0x27
     4b4:	d1f2      	bne.n	49c <ssd1306_draw_huge_number+0x40>
     4b6:	4653      	mov	r3, sl
     4b8:	3301      	adds	r3, #1
     4ba:	b2db      	uxtb	r3, r3
     4bc:	469a      	mov	sl, r3
     4be:	2327      	movs	r3, #39	; 0x27
     4c0:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
     4c2:	2312      	movs	r3, #18
     4c4:	33ff      	adds	r3, #255	; 0xff
     4c6:	4599      	cmp	r9, r3
     4c8:	d1e2      	bne.n	490 <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     4ca:	465b      	mov	r3, fp
     4cc:	3334      	adds	r3, #52	; 0x34
     4ce:	b2db      	uxtb	r3, r3
     4d0:	469b      	mov	fp, r3
     4d2:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     4d4:	9b00      	ldr	r3, [sp, #0]
     4d6:	459b      	cmp	fp, r3
     4d8:	d013      	beq.n	502 <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     4da:	9b01      	ldr	r3, [sp, #4]
     4dc:	469a      	mov	sl, r3
     4de:	2300      	movs	r3, #0
     4e0:	4699      	mov	r9, r3
     4e2:	e7d5      	b.n	490 <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     4e4:	1a60      	subs	r0, r4, r1
     4e6:	210a      	movs	r1, #10
     4e8:	4b0b      	ldr	r3, [pc, #44]	; (518 <ssd1306_draw_huge_number+0xbc>)
     4ea:	4798      	blx	r3
     4ec:	ab03      	add	r3, sp, #12
     4ee:	7018      	strb	r0, [r3, #0]
     4f0:	465b      	mov	r3, fp
     4f2:	3368      	adds	r3, #104	; 0x68
     4f4:	b2db      	uxtb	r3, r3
     4f6:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     4f8:	2600      	movs	r6, #0
     4fa:	4b08      	ldr	r3, [pc, #32]	; (51c <ssd1306_draw_huge_number+0xc0>)
     4fc:	4698      	mov	r8, r3
     4fe:	4f08      	ldr	r7, [pc, #32]	; (520 <ssd1306_draw_huge_number+0xc4>)
     500:	e7eb      	b.n	4da <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     502:	b005      	add	sp, #20
     504:	bc3c      	pop	{r2, r3, r4, r5}
     506:	4690      	mov	r8, r2
     508:	4699      	mov	r9, r3
     50a:	46a2      	mov	sl, r4
     50c:	46ab      	mov	fp, r5
     50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     510:	00005599 	.word	0x00005599
     514:	00000435 	.word	0x00000435
     518:	000055ad 	.word	0x000055ad
     51c:	00007358 	.word	0x00007358
     520:	00000345 	.word	0x00000345

00000524 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     524:	b5f0      	push	{r4, r5, r6, r7, lr}
     526:	465f      	mov	r7, fp
     528:	4656      	mov	r6, sl
     52a:	464d      	mov	r5, r9
     52c:	4644      	mov	r4, r8
     52e:	b4f0      	push	{r4, r5, r6, r7}
     530:	b091      	sub	sp, #68	; 0x44
     532:	1c05      	adds	r5, r0, #0
     534:	1c0c      	adds	r4, r1, #0
     536:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     538:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     53a:	1c08      	adds	r0, r1, #0
     53c:	4bad      	ldr	r3, [pc, #692]	; (7f4 <usart_init+0x2d0>)
     53e:	4798      	blx	r3
     540:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     542:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     544:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     546:	07d9      	lsls	r1, r3, #31
     548:	d500      	bpl.n	54c <usart_init+0x28>
     54a:	e14b      	b.n	7e4 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     54c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     54e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     550:	079f      	lsls	r7, r3, #30
     552:	d500      	bpl.n	556 <usart_init+0x32>
     554:	e146      	b.n	7e4 <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     556:	4ba8      	ldr	r3, [pc, #672]	; (7f8 <usart_init+0x2d4>)
     558:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     55a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     55c:	2701      	movs	r7, #1
     55e:	408f      	lsls	r7, r1
     560:	1c39      	adds	r1, r7, #0
     562:	4301      	orrs	r1, r0
     564:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     566:	a90f      	add	r1, sp, #60	; 0x3c
     568:	272d      	movs	r7, #45	; 0x2d
     56a:	5df3      	ldrb	r3, [r6, r7]
     56c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     56e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     570:	b2d2      	uxtb	r2, r2
     572:	4690      	mov	r8, r2
     574:	1c10      	adds	r0, r2, #0
     576:	4ba1      	ldr	r3, [pc, #644]	; (7fc <usart_init+0x2d8>)
     578:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     57a:	4640      	mov	r0, r8
     57c:	4ba0      	ldr	r3, [pc, #640]	; (800 <usart_init+0x2dc>)
     57e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     580:	5df0      	ldrb	r0, [r6, r7]
     582:	2100      	movs	r1, #0
     584:	4b9f      	ldr	r3, [pc, #636]	; (804 <usart_init+0x2e0>)
     586:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     588:	7af3      	ldrb	r3, [r6, #11]
     58a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     58c:	2324      	movs	r3, #36	; 0x24
     58e:	5cf3      	ldrb	r3, [r6, r3]
     590:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     592:	2325      	movs	r3, #37	; 0x25
     594:	5cf3      	ldrb	r3, [r6, r3]
     596:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     598:	7ef3      	ldrb	r3, [r6, #27]
     59a:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     59c:	7f33      	ldrb	r3, [r6, #28]
     59e:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     5a0:	6829      	ldr	r1, [r5, #0]
     5a2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5a4:	1c08      	adds	r0, r1, #0
     5a6:	4b93      	ldr	r3, [pc, #588]	; (7f4 <usart_init+0x2d0>)
     5a8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5aa:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     5ac:	2200      	movs	r2, #0
     5ae:	466b      	mov	r3, sp
     5b0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     5b2:	8a32      	ldrh	r2, [r6, #16]
     5b4:	9202      	str	r2, [sp, #8]
     5b6:	2380      	movs	r3, #128	; 0x80
     5b8:	01db      	lsls	r3, r3, #7
     5ba:	429a      	cmp	r2, r3
     5bc:	d021      	beq.n	602 <usart_init+0xde>
     5be:	2380      	movs	r3, #128	; 0x80
     5c0:	01db      	lsls	r3, r3, #7
     5c2:	429a      	cmp	r2, r3
     5c4:	d804      	bhi.n	5d0 <usart_init+0xac>
     5c6:	2380      	movs	r3, #128	; 0x80
     5c8:	019b      	lsls	r3, r3, #6
     5ca:	429a      	cmp	r2, r3
     5cc:	d011      	beq.n	5f2 <usart_init+0xce>
     5ce:	e008      	b.n	5e2 <usart_init+0xbe>
     5d0:	23c0      	movs	r3, #192	; 0xc0
     5d2:	01db      	lsls	r3, r3, #7
     5d4:	9f02      	ldr	r7, [sp, #8]
     5d6:	429f      	cmp	r7, r3
     5d8:	d00f      	beq.n	5fa <usart_init+0xd6>
     5da:	2380      	movs	r3, #128	; 0x80
     5dc:	021b      	lsls	r3, r3, #8
     5de:	429f      	cmp	r7, r3
     5e0:	d003      	beq.n	5ea <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     5e2:	2710      	movs	r7, #16
     5e4:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     5e6:	2700      	movs	r7, #0
     5e8:	e00e      	b.n	608 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     5ea:	2703      	movs	r7, #3
     5ec:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     5ee:	2700      	movs	r7, #0
     5f0:	e00a      	b.n	608 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     5f2:	2710      	movs	r7, #16
     5f4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     5f6:	2701      	movs	r7, #1
     5f8:	e006      	b.n	608 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     5fa:	2708      	movs	r7, #8
     5fc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     5fe:	2701      	movs	r7, #1
     600:	e002      	b.n	608 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     602:	2708      	movs	r7, #8
     604:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     606:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     608:	6831      	ldr	r1, [r6, #0]
     60a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     60c:	68f2      	ldr	r2, [r6, #12]
     60e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     610:	6973      	ldr	r3, [r6, #20]
     612:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     614:	7e31      	ldrb	r1, [r6, #24]
     616:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     618:	2326      	movs	r3, #38	; 0x26
     61a:	5cf3      	ldrb	r3, [r6, r3]
     61c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     61e:	6873      	ldr	r3, [r6, #4]
     620:	2b00      	cmp	r3, #0
     622:	d013      	beq.n	64c <usart_init+0x128>
     624:	2280      	movs	r2, #128	; 0x80
     626:	0552      	lsls	r2, r2, #21
     628:	4293      	cmp	r3, r2
     62a:	d12e      	bne.n	68a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     62c:	2327      	movs	r3, #39	; 0x27
     62e:	5cf3      	ldrb	r3, [r6, r3]
     630:	2b00      	cmp	r3, #0
     632:	d12e      	bne.n	692 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     634:	6a37      	ldr	r7, [r6, #32]
     636:	b2c0      	uxtb	r0, r0
     638:	4b73      	ldr	r3, [pc, #460]	; (808 <usart_init+0x2e4>)
     63a:	4798      	blx	r3
     63c:	1c01      	adds	r1, r0, #0
     63e:	1c38      	adds	r0, r7, #0
     640:	466a      	mov	r2, sp
     642:	3226      	adds	r2, #38	; 0x26
     644:	4b71      	ldr	r3, [pc, #452]	; (80c <usart_init+0x2e8>)
     646:	4798      	blx	r3
     648:	1c03      	adds	r3, r0, #0
     64a:	e01f      	b.n	68c <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     64c:	2327      	movs	r3, #39	; 0x27
     64e:	5cf3      	ldrb	r3, [r6, r3]
     650:	2b00      	cmp	r3, #0
     652:	d00a      	beq.n	66a <usart_init+0x146>
				status_code =
     654:	9a06      	ldr	r2, [sp, #24]
     656:	9200      	str	r2, [sp, #0]
     658:	6a30      	ldr	r0, [r6, #32]
     65a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     65c:	466a      	mov	r2, sp
     65e:	3226      	adds	r2, #38	; 0x26
     660:	1c3b      	adds	r3, r7, #0
     662:	4f6b      	ldr	r7, [pc, #428]	; (810 <usart_init+0x2ec>)
     664:	47b8      	blx	r7
     666:	1c03      	adds	r3, r0, #0
     668:	e010      	b.n	68c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     66a:	6a31      	ldr	r1, [r6, #32]
     66c:	9107      	str	r1, [sp, #28]
     66e:	b2c0      	uxtb	r0, r0
     670:	4b65      	ldr	r3, [pc, #404]	; (808 <usart_init+0x2e4>)
     672:	4798      	blx	r3
     674:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     676:	9a06      	ldr	r2, [sp, #24]
     678:	9200      	str	r2, [sp, #0]
     67a:	9807      	ldr	r0, [sp, #28]
     67c:	466a      	mov	r2, sp
     67e:	3226      	adds	r2, #38	; 0x26
     680:	1c3b      	adds	r3, r7, #0
     682:	4f63      	ldr	r7, [pc, #396]	; (810 <usart_init+0x2ec>)
     684:	47b8      	blx	r7
     686:	1c03      	adds	r3, r0, #0
     688:	e000      	b.n	68c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     68a:	2300      	movs	r3, #0
     68c:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     68e:	d000      	beq.n	692 <usart_init+0x16e>
     690:	e0a8      	b.n	7e4 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     692:	7e73      	ldrb	r3, [r6, #25]
     694:	2b00      	cmp	r3, #0
     696:	d002      	beq.n	69e <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     698:	7eb3      	ldrb	r3, [r6, #26]
     69a:	4641      	mov	r1, r8
     69c:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     69e:	682a      	ldr	r2, [r5, #0]
     6a0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     6a2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     6a4:	2b00      	cmp	r3, #0
     6a6:	d1fc      	bne.n	6a2 <usart_init+0x17e>
     6a8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     6aa:	466b      	mov	r3, sp
     6ac:	3326      	adds	r3, #38	; 0x26
     6ae:	881b      	ldrh	r3, [r3, #0]
     6b0:	4642      	mov	r2, r8
     6b2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6b4:	464b      	mov	r3, r9
     6b6:	9f03      	ldr	r7, [sp, #12]
     6b8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     6ba:	9f04      	ldr	r7, [sp, #16]
     6bc:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     6be:	6871      	ldr	r1, [r6, #4]
     6c0:	430b      	orrs	r3, r1
		config->sample_rate |
     6c2:	9f02      	ldr	r7, [sp, #8]
     6c4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     6c6:	4652      	mov	r2, sl
     6c8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6ca:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6cc:	4659      	mov	r1, fp
     6ce:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     6d0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     6d2:	2327      	movs	r3, #39	; 0x27
     6d4:	5cf3      	ldrb	r3, [r6, r3]
     6d6:	2b00      	cmp	r3, #0
     6d8:	d101      	bne.n	6de <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     6da:	2304      	movs	r3, #4
     6dc:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6de:	7e71      	ldrb	r1, [r6, #25]
     6e0:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6e2:	7f33      	ldrb	r3, [r6, #28]
     6e4:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     6e6:	4319      	orrs	r1, r3
     6e8:	7af2      	ldrb	r2, [r6, #11]
     6ea:	7ab3      	ldrb	r3, [r6, #10]
     6ec:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6ee:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6f0:	7f73      	ldrb	r3, [r6, #29]
     6f2:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6f4:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6f6:	2324      	movs	r3, #36	; 0x24
     6f8:	5cf3      	ldrb	r3, [r6, r3]
     6fa:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6fc:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     6fe:	2325      	movs	r3, #37	; 0x25
     700:	5cf3      	ldrb	r3, [r6, r3]
     702:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     704:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     706:	8933      	ldrh	r3, [r6, #8]
     708:	2bff      	cmp	r3, #255	; 0xff
     70a:	d00b      	beq.n	724 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     70c:	7ef2      	ldrb	r2, [r6, #27]
     70e:	2a00      	cmp	r2, #0
     710:	d003      	beq.n	71a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     712:	22a0      	movs	r2, #160	; 0xa0
     714:	04d2      	lsls	r2, r2, #19
     716:	4317      	orrs	r7, r2
     718:	e002      	b.n	720 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     71a:	2280      	movs	r2, #128	; 0x80
     71c:	0452      	lsls	r2, r2, #17
     71e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     720:	4319      	orrs	r1, r3
     722:	e005      	b.n	730 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     724:	7ef3      	ldrb	r3, [r6, #27]
     726:	2b00      	cmp	r3, #0
     728:	d002      	beq.n	730 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     72a:	2380      	movs	r3, #128	; 0x80
     72c:	04db      	lsls	r3, r3, #19
     72e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     730:	232c      	movs	r3, #44	; 0x2c
     732:	5cf3      	ldrb	r3, [r6, r3]
     734:	2b00      	cmp	r3, #0
     736:	d103      	bne.n	740 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     738:	4b36      	ldr	r3, [pc, #216]	; (814 <usart_init+0x2f0>)
     73a:	789b      	ldrb	r3, [r3, #2]
     73c:	079a      	lsls	r2, r3, #30
     73e:	d501      	bpl.n	744 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     740:	2380      	movs	r3, #128	; 0x80
     742:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     744:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     746:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     748:	2b00      	cmp	r3, #0
     74a:	d1fc      	bne.n	746 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     74c:	4643      	mov	r3, r8
     74e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     750:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     752:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     754:	2b00      	cmp	r3, #0
     756:	d1fc      	bne.n	752 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     758:	4641      	mov	r1, r8
     75a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     75c:	ab0e      	add	r3, sp, #56	; 0x38
     75e:	2280      	movs	r2, #128	; 0x80
     760:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     762:	2200      	movs	r2, #0
     764:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     766:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     768:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     76a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     76c:	920a      	str	r2, [sp, #40]	; 0x28
     76e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     770:	930b      	str	r3, [sp, #44]	; 0x2c
     772:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     774:	970c      	str	r7, [sp, #48]	; 0x30
     776:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     778:	960d      	str	r6, [sp, #52]	; 0x34
     77a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     77c:	ae0e      	add	r6, sp, #56	; 0x38
     77e:	b2f9      	uxtb	r1, r7
     780:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     782:	aa0a      	add	r2, sp, #40	; 0x28
     784:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     786:	2800      	cmp	r0, #0
     788:	d102      	bne.n	790 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     78a:	1c20      	adds	r0, r4, #0
     78c:	4a22      	ldr	r2, [pc, #136]	; (818 <usart_init+0x2f4>)
     78e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     790:	1c43      	adds	r3, r0, #1
     792:	d005      	beq.n	7a0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     794:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     796:	0c00      	lsrs	r0, r0, #16
     798:	b2c0      	uxtb	r0, r0
     79a:	1c31      	adds	r1, r6, #0
     79c:	4a1f      	ldr	r2, [pc, #124]	; (81c <usart_init+0x2f8>)
     79e:	4790      	blx	r2
     7a0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     7a2:	2f04      	cmp	r7, #4
     7a4:	d1eb      	bne.n	77e <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     7a6:	2300      	movs	r3, #0
     7a8:	60eb      	str	r3, [r5, #12]
     7aa:	612b      	str	r3, [r5, #16]
     7ac:	616b      	str	r3, [r5, #20]
     7ae:	61ab      	str	r3, [r5, #24]
     7b0:	61eb      	str	r3, [r5, #28]
     7b2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     7b4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     7b6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     7b8:	2200      	movs	r2, #0
     7ba:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     7bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     7be:	2330      	movs	r3, #48	; 0x30
     7c0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     7c2:	2331      	movs	r3, #49	; 0x31
     7c4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     7c6:	2332      	movs	r3, #50	; 0x32
     7c8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     7ca:	2333      	movs	r3, #51	; 0x33
     7cc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     7ce:	6828      	ldr	r0, [r5, #0]
     7d0:	4b08      	ldr	r3, [pc, #32]	; (7f4 <usart_init+0x2d0>)
     7d2:	4798      	blx	r3
     7d4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     7d6:	4912      	ldr	r1, [pc, #72]	; (820 <usart_init+0x2fc>)
     7d8:	4b12      	ldr	r3, [pc, #72]	; (824 <usart_init+0x300>)
     7da:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     7dc:	00a4      	lsls	r4, r4, #2
     7de:	4b12      	ldr	r3, [pc, #72]	; (828 <usart_init+0x304>)
     7e0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     7e2:	2000      	movs	r0, #0
}
     7e4:	b011      	add	sp, #68	; 0x44
     7e6:	bc3c      	pop	{r2, r3, r4, r5}
     7e8:	4690      	mov	r8, r2
     7ea:	4699      	mov	r9, r3
     7ec:	46a2      	mov	sl, r4
     7ee:	46ab      	mov	fp, r5
     7f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	00001941 	.word	0x00001941
     7f8:	40000400 	.word	0x40000400
     7fc:	000026e9 	.word	0x000026e9
     800:	0000265d 	.word	0x0000265d
     804:	000017e9 	.word	0x000017e9
     808:	00002705 	.word	0x00002705
     80c:	00001611 	.word	0x00001611
     810:	00001639 	.word	0x00001639
     814:	41002000 	.word	0x41002000
     818:	00001839 	.word	0x00001839
     81c:	000027c5 	.word	0x000027c5
     820:	00000939 	.word	0x00000939
     824:	00002089 	.word	0x00002089
     828:	20000a9c 	.word	0x20000a9c

0000082c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     82c:	b510      	push	{r4, lr}
     82e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     830:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     832:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     834:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     836:	2c00      	cmp	r4, #0
     838:	d00d      	beq.n	856 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     83a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     83c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     83e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     840:	2a00      	cmp	r2, #0
     842:	d108      	bne.n	856 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     844:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     846:	2a00      	cmp	r2, #0
     848:	d1fc      	bne.n	844 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     84a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     84c:	2102      	movs	r1, #2
     84e:	7e1a      	ldrb	r2, [r3, #24]
     850:	420a      	tst	r2, r1
     852:	d0fc      	beq.n	84e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     854:	2000      	movs	r0, #0
}
     856:	bd10      	pop	{r4, pc}

00000858 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     858:	b510      	push	{r4, lr}
     85a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     85c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     85e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     860:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     862:	2a00      	cmp	r2, #0
     864:	d033      	beq.n	8ce <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     866:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     868:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     86a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     86c:	2b00      	cmp	r3, #0
     86e:	d12e      	bne.n	8ce <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     870:	7e23      	ldrb	r3, [r4, #24]
     872:	075a      	lsls	r2, r3, #29
     874:	d52b      	bpl.n	8ce <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     876:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     878:	2b00      	cmp	r3, #0
     87a:	d1fc      	bne.n	876 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     87c:	8b63      	ldrh	r3, [r4, #26]
     87e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     880:	069a      	lsls	r2, r3, #26
     882:	d021      	beq.n	8c8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     884:	079a      	lsls	r2, r3, #30
     886:	d503      	bpl.n	890 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     888:	2302      	movs	r3, #2
     88a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
     88c:	201a      	movs	r0, #26
     88e:	e01e      	b.n	8ce <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     890:	075a      	lsls	r2, r3, #29
     892:	d503      	bpl.n	89c <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     894:	2304      	movs	r3, #4
     896:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
     898:	201e      	movs	r0, #30
     89a:	e018      	b.n	8ce <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     89c:	07da      	lsls	r2, r3, #31
     89e:	d503      	bpl.n	8a8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     8a0:	2301      	movs	r3, #1
     8a2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
     8a4:	2013      	movs	r0, #19
     8a6:	e012      	b.n	8ce <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     8a8:	06da      	lsls	r2, r3, #27
     8aa:	d505      	bpl.n	8b8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     8ac:	8b62      	ldrh	r2, [r4, #26]
     8ae:	2310      	movs	r3, #16
     8b0:	4313      	orrs	r3, r2
     8b2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
     8b4:	2042      	movs	r0, #66	; 0x42
     8b6:	e00a      	b.n	8ce <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     8b8:	069a      	lsls	r2, r3, #26
     8ba:	d505      	bpl.n	8c8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     8bc:	8b62      	ldrh	r2, [r4, #26]
     8be:	2320      	movs	r3, #32
     8c0:	4313      	orrs	r3, r2
     8c2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
     8c4:	2041      	movs	r0, #65	; 0x41
     8c6:	e002      	b.n	8ce <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     8c8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     8ca:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     8cc:	2000      	movs	r0, #0
}
     8ce:	bd10      	pop	{r4, pc}

000008d0 <_usart_read_buffer>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     8d0:	6803      	ldr	r3, [r0, #0]

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
     8d2:	8582      	strh	r2, [r0, #44]	; 0x2c
	module->rx_buffer_ptr              = rx_data;
     8d4:	6241      	str	r1, [r0, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     8d6:	2105      	movs	r1, #5
     8d8:	2232      	movs	r2, #50	; 0x32
     8da:	5481      	strb	r1, [r0, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     8dc:	2204      	movs	r2, #4
     8de:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
     8e0:	7a02      	ldrb	r2, [r0, #8]
     8e2:	2a00      	cmp	r2, #0
     8e4:	d001      	beq.n	8ea <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     8e6:	2220      	movs	r2, #32
     8e8:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
     8ea:	7a42      	ldrb	r2, [r0, #9]
     8ec:	2a00      	cmp	r2, #0
     8ee:	d001      	beq.n	8f4 <_usart_read_buffer+0x24>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     8f0:	2208      	movs	r2, #8
     8f2:	759a      	strb	r2, [r3, #22]
	}
#endif
}
     8f4:	4770      	bx	lr
     8f6:	46c0      	nop			; (mov r8, r8)

000008f8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     8f8:	1c93      	adds	r3, r2, #2
     8fa:	009b      	lsls	r3, r3, #2
     8fc:	18c3      	adds	r3, r0, r3
     8fe:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     900:	2301      	movs	r3, #1
     902:	4093      	lsls	r3, r2
     904:	1c1a      	adds	r2, r3, #0
     906:	2330      	movs	r3, #48	; 0x30
     908:	5cc1      	ldrb	r1, [r0, r3]
     90a:	430a      	orrs	r2, r1
     90c:	54c2      	strb	r2, [r0, r3]
}
     90e:	4770      	bx	lr

00000910 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     910:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     912:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     914:	2a00      	cmp	r2, #0
     916:	d00b      	beq.n	930 <usart_read_buffer_job+0x20>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     918:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     91a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     91c:	2c00      	cmp	r4, #0
     91e:	d007      	beq.n	930 <usart_read_buffer_job+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     920:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     922:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     924:	2305      	movs	r3, #5
	if (!(module->receiver_enabled)) {
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     926:	2c00      	cmp	r4, #0
     928:	d102      	bne.n	930 <usart_read_buffer_job+0x20>
		return STATUS_BUSY;
	}

	/* Issue internal asynchronous read */
	_usart_read_buffer(module, rx_data, length);
     92a:	4b02      	ldr	r3, [pc, #8]	; (934 <usart_read_buffer_job+0x24>)
     92c:	4798      	blx	r3

	return STATUS_OK;
     92e:	2300      	movs	r3, #0
}
     930:	1c18      	adds	r0, r3, #0
     932:	bd10      	pop	{r4, pc}
     934:	000008d1 	.word	0x000008d1

00000938 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     93a:	0080      	lsls	r0, r0, #2
     93c:	4b64      	ldr	r3, [pc, #400]	; (ad0 <_usart_interrupt_handler+0x198>)
     93e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     940:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     942:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     944:	2b00      	cmp	r3, #0
     946:	d1fc      	bne.n	942 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     948:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     94a:	7da6      	ldrb	r6, [r4, #22]
     94c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     94e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     950:	5ceb      	ldrb	r3, [r5, r3]
     952:	2230      	movs	r2, #48	; 0x30
     954:	5caf      	ldrb	r7, [r5, r2]
     956:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     958:	07f1      	lsls	r1, r6, #31
     95a:	d520      	bpl.n	99e <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
     95c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     95e:	b29b      	uxth	r3, r3
     960:	2b00      	cmp	r3, #0
     962:	d01a      	beq.n	99a <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     964:	6aab      	ldr	r3, [r5, #40]	; 0x28
     966:	781a      	ldrb	r2, [r3, #0]
     968:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     96a:	1c59      	adds	r1, r3, #1
     96c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     96e:	7969      	ldrb	r1, [r5, #5]
     970:	2901      	cmp	r1, #1
     972:	d104      	bne.n	97e <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     974:	7859      	ldrb	r1, [r3, #1]
     976:	0209      	lsls	r1, r1, #8
     978:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     97a:	3302      	adds	r3, #2
     97c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     97e:	05d3      	lsls	r3, r2, #23
     980:	0ddb      	lsrs	r3, r3, #23
     982:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     984:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     986:	3b01      	subs	r3, #1
     988:	b29b      	uxth	r3, r3
     98a:	85eb      	strh	r3, [r5, #46]	; 0x2e
     98c:	2b00      	cmp	r3, #0
     98e:	d106      	bne.n	99e <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     990:	2301      	movs	r3, #1
     992:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     994:	2302      	movs	r3, #2
     996:	75a3      	strb	r3, [r4, #22]
     998:	e001      	b.n	99e <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     99a:	2301      	movs	r3, #1
     99c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     99e:	07b2      	lsls	r2, r6, #30
     9a0:	d509      	bpl.n	9b6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     9a2:	2302      	movs	r3, #2
     9a4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     9a6:	2200      	movs	r2, #0
     9a8:	2333      	movs	r3, #51	; 0x33
     9aa:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     9ac:	07fb      	lsls	r3, r7, #31
     9ae:	d502      	bpl.n	9b6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     9b0:	1c28      	adds	r0, r5, #0
     9b2:	68e9      	ldr	r1, [r5, #12]
     9b4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     9b6:	0772      	lsls	r2, r6, #29
     9b8:	d56a      	bpl.n	a90 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
     9ba:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     9bc:	b29b      	uxth	r3, r3
     9be:	2b00      	cmp	r3, #0
     9c0:	d064      	beq.n	a8c <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9c2:	8b63      	ldrh	r3, [r4, #26]
     9c4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     9c6:	0719      	lsls	r1, r3, #28
     9c8:	d402      	bmi.n	9d0 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9ca:	223f      	movs	r2, #63	; 0x3f
     9cc:	4013      	ands	r3, r2
     9ce:	e001      	b.n	9d4 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     9d0:	2237      	movs	r2, #55	; 0x37
     9d2:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     9d4:	2b00      	cmp	r3, #0
     9d6:	d037      	beq.n	a48 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     9d8:	079a      	lsls	r2, r3, #30
     9da:	d507      	bpl.n	9ec <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     9dc:	221a      	movs	r2, #26
     9de:	2332      	movs	r3, #50	; 0x32
     9e0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     9e2:	8b62      	ldrh	r2, [r4, #26]
     9e4:	2302      	movs	r3, #2
     9e6:	4313      	orrs	r3, r2
     9e8:	8363      	strh	r3, [r4, #26]
     9ea:	e027      	b.n	a3c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     9ec:	0759      	lsls	r1, r3, #29
     9ee:	d507      	bpl.n	a00 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     9f0:	221e      	movs	r2, #30
     9f2:	2332      	movs	r3, #50	; 0x32
     9f4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     9f6:	8b62      	ldrh	r2, [r4, #26]
     9f8:	2304      	movs	r3, #4
     9fa:	4313      	orrs	r3, r2
     9fc:	8363      	strh	r3, [r4, #26]
     9fe:	e01d      	b.n	a3c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a00:	07da      	lsls	r2, r3, #31
     a02:	d507      	bpl.n	a14 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     a04:	2213      	movs	r2, #19
     a06:	2332      	movs	r3, #50	; 0x32
     a08:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     a0a:	8b62      	ldrh	r2, [r4, #26]
     a0c:	2301      	movs	r3, #1
     a0e:	4313      	orrs	r3, r2
     a10:	8363      	strh	r3, [r4, #26]
     a12:	e013      	b.n	a3c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     a14:	06d9      	lsls	r1, r3, #27
     a16:	d507      	bpl.n	a28 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     a18:	2242      	movs	r2, #66	; 0x42
     a1a:	2332      	movs	r3, #50	; 0x32
     a1c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     a1e:	8b62      	ldrh	r2, [r4, #26]
     a20:	2310      	movs	r3, #16
     a22:	4313      	orrs	r3, r2
     a24:	8363      	strh	r3, [r4, #26]
     a26:	e009      	b.n	a3c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     a28:	2220      	movs	r2, #32
     a2a:	421a      	tst	r2, r3
     a2c:	d006      	beq.n	a3c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     a2e:	2241      	movs	r2, #65	; 0x41
     a30:	2332      	movs	r3, #50	; 0x32
     a32:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     a34:	8b62      	ldrh	r2, [r4, #26]
     a36:	2320      	movs	r3, #32
     a38:	4313      	orrs	r3, r2
     a3a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a3c:	077a      	lsls	r2, r7, #29
     a3e:	d527      	bpl.n	a90 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a40:	1c28      	adds	r0, r5, #0
     a42:	696b      	ldr	r3, [r5, #20]
     a44:	4798      	blx	r3
     a46:	e023      	b.n	a90 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     a48:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     a4a:	05d2      	lsls	r2, r2, #23
     a4c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     a4e:	b2d3      	uxtb	r3, r2
     a50:	6a69      	ldr	r1, [r5, #36]	; 0x24
     a52:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     a54:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a56:	1c59      	adds	r1, r3, #1
     a58:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a5a:	7969      	ldrb	r1, [r5, #5]
     a5c:	2901      	cmp	r1, #1
     a5e:	d104      	bne.n	a6a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     a60:	0a12      	lsrs	r2, r2, #8
     a62:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     a64:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a66:	3301      	adds	r3, #1
     a68:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     a6a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a6c:	3b01      	subs	r3, #1
     a6e:	b29b      	uxth	r3, r3
     a70:	85ab      	strh	r3, [r5, #44]	; 0x2c
     a72:	2b00      	cmp	r3, #0
     a74:	d10c      	bne.n	a90 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     a76:	2304      	movs	r3, #4
     a78:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     a7a:	2200      	movs	r2, #0
     a7c:	2332      	movs	r3, #50	; 0x32
     a7e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     a80:	07ba      	lsls	r2, r7, #30
     a82:	d505      	bpl.n	a90 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     a84:	1c28      	adds	r0, r5, #0
     a86:	692b      	ldr	r3, [r5, #16]
     a88:	4798      	blx	r3
     a8a:	e001      	b.n	a90 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     a8c:	2304      	movs	r3, #4
     a8e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     a90:	06f1      	lsls	r1, r6, #27
     a92:	d507      	bpl.n	aa4 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     a94:	2310      	movs	r3, #16
     a96:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     a98:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     a9a:	06fa      	lsls	r2, r7, #27
     a9c:	d502      	bpl.n	aa4 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     a9e:	1c28      	adds	r0, r5, #0
     aa0:	69eb      	ldr	r3, [r5, #28]
     aa2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     aa4:	06b1      	lsls	r1, r6, #26
     aa6:	d507      	bpl.n	ab8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     aa8:	2320      	movs	r3, #32
     aaa:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     aac:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     aae:	073a      	lsls	r2, r7, #28
     ab0:	d502      	bpl.n	ab8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     ab2:	1c28      	adds	r0, r5, #0
     ab4:	69ab      	ldr	r3, [r5, #24]
     ab6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     ab8:	0731      	lsls	r1, r6, #28
     aba:	d507      	bpl.n	acc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     abc:	2308      	movs	r3, #8
     abe:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     ac0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     ac2:	06ba      	lsls	r2, r7, #26
     ac4:	d502      	bpl.n	acc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     ac6:	6a2b      	ldr	r3, [r5, #32]
     ac8:	1c28      	adds	r0, r5, #0
     aca:	4798      	blx	r3
		}
	}
#endif
}
     acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ace:	46c0      	nop			; (mov r8, r8)
     ad0:	20000a9c 	.word	0x20000a9c

00000ad4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ad6:	4647      	mov	r7, r8
     ad8:	b480      	push	{r7}
     ada:	1c0c      	adds	r4, r1, #0
     adc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     ade:	2800      	cmp	r0, #0
     ae0:	d10c      	bne.n	afc <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     ae2:	2a00      	cmp	r2, #0
     ae4:	dd0d      	ble.n	b02 <_read+0x2e>
     ae6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     ae8:	4e09      	ldr	r6, [pc, #36]	; (b10 <_read+0x3c>)
     aea:	4d0a      	ldr	r5, [pc, #40]	; (b14 <_read+0x40>)
     aec:	6830      	ldr	r0, [r6, #0]
     aee:	1c21      	adds	r1, r4, #0
     af0:	682b      	ldr	r3, [r5, #0]
     af2:	4798      	blx	r3
		ptr++;
     af4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     af6:	42bc      	cmp	r4, r7
     af8:	d1f8      	bne.n	aec <_read+0x18>
     afa:	e004      	b.n	b06 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     afc:	2001      	movs	r0, #1
     afe:	4240      	negs	r0, r0
     b00:	e002      	b.n	b08 <_read+0x34>
	}

	for (; len > 0; --len) {
     b02:	2000      	movs	r0, #0
     b04:	e000      	b.n	b08 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     b06:	4640      	mov	r0, r8
	}
	return nChars;
}
     b08:	bc04      	pop	{r2}
     b0a:	4690      	mov	r8, r2
     b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	20000a54 	.word	0x20000a54
     b14:	20000a4c 	.word	0x20000a4c

00000b18 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     b18:	b5f0      	push	{r4, r5, r6, r7, lr}
     b1a:	4647      	mov	r7, r8
     b1c:	b480      	push	{r7}
     b1e:	1c0e      	adds	r6, r1, #0
     b20:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     b22:	3801      	subs	r0, #1
     b24:	2802      	cmp	r0, #2
     b26:	d810      	bhi.n	b4a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     b28:	2a00      	cmp	r2, #0
     b2a:	d011      	beq.n	b50 <_write+0x38>
     b2c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     b2e:	4b0d      	ldr	r3, [pc, #52]	; (b64 <_write+0x4c>)
     b30:	4698      	mov	r8, r3
     b32:	4f0d      	ldr	r7, [pc, #52]	; (b68 <_write+0x50>)
     b34:	4643      	mov	r3, r8
     b36:	6818      	ldr	r0, [r3, #0]
     b38:	5d31      	ldrb	r1, [r6, r4]
     b3a:	683b      	ldr	r3, [r7, #0]
     b3c:	4798      	blx	r3
     b3e:	2800      	cmp	r0, #0
     b40:	db08      	blt.n	b54 <_write+0x3c>
			return -1;
		}
		++nChars;
     b42:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     b44:	42a5      	cmp	r5, r4
     b46:	d1f5      	bne.n	b34 <_write+0x1c>
     b48:	e007      	b.n	b5a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     b4a:	2001      	movs	r0, #1
     b4c:	4240      	negs	r0, r0
     b4e:	e005      	b.n	b5c <_write+0x44>
	}

	for (; len != 0; --len) {
     b50:	2000      	movs	r0, #0
     b52:	e003      	b.n	b5c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     b54:	2001      	movs	r0, #1
     b56:	4240      	negs	r0, r0
     b58:	e000      	b.n	b5c <_write+0x44>
		}
		++nChars;
     b5a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     b5c:	bc04      	pop	{r2}
     b5e:	4690      	mov	r8, r2
     b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b62:	46c0      	nop			; (mov r8, r8)
     b64:	20000a54 	.word	0x20000a54
     b68:	20000a50 	.word	0x20000a50

00000b6c <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     b6c:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     b6e:	4b08      	ldr	r3, [pc, #32]	; (b90 <display_menu+0x24>)
     b70:	7819      	ldrb	r1, [r3, #0]
     b72:	4a08      	ldr	r2, [pc, #32]	; (b94 <display_menu+0x28>)
     b74:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     b76:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
     b78:	3804      	subs	r0, #4
     b7a:	0083      	lsls	r3, r0, #2
     b7c:	1818      	adds	r0, r3, r0
     b7e:	0080      	lsls	r0, r0, #2
     b80:	4b05      	ldr	r3, [pc, #20]	; (b98 <display_menu+0x2c>)
     b82:	18c0      	adds	r0, r0, r3
     b84:	4b05      	ldr	r3, [pc, #20]	; (b9c <display_menu+0x30>)
     b86:	4798      	blx	r3
	ssd1306_write_display();
     b88:	4b05      	ldr	r3, [pc, #20]	; (ba0 <display_menu+0x34>)
     b8a:	4798      	blx	r3
}
     b8c:	bd08      	pop	{r3, pc}
     b8e:	46c0      	nop			; (mov r8, r8)
     b90:	20000a58 	.word	0x20000a58
     b94:	20000a59 	.word	0x20000a59
     b98:	20000090 	.word	0x20000090
     b9c:	00001451 	.word	0x00001451
     ba0:	00000391 	.word	0x00000391

00000ba4 <is_view>:

uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
     ba4:	2300      	movs	r3, #0
     ba6:	2203      	movs	r2, #3
     ba8:	4282      	cmp	r2, r0
     baa:	415b      	adcs	r3, r3
     bac:	b2d8      	uxtb	r0, r3
	return 0;
     bae:	4770      	bx	lr

00000bb0 <draw_speed_view>:
//Redraws current view and updates data
void refresh_view() {
	
}

void draw_speed_view() {
     bb0:	b508      	push	{r3, lr}
	ssd1306_clear_display();
     bb2:	4b04      	ldr	r3, [pc, #16]	; (bc4 <draw_speed_view+0x14>)
     bb4:	4798      	blx	r3
	ssd1306_draw_huge_number(15,1,device.speed);
     bb6:	4b04      	ldr	r3, [pc, #16]	; (bc8 <draw_speed_view+0x18>)
     bb8:	781a      	ldrb	r2, [r3, #0]
     bba:	200f      	movs	r0, #15
     bbc:	2101      	movs	r1, #1
     bbe:	4b03      	ldr	r3, [pc, #12]	; (bcc <draw_speed_view+0x1c>)
     bc0:	4798      	blx	r3
     bc2:	bd08      	pop	{r3, pc}
     bc4:	000003e5 	.word	0x000003e5
     bc8:	20000a80 	.word	0x20000a80
     bcc:	0000045d 	.word	0x0000045d

00000bd0 <display_view>:
 */ 

#include "menus.h"
#include "views.h"

void display_view(menu_link view) {
     bd0:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     bd2:	4b05      	ldr	r3, [pc, #20]	; (be8 <display_view+0x18>)
     bd4:	7819      	ldrb	r1, [r3, #0]
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <display_view+0x1c>)
     bd8:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
     bda:	7018      	strb	r0, [r3, #0]
	
	if(view == SPEED_VIEW) {
     bdc:	2800      	cmp	r0, #0
     bde:	d101      	bne.n	be4 <display_view+0x14>
		draw_speed_view();
     be0:	4b03      	ldr	r3, [pc, #12]	; (bf0 <display_view+0x20>)
     be2:	4798      	blx	r3
	}
}
     be4:	bd08      	pop	{r3, pc}
     be6:	46c0      	nop			; (mov r8, r8)
     be8:	20000a58 	.word	0x20000a58
     bec:	20000a59 	.word	0x20000a59
     bf0:	00000bb1 	.word	0x00000bb1

00000bf4 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     bf4:	1c93      	adds	r3, r2, #2
     bf6:	009b      	lsls	r3, r3, #2
     bf8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     bfa:	2a02      	cmp	r2, #2
     bfc:	d104      	bne.n	c08 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     bfe:	7e02      	ldrb	r2, [r0, #24]
     c00:	2310      	movs	r3, #16
     c02:	4313      	orrs	r3, r2
     c04:	7603      	strb	r3, [r0, #24]
     c06:	e00c      	b.n	c22 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     c08:	2a03      	cmp	r2, #3
     c0a:	d104      	bne.n	c16 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     c0c:	7e02      	ldrb	r2, [r0, #24]
     c0e:	2320      	movs	r3, #32
     c10:	4313      	orrs	r3, r2
     c12:	7603      	strb	r3, [r0, #24]
     c14:	e005      	b.n	c22 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     c16:	2301      	movs	r3, #1
     c18:	4093      	lsls	r3, r2
     c1a:	1c1a      	adds	r2, r3, #0
     c1c:	7e03      	ldrb	r3, [r0, #24]
     c1e:	431a      	orrs	r2, r3
     c20:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
     c22:	2000      	movs	r0, #0
     c24:	4770      	bx	lr
     c26:	46c0      	nop			; (mov r8, r8)

00000c28 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     c28:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     c2a:	0080      	lsls	r0, r0, #2
     c2c:	4b14      	ldr	r3, [pc, #80]	; (c80 <_tc_interrupt_handler+0x58>)
     c2e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     c30:	6822      	ldr	r2, [r4, #0]
     c32:	7b95      	ldrb	r5, [r2, #14]
     c34:	7e23      	ldrb	r3, [r4, #24]
     c36:	401d      	ands	r5, r3
     c38:	7e63      	ldrb	r3, [r4, #25]
     c3a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     c3c:	07eb      	lsls	r3, r5, #31
     c3e:	d505      	bpl.n	c4c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     c40:	1c20      	adds	r0, r4, #0
     c42:	68a2      	ldr	r2, [r4, #8]
     c44:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     c46:	2301      	movs	r3, #1
     c48:	6822      	ldr	r2, [r4, #0]
     c4a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     c4c:	07ab      	lsls	r3, r5, #30
     c4e:	d505      	bpl.n	c5c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     c50:	1c20      	adds	r0, r4, #0
     c52:	68e2      	ldr	r2, [r4, #12]
     c54:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     c56:	2302      	movs	r3, #2
     c58:	6822      	ldr	r2, [r4, #0]
     c5a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     c5c:	06eb      	lsls	r3, r5, #27
     c5e:	d505      	bpl.n	c6c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     c60:	1c20      	adds	r0, r4, #0
     c62:	6922      	ldr	r2, [r4, #16]
     c64:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     c66:	2310      	movs	r3, #16
     c68:	6822      	ldr	r2, [r4, #0]
     c6a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     c6c:	06ab      	lsls	r3, r5, #26
     c6e:	d505      	bpl.n	c7c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     c70:	1c20      	adds	r0, r4, #0
     c72:	6962      	ldr	r2, [r4, #20]
     c74:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     c76:	6823      	ldr	r3, [r4, #0]
     c78:	2220      	movs	r2, #32
     c7a:	739a      	strb	r2, [r3, #14]
	}
}
     c7c:	bd38      	pop	{r3, r4, r5, pc}
     c7e:	46c0      	nop			; (mov r8, r8)
     c80:	20000a84 	.word	0x20000a84

00000c84 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     c84:	b508      	push	{r3, lr}
     c86:	2000      	movs	r0, #0
     c88:	4b01      	ldr	r3, [pc, #4]	; (c90 <TC3_Handler+0xc>)
     c8a:	4798      	blx	r3
     c8c:	bd08      	pop	{r3, pc}
     c8e:	46c0      	nop			; (mov r8, r8)
     c90:	00000c29 	.word	0x00000c29

00000c94 <TC4_Handler>:
     c94:	b508      	push	{r3, lr}
     c96:	2001      	movs	r0, #1
     c98:	4b01      	ldr	r3, [pc, #4]	; (ca0 <TC4_Handler+0xc>)
     c9a:	4798      	blx	r3
     c9c:	bd08      	pop	{r3, pc}
     c9e:	46c0      	nop			; (mov r8, r8)
     ca0:	00000c29 	.word	0x00000c29

00000ca4 <TC5_Handler>:
     ca4:	b508      	push	{r3, lr}
     ca6:	2002      	movs	r0, #2
     ca8:	4b01      	ldr	r3, [pc, #4]	; (cb0 <TC5_Handler+0xc>)
     caa:	4798      	blx	r3
     cac:	bd08      	pop	{r3, pc}
     cae:	46c0      	nop			; (mov r8, r8)
     cb0:	00000c29 	.word	0x00000c29

00000cb4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     cb4:	b570      	push	{r4, r5, r6, lr}
     cb6:	b084      	sub	sp, #16
     cb8:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     cba:	ab01      	add	r3, sp, #4
     cbc:	4a0a      	ldr	r2, [pc, #40]	; (ce8 <_tc_get_inst_index+0x34>)
     cbe:	ca70      	ldmia	r2!, {r4, r5, r6}
     cc0:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     cc2:	9b01      	ldr	r3, [sp, #4]
     cc4:	4283      	cmp	r3, r0
     cc6:	d00a      	beq.n	cde <_tc_get_inst_index+0x2a>
     cc8:	9c02      	ldr	r4, [sp, #8]
     cca:	4284      	cmp	r4, r0
     ccc:	d005      	beq.n	cda <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     cce:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     cd0:	9d03      	ldr	r5, [sp, #12]
     cd2:	428d      	cmp	r5, r1
     cd4:	d105      	bne.n	ce2 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     cd6:	2002      	movs	r0, #2
     cd8:	e002      	b.n	ce0 <_tc_get_inst_index+0x2c>
     cda:	2001      	movs	r0, #1
     cdc:	e000      	b.n	ce0 <_tc_get_inst_index+0x2c>
     cde:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
     ce0:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     ce2:	b004      	add	sp, #16
     ce4:	bd70      	pop	{r4, r5, r6, pc}
     ce6:	46c0      	nop			; (mov r8, r8)
     ce8:	00007f14 	.word	0x00007f14

00000cec <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     cec:	b5f0      	push	{r4, r5, r6, r7, lr}
     cee:	464f      	mov	r7, r9
     cf0:	4646      	mov	r6, r8
     cf2:	b4c0      	push	{r6, r7}
     cf4:	b087      	sub	sp, #28
     cf6:	1c04      	adds	r4, r0, #0
     cf8:	1c0d      	adds	r5, r1, #0
     cfa:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     cfc:	1c08      	adds	r0, r1, #0
     cfe:	4b90      	ldr	r3, [pc, #576]	; (f40 <tc_init+0x254>)
     d00:	4798      	blx	r3
     d02:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     d04:	4f8f      	ldr	r7, [pc, #572]	; (f44 <tc_init+0x258>)
     d06:	1c39      	adds	r1, r7, #0
     d08:	310c      	adds	r1, #12
     d0a:	a805      	add	r0, sp, #20
     d0c:	2203      	movs	r2, #3
     d0e:	4e8e      	ldr	r6, [pc, #568]	; (f48 <tc_init+0x25c>)
     d10:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     d12:	1c39      	adds	r1, r7, #0
     d14:	3110      	adds	r1, #16
     d16:	a803      	add	r0, sp, #12
     d18:	2206      	movs	r2, #6
     d1a:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     d1c:	2300      	movs	r3, #0
     d1e:	60a3      	str	r3, [r4, #8]
     d20:	60e3      	str	r3, [r4, #12]
     d22:	6123      	str	r3, [r4, #16]
     d24:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     d26:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     d28:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     d2a:	4648      	mov	r0, r9
     d2c:	0082      	lsls	r2, r0, #2
     d2e:	4b87      	ldr	r3, [pc, #540]	; (f4c <tc_init+0x260>)
     d30:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     d32:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     d34:	4641      	mov	r1, r8
     d36:	788b      	ldrb	r3, [r1, #2]
     d38:	2b08      	cmp	r3, #8
     d3a:	d104      	bne.n	d46 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d3c:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     d3e:	464a      	mov	r2, r9
     d40:	07d2      	lsls	r2, r2, #31
     d42:	d400      	bmi.n	d46 <tc_init+0x5a>
     d44:	e0f6      	b.n	f34 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     d46:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     d48:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     d4a:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     d4c:	07d9      	lsls	r1, r3, #31
     d4e:	d500      	bpl.n	d52 <tc_init+0x66>
     d50:	e0f0      	b.n	f34 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     d52:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
     d54:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     d56:	06da      	lsls	r2, r3, #27
     d58:	d500      	bpl.n	d5c <tc_init+0x70>
     d5a:	e0eb      	b.n	f34 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     d5c:	882b      	ldrh	r3, [r5, #0]
     d5e:	0799      	lsls	r1, r3, #30
     d60:	d500      	bpl.n	d64 <tc_init+0x78>
     d62:	e0e7      	b.n	f34 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
     d64:	4642      	mov	r2, r8
     d66:	7c13      	ldrb	r3, [r2, #16]
     d68:	2b00      	cmp	r3, #0
     d6a:	d00c      	beq.n	d86 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d6c:	a902      	add	r1, sp, #8
     d6e:	2301      	movs	r3, #1
     d70:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     d72:	2200      	movs	r2, #0
     d74:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     d76:	4640      	mov	r0, r8
     d78:	6980      	ldr	r0, [r0, #24]
     d7a:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     d7c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     d7e:	4642      	mov	r2, r8
     d80:	7d10      	ldrb	r0, [r2, #20]
     d82:	4b73      	ldr	r3, [pc, #460]	; (f50 <tc_init+0x264>)
     d84:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
     d86:	4640      	mov	r0, r8
     d88:	7f03      	ldrb	r3, [r0, #28]
     d8a:	2b00      	cmp	r3, #0
     d8c:	d00b      	beq.n	da6 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d8e:	a902      	add	r1, sp, #8
     d90:	2301      	movs	r3, #1
     d92:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     d94:	2200      	movs	r2, #0
     d96:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     d98:	6a42      	ldr	r2, [r0, #36]	; 0x24
     d9a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     d9c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     d9e:	6a03      	ldr	r3, [r0, #32]
     da0:	b2d8      	uxtb	r0, r3
     da2:	4b6b      	ldr	r3, [pc, #428]	; (f50 <tc_init+0x264>)
     da4:	4798      	blx	r3
     da6:	4b6b      	ldr	r3, [pc, #428]	; (f54 <tc_init+0x268>)
     da8:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
     daa:	4648      	mov	r0, r9
     dac:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     dae:	a803      	add	r0, sp, #12
     db0:	5a12      	ldrh	r2, [r2, r0]
     db2:	430a      	orrs	r2, r1
     db4:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     db6:	4641      	mov	r1, r8
     db8:	788b      	ldrb	r3, [r1, #2]
     dba:	2b08      	cmp	r3, #8
     dbc:	d108      	bne.n	dd0 <tc_init+0xe4>
     dbe:	4b65      	ldr	r3, [pc, #404]	; (f54 <tc_init+0x268>)
     dc0:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
     dc2:	4648      	mov	r0, r9
     dc4:	3001      	adds	r0, #1
     dc6:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     dc8:	a903      	add	r1, sp, #12
     dca:	5a41      	ldrh	r1, [r0, r1]
     dcc:	430a      	orrs	r2, r1
     dce:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
     dd0:	a901      	add	r1, sp, #4
     dd2:	4642      	mov	r2, r8
     dd4:	7813      	ldrb	r3, [r2, #0]
     dd6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     dd8:	ab05      	add	r3, sp, #20
     dda:	4648      	mov	r0, r9
     ddc:	5c1e      	ldrb	r6, [r3, r0]
     dde:	1c30      	adds	r0, r6, #0
     de0:	4b5d      	ldr	r3, [pc, #372]	; (f58 <tc_init+0x26c>)
     de2:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     de4:	1c30      	adds	r0, r6, #0
     de6:	4b5d      	ldr	r3, [pc, #372]	; (f5c <tc_init+0x270>)
     de8:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
     dea:	4641      	mov	r1, r8
     dec:	8888      	ldrh	r0, [r1, #4]
     dee:	890b      	ldrh	r3, [r1, #8]
     df0:	4303      	orrs	r3, r0
     df2:	7988      	ldrb	r0, [r1, #6]
     df4:	788a      	ldrb	r2, [r1, #2]
     df6:	4310      	orrs	r0, r2
     df8:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
     dfa:	784b      	ldrb	r3, [r1, #1]
     dfc:	2b00      	cmp	r3, #0
     dfe:	d002      	beq.n	e06 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     e00:	2380      	movs	r3, #128	; 0x80
     e02:	011b      	lsls	r3, r3, #4
     e04:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e06:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e08:	227f      	movs	r2, #127	; 0x7f
     e0a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     e0c:	4393      	bics	r3, r2
     e0e:	d1fc      	bne.n	e0a <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     e10:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
     e12:	4642      	mov	r2, r8
     e14:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
     e16:	1e43      	subs	r3, r0, #1
     e18:	4198      	sbcs	r0, r3
     e1a:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
     e1c:	7b93      	ldrb	r3, [r2, #14]
     e1e:	2b00      	cmp	r3, #0
     e20:	d001      	beq.n	e26 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     e22:	2301      	movs	r3, #1
     e24:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e26:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e28:	227f      	movs	r2, #127	; 0x7f
     e2a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
     e2c:	4393      	bics	r3, r2
     e2e:	d1fc      	bne.n	e2a <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     e30:	23ff      	movs	r3, #255	; 0xff
     e32:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
     e34:	2800      	cmp	r0, #0
     e36:	d005      	beq.n	e44 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e38:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e3a:	227f      	movs	r2, #127	; 0x7f
     e3c:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
     e3e:	4393      	bics	r3, r2
     e40:	d1fc      	bne.n	e3c <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     e42:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
     e44:	4643      	mov	r3, r8
     e46:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     e48:	7adb      	ldrb	r3, [r3, #11]
     e4a:	2b00      	cmp	r3, #0
     e4c:	d001      	beq.n	e52 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     e4e:	2310      	movs	r3, #16
     e50:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     e52:	4641      	mov	r1, r8
     e54:	7b0b      	ldrb	r3, [r1, #12]
     e56:	2b00      	cmp	r3, #0
     e58:	d001      	beq.n	e5e <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     e5a:	2320      	movs	r3, #32
     e5c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e5e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e60:	227f      	movs	r2, #127	; 0x7f
     e62:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     e64:	4393      	bics	r3, r2
     e66:	d1fc      	bne.n	e62 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     e68:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e6a:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e6c:	217f      	movs	r1, #127	; 0x7f
     e6e:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     e70:	438b      	bics	r3, r1
     e72:	d1fc      	bne.n	e6e <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     e74:	7923      	ldrb	r3, [r4, #4]
     e76:	2b04      	cmp	r3, #4
     e78:	d005      	beq.n	e86 <tc_init+0x19a>
     e7a:	2b08      	cmp	r3, #8
     e7c:	d041      	beq.n	f02 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
     e7e:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     e80:	2b00      	cmp	r3, #0
     e82:	d157      	bne.n	f34 <tc_init+0x248>
     e84:	e024      	b.n	ed0 <tc_init+0x1e4>
     e86:	217f      	movs	r1, #127	; 0x7f
     e88:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
     e8a:	438b      	bics	r3, r1
     e8c:	d1fc      	bne.n	e88 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
     e8e:	2328      	movs	r3, #40	; 0x28
     e90:	4642      	mov	r2, r8
     e92:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
     e94:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e96:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e98:	227f      	movs	r2, #127	; 0x7f
     e9a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
     e9c:	4393      	bics	r3, r2
     e9e:	d1fc      	bne.n	e9a <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
     ea0:	2329      	movs	r3, #41	; 0x29
     ea2:	4640      	mov	r0, r8
     ea4:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
     ea6:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ea8:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     eaa:	227f      	movs	r2, #127	; 0x7f
     eac:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
     eae:	4393      	bics	r3, r2
     eb0:	d1fc      	bne.n	eac <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
     eb2:	232a      	movs	r3, #42	; 0x2a
     eb4:	4641      	mov	r1, r8
     eb6:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
     eb8:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     eba:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ebc:	227f      	movs	r2, #127	; 0x7f
     ebe:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     ec0:	4393      	bics	r3, r2
     ec2:	d1fc      	bne.n	ebe <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
     ec4:	232b      	movs	r3, #43	; 0x2b
     ec6:	4642      	mov	r2, r8
     ec8:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
     eca:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
     ecc:	2000      	movs	r0, #0
     ece:	e031      	b.n	f34 <tc_init+0x248>
     ed0:	217f      	movs	r1, #127	; 0x7f
     ed2:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
     ed4:	438b      	bics	r3, r1
     ed6:	d1fc      	bne.n	ed2 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
     ed8:	4640      	mov	r0, r8
     eda:	8d03      	ldrh	r3, [r0, #40]	; 0x28
     edc:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ede:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ee0:	227f      	movs	r2, #127	; 0x7f
     ee2:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     ee4:	4393      	bics	r3, r2
     ee6:	d1fc      	bne.n	ee2 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
     ee8:	4641      	mov	r1, r8
     eea:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
     eec:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     eee:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ef0:	227f      	movs	r2, #127	; 0x7f
     ef2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     ef4:	4393      	bics	r3, r2
     ef6:	d1fc      	bne.n	ef2 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
     ef8:	4642      	mov	r2, r8
     efa:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
     efc:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
     efe:	2000      	movs	r0, #0
     f00:	e018      	b.n	f34 <tc_init+0x248>
     f02:	217f      	movs	r1, #127	; 0x7f
     f04:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
     f06:	438b      	bics	r3, r1
     f08:	d1fc      	bne.n	f04 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
     f0a:	4643      	mov	r3, r8
     f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     f0e:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f10:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f12:	227f      	movs	r2, #127	; 0x7f
     f14:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     f16:	4393      	bics	r3, r2
     f18:	d1fc      	bne.n	f14 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
     f1a:	4640      	mov	r0, r8
     f1c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     f1e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f20:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f22:	227f      	movs	r2, #127	; 0x7f
     f24:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     f26:	4393      	bics	r3, r2
     f28:	d1fc      	bne.n	f24 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
     f2a:	4641      	mov	r1, r8
     f2c:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
     f2e:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
     f30:	2000      	movs	r0, #0
     f32:	e7ff      	b.n	f34 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     f34:	b007      	add	sp, #28
     f36:	bc0c      	pop	{r2, r3}
     f38:	4690      	mov	r8, r2
     f3a:	4699      	mov	r9, r3
     f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f3e:	46c0      	nop			; (mov r8, r8)
     f40:	00000cb5 	.word	0x00000cb5
     f44:	00007f14 	.word	0x00007f14
     f48:	00002d15 	.word	0x00002d15
     f4c:	20000a84 	.word	0x20000a84
     f50:	000027c5 	.word	0x000027c5
     f54:	40000400 	.word	0x40000400
     f58:	000026e9 	.word	0x000026e9
     f5c:	0000265d 	.word	0x0000265d

00000f60 <btn_timer_read_callback>:
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
     f60:	b082      	sub	sp, #8
	volatile bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
     f62:	4b27      	ldr	r3, [pc, #156]	; (1000 <btn_timer_read_callback+0xa0>)
     f64:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     f66:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     f68:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     f6a:	2900      	cmp	r1, #0
     f6c:	d103      	bne.n	f76 <btn_timer_read_callback+0x16>
		return &(ports[port_index]->Group[group_index]);
     f6e:	095a      	lsrs	r2, r3, #5
     f70:	01d2      	lsls	r2, r2, #7
     f72:	4924      	ldr	r1, [pc, #144]	; (1004 <btn_timer_read_callback+0xa4>)
     f74:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     f76:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     f78:	211f      	movs	r1, #31
     f7a:	400b      	ands	r3, r1
     f7c:	2101      	movs	r1, #1
     f7e:	4099      	lsls	r1, r3
     f80:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     f82:	4013      	ands	r3, r2
     f84:	1e5a      	subs	r2, r3, #1
     f86:	4193      	sbcs	r3, r2
     f88:	b2db      	uxtb	r3, r3
     f8a:	466a      	mov	r2, sp
     f8c:	71d3      	strb	r3, [r2, #7]
	volatile bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
     f8e:	4b1e      	ldr	r3, [pc, #120]	; (1008 <btn_timer_read_callback+0xa8>)
     f90:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     f92:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     f94:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     f96:	2900      	cmp	r1, #0
     f98:	d103      	bne.n	fa2 <btn_timer_read_callback+0x42>
		return &(ports[port_index]->Group[group_index]);
     f9a:	095a      	lsrs	r2, r3, #5
     f9c:	01d2      	lsls	r2, r2, #7
     f9e:	4919      	ldr	r1, [pc, #100]	; (1004 <btn_timer_read_callback+0xa4>)
     fa0:	1852      	adds	r2, r2, r1
     fa2:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     fa4:	211f      	movs	r1, #31
     fa6:	400b      	ands	r3, r1
     fa8:	2101      	movs	r1, #1
     faa:	4099      	lsls	r1, r3
     fac:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     fae:	4013      	ands	r3, r2
     fb0:	1e5a      	subs	r2, r3, #1
     fb2:	4193      	sbcs	r3, r2
     fb4:	b2db      	uxtb	r3, r3
     fb6:	466a      	mov	r2, sp
     fb8:	7193      	strb	r3, [r2, #6]
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
     fba:	466b      	mov	r3, sp
     fbc:	3307      	adds	r3, #7
     fbe:	781b      	ldrb	r3, [r3, #0]
     fc0:	2b00      	cmp	r3, #0
     fc2:	d106      	bne.n	fd2 <btn_timer_read_callback+0x72>
     fc4:	4b0e      	ldr	r3, [pc, #56]	; (1000 <btn_timer_read_callback+0xa0>)
     fc6:	789b      	ldrb	r3, [r3, #2]
     fc8:	2b01      	cmp	r3, #1
     fca:	d102      	bne.n	fd2 <btn_timer_read_callback+0x72>
		btn_nav_down.active = 1;
     fcc:	2201      	movs	r2, #1
     fce:	4b0c      	ldr	r3, [pc, #48]	; (1000 <btn_timer_read_callback+0xa0>)
     fd0:	701a      	strb	r2, [r3, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
     fd2:	466b      	mov	r3, sp
     fd4:	3306      	adds	r3, #6
     fd6:	781b      	ldrb	r3, [r3, #0]
     fd8:	2b00      	cmp	r3, #0
     fda:	d106      	bne.n	fea <btn_timer_read_callback+0x8a>
     fdc:	4b0a      	ldr	r3, [pc, #40]	; (1008 <btn_timer_read_callback+0xa8>)
     fde:	789b      	ldrb	r3, [r3, #2]
     fe0:	2b01      	cmp	r3, #1
     fe2:	d102      	bne.n	fea <btn_timer_read_callback+0x8a>
		btn_nav_select.active = 1;
     fe4:	2201      	movs	r2, #1
     fe6:	4b08      	ldr	r3, [pc, #32]	; (1008 <btn_timer_read_callback+0xa8>)
     fe8:	701a      	strb	r2, [r3, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
     fea:	466b      	mov	r3, sp
     fec:	79da      	ldrb	r2, [r3, #7]
     fee:	4b04      	ldr	r3, [pc, #16]	; (1000 <btn_timer_read_callback+0xa0>)
     ff0:	709a      	strb	r2, [r3, #2]
	btn_nav_select.lastState = nav_select_state;
     ff2:	466b      	mov	r3, sp
     ff4:	799a      	ldrb	r2, [r3, #6]
     ff6:	4b04      	ldr	r3, [pc, #16]	; (1008 <btn_timer_read_callback+0xa8>)
     ff8:	709a      	strb	r2, [r3, #2]
}
     ffa:	b002      	add	sp, #8
     ffc:	4770      	bx	lr
     ffe:	46c0      	nop			; (mov r8, r8)
    1000:	20000a94 	.word	0x20000a94
    1004:	41004400 	.word	0x41004400
    1008:	20000a90 	.word	0x20000a90

0000100c <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
    100c:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
    100e:	490c      	ldr	r1, [pc, #48]	; (1040 <menu_buttons_init+0x34>)
    1010:	230f      	movs	r3, #15
    1012:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
    1014:	2201      	movs	r2, #1
    1016:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
    1018:	2300      	movs	r3, #0
    101a:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
    101c:	4909      	ldr	r1, [pc, #36]	; (1044 <menu_buttons_init+0x38>)
    101e:	200e      	movs	r0, #14
    1020:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
    1022:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
    1024:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1026:	4c08      	ldr	r4, [pc, #32]	; (1048 <menu_buttons_init+0x3c>)
    1028:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    102a:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    102c:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    102e:	200f      	movs	r0, #15
    1030:	1c21      	adds	r1, r4, #0
    1032:	4d06      	ldr	r5, [pc, #24]	; (104c <menu_buttons_init+0x40>)
    1034:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    1036:	200e      	movs	r0, #14
    1038:	1c21      	adds	r1, r4, #0
    103a:	47a8      	blx	r5
}
    103c:	bd38      	pop	{r3, r4, r5, pc}
    103e:	46c0      	nop			; (mov r8, r8)
    1040:	20000a94 	.word	0x20000a94
    1044:	20000a90 	.word	0x20000a90
    1048:	20000a7c 	.word	0x20000a7c
    104c:	00002171 	.word	0x00002171

00001050 <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
    1050:	b510      	push	{r4, lr}
    1052:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1054:	aa01      	add	r2, sp, #4
    1056:	2300      	movs	r3, #0
    1058:	2100      	movs	r1, #0
    105a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    105c:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    105e:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1060:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1062:	2000      	movs	r0, #0
    1064:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1066:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1068:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    106a:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    106c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    106e:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1070:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1072:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1074:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1076:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1078:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    107a:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    107c:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    107e:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1080:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    1082:	23c0      	movs	r3, #192	; 0xc0
    1084:	009b      	lsls	r3, r3, #2
    1086:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
    1088:	4c07      	ldr	r4, [pc, #28]	; (10a8 <btn_timer_config+0x58>)
    108a:	1c20      	adds	r0, r4, #0
    108c:	4907      	ldr	r1, [pc, #28]	; (10ac <btn_timer_config+0x5c>)
    108e:	4b08      	ldr	r3, [pc, #32]	; (10b0 <btn_timer_config+0x60>)
    1090:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1092:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1094:	217f      	movs	r1, #127	; 0x7f
    1096:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1098:	438b      	bics	r3, r1
    109a:	d1fc      	bne.n	1096 <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    109c:	8811      	ldrh	r1, [r2, #0]
    109e:	2302      	movs	r3, #2
    10a0:	430b      	orrs	r3, r1
    10a2:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
    10a4:	b00e      	add	sp, #56	; 0x38
    10a6:	bd10      	pop	{r4, pc}
    10a8:	20000a5c 	.word	0x20000a5c
    10ac:	42002c00 	.word	0x42002c00
    10b0:	00000ced 	.word	0x00000ced

000010b4 <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
    10b4:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
    10b6:	4c0d      	ldr	r4, [pc, #52]	; (10ec <btn_timer_config_callbacks+0x38>)
    10b8:	1c20      	adds	r0, r4, #0
    10ba:	490d      	ldr	r1, [pc, #52]	; (10f0 <btn_timer_config_callbacks+0x3c>)
    10bc:	2200      	movs	r2, #0
    10be:	4b0d      	ldr	r3, [pc, #52]	; (10f4 <btn_timer_config_callbacks+0x40>)
    10c0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    10c2:	6820      	ldr	r0, [r4, #0]
    10c4:	4b0c      	ldr	r3, [pc, #48]	; (10f8 <btn_timer_config_callbacks+0x44>)
    10c6:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    10c8:	4b0c      	ldr	r3, [pc, #48]	; (10fc <btn_timer_config_callbacks+0x48>)
    10ca:	5c1b      	ldrb	r3, [r3, r0]
    10cc:	211f      	movs	r1, #31
    10ce:	4019      	ands	r1, r3
    10d0:	2301      	movs	r3, #1
    10d2:	1c1a      	adds	r2, r3, #0
    10d4:	408a      	lsls	r2, r1
    10d6:	1c11      	adds	r1, r2, #0
    10d8:	4a09      	ldr	r2, [pc, #36]	; (1100 <btn_timer_config_callbacks+0x4c>)
    10da:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    10dc:	7e61      	ldrb	r1, [r4, #25]
    10de:	2201      	movs	r2, #1
    10e0:	430a      	orrs	r2, r1
    10e2:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    10e4:	6822      	ldr	r2, [r4, #0]
    10e6:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
    10e8:	bd10      	pop	{r4, pc}
    10ea:	46c0      	nop			; (mov r8, r8)
    10ec:	20000a5c 	.word	0x20000a5c
    10f0:	00000f61 	.word	0x00000f61
    10f4:	00000bf5 	.word	0x00000bf5
    10f8:	00000cb5 	.word	0x00000cb5
    10fc:	00007f2c 	.word	0x00007f2c
    1100:	e000e100 	.word	0xe000e100

00001104 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    1104:	4b01      	ldr	r3, [pc, #4]	; (110c <gfx_mono_set_framebuffer+0x8>)
    1106:	6018      	str	r0, [r3, #0]
}
    1108:	4770      	bx	lr
    110a:	46c0      	nop			; (mov r8, r8)
    110c:	200001c0 	.word	0x200001c0

00001110 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
    1110:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
    1112:	01c9      	lsls	r1, r1, #7
    1114:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
    1116:	4906      	ldr	r1, [pc, #24]	; (1130 <gfx_mono_framebuffer_put_page+0x20>)
    1118:	6809      	ldr	r1, [r1, #0]
    111a:	188a      	adds	r2, r1, r2
    111c:	1e5c      	subs	r4, r3, #1
    111e:	b2e4      	uxtb	r4, r4
    1120:	3401      	adds	r4, #1
    1122:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
    1124:	5cc1      	ldrb	r1, [r0, r3]
    1126:	54d1      	strb	r1, [r2, r3]
    1128:	3301      	adds	r3, #1
	} while (--width > 0);
    112a:	42a3      	cmp	r3, r4
    112c:	d1fa      	bne.n	1124 <gfx_mono_framebuffer_put_page+0x14>
}
    112e:	bd10      	pop	{r4, pc}
    1130:	200001c0 	.word	0x200001c0

00001134 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1134:	4b02      	ldr	r3, [pc, #8]	; (1140 <gfx_mono_framebuffer_put_byte+0xc>)
    1136:	681b      	ldr	r3, [r3, #0]
    1138:	01c0      	lsls	r0, r0, #7
    113a:	1841      	adds	r1, r0, r1
    113c:	54ca      	strb	r2, [r1, r3]
}
    113e:	4770      	bx	lr
    1140:	200001c0 	.word	0x200001c0

00001144 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1144:	4b02      	ldr	r3, [pc, #8]	; (1150 <gfx_mono_framebuffer_get_byte+0xc>)
    1146:	681b      	ldr	r3, [r3, #0]
    1148:	01c0      	lsls	r0, r0, #7
    114a:	1840      	adds	r0, r0, r1
    114c:	5c18      	ldrb	r0, [r3, r0]
}
    114e:	4770      	bx	lr
    1150:	200001c0 	.word	0x200001c0

00001154 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
    1154:	b5f0      	push	{r4, r5, r6, r7, lr}
    1156:	4647      	mov	r7, r8
    1158:	b480      	push	{r7}
    115a:	1c04      	adds	r4, r0, #0
    115c:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    115e:	b243      	sxtb	r3, r0
    1160:	2b00      	cmp	r3, #0
    1162:	db22      	blt.n	11aa <gfx_mono_framebuffer_draw_pixel+0x56>
    1164:	293f      	cmp	r1, #63	; 0x3f
    1166:	d820      	bhi.n	11aa <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    1168:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    116a:	00f7      	lsls	r7, r6, #3
    116c:	1bc9      	subs	r1, r1, r7
    116e:	2701      	movs	r7, #1
    1170:	408f      	lsls	r7, r1
    1172:	b2fb      	uxtb	r3, r7
    1174:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
    1176:	1c30      	adds	r0, r6, #0
    1178:	1c21      	adds	r1, r4, #0
    117a:	4b0d      	ldr	r3, [pc, #52]	; (11b0 <gfx_mono_framebuffer_draw_pixel+0x5c>)
    117c:	4798      	blx	r3
    117e:	1c02      	adds	r2, r0, #0

	switch (color) {
    1180:	2d01      	cmp	r5, #1
    1182:	d004      	beq.n	118e <gfx_mono_framebuffer_draw_pixel+0x3a>
    1184:	2d00      	cmp	r5, #0
    1186:	d006      	beq.n	1196 <gfx_mono_framebuffer_draw_pixel+0x42>
    1188:	2d02      	cmp	r5, #2
    118a:	d007      	beq.n	119c <gfx_mono_framebuffer_draw_pixel+0x48>
    118c:	e009      	b.n	11a2 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    118e:	4643      	mov	r3, r8
    1190:	4318      	orrs	r0, r3
    1192:	b2c2      	uxtb	r2, r0
		break;
    1194:	e005      	b.n	11a2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    1196:	43b8      	bics	r0, r7
    1198:	b2c2      	uxtb	r2, r0
		break;
    119a:	e002      	b.n	11a2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    119c:	4643      	mov	r3, r8
    119e:	4058      	eors	r0, r3
    11a0:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
    11a2:	1c30      	adds	r0, r6, #0
    11a4:	1c21      	adds	r1, r4, #0
    11a6:	4b03      	ldr	r3, [pc, #12]	; (11b4 <gfx_mono_framebuffer_draw_pixel+0x60>)
    11a8:	4798      	blx	r3
}
    11aa:	bc04      	pop	{r2}
    11ac:	4690      	mov	r8, r2
    11ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b0:	00001145 	.word	0x00001145
    11b4:	00001135 	.word	0x00001135

000011b8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    11b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11ba:	4657      	mov	r7, sl
    11bc:	464e      	mov	r6, r9
    11be:	4645      	mov	r5, r8
    11c0:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    11c2:	1884      	adds	r4, r0, r2
    11c4:	2c80      	cmp	r4, #128	; 0x80
    11c6:	dd03      	ble.n	11d0 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
    11c8:	2280      	movs	r2, #128	; 0x80
    11ca:	4252      	negs	r2, r2
    11cc:	1a12      	subs	r2, r2, r0
    11ce:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    11d0:	2a00      	cmp	r2, #0
    11d2:	d053      	beq.n	127c <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
    11d4:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    11d6:	00e5      	lsls	r5, r4, #3
    11d8:	1b49      	subs	r1, r1, r5
    11da:	2501      	movs	r5, #1
    11dc:	408d      	lsls	r5, r1
    11de:	46a8      	mov	r8, r5
    11e0:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    11e2:	2b01      	cmp	r3, #1
    11e4:	d00b      	beq.n	11fe <gfx_mono_generic_draw_horizontal_line+0x46>
    11e6:	2b00      	cmp	r3, #0
    11e8:	d011      	beq.n	120e <gfx_mono_generic_draw_horizontal_line+0x56>
    11ea:	2b02      	cmp	r3, #2
    11ec:	d146      	bne.n	127c <gfx_mono_generic_draw_horizontal_line+0xc4>
    11ee:	1c15      	adds	r5, r2, #0
    11f0:	3801      	subs	r0, #1
    11f2:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    11f4:	4b24      	ldr	r3, [pc, #144]	; (1288 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    11f6:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    11f8:	4924      	ldr	r1, [pc, #144]	; (128c <gfx_mono_generic_draw_horizontal_line+0xd4>)
    11fa:	4688      	mov	r8, r1
    11fc:	e02f      	b.n	125e <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    11fe:	1c15      	adds	r5, r2, #0
    1200:	3801      	subs	r0, #1
    1202:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1204:	4b20      	ldr	r3, [pc, #128]	; (1288 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1206:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1208:	4920      	ldr	r1, [pc, #128]	; (128c <gfx_mono_generic_draw_horizontal_line+0xd4>)
    120a:	4688      	mov	r8, r1
    120c:	e006      	b.n	121c <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    120e:	1c15      	adds	r5, r2, #0
    1210:	3801      	subs	r0, #1
    1212:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1214:	4b1c      	ldr	r3, [pc, #112]	; (1288 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1216:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1218:	4f1c      	ldr	r7, [pc, #112]	; (128c <gfx_mono_generic_draw_horizontal_line+0xd4>)
    121a:	e00f      	b.n	123c <gfx_mono_generic_draw_horizontal_line+0x84>
    121c:	4651      	mov	r1, sl
    121e:	186e      	adds	r6, r5, r1
    1220:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1222:	1c20      	adds	r0, r4, #0
    1224:	1c31      	adds	r1, r6, #0
    1226:	47c8      	blx	r9
			temp |= pixelmask;
    1228:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    122a:	b2c2      	uxtb	r2, r0
    122c:	1c20      	adds	r0, r4, #0
    122e:	1c31      	adds	r1, r6, #0
    1230:	47c0      	blx	r8
    1232:	3d01      	subs	r5, #1
    1234:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
    1236:	2d00      	cmp	r5, #0
    1238:	d1f0      	bne.n	121c <gfx_mono_generic_draw_horizontal_line+0x64>
    123a:	e01f      	b.n	127c <gfx_mono_generic_draw_horizontal_line+0xc4>
    123c:	4653      	mov	r3, sl
    123e:	18ee      	adds	r6, r5, r3
    1240:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1242:	1c20      	adds	r0, r4, #0
    1244:	1c31      	adds	r1, r6, #0
    1246:	47c8      	blx	r9
			temp &= ~pixelmask;
    1248:	4641      	mov	r1, r8
    124a:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
    124c:	b2c2      	uxtb	r2, r0
    124e:	1c20      	adds	r0, r4, #0
    1250:	1c31      	adds	r1, r6, #0
    1252:	47b8      	blx	r7
    1254:	3d01      	subs	r5, #1
    1256:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
    1258:	2d00      	cmp	r5, #0
    125a:	d1ef      	bne.n	123c <gfx_mono_generic_draw_horizontal_line+0x84>
    125c:	e00e      	b.n	127c <gfx_mono_generic_draw_horizontal_line+0xc4>
    125e:	4653      	mov	r3, sl
    1260:	18ee      	adds	r6, r5, r3
    1262:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1264:	1c20      	adds	r0, r4, #0
    1266:	1c31      	adds	r1, r6, #0
    1268:	47c8      	blx	r9
			temp ^= pixelmask;
    126a:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    126c:	b2c2      	uxtb	r2, r0
    126e:	1c20      	adds	r0, r4, #0
    1270:	1c31      	adds	r1, r6, #0
    1272:	47c0      	blx	r8
    1274:	3d01      	subs	r5, #1
    1276:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
    1278:	2d00      	cmp	r5, #0
    127a:	d1f0      	bne.n	125e <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
    127c:	bc1c      	pop	{r2, r3, r4}
    127e:	4690      	mov	r8, r2
    1280:	4699      	mov	r9, r3
    1282:	46a2      	mov	sl, r4
    1284:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1286:	46c0      	nop			; (mov r8, r8)
    1288:	00001145 	.word	0x00001145
    128c:	00001135 	.word	0x00001135

00001290 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1292:	464f      	mov	r7, r9
    1294:	4646      	mov	r6, r8
    1296:	b4c0      	push	{r6, r7}
    1298:	1c05      	adds	r5, r0, #0
    129a:	1c16      	adds	r6, r2, #0
    129c:	aa08      	add	r2, sp, #32
    129e:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    12a0:	2b00      	cmp	r3, #0
    12a2:	d00f      	beq.n	12c4 <gfx_mono_generic_draw_filled_rect+0x34>
    12a4:	1c1c      	adds	r4, r3, #0
    12a6:	3901      	subs	r1, #1
    12a8:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    12aa:	4b08      	ldr	r3, [pc, #32]	; (12cc <gfx_mono_generic_draw_filled_rect+0x3c>)
    12ac:	4698      	mov	r8, r3
    12ae:	464b      	mov	r3, r9
    12b0:	18e1      	adds	r1, r4, r3
    12b2:	b2c9      	uxtb	r1, r1
    12b4:	1c28      	adds	r0, r5, #0
    12b6:	1c32      	adds	r2, r6, #0
    12b8:	1c3b      	adds	r3, r7, #0
    12ba:	47c0      	blx	r8
    12bc:	3c01      	subs	r4, #1
    12be:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    12c0:	2c00      	cmp	r4, #0
    12c2:	d1f4      	bne.n	12ae <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    12c4:	bc0c      	pop	{r2, r3}
    12c6:	4690      	mov	r8, r2
    12c8:	4699      	mov	r9, r3
    12ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    12cc:	000011b9 	.word	0x000011b9

000012d0 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    12d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12d2:	465f      	mov	r7, fp
    12d4:	4656      	mov	r6, sl
    12d6:	464d      	mov	r5, r9
    12d8:	4644      	mov	r4, r8
    12da:	b4f0      	push	{r4, r5, r6, r7}
    12dc:	1c05      	adds	r5, r0, #0
    12de:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
    12e0:	7843      	ldrb	r3, [r0, #1]
    12e2:	08db      	lsrs	r3, r3, #3
    12e4:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
    12e6:	08d2      	lsrs	r2, r2, #3
    12e8:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    12ea:	7883      	ldrb	r3, [r0, #2]
    12ec:	2b00      	cmp	r3, #0
    12ee:	d008      	beq.n	1302 <gfx_mono_generic_put_bitmap+0x32>
    12f0:	2b01      	cmp	r3, #1
    12f2:	d134      	bne.n	135e <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    12f4:	4650      	mov	r0, sl
    12f6:	2800      	cmp	r0, #0
    12f8:	d031      	beq.n	135e <gfx_mono_generic_put_bitmap+0x8e>
    12fa:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    12fc:	491b      	ldr	r1, [pc, #108]	; (136c <gfx_mono_generic_put_bitmap+0x9c>)
    12fe:	4689      	mov	r9, r1
    1300:	e015      	b.n	132e <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1302:	2400      	movs	r4, #0
    1304:	4652      	mov	r2, sl
    1306:	2a00      	cmp	r2, #0
    1308:	d11a      	bne.n	1340 <gfx_mono_generic_put_bitmap+0x70>
    130a:	e028      	b.n	135e <gfx_mono_generic_put_bitmap+0x8e>
    130c:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    130e:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    1310:	4373      	muls	r3, r6
    1312:	6868      	ldr	r0, [r5, #4]
    1314:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1316:	5cd2      	ldrb	r2, [r2, r3]
    1318:	4640      	mov	r0, r8
    131a:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
    131c:	3401      	adds	r4, #1
    131e:	b2e4      	uxtb	r4, r4
    1320:	782b      	ldrb	r3, [r5, #0]
    1322:	42a3      	cmp	r3, r4
    1324:	d8f2      	bhi.n	130c <gfx_mono_generic_put_bitmap+0x3c>
    1326:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1328:	b2f3      	uxtb	r3, r6
    132a:	4553      	cmp	r3, sl
    132c:	d217      	bcs.n	135e <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
    132e:	782b      	ldrb	r3, [r5, #0]
    1330:	2b00      	cmp	r3, #0
    1332:	d0f8      	beq.n	1326 <gfx_mono_generic_put_bitmap+0x56>
    1334:	2400      	movs	r4, #0
    1336:	4659      	mov	r1, fp
    1338:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    133a:	b2d2      	uxtb	r2, r2
    133c:	4690      	mov	r8, r2
    133e:	e7e5      	b.n	130c <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
    1340:	4e0b      	ldr	r6, [pc, #44]	; (1370 <gfx_mono_generic_put_bitmap+0xa0>)
    1342:	782b      	ldrb	r3, [r5, #0]
    1344:	1c18      	adds	r0, r3, #0
    1346:	4360      	muls	r0, r4
    1348:	686a      	ldr	r2, [r5, #4]
    134a:	1810      	adds	r0, r2, r0
    134c:	465a      	mov	r2, fp
    134e:	1911      	adds	r1, r2, r4
    1350:	b2c9      	uxtb	r1, r1
    1352:	1c3a      	adds	r2, r7, #0
    1354:	47b0      	blx	r6
    1356:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1358:	b2e3      	uxtb	r3, r4
    135a:	459a      	cmp	sl, r3
    135c:	d8f1      	bhi.n	1342 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
    135e:	bc3c      	pop	{r2, r3, r4, r5}
    1360:	4690      	mov	r8, r2
    1362:	4699      	mov	r9, r3
    1364:	46a2      	mov	sl, r4
    1366:	46ab      	mov	fp, r5
    1368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    136a:	46c0      	nop			; (mov r8, r8)
    136c:	00001135 	.word	0x00001135
    1370:	00001111 	.word	0x00001111

00001374 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
    1374:	b5f0      	push	{r4, r5, r6, r7, lr}
    1376:	464f      	mov	r7, r9
    1378:	4646      	mov	r6, r8
    137a:	b4c0      	push	{r6, r7}
    137c:	b083      	sub	sp, #12
    137e:	1c06      	adds	r6, r0, #0
    1380:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
    1382:	7c40      	ldrb	r0, [r0, #17]
    1384:	2103      	movs	r1, #3
    1386:	4b2a      	ldr	r3, [pc, #168]	; (1430 <menu_draw+0xbc>)
    1388:	4798      	blx	r3
    138a:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
    138c:	7cb3      	ldrb	r3, [r6, #18]
    138e:	42bb      	cmp	r3, r7
    1390:	d101      	bne.n	1396 <menu_draw+0x22>
    1392:	2c00      	cmp	r4, #0
    1394:	d00a      	beq.n	13ac <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    1396:	2300      	movs	r3, #0
    1398:	9300      	str	r3, [sp, #0]
    139a:	2000      	movs	r0, #0
    139c:	2110      	movs	r1, #16
    139e:	2280      	movs	r2, #128	; 0x80
    13a0:	2330      	movs	r3, #48	; 0x30
    13a2:	4c24      	ldr	r4, [pc, #144]	; (1434 <menu_draw+0xc0>)
    13a4:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
    13a6:	2201      	movs	r2, #1
    13a8:	4b23      	ldr	r3, [pc, #140]	; (1438 <menu_draw+0xc4>)
    13aa:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
    13ac:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    13ae:	2300      	movs	r3, #0
    13b0:	9300      	str	r3, [sp, #0]
    13b2:	2000      	movs	r0, #0
    13b4:	2110      	movs	r1, #16
    13b6:	2206      	movs	r2, #6
    13b8:	2330      	movs	r3, #48	; 0x30
    13ba:	4c1e      	ldr	r4, [pc, #120]	; (1434 <menu_draw+0xc0>)
    13bc:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
    13be:	7c70      	ldrb	r0, [r6, #17]
    13c0:	2103      	movs	r1, #3
    13c2:	4b1e      	ldr	r3, [pc, #120]	; (143c <menu_draw+0xc8>)
    13c4:	4798      	blx	r3
    13c6:	b2ca      	uxtb	r2, r1
    13c8:	3201      	adds	r2, #1
    13ca:	0112      	lsls	r2, r2, #4
    13cc:	b2d2      	uxtb	r2, r2
    13ce:	481c      	ldr	r0, [pc, #112]	; (1440 <menu_draw+0xcc>)
    13d0:	2100      	movs	r1, #0
    13d2:	4b1c      	ldr	r3, [pc, #112]	; (1444 <menu_draw+0xd0>)
    13d4:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
    13d6:	4b18      	ldr	r3, [pc, #96]	; (1438 <menu_draw+0xc4>)
    13d8:	781b      	ldrb	r3, [r3, #0]
    13da:	2b00      	cmp	r3, #0
    13dc:	d022      	beq.n	1424 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    13de:	007c      	lsls	r4, r7, #1
    13e0:	193c      	adds	r4, r7, r4
    13e2:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
    13e4:	3701      	adds	r7, #1
    13e6:	007b      	lsls	r3, r7, #1
    13e8:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    13ea:	42bc      	cmp	r4, r7
    13ec:	da17      	bge.n	141e <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    13ee:	7a33      	ldrb	r3, [r6, #8]
    13f0:	42a3      	cmp	r3, r4
    13f2:	d914      	bls.n	141e <menu_draw+0xaa>
    13f4:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
    13f6:	4a14      	ldr	r2, [pc, #80]	; (1448 <menu_draw+0xd4>)
    13f8:	4691      	mov	r9, r2
    13fa:	4b14      	ldr	r3, [pc, #80]	; (144c <menu_draw+0xd8>)
    13fc:	4698      	mov	r8, r3
    13fe:	00a3      	lsls	r3, r4, #2
    1400:	6872      	ldr	r2, [r6, #4]
    1402:	5898      	ldr	r0, [r3, r2]
    1404:	2107      	movs	r1, #7
    1406:	1c2a      	adds	r2, r5, #0
    1408:	464b      	mov	r3, r9
    140a:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
    140c:	3401      	adds	r4, #1
    140e:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1410:	42bc      	cmp	r4, r7
    1412:	da04      	bge.n	141e <menu_draw+0xaa>
    1414:	3510      	adds	r5, #16
    1416:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1418:	7a33      	ldrb	r3, [r6, #8]
    141a:	42a3      	cmp	r3, r4
    141c:	d8ef      	bhi.n	13fe <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
    141e:	2200      	movs	r2, #0
    1420:	4b05      	ldr	r3, [pc, #20]	; (1438 <menu_draw+0xc4>)
    1422:	701a      	strb	r2, [r3, #0]
	}
}
    1424:	b003      	add	sp, #12
    1426:	bc0c      	pop	{r2, r3}
    1428:	4690      	mov	r8, r2
    142a:	4699      	mov	r9, r3
    142c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    142e:	46c0      	nop			; (mov r8, r8)
    1430:	00005511 	.word	0x00005511
    1434:	00001291 	.word	0x00001291
    1438:	200001c4 	.word	0x200001c4
    143c:	00005599 	.word	0x00005599
    1440:	20000000 	.word	0x20000000
    1444:	000012d1 	.word	0x000012d1
    1448:	20000008 	.word	0x20000008
    144c:	000015bd 	.word	0x000015bd

00001450 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1450:	b530      	push	{r4, r5, lr}
    1452:	b083      	sub	sp, #12
    1454:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1456:	2300      	movs	r3, #0
    1458:	9300      	str	r3, [sp, #0]
    145a:	2000      	movs	r0, #0
    145c:	2100      	movs	r1, #0
    145e:	2280      	movs	r2, #128	; 0x80
    1460:	2340      	movs	r3, #64	; 0x40
    1462:	4d07      	ldr	r5, [pc, #28]	; (1480 <gfx_mono_menu_init+0x30>)
    1464:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1466:	6820      	ldr	r0, [r4, #0]
    1468:	2100      	movs	r1, #0
    146a:	2200      	movs	r2, #0
    146c:	4b05      	ldr	r3, [pc, #20]	; (1484 <gfx_mono_menu_init+0x34>)
    146e:	4d06      	ldr	r5, [pc, #24]	; (1488 <gfx_mono_menu_init+0x38>)
    1470:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    1472:	1c20      	adds	r0, r4, #0
    1474:	2101      	movs	r1, #1
    1476:	4b05      	ldr	r3, [pc, #20]	; (148c <gfx_mono_menu_init+0x3c>)
    1478:	4798      	blx	r3
}
    147a:	b003      	add	sp, #12
    147c:	bd30      	pop	{r4, r5, pc}
    147e:	46c0      	nop			; (mov r8, r8)
    1480:	00001291 	.word	0x00001291
    1484:	20000008 	.word	0x20000008
    1488:	000015bd 	.word	0x000015bd
    148c:	00001375 	.word	0x00001375

00001490 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
    1490:	b508      	push	{r3, lr}
	switch (keycode) {
    1492:	290d      	cmp	r1, #13
    1494:	d025      	beq.n	14e2 <gfx_mono_menu_process_key+0x52>
    1496:	d803      	bhi.n	14a0 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
    1498:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
    149a:	2908      	cmp	r1, #8
    149c:	d024      	beq.n	14e8 <gfx_mono_menu_process_key+0x58>
    149e:	e022      	b.n	14e6 <gfx_mono_menu_process_key+0x56>
    14a0:	2926      	cmp	r1, #38	; 0x26
    14a2:	d010      	beq.n	14c6 <gfx_mono_menu_process_key+0x36>
    14a4:	2928      	cmp	r1, #40	; 0x28
    14a6:	d11e      	bne.n	14e6 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
    14a8:	7c43      	ldrb	r3, [r0, #17]
    14aa:	7a02      	ldrb	r2, [r0, #8]
    14ac:	3a01      	subs	r2, #1
    14ae:	4293      	cmp	r3, r2
    14b0:	d102      	bne.n	14b8 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
    14b2:	2300      	movs	r3, #0
    14b4:	7443      	strb	r3, [r0, #17]
    14b6:	e001      	b.n	14bc <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
    14b8:	3301      	adds	r3, #1
    14ba:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    14bc:	2100      	movs	r1, #0
    14be:	4b0b      	ldr	r3, [pc, #44]	; (14ec <gfx_mono_menu_process_key+0x5c>)
    14c0:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    14c2:	20ff      	movs	r0, #255	; 0xff
    14c4:	e010      	b.n	14e8 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
    14c6:	7c43      	ldrb	r3, [r0, #17]
    14c8:	2b00      	cmp	r3, #0
    14ca:	d002      	beq.n	14d2 <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
    14cc:	3b01      	subs	r3, #1
    14ce:	7443      	strb	r3, [r0, #17]
    14d0:	e002      	b.n	14d8 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
    14d2:	7a03      	ldrb	r3, [r0, #8]
    14d4:	3b01      	subs	r3, #1
    14d6:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    14d8:	2100      	movs	r1, #0
    14da:	4b04      	ldr	r3, [pc, #16]	; (14ec <gfx_mono_menu_process_key+0x5c>)
    14dc:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    14de:	20ff      	movs	r0, #255	; 0xff
    14e0:	e002      	b.n	14e8 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
    14e2:	7c40      	ldrb	r0, [r0, #17]
    14e4:	e000      	b.n	14e8 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
    14e6:	20ff      	movs	r0, #255	; 0xff
	}
}
    14e8:	bd08      	pop	{r3, pc}
    14ea:	46c0      	nop			; (mov r8, r8)
    14ec:	00001375 	.word	0x00001375

000014f0 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    14f0:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    14f2:	4802      	ldr	r0, [pc, #8]	; (14fc <gfx_mono_null_init+0xc>)
    14f4:	4b02      	ldr	r3, [pc, #8]	; (1500 <gfx_mono_null_init+0x10>)
    14f6:	4798      	blx	r3
}
    14f8:	bd08      	pop	{r3, pc}
    14fa:	46c0      	nop			; (mov r8, r8)
    14fc:	20000648 	.word	0x20000648
    1500:	00001105 	.word	0x00001105

00001504 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1504:	b5f0      	push	{r4, r5, r6, r7, lr}
    1506:	465f      	mov	r7, fp
    1508:	4656      	mov	r6, sl
    150a:	464d      	mov	r5, r9
    150c:	4644      	mov	r4, r8
    150e:	b4f0      	push	{r4, r5, r6, r7}
    1510:	b085      	sub	sp, #20
    1512:	1c06      	adds	r6, r0, #0
    1514:	4688      	mov	r8, r1
    1516:	1c14      	adds	r4, r2, #0
    1518:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    151a:	7a1a      	ldrb	r2, [r3, #8]
    151c:	7a5b      	ldrb	r3, [r3, #9]
    151e:	2100      	movs	r1, #0
    1520:	9100      	str	r1, [sp, #0]
    1522:	4640      	mov	r0, r8
    1524:	1c21      	adds	r1, r4, #0
    1526:	4d23      	ldr	r5, [pc, #140]	; (15b4 <gfx_mono_draw_char+0xb0>)
    1528:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    152a:	9903      	ldr	r1, [sp, #12]
    152c:	780b      	ldrb	r3, [r1, #0]
    152e:	2b00      	cmp	r3, #0
    1530:	d139      	bne.n	15a6 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1532:	7a0a      	ldrb	r2, [r1, #8]
    1534:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1536:	0751      	lsls	r1, r2, #29
    1538:	d000      	beq.n	153c <gfx_mono_draw_char+0x38>
		char_row_size++;
    153a:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    153c:	9a03      	ldr	r2, [sp, #12]
    153e:	7a52      	ldrb	r2, [r2, #9]
    1540:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1542:	9903      	ldr	r1, [sp, #12]
    1544:	7a8a      	ldrb	r2, [r1, #10]
    1546:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1548:	465a      	mov	r2, fp
    154a:	4356      	muls	r6, r2
    154c:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    154e:	b2b6      	uxth	r6, r6
    1550:	684b      	ldr	r3, [r1, #4]
    1552:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1554:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1556:	2107      	movs	r1, #7
    1558:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    155a:	9a03      	ldr	r2, [sp, #12]
    155c:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    155e:	2f00      	cmp	r7, #0
    1560:	d017      	beq.n	1592 <gfx_mono_draw_char+0x8e>
    1562:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1564:	2500      	movs	r5, #0
    1566:	b2e3      	uxtb	r3, r4
    1568:	4641      	mov	r1, r8
    156a:	1858      	adds	r0, r3, r1
    156c:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    156e:	464a      	mov	r2, r9
    1570:	421a      	tst	r2, r3
    1572:	d101      	bne.n	1578 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1574:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    1576:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    1578:	b26b      	sxtb	r3, r5
    157a:	2b00      	cmp	r3, #0
    157c:	da03      	bge.n	1586 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    157e:	4651      	mov	r1, sl
    1580:	2201      	movs	r2, #1
    1582:	4b0d      	ldr	r3, [pc, #52]	; (15b8 <gfx_mono_draw_char+0xb4>)
    1584:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1586:	006d      	lsls	r5, r5, #1
    1588:	b2ed      	uxtb	r5, r5
    158a:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    158c:	b2e3      	uxtb	r3, r4
    158e:	429f      	cmp	r7, r3
    1590:	d8e9      	bhi.n	1566 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1592:	4653      	mov	r3, sl
    1594:	3301      	adds	r3, #1
    1596:	b2db      	uxtb	r3, r3
    1598:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    159a:	465b      	mov	r3, fp
    159c:	3b01      	subs	r3, #1
    159e:	b2db      	uxtb	r3, r3
    15a0:	469b      	mov	fp, r3
	} while (rows_left > 0);
    15a2:	2b00      	cmp	r3, #0
    15a4:	d1d9      	bne.n	155a <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    15a6:	b005      	add	sp, #20
    15a8:	bc3c      	pop	{r2, r3, r4, r5}
    15aa:	4690      	mov	r8, r2
    15ac:	4699      	mov	r9, r3
    15ae:	46a2      	mov	sl, r4
    15b0:	46ab      	mov	fp, r5
    15b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15b4:	00001291 	.word	0x00001291
    15b8:	00001155 	.word	0x00001155

000015bc <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    15bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    15be:	464f      	mov	r7, r9
    15c0:	4646      	mov	r6, r8
    15c2:	b4c0      	push	{r6, r7}
    15c4:	1c04      	adds	r4, r0, #0
    15c6:	4688      	mov	r8, r1
    15c8:	4691      	mov	r9, r2
    15ca:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    15cc:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    15ce:	2800      	cmp	r0, #0
    15d0:	d017      	beq.n	1602 <gfx_mono_draw_progmem_string+0x46>
    15d2:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    15d4:	280a      	cmp	r0, #10
    15d6:	d106      	bne.n	15e6 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    15d8:	7a7b      	ldrb	r3, [r7, #9]
    15da:	3301      	adds	r3, #1
    15dc:	444b      	add	r3, r9
    15de:	b2db      	uxtb	r3, r3
    15e0:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    15e2:	4645      	mov	r5, r8
    15e4:	e009      	b.n	15fa <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    15e6:	280d      	cmp	r0, #13
    15e8:	d007      	beq.n	15fa <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    15ea:	1c29      	adds	r1, r5, #0
    15ec:	464a      	mov	r2, r9
    15ee:	1c3b      	adds	r3, r7, #0
    15f0:	4e06      	ldr	r6, [pc, #24]	; (160c <gfx_mono_draw_progmem_string+0x50>)
    15f2:	47b0      	blx	r6
			x += font->width;
    15f4:	7a3b      	ldrb	r3, [r7, #8]
    15f6:	18ed      	adds	r5, r5, r3
    15f8:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    15fa:	3401      	adds	r4, #1
    15fc:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    15fe:	2800      	cmp	r0, #0
    1600:	d1e8      	bne.n	15d4 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1602:	bc0c      	pop	{r2, r3}
    1604:	4690      	mov	r8, r2
    1606:	4699      	mov	r9, r3
    1608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    160a:	46c0      	nop			; (mov r8, r8)
    160c:	00001505 	.word	0x00001505

00001610 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1610:	b510      	push	{r4, lr}
    1612:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1614:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1616:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1618:	4299      	cmp	r1, r3
    161a:	d30c      	bcc.n	1636 <_sercom_get_sync_baud_val+0x26>
    161c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    161e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1620:	1c60      	adds	r0, r4, #1
    1622:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1624:	428b      	cmp	r3, r1
    1626:	d801      	bhi.n	162c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1628:	1c04      	adds	r4, r0, #0
    162a:	e7f8      	b.n	161e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    162c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    162e:	2cff      	cmp	r4, #255	; 0xff
    1630:	d801      	bhi.n	1636 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1632:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1634:	2000      	movs	r0, #0
	}
}
    1636:	bd10      	pop	{r4, pc}

00001638 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1638:	b5f0      	push	{r4, r5, r6, r7, lr}
    163a:	465f      	mov	r7, fp
    163c:	4656      	mov	r6, sl
    163e:	464d      	mov	r5, r9
    1640:	4644      	mov	r4, r8
    1642:	b4f0      	push	{r4, r5, r6, r7}
    1644:	b087      	sub	sp, #28
    1646:	1c06      	adds	r6, r0, #0
    1648:	1c0d      	adds	r5, r1, #0
    164a:	9204      	str	r2, [sp, #16]
    164c:	aa10      	add	r2, sp, #64	; 0x40
    164e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1650:	1c32      	adds	r2, r6, #0
    1652:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1654:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1656:	428a      	cmp	r2, r1
    1658:	d900      	bls.n	165c <_sercom_get_async_baud_val+0x24>
    165a:	e0b3      	b.n	17c4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    165c:	2b00      	cmp	r3, #0
    165e:	d14b      	bne.n	16f8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1660:	2100      	movs	r1, #0
    1662:	1c32      	adds	r2, r6, #0
    1664:	4c5e      	ldr	r4, [pc, #376]	; (17e0 <_sercom_get_async_baud_val+0x1a8>)
    1666:	47a0      	blx	r4
    1668:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    166a:	1c2e      	adds	r6, r5, #0
    166c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    166e:	2000      	movs	r0, #0
    1670:	2100      	movs	r1, #0
    1672:	2200      	movs	r2, #0
    1674:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1676:	243f      	movs	r4, #63	; 0x3f
    1678:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    167a:	2501      	movs	r5, #1
    167c:	46a8      	mov	r8, r5
    167e:	9002      	str	r0, [sp, #8]
    1680:	9103      	str	r1, [sp, #12]
    1682:	4661      	mov	r1, ip
    1684:	3920      	subs	r1, #32
    1686:	d403      	bmi.n	1690 <_sercom_get_async_baud_val+0x58>
    1688:	4640      	mov	r0, r8
    168a:	4088      	lsls	r0, r1
    168c:	4681      	mov	r9, r0
    168e:	e005      	b.n	169c <_sercom_get_async_baud_val+0x64>
    1690:	2120      	movs	r1, #32
    1692:	4665      	mov	r5, ip
    1694:	1b4c      	subs	r4, r1, r5
    1696:	4640      	mov	r0, r8
    1698:	40e0      	lsrs	r0, r4
    169a:	4681      	mov	r9, r0
    169c:	4641      	mov	r1, r8
    169e:	4664      	mov	r4, ip
    16a0:	40a1      	lsls	r1, r4
    16a2:	468a      	mov	sl, r1

		r = r << 1;
    16a4:	1c10      	adds	r0, r2, #0
    16a6:	1c19      	adds	r1, r3, #0
    16a8:	1880      	adds	r0, r0, r2
    16aa:	4159      	adcs	r1, r3
    16ac:	1c02      	adds	r2, r0, #0
    16ae:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    16b0:	465d      	mov	r5, fp
    16b2:	464c      	mov	r4, r9
    16b4:	4225      	tst	r5, r4
    16b6:	d002      	beq.n	16be <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    16b8:	4642      	mov	r2, r8
    16ba:	4302      	orrs	r2, r0
    16bc:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    16be:	429f      	cmp	r7, r3
    16c0:	d80c      	bhi.n	16dc <_sercom_get_async_baud_val+0xa4>
    16c2:	d101      	bne.n	16c8 <_sercom_get_async_baud_val+0x90>
    16c4:	4296      	cmp	r6, r2
    16c6:	d809      	bhi.n	16dc <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    16c8:	1b92      	subs	r2, r2, r6
    16ca:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    16cc:	4650      	mov	r0, sl
    16ce:	9d02      	ldr	r5, [sp, #8]
    16d0:	4328      	orrs	r0, r5
    16d2:	4649      	mov	r1, r9
    16d4:	9c03      	ldr	r4, [sp, #12]
    16d6:	4321      	orrs	r1, r4
    16d8:	9002      	str	r0, [sp, #8]
    16da:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    16dc:	4665      	mov	r5, ip
    16de:	3d01      	subs	r5, #1
    16e0:	46ac      	mov	ip, r5
    16e2:	d2ce      	bcs.n	1682 <_sercom_get_async_baud_val+0x4a>
    16e4:	9802      	ldr	r0, [sp, #8]
    16e6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    16e8:	4b3c      	ldr	r3, [pc, #240]	; (17dc <_sercom_get_async_baud_val+0x1a4>)
    16ea:	4a3b      	ldr	r2, [pc, #236]	; (17d8 <_sercom_get_async_baud_val+0x1a0>)
    16ec:	1a12      	subs	r2, r2, r0
    16ee:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    16f0:	0c12      	lsrs	r2, r2, #16
    16f2:	041b      	lsls	r3, r3, #16
    16f4:	431a      	orrs	r2, r3
    16f6:	e062      	b.n	17be <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    16f8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    16fa:	2b01      	cmp	r3, #1
    16fc:	d15f      	bne.n	17be <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    16fe:	0f4f      	lsrs	r7, r1, #29
    1700:	46b9      	mov	r9, r7
    1702:	00cd      	lsls	r5, r1, #3
    1704:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1706:	2100      	movs	r1, #0
    1708:	1c32      	adds	r2, r6, #0
    170a:	2300      	movs	r3, #0
    170c:	4c34      	ldr	r4, [pc, #208]	; (17e0 <_sercom_get_async_baud_val+0x1a8>)
    170e:	47a0      	blx	r4
    1710:	1c06      	adds	r6, r0, #0
    1712:	1c0f      	adds	r7, r1, #0
    1714:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1716:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1718:	9602      	str	r6, [sp, #8]
    171a:	9703      	str	r7, [sp, #12]
    171c:	469a      	mov	sl, r3
    171e:	4650      	mov	r0, sl
    1720:	b2c0      	uxtb	r0, r0
    1722:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1724:	2100      	movs	r1, #0
    1726:	4688      	mov	r8, r1
    1728:	2200      	movs	r2, #0
    172a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    172c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    172e:	1c27      	adds	r7, r4, #0
    1730:	3f20      	subs	r7, #32
    1732:	d403      	bmi.n	173c <_sercom_get_async_baud_val+0x104>
    1734:	1c2e      	adds	r6, r5, #0
    1736:	40be      	lsls	r6, r7
    1738:	9601      	str	r6, [sp, #4]
    173a:	e004      	b.n	1746 <_sercom_get_async_baud_val+0x10e>
    173c:	2020      	movs	r0, #32
    173e:	1b07      	subs	r7, r0, r4
    1740:	1c29      	adds	r1, r5, #0
    1742:	40f9      	lsrs	r1, r7
    1744:	9101      	str	r1, [sp, #4]
    1746:	1c2e      	adds	r6, r5, #0
    1748:	40a6      	lsls	r6, r4
    174a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    174c:	1c10      	adds	r0, r2, #0
    174e:	1c19      	adds	r1, r3, #0
    1750:	1880      	adds	r0, r0, r2
    1752:	4159      	adcs	r1, r3
    1754:	1c02      	adds	r2, r0, #0
    1756:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1758:	465f      	mov	r7, fp
    175a:	4037      	ands	r7, r6
    175c:	46bc      	mov	ip, r7
    175e:	9e01      	ldr	r6, [sp, #4]
    1760:	464f      	mov	r7, r9
    1762:	403e      	ands	r6, r7
    1764:	4667      	mov	r7, ip
    1766:	433e      	orrs	r6, r7
    1768:	d002      	beq.n	1770 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    176a:	1c2a      	adds	r2, r5, #0
    176c:	4302      	orrs	r2, r0
    176e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1770:	9803      	ldr	r0, [sp, #12]
    1772:	4298      	cmp	r0, r3
    1774:	d80b      	bhi.n	178e <_sercom_get_async_baud_val+0x156>
    1776:	d102      	bne.n	177e <_sercom_get_async_baud_val+0x146>
    1778:	9902      	ldr	r1, [sp, #8]
    177a:	4291      	cmp	r1, r2
    177c:	d807      	bhi.n	178e <_sercom_get_async_baud_val+0x156>
			r = r - d;
    177e:	9e02      	ldr	r6, [sp, #8]
    1780:	9f03      	ldr	r7, [sp, #12]
    1782:	1b92      	subs	r2, r2, r6
    1784:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1786:	4647      	mov	r7, r8
    1788:	9800      	ldr	r0, [sp, #0]
    178a:	4307      	orrs	r7, r0
    178c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    178e:	3c01      	subs	r4, #1
    1790:	d2cd      	bcs.n	172e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1792:	4641      	mov	r1, r8
    1794:	4652      	mov	r2, sl
    1796:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1798:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    179a:	4c12      	ldr	r4, [pc, #72]	; (17e4 <_sercom_get_async_baud_val+0x1ac>)
    179c:	42a3      	cmp	r3, r4
    179e:	d908      	bls.n	17b2 <_sercom_get_async_baud_val+0x17a>
    17a0:	9a05      	ldr	r2, [sp, #20]
    17a2:	3201      	adds	r2, #1
    17a4:	b2d2      	uxtb	r2, r2
    17a6:	9205      	str	r2, [sp, #20]
    17a8:	2601      	movs	r6, #1
    17aa:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    17ac:	4657      	mov	r7, sl
    17ae:	2f08      	cmp	r7, #8
    17b0:	d1b5      	bne.n	171e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    17b2:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    17b4:	9805      	ldr	r0, [sp, #20]
    17b6:	2808      	cmp	r0, #8
    17b8:	d004      	beq.n	17c4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    17ba:	0342      	lsls	r2, r0, #13
    17bc:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    17be:	9c04      	ldr	r4, [sp, #16]
    17c0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    17c2:	2400      	movs	r4, #0
}
    17c4:	1c20      	adds	r0, r4, #0
    17c6:	b007      	add	sp, #28
    17c8:	bc3c      	pop	{r2, r3, r4, r5}
    17ca:	4690      	mov	r8, r2
    17cc:	4699      	mov	r9, r3
    17ce:	46a2      	mov	sl, r4
    17d0:	46ab      	mov	fp, r5
    17d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17d4:	46c0      	nop			; (mov r8, r8)
    17d6:	46c0      	nop			; (mov r8, r8)
    17d8:	00000000 	.word	0x00000000
    17dc:	00000001 	.word	0x00000001
    17e0:	000056ed 	.word	0x000056ed
    17e4:	00001fff 	.word	0x00001fff

000017e8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    17e8:	b510      	push	{r4, lr}
    17ea:	b082      	sub	sp, #8
    17ec:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    17ee:	4b0f      	ldr	r3, [pc, #60]	; (182c <sercom_set_gclk_generator+0x44>)
    17f0:	781b      	ldrb	r3, [r3, #0]
    17f2:	2b00      	cmp	r3, #0
    17f4:	d001      	beq.n	17fa <sercom_set_gclk_generator+0x12>
    17f6:	2900      	cmp	r1, #0
    17f8:	d00d      	beq.n	1816 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    17fa:	a901      	add	r1, sp, #4
    17fc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    17fe:	2013      	movs	r0, #19
    1800:	4b0b      	ldr	r3, [pc, #44]	; (1830 <sercom_set_gclk_generator+0x48>)
    1802:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1804:	2013      	movs	r0, #19
    1806:	4b0b      	ldr	r3, [pc, #44]	; (1834 <sercom_set_gclk_generator+0x4c>)
    1808:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    180a:	4b08      	ldr	r3, [pc, #32]	; (182c <sercom_set_gclk_generator+0x44>)
    180c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    180e:	2201      	movs	r2, #1
    1810:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1812:	2000      	movs	r0, #0
    1814:	e007      	b.n	1826 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1816:	4b05      	ldr	r3, [pc, #20]	; (182c <sercom_set_gclk_generator+0x44>)
    1818:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    181a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    181c:	1b14      	subs	r4, r2, r4
    181e:	1e62      	subs	r2, r4, #1
    1820:	4194      	sbcs	r4, r2
    1822:	4264      	negs	r4, r4
    1824:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1826:	b002      	add	sp, #8
    1828:	bd10      	pop	{r4, pc}
    182a:	46c0      	nop			; (mov r8, r8)
    182c:	200001c8 	.word	0x200001c8
    1830:	000026e9 	.word	0x000026e9
    1834:	0000265d 	.word	0x0000265d

00001838 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1838:	4b2e      	ldr	r3, [pc, #184]	; (18f4 <_sercom_get_default_pad+0xbc>)
    183a:	4298      	cmp	r0, r3
    183c:	d01c      	beq.n	1878 <_sercom_get_default_pad+0x40>
    183e:	d803      	bhi.n	1848 <_sercom_get_default_pad+0x10>
    1840:	4b2d      	ldr	r3, [pc, #180]	; (18f8 <_sercom_get_default_pad+0xc0>)
    1842:	4298      	cmp	r0, r3
    1844:	d007      	beq.n	1856 <_sercom_get_default_pad+0x1e>
    1846:	e04a      	b.n	18de <_sercom_get_default_pad+0xa6>
    1848:	4b2c      	ldr	r3, [pc, #176]	; (18fc <_sercom_get_default_pad+0xc4>)
    184a:	4298      	cmp	r0, r3
    184c:	d025      	beq.n	189a <_sercom_get_default_pad+0x62>
    184e:	4b2c      	ldr	r3, [pc, #176]	; (1900 <_sercom_get_default_pad+0xc8>)
    1850:	4298      	cmp	r0, r3
    1852:	d033      	beq.n	18bc <_sercom_get_default_pad+0x84>
    1854:	e043      	b.n	18de <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1856:	2901      	cmp	r1, #1
    1858:	d043      	beq.n	18e2 <_sercom_get_default_pad+0xaa>
    185a:	2900      	cmp	r1, #0
    185c:	d004      	beq.n	1868 <_sercom_get_default_pad+0x30>
    185e:	2902      	cmp	r1, #2
    1860:	d006      	beq.n	1870 <_sercom_get_default_pad+0x38>
    1862:	2903      	cmp	r1, #3
    1864:	d006      	beq.n	1874 <_sercom_get_default_pad+0x3c>
    1866:	e001      	b.n	186c <_sercom_get_default_pad+0x34>
    1868:	4826      	ldr	r0, [pc, #152]	; (1904 <_sercom_get_default_pad+0xcc>)
    186a:	e041      	b.n	18f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    186c:	2000      	movs	r0, #0
    186e:	e03f      	b.n	18f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1870:	4825      	ldr	r0, [pc, #148]	; (1908 <_sercom_get_default_pad+0xd0>)
    1872:	e03d      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    1874:	4825      	ldr	r0, [pc, #148]	; (190c <_sercom_get_default_pad+0xd4>)
    1876:	e03b      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    1878:	2901      	cmp	r1, #1
    187a:	d034      	beq.n	18e6 <_sercom_get_default_pad+0xae>
    187c:	2900      	cmp	r1, #0
    187e:	d004      	beq.n	188a <_sercom_get_default_pad+0x52>
    1880:	2902      	cmp	r1, #2
    1882:	d006      	beq.n	1892 <_sercom_get_default_pad+0x5a>
    1884:	2903      	cmp	r1, #3
    1886:	d006      	beq.n	1896 <_sercom_get_default_pad+0x5e>
    1888:	e001      	b.n	188e <_sercom_get_default_pad+0x56>
    188a:	2003      	movs	r0, #3
    188c:	e030      	b.n	18f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    188e:	2000      	movs	r0, #0
    1890:	e02e      	b.n	18f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1892:	481f      	ldr	r0, [pc, #124]	; (1910 <_sercom_get_default_pad+0xd8>)
    1894:	e02c      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    1896:	481f      	ldr	r0, [pc, #124]	; (1914 <_sercom_get_default_pad+0xdc>)
    1898:	e02a      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    189a:	2901      	cmp	r1, #1
    189c:	d025      	beq.n	18ea <_sercom_get_default_pad+0xb2>
    189e:	2900      	cmp	r1, #0
    18a0:	d004      	beq.n	18ac <_sercom_get_default_pad+0x74>
    18a2:	2902      	cmp	r1, #2
    18a4:	d006      	beq.n	18b4 <_sercom_get_default_pad+0x7c>
    18a6:	2903      	cmp	r1, #3
    18a8:	d006      	beq.n	18b8 <_sercom_get_default_pad+0x80>
    18aa:	e001      	b.n	18b0 <_sercom_get_default_pad+0x78>
    18ac:	481a      	ldr	r0, [pc, #104]	; (1918 <_sercom_get_default_pad+0xe0>)
    18ae:	e01f      	b.n	18f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18b0:	2000      	movs	r0, #0
    18b2:	e01d      	b.n	18f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18b4:	4819      	ldr	r0, [pc, #100]	; (191c <_sercom_get_default_pad+0xe4>)
    18b6:	e01b      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    18b8:	4819      	ldr	r0, [pc, #100]	; (1920 <_sercom_get_default_pad+0xe8>)
    18ba:	e019      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    18bc:	2901      	cmp	r1, #1
    18be:	d016      	beq.n	18ee <_sercom_get_default_pad+0xb6>
    18c0:	2900      	cmp	r1, #0
    18c2:	d004      	beq.n	18ce <_sercom_get_default_pad+0x96>
    18c4:	2902      	cmp	r1, #2
    18c6:	d006      	beq.n	18d6 <_sercom_get_default_pad+0x9e>
    18c8:	2903      	cmp	r1, #3
    18ca:	d006      	beq.n	18da <_sercom_get_default_pad+0xa2>
    18cc:	e001      	b.n	18d2 <_sercom_get_default_pad+0x9a>
    18ce:	4815      	ldr	r0, [pc, #84]	; (1924 <_sercom_get_default_pad+0xec>)
    18d0:	e00e      	b.n	18f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18d2:	2000      	movs	r0, #0
    18d4:	e00c      	b.n	18f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18d6:	4814      	ldr	r0, [pc, #80]	; (1928 <_sercom_get_default_pad+0xf0>)
    18d8:	e00a      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    18da:	4814      	ldr	r0, [pc, #80]	; (192c <_sercom_get_default_pad+0xf4>)
    18dc:	e008      	b.n	18f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18de:	2000      	movs	r0, #0
    18e0:	e006      	b.n	18f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18e2:	4813      	ldr	r0, [pc, #76]	; (1930 <_sercom_get_default_pad+0xf8>)
    18e4:	e004      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    18e6:	4813      	ldr	r0, [pc, #76]	; (1934 <_sercom_get_default_pad+0xfc>)
    18e8:	e002      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    18ea:	4813      	ldr	r0, [pc, #76]	; (1938 <_sercom_get_default_pad+0x100>)
    18ec:	e000      	b.n	18f0 <_sercom_get_default_pad+0xb8>
    18ee:	4813      	ldr	r0, [pc, #76]	; (193c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    18f0:	4770      	bx	lr
    18f2:	46c0      	nop			; (mov r8, r8)
    18f4:	42000c00 	.word	0x42000c00
    18f8:	42000800 	.word	0x42000800
    18fc:	42001000 	.word	0x42001000
    1900:	42001400 	.word	0x42001400
    1904:	00040003 	.word	0x00040003
    1908:	00060003 	.word	0x00060003
    190c:	00070003 	.word	0x00070003
    1910:	001e0003 	.word	0x001e0003
    1914:	001f0003 	.word	0x001f0003
    1918:	00080003 	.word	0x00080003
    191c:	000a0003 	.word	0x000a0003
    1920:	000b0003 	.word	0x000b0003
    1924:	00100003 	.word	0x00100003
    1928:	00120003 	.word	0x00120003
    192c:	00130003 	.word	0x00130003
    1930:	00050003 	.word	0x00050003
    1934:	00010003 	.word	0x00010003
    1938:	00090003 	.word	0x00090003
    193c:	00110003 	.word	0x00110003

00001940 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1940:	b570      	push	{r4, r5, r6, lr}
    1942:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1944:	4a0e      	ldr	r2, [pc, #56]	; (1980 <_sercom_get_sercom_inst_index+0x40>)
    1946:	4669      	mov	r1, sp
    1948:	ca70      	ldmia	r2!, {r4, r5, r6}
    194a:	c170      	stmia	r1!, {r4, r5, r6}
    194c:	6812      	ldr	r2, [r2, #0]
    194e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1950:	1c03      	adds	r3, r0, #0
    1952:	9a00      	ldr	r2, [sp, #0]
    1954:	4282      	cmp	r2, r0
    1956:	d00f      	beq.n	1978 <_sercom_get_sercom_inst_index+0x38>
    1958:	9c01      	ldr	r4, [sp, #4]
    195a:	4284      	cmp	r4, r0
    195c:	d008      	beq.n	1970 <_sercom_get_sercom_inst_index+0x30>
    195e:	9d02      	ldr	r5, [sp, #8]
    1960:	4285      	cmp	r5, r0
    1962:	d007      	beq.n	1974 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1964:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1966:	9e03      	ldr	r6, [sp, #12]
    1968:	429e      	cmp	r6, r3
    196a:	d107      	bne.n	197c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    196c:	2003      	movs	r0, #3
    196e:	e004      	b.n	197a <_sercom_get_sercom_inst_index+0x3a>
    1970:	2001      	movs	r0, #1
    1972:	e002      	b.n	197a <_sercom_get_sercom_inst_index+0x3a>
    1974:	2002      	movs	r0, #2
    1976:	e000      	b.n	197a <_sercom_get_sercom_inst_index+0x3a>
    1978:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    197a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    197c:	b004      	add	sp, #16
    197e:	bd70      	pop	{r4, r5, r6, pc}
    1980:	00008afc 	.word	0x00008afc

00001984 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1984:	b5f0      	push	{r4, r5, r6, r7, lr}
    1986:	4647      	mov	r7, r8
    1988:	b480      	push	{r7}
    198a:	b088      	sub	sp, #32
    198c:	1c05      	adds	r5, r0, #0
    198e:	1c0c      	adds	r4, r1, #0
    1990:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1992:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1994:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1996:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1998:	079a      	lsls	r2, r3, #30
    199a:	d500      	bpl.n	199e <spi_init+0x1a>
    199c:	e0df      	b.n	1b5e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    199e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    19a0:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    19a2:	07da      	lsls	r2, r3, #31
    19a4:	d500      	bpl.n	19a8 <spi_init+0x24>
    19a6:	e0da      	b.n	1b5e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    19a8:	1c08      	adds	r0, r1, #0
    19aa:	4b6f      	ldr	r3, [pc, #444]	; (1b68 <spi_init+0x1e4>)
    19ac:	4798      	blx	r3
    19ae:	4b6f      	ldr	r3, [pc, #444]	; (1b6c <spi_init+0x1e8>)
    19b0:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    19b2:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    19b4:	2701      	movs	r7, #1
    19b6:	4097      	lsls	r7, r2
    19b8:	1c3a      	adds	r2, r7, #0
    19ba:	430a      	orrs	r2, r1
    19bc:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    19be:	a907      	add	r1, sp, #28
    19c0:	2724      	movs	r7, #36	; 0x24
    19c2:	5df3      	ldrb	r3, [r6, r7]
    19c4:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    19c6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    19c8:	b2c0      	uxtb	r0, r0
    19ca:	4680      	mov	r8, r0
    19cc:	4b68      	ldr	r3, [pc, #416]	; (1b70 <spi_init+0x1ec>)
    19ce:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    19d0:	4640      	mov	r0, r8
    19d2:	4b68      	ldr	r3, [pc, #416]	; (1b74 <spi_init+0x1f0>)
    19d4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    19d6:	5df0      	ldrb	r0, [r6, r7]
    19d8:	2100      	movs	r1, #0
    19da:	4b67      	ldr	r3, [pc, #412]	; (1b78 <spi_init+0x1f4>)
    19dc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    19de:	7833      	ldrb	r3, [r6, #0]
    19e0:	2b01      	cmp	r3, #1
    19e2:	d103      	bne.n	19ec <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    19e4:	6822      	ldr	r2, [r4, #0]
    19e6:	230c      	movs	r3, #12
    19e8:	4313      	orrs	r3, r2
    19ea:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    19ec:	7833      	ldrb	r3, [r6, #0]
    19ee:	2b00      	cmp	r3, #0
    19f0:	d000      	beq.n	19f4 <spi_init+0x70>
    19f2:	e0b1      	b.n	1b58 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    19f4:	6822      	ldr	r2, [r4, #0]
    19f6:	2308      	movs	r3, #8
    19f8:	4313      	orrs	r3, r2
    19fa:	6023      	str	r3, [r4, #0]
    19fc:	e0ac      	b.n	1b58 <spi_init+0x1d4>
    19fe:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1a00:	60d1      	str	r1, [r2, #12]
    1a02:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1a04:	2b1c      	cmp	r3, #28
    1a06:	d1fa      	bne.n	19fe <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    1a08:	2300      	movs	r3, #0
    1a0a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1a0c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1a0e:	2400      	movs	r4, #0
    1a10:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1a12:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1a14:	2336      	movs	r3, #54	; 0x36
    1a16:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1a18:	2337      	movs	r3, #55	; 0x37
    1a1a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1a1c:	2338      	movs	r3, #56	; 0x38
    1a1e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1a20:	2303      	movs	r3, #3
    1a22:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1a24:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1a26:	6828      	ldr	r0, [r5, #0]
    1a28:	4b4f      	ldr	r3, [pc, #316]	; (1b68 <spi_init+0x1e4>)
    1a2a:	4798      	blx	r3
    1a2c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1a2e:	4953      	ldr	r1, [pc, #332]	; (1b7c <spi_init+0x1f8>)
    1a30:	4b53      	ldr	r3, [pc, #332]	; (1b80 <spi_init+0x1fc>)
    1a32:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1a34:	00bf      	lsls	r7, r7, #2
    1a36:	4b53      	ldr	r3, [pc, #332]	; (1b84 <spi_init+0x200>)
    1a38:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1a3a:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1a3c:	ab02      	add	r3, sp, #8
    1a3e:	2280      	movs	r2, #128	; 0x80
    1a40:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a42:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1a44:	2201      	movs	r2, #1
    1a46:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1a48:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1a4a:	7833      	ldrb	r3, [r6, #0]
    1a4c:	2b00      	cmp	r3, #0
    1a4e:	d102      	bne.n	1a56 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a50:	2200      	movs	r2, #0
    1a52:	ab02      	add	r3, sp, #8
    1a54:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    1a56:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1a58:	9303      	str	r3, [sp, #12]
    1a5a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    1a5c:	9004      	str	r0, [sp, #16]
    1a5e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1a60:	9205      	str	r2, [sp, #20]
    1a62:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1a64:	9306      	str	r3, [sp, #24]
    1a66:	2400      	movs	r4, #0
    1a68:	b2e1      	uxtb	r1, r4
    1a6a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1a6c:	aa03      	add	r2, sp, #12
    1a6e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1a70:	2800      	cmp	r0, #0
    1a72:	d102      	bne.n	1a7a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1a74:	1c38      	adds	r0, r7, #0
    1a76:	4a44      	ldr	r2, [pc, #272]	; (1b88 <spi_init+0x204>)
    1a78:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1a7a:	1c43      	adds	r3, r0, #1
    1a7c:	d006      	beq.n	1a8c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1a7e:	466a      	mov	r2, sp
    1a80:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1a82:	0c00      	lsrs	r0, r0, #16
    1a84:	b2c0      	uxtb	r0, r0
    1a86:	a902      	add	r1, sp, #8
    1a88:	4b40      	ldr	r3, [pc, #256]	; (1b8c <spi_init+0x208>)
    1a8a:	4798      	blx	r3
    1a8c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1a8e:	2c04      	cmp	r4, #4
    1a90:	d1ea      	bne.n	1a68 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1a92:	7833      	ldrb	r3, [r6, #0]
    1a94:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1a96:	7c33      	ldrb	r3, [r6, #16]
    1a98:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1a9a:	7cb3      	ldrb	r3, [r6, #18]
    1a9c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1a9e:	7d33      	ldrb	r3, [r6, #20]
    1aa0:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1aa2:	2200      	movs	r2, #0
    1aa4:	466b      	mov	r3, sp
    1aa6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1aa8:	7833      	ldrb	r3, [r6, #0]
    1aaa:	2b01      	cmp	r3, #1
    1aac:	d114      	bne.n	1ad8 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1aae:	6828      	ldr	r0, [r5, #0]
    1ab0:	4b2d      	ldr	r3, [pc, #180]	; (1b68 <spi_init+0x1e4>)
    1ab2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ab4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1ab6:	b2c0      	uxtb	r0, r0
    1ab8:	4b35      	ldr	r3, [pc, #212]	; (1b90 <spi_init+0x20c>)
    1aba:	4798      	blx	r3
    1abc:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1abe:	69b0      	ldr	r0, [r6, #24]
    1ac0:	466a      	mov	r2, sp
    1ac2:	3206      	adds	r2, #6
    1ac4:	4b33      	ldr	r3, [pc, #204]	; (1b94 <spi_init+0x210>)
    1ac6:	4798      	blx	r3
    1ac8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1aca:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1acc:	2b00      	cmp	r3, #0
    1ace:	d146      	bne.n	1b5e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1ad0:	466b      	mov	r3, sp
    1ad2:	3306      	adds	r3, #6
    1ad4:	781b      	ldrb	r3, [r3, #0]
    1ad6:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1ad8:	7833      	ldrb	r3, [r6, #0]
    1ada:	2b00      	cmp	r3, #0
    1adc:	d10f      	bne.n	1afe <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1ade:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1ae0:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1ae2:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1ae4:	7ff4      	ldrb	r4, [r6, #31]
    1ae6:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1ae8:	7fb2      	ldrb	r2, [r6, #30]
    1aea:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1aec:	4302      	orrs	r2, r0
    1aee:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    1af0:	2220      	movs	r2, #32
    1af2:	5cb2      	ldrb	r2, [r6, r2]
    1af4:	2a00      	cmp	r2, #0
    1af6:	d004      	beq.n	1b02 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1af8:	2240      	movs	r2, #64	; 0x40
    1afa:	4313      	orrs	r3, r2
    1afc:	e001      	b.n	1b02 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    1afe:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    1b00:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1b02:	68b2      	ldr	r2, [r6, #8]
    1b04:	6870      	ldr	r0, [r6, #4]
    1b06:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1b08:	68f0      	ldr	r0, [r6, #12]
    1b0a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1b0c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1b0e:	7c31      	ldrb	r1, [r6, #16]
    1b10:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1b12:	7c71      	ldrb	r1, [r6, #17]
    1b14:	2900      	cmp	r1, #0
    1b16:	d103      	bne.n	1b20 <spi_init+0x19c>
    1b18:	491f      	ldr	r1, [pc, #124]	; (1b98 <spi_init+0x214>)
    1b1a:	7889      	ldrb	r1, [r1, #2]
    1b1c:	0788      	lsls	r0, r1, #30
    1b1e:	d501      	bpl.n	1b24 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1b20:	2180      	movs	r1, #128	; 0x80
    1b22:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    1b24:	7cb1      	ldrb	r1, [r6, #18]
    1b26:	2900      	cmp	r1, #0
    1b28:	d002      	beq.n	1b30 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1b2a:	2180      	movs	r1, #128	; 0x80
    1b2c:	0289      	lsls	r1, r1, #10
    1b2e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1b30:	7cf1      	ldrb	r1, [r6, #19]
    1b32:	2900      	cmp	r1, #0
    1b34:	d002      	beq.n	1b3c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1b36:	2180      	movs	r1, #128	; 0x80
    1b38:	0089      	lsls	r1, r1, #2
    1b3a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1b3c:	7d31      	ldrb	r1, [r6, #20]
    1b3e:	2900      	cmp	r1, #0
    1b40:	d002      	beq.n	1b48 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1b42:	2180      	movs	r1, #128	; 0x80
    1b44:	0189      	lsls	r1, r1, #6
    1b46:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1b48:	6839      	ldr	r1, [r7, #0]
    1b4a:	430a      	orrs	r2, r1
    1b4c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1b4e:	687a      	ldr	r2, [r7, #4]
    1b50:	4313      	orrs	r3, r2
    1b52:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    1b54:	2000      	movs	r0, #0
    1b56:	e002      	b.n	1b5e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1b58:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1b5a:	2100      	movs	r1, #0
    1b5c:	e74f      	b.n	19fe <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1b5e:	b008      	add	sp, #32
    1b60:	bc04      	pop	{r2}
    1b62:	4690      	mov	r8, r2
    1b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b66:	46c0      	nop			; (mov r8, r8)
    1b68:	00001941 	.word	0x00001941
    1b6c:	40000400 	.word	0x40000400
    1b70:	000026e9 	.word	0x000026e9
    1b74:	0000265d 	.word	0x0000265d
    1b78:	000017e9 	.word	0x000017e9
    1b7c:	00001ea5 	.word	0x00001ea5
    1b80:	00002089 	.word	0x00002089
    1b84:	20000a9c 	.word	0x20000a9c
    1b88:	00001839 	.word	0x00001839
    1b8c:	000027c5 	.word	0x000027c5
    1b90:	00002705 	.word	0x00002705
    1b94:	00001611 	.word	0x00001611
    1b98:	41002000 	.word	0x41002000

00001b9c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1b9c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1b9e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1ba0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1ba2:	2c01      	cmp	r4, #1
    1ba4:	d16c      	bne.n	1c80 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1ba6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1ba8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1baa:	2c00      	cmp	r4, #0
    1bac:	d168      	bne.n	1c80 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    1bae:	2a00      	cmp	r2, #0
    1bb0:	d057      	beq.n	1c62 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1bb2:	784b      	ldrb	r3, [r1, #1]
    1bb4:	2b00      	cmp	r3, #0
    1bb6:	d044      	beq.n	1c42 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1bb8:	6802      	ldr	r2, [r0, #0]
    1bba:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    1bbc:	07dc      	lsls	r4, r3, #31
    1bbe:	d40f      	bmi.n	1be0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1bc0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1bc2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1bc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1bc6:	2900      	cmp	r1, #0
    1bc8:	d103      	bne.n	1bd2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    1bca:	095a      	lsrs	r2, r3, #5
    1bcc:	01d2      	lsls	r2, r2, #7
    1bce:	492d      	ldr	r1, [pc, #180]	; (1c84 <spi_select_slave+0xe8>)
    1bd0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1bd2:	211f      	movs	r1, #31
    1bd4:	400b      	ands	r3, r1
    1bd6:	2101      	movs	r1, #1
    1bd8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1bda:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    1bdc:	2305      	movs	r3, #5
    1bde:	e04f      	b.n	1c80 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1be0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1be2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1be4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1be6:	2c00      	cmp	r4, #0
    1be8:	d103      	bne.n	1bf2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    1bea:	095a      	lsrs	r2, r3, #5
    1bec:	01d2      	lsls	r2, r2, #7
    1bee:	4c25      	ldr	r4, [pc, #148]	; (1c84 <spi_select_slave+0xe8>)
    1bf0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1bf2:	241f      	movs	r4, #31
    1bf4:	4023      	ands	r3, r4
    1bf6:	2401      	movs	r4, #1
    1bf8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1bfa:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    1bfc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1bfe:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1c00:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1c02:	07d4      	lsls	r4, r2, #31
    1c04:	d500      	bpl.n	1c08 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1c06:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    1c08:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c0a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1c0c:	2a00      	cmp	r2, #0
    1c0e:	d137      	bne.n	1c80 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1c10:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1c12:	2104      	movs	r1, #4
    1c14:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1c16:	420b      	tst	r3, r1
    1c18:	d0fc      	beq.n	1c14 <spi_select_slave+0x78>
    1c1a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c1c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1c1e:	074c      	lsls	r4, r1, #29
    1c20:	d52e      	bpl.n	1c80 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1c22:	8b53      	ldrh	r3, [r2, #26]
    1c24:	0759      	lsls	r1, r3, #29
    1c26:	d503      	bpl.n	1c30 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1c28:	8b51      	ldrh	r1, [r2, #26]
    1c2a:	2304      	movs	r3, #4
    1c2c:	430b      	orrs	r3, r1
    1c2e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1c30:	7983      	ldrb	r3, [r0, #6]
    1c32:	2b01      	cmp	r3, #1
    1c34:	d102      	bne.n	1c3c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1c36:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1c38:	2300      	movs	r3, #0
    1c3a:	e021      	b.n	1c80 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1c3c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1c3e:	2300      	movs	r3, #0
    1c40:	e01e      	b.n	1c80 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1c42:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c44:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c46:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c48:	2900      	cmp	r1, #0
    1c4a:	d103      	bne.n	1c54 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    1c4c:	095a      	lsrs	r2, r3, #5
    1c4e:	01d2      	lsls	r2, r2, #7
    1c50:	4c0c      	ldr	r4, [pc, #48]	; (1c84 <spi_select_slave+0xe8>)
    1c52:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c54:	211f      	movs	r1, #31
    1c56:	400b      	ands	r3, r1
    1c58:	2101      	movs	r1, #1
    1c5a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1c5c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c5e:	2300      	movs	r3, #0
    1c60:	e00e      	b.n	1c80 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1c62:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c64:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c66:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c68:	2900      	cmp	r1, #0
    1c6a:	d103      	bne.n	1c74 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    1c6c:	095a      	lsrs	r2, r3, #5
    1c6e:	01d2      	lsls	r2, r2, #7
    1c70:	4904      	ldr	r1, [pc, #16]	; (1c84 <spi_select_slave+0xe8>)
    1c72:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c74:	211f      	movs	r1, #31
    1c76:	400b      	ands	r3, r1
    1c78:	2101      	movs	r1, #1
    1c7a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1c7c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    1c7e:	2300      	movs	r3, #0
}
    1c80:	1c18      	adds	r0, r3, #0
    1c82:	bd10      	pop	{r4, pc}
    1c84:	41004400 	.word	0x41004400

00001c88 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1c88:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c8a:	465f      	mov	r7, fp
    1c8c:	4656      	mov	r6, sl
    1c8e:	464d      	mov	r5, r9
    1c90:	4644      	mov	r4, r8
    1c92:	b4f0      	push	{r4, r5, r6, r7}
    1c94:	b083      	sub	sp, #12
    1c96:	1c04      	adds	r4, r0, #0
    1c98:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    1c9a:	2338      	movs	r3, #56	; 0x38
    1c9c:	5cc0      	ldrb	r0, [r0, r3]
    1c9e:	b2c0      	uxtb	r0, r0
    1ca0:	2805      	cmp	r0, #5
    1ca2:	d100      	bne.n	1ca6 <spi_write_buffer_wait+0x1e>
    1ca4:	e0f1      	b.n	1e8a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1ca6:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    1ca8:	2a00      	cmp	r2, #0
    1caa:	d100      	bne.n	1cae <spi_write_buffer_wait+0x26>
    1cac:	e0ed      	b.n	1e8a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    1cae:	7963      	ldrb	r3, [r4, #5]
    1cb0:	2b00      	cmp	r3, #0
    1cb2:	d105      	bne.n	1cc0 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1cb4:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1cb6:	7e18      	ldrb	r0, [r3, #24]
    1cb8:	0782      	lsls	r2, r0, #30
    1cba:	d501      	bpl.n	1cc0 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1cbc:	2002      	movs	r0, #2
    1cbe:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1cc0:	4655      	mov	r5, sl
    1cc2:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1cc4:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1cc6:	2602      	movs	r6, #2
    1cc8:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1cca:	2704      	movs	r7, #4
    1ccc:	46bb      	mov	fp, r7
    1cce:	e08f      	b.n	1df0 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    1cd0:	7962      	ldrb	r2, [r4, #5]
    1cd2:	2a00      	cmp	r2, #0
    1cd4:	d001      	beq.n	1cda <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1cd6:	6826      	ldr	r6, [r4, #0]
    1cd8:	e016      	b.n	1d08 <spi_write_buffer_wait+0x80>
    1cda:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1cdc:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    1cde:	421e      	tst	r6, r3
    1ce0:	d106      	bne.n	1cf0 <spi_write_buffer_wait+0x68>
    1ce2:	4e6d      	ldr	r6, [pc, #436]	; (1e98 <spi_write_buffer_wait+0x210>)
    1ce4:	7e17      	ldrb	r7, [r2, #24]
    1ce6:	421f      	tst	r7, r3
    1ce8:	d102      	bne.n	1cf0 <spi_write_buffer_wait+0x68>
    1cea:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1cec:	2e00      	cmp	r6, #0
    1cee:	d1f9      	bne.n	1ce4 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1cf0:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1cf2:	4667      	mov	r7, ip
    1cf4:	423e      	tst	r6, r7
    1cf6:	d003      	beq.n	1d00 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1cf8:	2302      	movs	r3, #2
    1cfa:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    1cfc:	2004      	movs	r0, #4
    1cfe:	e0c4      	b.n	1e8a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d00:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    1d02:	421a      	tst	r2, r3
    1d04:	d1e7      	bne.n	1cd6 <spi_write_buffer_wait+0x4e>
    1d06:	e0b3      	b.n	1e70 <spi_write_buffer_wait+0x1e8>
    1d08:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1d0a:	421a      	tst	r2, r3
    1d0c:	d0fc      	beq.n	1d08 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1d0e:	1c42      	adds	r2, r0, #1
    1d10:	b292      	uxth	r2, r2
    1d12:	4690      	mov	r8, r2
    1d14:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1d16:	79a2      	ldrb	r2, [r4, #6]
    1d18:	2a01      	cmp	r2, #1
    1d1a:	d001      	beq.n	1d20 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1d1c:	4640      	mov	r0, r8
    1d1e:	e005      	b.n	1d2c <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    1d20:	3002      	adds	r0, #2
    1d22:	b280      	uxth	r0, r0
    1d24:	4642      	mov	r2, r8
    1d26:	5c8a      	ldrb	r2, [r1, r2]
    1d28:	0212      	lsls	r2, r2, #8
    1d2a:	4317      	orrs	r7, r2
    1d2c:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1d2e:	421a      	tst	r2, r3
    1d30:	d002      	beq.n	1d38 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1d32:	05ff      	lsls	r7, r7, #23
    1d34:	0dff      	lsrs	r7, r7, #23
    1d36:	62b7      	str	r7, [r6, #40]	; 0x28
    1d38:	1e6a      	subs	r2, r5, #1
    1d3a:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    1d3c:	79e2      	ldrb	r2, [r4, #7]
    1d3e:	2a00      	cmp	r2, #0
    1d40:	d101      	bne.n	1d46 <spi_write_buffer_wait+0xbe>
    1d42:	1c35      	adds	r5, r6, #0
    1d44:	e056      	b.n	1df4 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    1d46:	7962      	ldrb	r2, [r4, #5]
    1d48:	2a00      	cmp	r2, #0
    1d4a:	d137      	bne.n	1dbc <spi_write_buffer_wait+0x134>
    1d4c:	4a53      	ldr	r2, [pc, #332]	; (1e9c <spi_write_buffer_wait+0x214>)
    1d4e:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d50:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d52:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    1d54:	421f      	tst	r7, r3
    1d56:	d01c      	beq.n	1d92 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    1d58:	1c47      	adds	r7, r0, #1
    1d5a:	b2bf      	uxth	r7, r7
    1d5c:	46b9      	mov	r9, r7
    1d5e:	9901      	ldr	r1, [sp, #4]
    1d60:	5c09      	ldrb	r1, [r1, r0]
    1d62:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1d64:	79a7      	ldrb	r7, [r4, #6]
    1d66:	2f01      	cmp	r7, #1
    1d68:	d001      	beq.n	1d6e <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1d6a:	4648      	mov	r0, r9
    1d6c:	e008      	b.n	1d80 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    1d6e:	3002      	adds	r0, #2
    1d70:	b280      	uxth	r0, r0
    1d72:	9901      	ldr	r1, [sp, #4]
    1d74:	464f      	mov	r7, r9
    1d76:	5dc9      	ldrb	r1, [r1, r7]
    1d78:	0209      	lsls	r1, r1, #8
    1d7a:	4647      	mov	r7, r8
    1d7c:	430f      	orrs	r7, r1
    1d7e:	46b8      	mov	r8, r7
    1d80:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1d82:	421f      	tst	r7, r3
    1d84:	d003      	beq.n	1d8e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1d86:	4647      	mov	r7, r8
    1d88:	05f9      	lsls	r1, r7, #23
    1d8a:	0dcf      	lsrs	r7, r1, #23
    1d8c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    1d8e:	3d01      	subs	r5, #1
    1d90:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d92:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1d94:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    1d96:	4659      	mov	r1, fp
    1d98:	420f      	tst	r7, r1
    1d9a:	d102      	bne.n	1da2 <spi_write_buffer_wait+0x11a>
    1d9c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1d9e:	2a00      	cmp	r2, #0
    1da0:	d1d6      	bne.n	1d50 <spi_write_buffer_wait+0xc8>
    1da2:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1da4:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    1da6:	4667      	mov	r7, ip
    1da8:	423a      	tst	r2, r7
    1daa:	d003      	beq.n	1db4 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1dac:	2302      	movs	r3, #2
    1dae:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    1db0:	2004      	movs	r0, #4
    1db2:	e06a      	b.n	1e8a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1db4:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    1db6:	465e      	mov	r6, fp
    1db8:	4232      	tst	r2, r6
    1dba:	d05b      	beq.n	1e74 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1dbc:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1dbe:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    1dc0:	465f      	mov	r7, fp
    1dc2:	423a      	tst	r2, r7
    1dc4:	d0fb      	beq.n	1dbe <spi_write_buffer_wait+0x136>
    1dc6:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1dc8:	423a      	tst	r2, r7
    1dca:	d00d      	beq.n	1de8 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1dcc:	8b72      	ldrh	r2, [r6, #26]
    1dce:	423a      	tst	r2, r7
    1dd0:	d004      	beq.n	1ddc <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1dd2:	8b72      	ldrh	r2, [r6, #26]
    1dd4:	2704      	movs	r7, #4
    1dd6:	433a      	orrs	r2, r7
    1dd8:	b292      	uxth	r2, r2
    1dda:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1ddc:	79a2      	ldrb	r2, [r4, #6]
    1dde:	2a01      	cmp	r2, #1
    1de0:	d101      	bne.n	1de6 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1de2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1de4:	e000      	b.n	1de8 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1de6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    1de8:	4652      	mov	r2, sl
    1dea:	3a01      	subs	r2, #1
    1dec:	b292      	uxth	r2, r2
    1dee:	4692      	mov	sl, r2
    1df0:	3d01      	subs	r5, #1
    1df2:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    1df4:	4a2a      	ldr	r2, [pc, #168]	; (1ea0 <spi_write_buffer_wait+0x218>)
    1df6:	4295      	cmp	r5, r2
    1df8:	d000      	beq.n	1dfc <spi_write_buffer_wait+0x174>
    1dfa:	e769      	b.n	1cd0 <spi_write_buffer_wait+0x48>
    1dfc:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    1dfe:	7963      	ldrb	r3, [r4, #5]
    1e00:	2b01      	cmp	r3, #1
    1e02:	d105      	bne.n	1e10 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1e04:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1e06:	2202      	movs	r2, #2
    1e08:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    1e0a:	4213      	tst	r3, r2
    1e0c:	d0fc      	beq.n	1e08 <spi_write_buffer_wait+0x180>
    1e0e:	e033      	b.n	1e78 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1e10:	2b00      	cmp	r3, #0
    1e12:	d133      	bne.n	1e7c <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    1e14:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1e16:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    1e18:	2b00      	cmp	r3, #0
    1e1a:	d036      	beq.n	1e8a <spi_write_buffer_wait+0x202>
			while (flush_length) {
    1e1c:	2900      	cmp	r1, #0
    1e1e:	d02f      	beq.n	1e80 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e20:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1e22:	4e1d      	ldr	r6, [pc, #116]	; (1e98 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e24:	2704      	movs	r7, #4
    1e26:	4650      	mov	r0, sl
    1e28:	e01c      	b.n	1e64 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e2a:	7e0a      	ldrb	r2, [r1, #24]
    1e2c:	422a      	tst	r2, r5
    1e2e:	d102      	bne.n	1e36 <spi_write_buffer_wait+0x1ae>
    1e30:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1e32:	2b00      	cmp	r3, #0
    1e34:	d1f9      	bne.n	1e2a <spi_write_buffer_wait+0x1a2>
    1e36:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    1e38:	422b      	tst	r3, r5
    1e3a:	d023      	beq.n	1e84 <spi_write_buffer_wait+0x1fc>
    1e3c:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1e3e:	422b      	tst	r3, r5
    1e40:	d00c      	beq.n	1e5c <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1e42:	8b4b      	ldrh	r3, [r1, #26]
    1e44:	422b      	tst	r3, r5
    1e46:	d003      	beq.n	1e50 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e48:	8b4b      	ldrh	r3, [r1, #26]
    1e4a:	433b      	orrs	r3, r7
    1e4c:	b29b      	uxth	r3, r3
    1e4e:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1e50:	79a3      	ldrb	r3, [r4, #6]
    1e52:	2b01      	cmp	r3, #1
    1e54:	d101      	bne.n	1e5a <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1e56:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    1e58:	e000      	b.n	1e5c <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1e5a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    1e5c:	3801      	subs	r0, #1
    1e5e:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    1e60:	2800      	cmp	r0, #0
    1e62:	d011      	beq.n	1e88 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1e64:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e66:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1e68:	422b      	tst	r3, r5
    1e6a:	d1e4      	bne.n	1e36 <spi_write_buffer_wait+0x1ae>
    1e6c:	1c33      	adds	r3, r6, #0
    1e6e:	e7dc      	b.n	1e2a <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1e70:	2012      	movs	r0, #18
    1e72:	e00a      	b.n	1e8a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1e74:	2012      	movs	r0, #18
    1e76:	e008      	b.n	1e8a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1e78:	2000      	movs	r0, #0
    1e7a:	e006      	b.n	1e8a <spi_write_buffer_wait+0x202>
    1e7c:	2000      	movs	r0, #0
    1e7e:	e004      	b.n	1e8a <spi_write_buffer_wait+0x202>
    1e80:	2000      	movs	r0, #0
    1e82:	e002      	b.n	1e8a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1e84:	2012      	movs	r0, #18
    1e86:	e000      	b.n	1e8a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1e88:	2000      	movs	r0, #0
}
    1e8a:	b003      	add	sp, #12
    1e8c:	bc3c      	pop	{r2, r3, r4, r5}
    1e8e:	4690      	mov	r8, r2
    1e90:	4699      	mov	r9, r3
    1e92:	46a2      	mov	sl, r4
    1e94:	46ab      	mov	fp, r5
    1e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e98:	00002710 	.word	0x00002710
    1e9c:	00002711 	.word	0x00002711
    1ea0:	0000ffff 	.word	0x0000ffff

00001ea4 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1ea6:	0080      	lsls	r0, r0, #2
    1ea8:	4b74      	ldr	r3, [pc, #464]	; (207c <STACK_SIZE+0x7c>)
    1eaa:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1eac:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    1eae:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    1eb0:	5ce3      	ldrb	r3, [r4, r3]
    1eb2:	2237      	movs	r2, #55	; 0x37
    1eb4:	5ca7      	ldrb	r7, [r4, r2]
    1eb6:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1eb8:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    1eba:	7dae      	ldrb	r6, [r5, #22]
    1ebc:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    1ebe:	07f1      	lsls	r1, r6, #31
    1ec0:	d549      	bpl.n	1f56 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1ec2:	7963      	ldrb	r3, [r4, #5]
    1ec4:	2b01      	cmp	r3, #1
    1ec6:	d116      	bne.n	1ef6 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    1ec8:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1eca:	2b00      	cmp	r3, #0
    1ecc:	d10f      	bne.n	1eee <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    1ece:	4b6c      	ldr	r3, [pc, #432]	; (2080 <STACK_SIZE+0x80>)
    1ed0:	881b      	ldrh	r3, [r3, #0]
    1ed2:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1ed4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1ed6:	3b01      	subs	r3, #1
    1ed8:	b29b      	uxth	r3, r3
    1eda:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    1edc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1ede:	b29b      	uxth	r3, r3
    1ee0:	2b00      	cmp	r3, #0
    1ee2:	d101      	bne.n	1ee8 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1ee4:	2301      	movs	r3, #1
    1ee6:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1ee8:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    1eea:	2b01      	cmp	r3, #1
    1eec:	d103      	bne.n	1ef6 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    1eee:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1ef0:	2b00      	cmp	r3, #0
    1ef2:	d105      	bne.n	1f00 <_spi_interrupt_handler+0x5c>
    1ef4:	e02f      	b.n	1f56 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1ef6:	2b00      	cmp	r3, #0
    1ef8:	d12d      	bne.n	1f56 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    1efa:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1efc:	2b00      	cmp	r3, #0
    1efe:	d02a      	beq.n	1f56 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1f00:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f04:	7819      	ldrb	r1, [r3, #0]
    1f06:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1f08:	1c58      	adds	r0, r3, #1
    1f0a:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1f0c:	79a0      	ldrb	r0, [r4, #6]
    1f0e:	2801      	cmp	r0, #1
    1f10:	d104      	bne.n	1f1c <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1f12:	7858      	ldrb	r0, [r3, #1]
    1f14:	0200      	lsls	r0, r0, #8
    1f16:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    1f18:	3302      	adds	r3, #2
    1f1a:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    1f1c:	05cb      	lsls	r3, r1, #23
    1f1e:	0ddb      	lsrs	r3, r3, #23
    1f20:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    1f22:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1f24:	3b01      	subs	r3, #1
    1f26:	b29b      	uxth	r3, r3
    1f28:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    1f2a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1f2c:	b29b      	uxth	r3, r3
    1f2e:	2b00      	cmp	r3, #0
    1f30:	d111      	bne.n	1f56 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1f32:	2301      	movs	r3, #1
    1f34:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    1f36:	7a63      	ldrb	r3, [r4, #9]
    1f38:	2b01      	cmp	r3, #1
    1f3a:	d10c      	bne.n	1f56 <_spi_interrupt_handler+0xb2>
    1f3c:	79e3      	ldrb	r3, [r4, #7]
    1f3e:	2b00      	cmp	r3, #0
    1f40:	d109      	bne.n	1f56 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    1f42:	2303      	movs	r3, #3
    1f44:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    1f46:	2200      	movs	r2, #0
    1f48:	2338      	movs	r3, #56	; 0x38
    1f4a:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1f4c:	07fa      	lsls	r2, r7, #31
    1f4e:	d502      	bpl.n	1f56 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    1f50:	1c20      	adds	r0, r4, #0
    1f52:	68e3      	ldr	r3, [r4, #12]
    1f54:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    1f56:	0771      	lsls	r1, r6, #29
    1f58:	d561      	bpl.n	201e <STACK_SIZE+0x1e>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1f5a:	8b6b      	ldrh	r3, [r5, #26]
    1f5c:	075a      	lsls	r2, r3, #29
    1f5e:	d514      	bpl.n	1f8a <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    1f60:	7a63      	ldrb	r3, [r4, #9]
    1f62:	2b01      	cmp	r3, #1
    1f64:	d00b      	beq.n	1f7e <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1f66:	221e      	movs	r2, #30
    1f68:	2338      	movs	r3, #56	; 0x38
    1f6a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    1f6c:	2303      	movs	r3, #3
    1f6e:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1f70:	2305      	movs	r3, #5
    1f72:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    1f74:	073b      	lsls	r3, r7, #28
    1f76:	d502      	bpl.n	1f7e <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1f78:	1c20      	adds	r0, r4, #0
    1f7a:	69a1      	ldr	r1, [r4, #24]
    1f7c:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1f7e:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1f80:	8b6a      	ldrh	r2, [r5, #26]
    1f82:	2304      	movs	r3, #4
    1f84:	4313      	orrs	r3, r2
    1f86:	836b      	strh	r3, [r5, #26]
    1f88:	e049      	b.n	201e <STACK_SIZE+0x1e>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    1f8a:	7a63      	ldrb	r3, [r4, #9]
    1f8c:	2b01      	cmp	r3, #1
    1f8e:	d116      	bne.n	1fbe <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1f90:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    1f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1f94:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1f96:	3b01      	subs	r3, #1
    1f98:	b29b      	uxth	r3, r3
    1f9a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    1f9c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1f9e:	b29b      	uxth	r3, r3
    1fa0:	2b00      	cmp	r3, #0
    1fa2:	d13c      	bne.n	201e <STACK_SIZE+0x1e>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1fa4:	2304      	movs	r3, #4
    1fa6:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    1fa8:	2200      	movs	r2, #0
    1faa:	2338      	movs	r3, #56	; 0x38
    1fac:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    1fae:	2303      	movs	r3, #3
    1fb0:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    1fb2:	07fa      	lsls	r2, r7, #31
    1fb4:	d533      	bpl.n	201e <STACK_SIZE+0x1e>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1fb6:	1c20      	adds	r0, r4, #0
    1fb8:	68e3      	ldr	r3, [r4, #12]
    1fba:	4798      	blx	r3
    1fbc:	e02f      	b.n	201e <STACK_SIZE+0x1e>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1fbe:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    1fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1fc2:	05d2      	lsls	r2, r2, #23
    1fc4:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    1fc6:	b2d3      	uxtb	r3, r2
    1fc8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    1fca:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    1fcc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1fce:	1c59      	adds	r1, r3, #1
    1fd0:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1fd2:	79a1      	ldrb	r1, [r4, #6]
    1fd4:	2901      	cmp	r1, #1
    1fd6:	d104      	bne.n	1fe2 <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    1fd8:	0a12      	lsrs	r2, r2, #8
    1fda:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    1fdc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1fde:	3301      	adds	r3, #1
    1fe0:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    1fe2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1fe4:	3b01      	subs	r3, #1
    1fe6:	b29b      	uxth	r3, r3
    1fe8:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    1fea:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1fec:	b29b      	uxth	r3, r3
    1fee:	2b00      	cmp	r3, #0
    1ff0:	d115      	bne.n	201e <STACK_SIZE+0x1e>
					module->status = STATUS_OK;
    1ff2:	2200      	movs	r2, #0
    1ff4:	2338      	movs	r3, #56	; 0x38
    1ff6:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1ff8:	2304      	movs	r3, #4
    1ffa:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    1ffc:	7a63      	ldrb	r3, [r4, #9]
    1ffe:	2b02      	cmp	r3, #2
    2000:	d105      	bne.n	200e <STACK_SIZE+0xe>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2002:	077a      	lsls	r2, r7, #29
    2004:	d50b      	bpl.n	201e <STACK_SIZE+0x1e>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    2006:	1c20      	adds	r0, r4, #0
    2008:	6963      	ldr	r3, [r4, #20]
    200a:	4798      	blx	r3
    200c:	e007      	b.n	201e <STACK_SIZE+0x1e>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    200e:	7a63      	ldrb	r3, [r4, #9]
    2010:	2b00      	cmp	r3, #0
    2012:	d104      	bne.n	201e <STACK_SIZE+0x1e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2014:	07b9      	lsls	r1, r7, #30
    2016:	d502      	bpl.n	201e <STACK_SIZE+0x1e>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2018:	1c20      	adds	r0, r4, #0
    201a:	6922      	ldr	r2, [r4, #16]
    201c:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    201e:	07b3      	lsls	r3, r6, #30
    2020:	d513      	bpl.n	204a <STACK_SIZE+0x4a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2022:	7963      	ldrb	r3, [r4, #5]
    2024:	2b00      	cmp	r3, #0
    2026:	d110      	bne.n	204a <STACK_SIZE+0x4a>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2028:	2307      	movs	r3, #7
    202a:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    202c:	2302      	movs	r3, #2
    202e:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2030:	2303      	movs	r3, #3
    2032:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2034:	2300      	movs	r3, #0
    2036:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    2038:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    203a:	2338      	movs	r3, #56	; 0x38
    203c:	2200      	movs	r2, #0
    203e:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2040:	06f9      	lsls	r1, r7, #27
    2042:	d502      	bpl.n	204a <STACK_SIZE+0x4a>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2044:	1c20      	adds	r0, r4, #0
    2046:	69e2      	ldr	r2, [r4, #28]
    2048:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    204a:	0733      	lsls	r3, r6, #28
    204c:	d50a      	bpl.n	2064 <STACK_SIZE+0x64>
			if (module->mode == SPI_MODE_SLAVE) {
    204e:	7963      	ldrb	r3, [r4, #5]
    2050:	2b00      	cmp	r3, #0
    2052:	d107      	bne.n	2064 <STACK_SIZE+0x64>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2054:	2308      	movs	r3, #8
    2056:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2058:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    205a:	06b9      	lsls	r1, r7, #26
    205c:	d502      	bpl.n	2064 <STACK_SIZE+0x64>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    205e:	1c20      	adds	r0, r4, #0
    2060:	6a22      	ldr	r2, [r4, #32]
    2062:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2064:	09f6      	lsrs	r6, r6, #7
    2066:	d007      	beq.n	2078 <STACK_SIZE+0x78>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2068:	2380      	movs	r3, #128	; 0x80
    206a:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    206c:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    206e:	067b      	lsls	r3, r7, #25
    2070:	d502      	bpl.n	2078 <STACK_SIZE+0x78>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2072:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2074:	1c20      	adds	r0, r4, #0
    2076:	4798      	blx	r3
		}
	}
#  endif
}
    2078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    207a:	46c0      	nop			; (mov r8, r8)
    207c:	20000a9c 	.word	0x20000a9c
    2080:	20000a98 	.word	0x20000a98

00002084 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2084:	4770      	bx	lr
    2086:	46c0      	nop			; (mov r8, r8)

00002088 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2088:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    208a:	4b0b      	ldr	r3, [pc, #44]	; (20b8 <_sercom_set_handler+0x30>)
    208c:	781b      	ldrb	r3, [r3, #0]
    208e:	2b00      	cmp	r3, #0
    2090:	d10e      	bne.n	20b0 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2092:	4c0a      	ldr	r4, [pc, #40]	; (20bc <_sercom_set_handler+0x34>)
    2094:	4d0a      	ldr	r5, [pc, #40]	; (20c0 <_sercom_set_handler+0x38>)
    2096:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2098:	4b0a      	ldr	r3, [pc, #40]	; (20c4 <_sercom_set_handler+0x3c>)
    209a:	2200      	movs	r2, #0
    209c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    209e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    20a0:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20a2:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    20a4:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20a6:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    20a8:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    20aa:	2201      	movs	r2, #1
    20ac:	4b02      	ldr	r3, [pc, #8]	; (20b8 <_sercom_set_handler+0x30>)
    20ae:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    20b0:	0080      	lsls	r0, r0, #2
    20b2:	4b02      	ldr	r3, [pc, #8]	; (20bc <_sercom_set_handler+0x34>)
    20b4:	50c1      	str	r1, [r0, r3]
}
    20b6:	bd30      	pop	{r4, r5, pc}
    20b8:	200001cc 	.word	0x200001cc
    20bc:	200001d0 	.word	0x200001d0
    20c0:	00002085 	.word	0x00002085
    20c4:	20000a9c 	.word	0x20000a9c

000020c8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    20c8:	b530      	push	{r4, r5, lr}
    20ca:	b083      	sub	sp, #12
    20cc:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    20ce:	ac01      	add	r4, sp, #4
    20d0:	1c20      	adds	r0, r4, #0
    20d2:	4905      	ldr	r1, [pc, #20]	; (20e8 <_sercom_get_interrupt_vector+0x20>)
    20d4:	2204      	movs	r2, #4
    20d6:	4b05      	ldr	r3, [pc, #20]	; (20ec <_sercom_get_interrupt_vector+0x24>)
    20d8:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    20da:	1c28      	adds	r0, r5, #0
    20dc:	4b04      	ldr	r3, [pc, #16]	; (20f0 <_sercom_get_interrupt_vector+0x28>)
    20de:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    20e0:	5620      	ldrsb	r0, [r4, r0]
}
    20e2:	b003      	add	sp, #12
    20e4:	bd30      	pop	{r4, r5, pc}
    20e6:	46c0      	nop			; (mov r8, r8)
    20e8:	00008b0c 	.word	0x00008b0c
    20ec:	00002d15 	.word	0x00002d15
    20f0:	00001941 	.word	0x00001941

000020f4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    20f4:	b508      	push	{r3, lr}
    20f6:	4b02      	ldr	r3, [pc, #8]	; (2100 <SERCOM0_Handler+0xc>)
    20f8:	681b      	ldr	r3, [r3, #0]
    20fa:	2000      	movs	r0, #0
    20fc:	4798      	blx	r3
    20fe:	bd08      	pop	{r3, pc}
    2100:	200001d0 	.word	0x200001d0

00002104 <SERCOM1_Handler>:
    2104:	b508      	push	{r3, lr}
    2106:	4b02      	ldr	r3, [pc, #8]	; (2110 <SERCOM1_Handler+0xc>)
    2108:	685b      	ldr	r3, [r3, #4]
    210a:	2001      	movs	r0, #1
    210c:	4798      	blx	r3
    210e:	bd08      	pop	{r3, pc}
    2110:	200001d0 	.word	0x200001d0

00002114 <SERCOM2_Handler>:
    2114:	b508      	push	{r3, lr}
    2116:	4b02      	ldr	r3, [pc, #8]	; (2120 <SERCOM2_Handler+0xc>)
    2118:	689b      	ldr	r3, [r3, #8]
    211a:	2002      	movs	r0, #2
    211c:	4798      	blx	r3
    211e:	bd08      	pop	{r3, pc}
    2120:	200001d0 	.word	0x200001d0

00002124 <SERCOM3_Handler>:
    2124:	b508      	push	{r3, lr}
    2126:	4b02      	ldr	r3, [pc, #8]	; (2130 <SERCOM3_Handler+0xc>)
    2128:	68db      	ldr	r3, [r3, #12]
    212a:	2003      	movs	r0, #3
    212c:	4798      	blx	r3
    212e:	bd08      	pop	{r3, pc}
    2130:	200001d0 	.word	0x200001d0

00002134 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2134:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    2136:	2000      	movs	r0, #0
    2138:	4b08      	ldr	r3, [pc, #32]	; (215c <delay_init+0x28>)
    213a:	4798      	blx	r3
	cycles_per_ms /= 1000;
    213c:	4c08      	ldr	r4, [pc, #32]	; (2160 <delay_init+0x2c>)
    213e:	21fa      	movs	r1, #250	; 0xfa
    2140:	0089      	lsls	r1, r1, #2
    2142:	47a0      	blx	r4
    2144:	4b07      	ldr	r3, [pc, #28]	; (2164 <delay_init+0x30>)
    2146:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    2148:	21fa      	movs	r1, #250	; 0xfa
    214a:	0089      	lsls	r1, r1, #2
    214c:	47a0      	blx	r4
    214e:	4b06      	ldr	r3, [pc, #24]	; (2168 <delay_init+0x34>)
    2150:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2152:	2205      	movs	r2, #5
    2154:	4b05      	ldr	r3, [pc, #20]	; (216c <delay_init+0x38>)
    2156:	601a      	str	r2, [r3, #0]
}
    2158:	bd10      	pop	{r4, pc}
    215a:	46c0      	nop			; (mov r8, r8)
    215c:	000025d1 	.word	0x000025d1
    2160:	00005511 	.word	0x00005511
    2164:	20000018 	.word	0x20000018
    2168:	20000014 	.word	0x20000014
    216c:	e000e010 	.word	0xe000e010

00002170 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2170:	b500      	push	{lr}
    2172:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2174:	ab01      	add	r3, sp, #4
    2176:	2280      	movs	r2, #128	; 0x80
    2178:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    217a:	780a      	ldrb	r2, [r1, #0]
    217c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    217e:	784a      	ldrb	r2, [r1, #1]
    2180:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2182:	788a      	ldrb	r2, [r1, #2]
    2184:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2186:	1c19      	adds	r1, r3, #0
    2188:	4b01      	ldr	r3, [pc, #4]	; (2190 <port_pin_set_config+0x20>)
    218a:	4798      	blx	r3
}
    218c:	b003      	add	sp, #12
    218e:	bd00      	pop	{pc}
    2190:	000027c5 	.word	0x000027c5

00002194 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2194:	4770      	bx	lr
    2196:	46c0      	nop			; (mov r8, r8)

00002198 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2198:	4b0c      	ldr	r3, [pc, #48]	; (21cc <cpu_irq_enter_critical+0x34>)
    219a:	681b      	ldr	r3, [r3, #0]
    219c:	2b00      	cmp	r3, #0
    219e:	d110      	bne.n	21c2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    21a0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    21a4:	2b00      	cmp	r3, #0
    21a6:	d109      	bne.n	21bc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    21a8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    21aa:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    21ae:	2200      	movs	r2, #0
    21b0:	4b07      	ldr	r3, [pc, #28]	; (21d0 <cpu_irq_enter_critical+0x38>)
    21b2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    21b4:	2201      	movs	r2, #1
    21b6:	4b07      	ldr	r3, [pc, #28]	; (21d4 <cpu_irq_enter_critical+0x3c>)
    21b8:	701a      	strb	r2, [r3, #0]
    21ba:	e002      	b.n	21c2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    21bc:	2200      	movs	r2, #0
    21be:	4b05      	ldr	r3, [pc, #20]	; (21d4 <cpu_irq_enter_critical+0x3c>)
    21c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    21c2:	4b02      	ldr	r3, [pc, #8]	; (21cc <cpu_irq_enter_critical+0x34>)
    21c4:	681a      	ldr	r2, [r3, #0]
    21c6:	3201      	adds	r2, #1
    21c8:	601a      	str	r2, [r3, #0]
}
    21ca:	4770      	bx	lr
    21cc:	200001e0 	.word	0x200001e0
    21d0:	2000001c 	.word	0x2000001c
    21d4:	200001e4 	.word	0x200001e4

000021d8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    21d8:	4b08      	ldr	r3, [pc, #32]	; (21fc <cpu_irq_leave_critical+0x24>)
    21da:	681a      	ldr	r2, [r3, #0]
    21dc:	3a01      	subs	r2, #1
    21de:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    21e0:	681b      	ldr	r3, [r3, #0]
    21e2:	2b00      	cmp	r3, #0
    21e4:	d109      	bne.n	21fa <cpu_irq_leave_critical+0x22>
    21e6:	4b06      	ldr	r3, [pc, #24]	; (2200 <cpu_irq_leave_critical+0x28>)
    21e8:	781b      	ldrb	r3, [r3, #0]
    21ea:	2b00      	cmp	r3, #0
    21ec:	d005      	beq.n	21fa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    21ee:	2201      	movs	r2, #1
    21f0:	4b04      	ldr	r3, [pc, #16]	; (2204 <cpu_irq_leave_critical+0x2c>)
    21f2:	701a      	strb	r2, [r3, #0]
    21f4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    21f8:	b662      	cpsie	i
	}
}
    21fa:	4770      	bx	lr
    21fc:	200001e0 	.word	0x200001e0
    2200:	200001e4 	.word	0x200001e4
    2204:	2000001c 	.word	0x2000001c

00002208 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2208:	b508      	push	{r3, lr}
	switch (clock_source) {
    220a:	2808      	cmp	r0, #8
    220c:	d834      	bhi.n	2278 <system_clock_source_get_hz+0x70>
    220e:	0080      	lsls	r0, r0, #2
    2210:	4b1b      	ldr	r3, [pc, #108]	; (2280 <system_clock_source_get_hz+0x78>)
    2212:	581b      	ldr	r3, [r3, r0]
    2214:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2216:	2080      	movs	r0, #128	; 0x80
    2218:	0200      	lsls	r0, r0, #8
    221a:	e030      	b.n	227e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    221c:	4b19      	ldr	r3, [pc, #100]	; (2284 <system_clock_source_get_hz+0x7c>)
    221e:	6918      	ldr	r0, [r3, #16]
    2220:	e02d      	b.n	227e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2222:	4b19      	ldr	r3, [pc, #100]	; (2288 <system_clock_source_get_hz+0x80>)
    2224:	6a18      	ldr	r0, [r3, #32]
    2226:	0580      	lsls	r0, r0, #22
    2228:	0f80      	lsrs	r0, r0, #30
    222a:	4b18      	ldr	r3, [pc, #96]	; (228c <system_clock_source_get_hz+0x84>)
    222c:	40c3      	lsrs	r3, r0
    222e:	1c18      	adds	r0, r3, #0
    2230:	e025      	b.n	227e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2232:	4b14      	ldr	r3, [pc, #80]	; (2284 <system_clock_source_get_hz+0x7c>)
    2234:	6958      	ldr	r0, [r3, #20]
    2236:	e022      	b.n	227e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2238:	4b12      	ldr	r3, [pc, #72]	; (2284 <system_clock_source_get_hz+0x7c>)
    223a:	681b      	ldr	r3, [r3, #0]
    223c:	2002      	movs	r0, #2
    223e:	4018      	ands	r0, r3
    2240:	d01d      	beq.n	227e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2242:	4911      	ldr	r1, [pc, #68]	; (2288 <system_clock_source_get_hz+0x80>)
    2244:	2210      	movs	r2, #16
    2246:	68cb      	ldr	r3, [r1, #12]
    2248:	421a      	tst	r2, r3
    224a:	d0fc      	beq.n	2246 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    224c:	4b0d      	ldr	r3, [pc, #52]	; (2284 <system_clock_source_get_hz+0x7c>)
    224e:	681b      	ldr	r3, [r3, #0]
    2250:	075a      	lsls	r2, r3, #29
    2252:	d513      	bpl.n	227c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2254:	2000      	movs	r0, #0
    2256:	4b0e      	ldr	r3, [pc, #56]	; (2290 <system_clock_source_get_hz+0x88>)
    2258:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    225a:	4b0a      	ldr	r3, [pc, #40]	; (2284 <system_clock_source_get_hz+0x7c>)
    225c:	689b      	ldr	r3, [r3, #8]
    225e:	041b      	lsls	r3, r3, #16
    2260:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2262:	4358      	muls	r0, r3
    2264:	e00b      	b.n	227e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2266:	2350      	movs	r3, #80	; 0x50
    2268:	4a07      	ldr	r2, [pc, #28]	; (2288 <system_clock_source_get_hz+0x80>)
    226a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    226c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    226e:	075a      	lsls	r2, r3, #29
    2270:	d505      	bpl.n	227e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2272:	4b04      	ldr	r3, [pc, #16]	; (2284 <system_clock_source_get_hz+0x7c>)
    2274:	68d8      	ldr	r0, [r3, #12]
    2276:	e002      	b.n	227e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2278:	2000      	movs	r0, #0
    227a:	e000      	b.n	227e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    227c:	4805      	ldr	r0, [pc, #20]	; (2294 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    227e:	bd08      	pop	{r3, pc}
    2280:	00008b10 	.word	0x00008b10
    2284:	200001e8 	.word	0x200001e8
    2288:	40000800 	.word	0x40000800
    228c:	007a1200 	.word	0x007a1200
    2290:	00002705 	.word	0x00002705
    2294:	02dc6c00 	.word	0x02dc6c00

00002298 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2298:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    229a:	4b0c      	ldr	r3, [pc, #48]	; (22cc <system_clock_source_osc8m_set_config+0x34>)
    229c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    229e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    22a0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    22a2:	7840      	ldrb	r0, [r0, #1]
    22a4:	2201      	movs	r2, #1
    22a6:	4010      	ands	r0, r2
    22a8:	0180      	lsls	r0, r0, #6
    22aa:	2640      	movs	r6, #64	; 0x40
    22ac:	43b4      	bics	r4, r6
    22ae:	4304      	orrs	r4, r0
    22b0:	402a      	ands	r2, r5
    22b2:	01d0      	lsls	r0, r2, #7
    22b4:	2280      	movs	r2, #128	; 0x80
    22b6:	4394      	bics	r4, r2
    22b8:	1c22      	adds	r2, r4, #0
    22ba:	4302      	orrs	r2, r0
    22bc:	2003      	movs	r0, #3
    22be:	4001      	ands	r1, r0
    22c0:	0209      	lsls	r1, r1, #8
    22c2:	4803      	ldr	r0, [pc, #12]	; (22d0 <system_clock_source_osc8m_set_config+0x38>)
    22c4:	4002      	ands	r2, r0
    22c6:	430a      	orrs	r2, r1
    22c8:	621a      	str	r2, [r3, #32]
}
    22ca:	bd70      	pop	{r4, r5, r6, pc}
    22cc:	40000800 	.word	0x40000800
    22d0:	fffffcff 	.word	0xfffffcff

000022d4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    22d4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    22d6:	7a02      	ldrb	r2, [r0, #8]
    22d8:	0692      	lsls	r2, r2, #26
    22da:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    22dc:	8943      	ldrh	r3, [r0, #10]
    22de:	059b      	lsls	r3, r3, #22
    22e0:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    22e2:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    22e4:	4b15      	ldr	r3, [pc, #84]	; (233c <system_clock_source_dfll_set_config+0x68>)
    22e6:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    22e8:	8881      	ldrh	r1, [r0, #4]
    22ea:	8842      	ldrh	r2, [r0, #2]
    22ec:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    22ee:	79c4      	ldrb	r4, [r0, #7]
    22f0:	7982      	ldrb	r2, [r0, #6]
    22f2:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    22f4:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    22f6:	7841      	ldrb	r1, [r0, #1]
    22f8:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    22fa:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    22fc:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    22fe:	7803      	ldrb	r3, [r0, #0]
    2300:	2b04      	cmp	r3, #4
    2302:	d10f      	bne.n	2324 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2304:	7b02      	ldrb	r2, [r0, #12]
    2306:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2308:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    230a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    230c:	89c3      	ldrh	r3, [r0, #14]
    230e:	041b      	lsls	r3, r3, #16
    2310:	490b      	ldr	r1, [pc, #44]	; (2340 <system_clock_source_dfll_set_config+0x6c>)
    2312:	400b      	ands	r3, r1
    2314:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2316:	4b09      	ldr	r3, [pc, #36]	; (233c <system_clock_source_dfll_set_config+0x68>)
    2318:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    231a:	6819      	ldr	r1, [r3, #0]
    231c:	2204      	movs	r2, #4
    231e:	430a      	orrs	r2, r1
    2320:	601a      	str	r2, [r3, #0]
    2322:	e009      	b.n	2338 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2324:	2b20      	cmp	r3, #32
    2326:	d107      	bne.n	2338 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2328:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    232a:	4b04      	ldr	r3, [pc, #16]	; (233c <system_clock_source_dfll_set_config+0x68>)
    232c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    232e:	6819      	ldr	r1, [r3, #0]
    2330:	2284      	movs	r2, #132	; 0x84
    2332:	00d2      	lsls	r2, r2, #3
    2334:	430a      	orrs	r2, r1
    2336:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2338:	bd10      	pop	{r4, pc}
    233a:	46c0      	nop			; (mov r8, r8)
    233c:	200001e8 	.word	0x200001e8
    2340:	03ff0000 	.word	0x03ff0000

00002344 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2344:	2808      	cmp	r0, #8
    2346:	d843      	bhi.n	23d0 <system_clock_source_enable+0x8c>
    2348:	0080      	lsls	r0, r0, #2
    234a:	4b22      	ldr	r3, [pc, #136]	; (23d4 <system_clock_source_enable+0x90>)
    234c:	581b      	ldr	r3, [r3, r0]
    234e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2350:	2000      	movs	r0, #0
    2352:	e03e      	b.n	23d2 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2354:	4b20      	ldr	r3, [pc, #128]	; (23d8 <system_clock_source_enable+0x94>)
    2356:	6a19      	ldr	r1, [r3, #32]
    2358:	2202      	movs	r2, #2
    235a:	430a      	orrs	r2, r1
    235c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    235e:	2000      	movs	r0, #0
    2360:	e037      	b.n	23d2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2362:	4b1d      	ldr	r3, [pc, #116]	; (23d8 <system_clock_source_enable+0x94>)
    2364:	6999      	ldr	r1, [r3, #24]
    2366:	2202      	movs	r2, #2
    2368:	430a      	orrs	r2, r1
    236a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    236c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    236e:	e030      	b.n	23d2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2370:	4b19      	ldr	r3, [pc, #100]	; (23d8 <system_clock_source_enable+0x94>)
    2372:	8a19      	ldrh	r1, [r3, #16]
    2374:	2202      	movs	r2, #2
    2376:	430a      	orrs	r2, r1
    2378:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    237a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    237c:	e029      	b.n	23d2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    237e:	4b16      	ldr	r3, [pc, #88]	; (23d8 <system_clock_source_enable+0x94>)
    2380:	8a99      	ldrh	r1, [r3, #20]
    2382:	2202      	movs	r2, #2
    2384:	430a      	orrs	r2, r1
    2386:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2388:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    238a:	e022      	b.n	23d2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    238c:	4b13      	ldr	r3, [pc, #76]	; (23dc <system_clock_source_enable+0x98>)
    238e:	6819      	ldr	r1, [r3, #0]
    2390:	2202      	movs	r2, #2
    2392:	430a      	orrs	r2, r1
    2394:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2396:	681a      	ldr	r2, [r3, #0]
    2398:	4b11      	ldr	r3, [pc, #68]	; (23e0 <system_clock_source_enable+0x9c>)
    239a:	401a      	ands	r2, r3
    239c:	4b0e      	ldr	r3, [pc, #56]	; (23d8 <system_clock_source_enable+0x94>)
    239e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    23a0:	1c19      	adds	r1, r3, #0
    23a2:	2210      	movs	r2, #16
    23a4:	68cb      	ldr	r3, [r1, #12]
    23a6:	421a      	tst	r2, r3
    23a8:	d0fc      	beq.n	23a4 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    23aa:	4a0c      	ldr	r2, [pc, #48]	; (23dc <system_clock_source_enable+0x98>)
    23ac:	6891      	ldr	r1, [r2, #8]
    23ae:	4b0a      	ldr	r3, [pc, #40]	; (23d8 <system_clock_source_enable+0x94>)
    23b0:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    23b2:	6851      	ldr	r1, [r2, #4]
    23b4:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    23b6:	6812      	ldr	r2, [r2, #0]
    23b8:	b292      	uxth	r2, r2
    23ba:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23bc:	2000      	movs	r0, #0
    23be:	e008      	b.n	23d2 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    23c0:	4a05      	ldr	r2, [pc, #20]	; (23d8 <system_clock_source_enable+0x94>)
    23c2:	2344      	movs	r3, #68	; 0x44
    23c4:	5cd0      	ldrb	r0, [r2, r3]
    23c6:	2102      	movs	r1, #2
    23c8:	4301      	orrs	r1, r0
    23ca:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23cc:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    23ce:	e000      	b.n	23d2 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    23d0:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    23d2:	4770      	bx	lr
    23d4:	00008b34 	.word	0x00008b34
    23d8:	40000800 	.word	0x40000800
    23dc:	200001e8 	.word	0x200001e8
    23e0:	0000ff7f 	.word	0x0000ff7f

000023e4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    23e4:	b530      	push	{r4, r5, lr}
    23e6:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    23e8:	22c2      	movs	r2, #194	; 0xc2
    23ea:	00d2      	lsls	r2, r2, #3
    23ec:	4b27      	ldr	r3, [pc, #156]	; (248c <system_clock_init+0xa8>)
    23ee:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    23f0:	4b27      	ldr	r3, [pc, #156]	; (2490 <system_clock_init+0xac>)
    23f2:	685a      	ldr	r2, [r3, #4]
    23f4:	211e      	movs	r1, #30
    23f6:	438a      	bics	r2, r1
    23f8:	2102      	movs	r1, #2
    23fa:	430a      	orrs	r2, r1
    23fc:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    23fe:	2201      	movs	r2, #1
    2400:	ab01      	add	r3, sp, #4
    2402:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2404:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2406:	4d23      	ldr	r5, [pc, #140]	; (2494 <system_clock_init+0xb0>)
    2408:	b2e0      	uxtb	r0, r4
    240a:	a901      	add	r1, sp, #4
    240c:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    240e:	3401      	adds	r4, #1
    2410:	2c25      	cmp	r4, #37	; 0x25
    2412:	d1f9      	bne.n	2408 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2414:	a805      	add	r0, sp, #20
    2416:	2300      	movs	r3, #0
    2418:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    241a:	2400      	movs	r4, #0
    241c:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    241e:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2420:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2422:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    2424:	2207      	movs	r2, #7
    2426:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2428:	233f      	movs	r3, #63	; 0x3f
    242a:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    242c:	2106      	movs	r1, #6
    242e:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2430:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2432:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2434:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2436:	4b18      	ldr	r3, [pc, #96]	; (2498 <system_clock_init+0xb4>)
    2438:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    243a:	a804      	add	r0, sp, #16
    243c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    243e:	2301      	movs	r3, #1
    2440:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2442:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2444:	4b15      	ldr	r3, [pc, #84]	; (249c <system_clock_init+0xb8>)
    2446:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2448:	2006      	movs	r0, #6
    244a:	4c15      	ldr	r4, [pc, #84]	; (24a0 <system_clock_init+0xbc>)
    244c:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    244e:	4b15      	ldr	r3, [pc, #84]	; (24a4 <system_clock_init+0xc0>)
    2450:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2452:	2007      	movs	r0, #7
    2454:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2456:	490d      	ldr	r1, [pc, #52]	; (248c <system_clock_init+0xa8>)
    2458:	2210      	movs	r2, #16
    245a:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    245c:	421a      	tst	r2, r3
    245e:	d0fc      	beq.n	245a <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2460:	4a11      	ldr	r2, [pc, #68]	; (24a8 <system_clock_init+0xc4>)
    2462:	2300      	movs	r3, #0
    2464:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2466:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2468:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    246a:	a901      	add	r1, sp, #4
    246c:	2201      	movs	r2, #1
    246e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2470:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2472:	2206      	movs	r2, #6
    2474:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2476:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2478:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    247a:	2000      	movs	r0, #0
    247c:	4b0b      	ldr	r3, [pc, #44]	; (24ac <system_clock_init+0xc8>)
    247e:	4798      	blx	r3
    2480:	2000      	movs	r0, #0
    2482:	4b0b      	ldr	r3, [pc, #44]	; (24b0 <system_clock_init+0xcc>)
    2484:	4798      	blx	r3
#endif
}
    2486:	b00b      	add	sp, #44	; 0x2c
    2488:	bd30      	pop	{r4, r5, pc}
    248a:	46c0      	nop			; (mov r8, r8)
    248c:	40000800 	.word	0x40000800
    2490:	41004000 	.word	0x41004000
    2494:	000026e9 	.word	0x000026e9
    2498:	000022d5 	.word	0x000022d5
    249c:	00002299 	.word	0x00002299
    24a0:	00002345 	.word	0x00002345
    24a4:	000024b5 	.word	0x000024b5
    24a8:	40000400 	.word	0x40000400
    24ac:	000024d9 	.word	0x000024d9
    24b0:	0000258d 	.word	0x0000258d

000024b4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    24b4:	4b06      	ldr	r3, [pc, #24]	; (24d0 <system_gclk_init+0x1c>)
    24b6:	6999      	ldr	r1, [r3, #24]
    24b8:	2208      	movs	r2, #8
    24ba:	430a      	orrs	r2, r1
    24bc:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    24be:	2201      	movs	r2, #1
    24c0:	4b04      	ldr	r3, [pc, #16]	; (24d4 <system_gclk_init+0x20>)
    24c2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    24c4:	1c19      	adds	r1, r3, #0
    24c6:	780b      	ldrb	r3, [r1, #0]
    24c8:	4213      	tst	r3, r2
    24ca:	d1fc      	bne.n	24c6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    24cc:	4770      	bx	lr
    24ce:	46c0      	nop			; (mov r8, r8)
    24d0:	40000400 	.word	0x40000400
    24d4:	40000c00 	.word	0x40000c00

000024d8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    24d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24da:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    24dc:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    24de:	780d      	ldrb	r5, [r1, #0]
    24e0:	022d      	lsls	r5, r5, #8
    24e2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    24e4:	784b      	ldrb	r3, [r1, #1]
    24e6:	2b00      	cmp	r3, #0
    24e8:	d002      	beq.n	24f0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    24ea:	2380      	movs	r3, #128	; 0x80
    24ec:	02db      	lsls	r3, r3, #11
    24ee:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    24f0:	7a4b      	ldrb	r3, [r1, #9]
    24f2:	2b00      	cmp	r3, #0
    24f4:	d002      	beq.n	24fc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    24f6:	2380      	movs	r3, #128	; 0x80
    24f8:	031b      	lsls	r3, r3, #12
    24fa:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    24fc:	684c      	ldr	r4, [r1, #4]
    24fe:	2c01      	cmp	r4, #1
    2500:	d917      	bls.n	2532 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2502:	1e63      	subs	r3, r4, #1
    2504:	421c      	tst	r4, r3
    2506:	d10f      	bne.n	2528 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2508:	2c02      	cmp	r4, #2
    250a:	d906      	bls.n	251a <system_gclk_gen_set_config+0x42>
    250c:	2302      	movs	r3, #2
    250e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2510:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2512:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2514:	429c      	cmp	r4, r3
    2516:	d8fb      	bhi.n	2510 <system_gclk_gen_set_config+0x38>
    2518:	e000      	b.n	251c <system_gclk_gen_set_config+0x44>
    251a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    251c:	0217      	lsls	r7, r2, #8
    251e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2520:	2380      	movs	r3, #128	; 0x80
    2522:	035b      	lsls	r3, r3, #13
    2524:	431d      	orrs	r5, r3
    2526:	e004      	b.n	2532 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2528:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    252a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    252c:	2380      	movs	r3, #128	; 0x80
    252e:	029b      	lsls	r3, r3, #10
    2530:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2532:	7a0b      	ldrb	r3, [r1, #8]
    2534:	2b00      	cmp	r3, #0
    2536:	d002      	beq.n	253e <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2538:	2380      	movs	r3, #128	; 0x80
    253a:	039b      	lsls	r3, r3, #14
    253c:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    253e:	4a0f      	ldr	r2, [pc, #60]	; (257c <system_gclk_gen_set_config+0xa4>)
    2540:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2542:	b25b      	sxtb	r3, r3
    2544:	2b00      	cmp	r3, #0
    2546:	dbfb      	blt.n	2540 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2548:	4b0d      	ldr	r3, [pc, #52]	; (2580 <system_gclk_gen_set_config+0xa8>)
    254a:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    254c:	4b0d      	ldr	r3, [pc, #52]	; (2584 <system_gclk_gen_set_config+0xac>)
    254e:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2550:	4a0a      	ldr	r2, [pc, #40]	; (257c <system_gclk_gen_set_config+0xa4>)
    2552:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2554:	b25b      	sxtb	r3, r3
    2556:	2b00      	cmp	r3, #0
    2558:	dbfb      	blt.n	2552 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    255a:	4b08      	ldr	r3, [pc, #32]	; (257c <system_gclk_gen_set_config+0xa4>)
    255c:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    255e:	1c1a      	adds	r2, r3, #0
    2560:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2562:	b25b      	sxtb	r3, r3
    2564:	2b00      	cmp	r3, #0
    2566:	dbfb      	blt.n	2560 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2568:	4b04      	ldr	r3, [pc, #16]	; (257c <system_gclk_gen_set_config+0xa4>)
    256a:	6859      	ldr	r1, [r3, #4]
    256c:	2280      	movs	r2, #128	; 0x80
    256e:	0252      	lsls	r2, r2, #9
    2570:	400a      	ands	r2, r1
    2572:	4315      	orrs	r5, r2
    2574:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2576:	4b04      	ldr	r3, [pc, #16]	; (2588 <system_gclk_gen_set_config+0xb0>)
    2578:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    257a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    257c:	40000c00 	.word	0x40000c00
    2580:	00002199 	.word	0x00002199
    2584:	40000c08 	.word	0x40000c08
    2588:	000021d9 	.word	0x000021d9

0000258c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    258c:	b510      	push	{r4, lr}
    258e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2590:	4a0b      	ldr	r2, [pc, #44]	; (25c0 <system_gclk_gen_enable+0x34>)
    2592:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2594:	b25b      	sxtb	r3, r3
    2596:	2b00      	cmp	r3, #0
    2598:	dbfb      	blt.n	2592 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    259a:	4b0a      	ldr	r3, [pc, #40]	; (25c4 <system_gclk_gen_enable+0x38>)
    259c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    259e:	4b0a      	ldr	r3, [pc, #40]	; (25c8 <system_gclk_gen_enable+0x3c>)
    25a0:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25a2:	4a07      	ldr	r2, [pc, #28]	; (25c0 <system_gclk_gen_enable+0x34>)
    25a4:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    25a6:	b25b      	sxtb	r3, r3
    25a8:	2b00      	cmp	r3, #0
    25aa:	dbfb      	blt.n	25a4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    25ac:	4b04      	ldr	r3, [pc, #16]	; (25c0 <system_gclk_gen_enable+0x34>)
    25ae:	6859      	ldr	r1, [r3, #4]
    25b0:	2280      	movs	r2, #128	; 0x80
    25b2:	0252      	lsls	r2, r2, #9
    25b4:	430a      	orrs	r2, r1
    25b6:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    25b8:	4b04      	ldr	r3, [pc, #16]	; (25cc <system_gclk_gen_enable+0x40>)
    25ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25bc:	bd10      	pop	{r4, pc}
    25be:	46c0      	nop			; (mov r8, r8)
    25c0:	40000c00 	.word	0x40000c00
    25c4:	00002199 	.word	0x00002199
    25c8:	40000c04 	.word	0x40000c04
    25cc:	000021d9 	.word	0x000021d9

000025d0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    25d0:	b570      	push	{r4, r5, r6, lr}
    25d2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25d4:	4a1a      	ldr	r2, [pc, #104]	; (2640 <system_gclk_gen_get_hz+0x70>)
    25d6:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    25d8:	b25b      	sxtb	r3, r3
    25da:	2b00      	cmp	r3, #0
    25dc:	dbfb      	blt.n	25d6 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    25de:	4b19      	ldr	r3, [pc, #100]	; (2644 <system_gclk_gen_get_hz+0x74>)
    25e0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25e2:	4b19      	ldr	r3, [pc, #100]	; (2648 <system_gclk_gen_get_hz+0x78>)
    25e4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25e6:	4a16      	ldr	r2, [pc, #88]	; (2640 <system_gclk_gen_get_hz+0x70>)
    25e8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    25ea:	b25b      	sxtb	r3, r3
    25ec:	2b00      	cmp	r3, #0
    25ee:	dbfb      	blt.n	25e8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    25f0:	4e13      	ldr	r6, [pc, #76]	; (2640 <system_gclk_gen_get_hz+0x70>)
    25f2:	6870      	ldr	r0, [r6, #4]
    25f4:	04c0      	lsls	r0, r0, #19
    25f6:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    25f8:	4b14      	ldr	r3, [pc, #80]	; (264c <system_gclk_gen_get_hz+0x7c>)
    25fa:	4798      	blx	r3
    25fc:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25fe:	4b12      	ldr	r3, [pc, #72]	; (2648 <system_gclk_gen_get_hz+0x78>)
    2600:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2602:	6876      	ldr	r6, [r6, #4]
    2604:	02f6      	lsls	r6, r6, #11
    2606:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2608:	4b11      	ldr	r3, [pc, #68]	; (2650 <system_gclk_gen_get_hz+0x80>)
    260a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    260c:	4a0c      	ldr	r2, [pc, #48]	; (2640 <system_gclk_gen_get_hz+0x70>)
    260e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2610:	b25b      	sxtb	r3, r3
    2612:	2b00      	cmp	r3, #0
    2614:	dbfb      	blt.n	260e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2616:	4b0a      	ldr	r3, [pc, #40]	; (2640 <system_gclk_gen_get_hz+0x70>)
    2618:	689c      	ldr	r4, [r3, #8]
    261a:	0a24      	lsrs	r4, r4, #8
    261c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    261e:	4b0d      	ldr	r3, [pc, #52]	; (2654 <system_gclk_gen_get_hz+0x84>)
    2620:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2622:	2e00      	cmp	r6, #0
    2624:	d107      	bne.n	2636 <system_gclk_gen_get_hz+0x66>
    2626:	2c01      	cmp	r4, #1
    2628:	d907      	bls.n	263a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    262a:	1c28      	adds	r0, r5, #0
    262c:	1c21      	adds	r1, r4, #0
    262e:	4b0a      	ldr	r3, [pc, #40]	; (2658 <system_gclk_gen_get_hz+0x88>)
    2630:	4798      	blx	r3
    2632:	1c05      	adds	r5, r0, #0
    2634:	e001      	b.n	263a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2636:	3401      	adds	r4, #1
    2638:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    263a:	1c28      	adds	r0, r5, #0
    263c:	bd70      	pop	{r4, r5, r6, pc}
    263e:	46c0      	nop			; (mov r8, r8)
    2640:	40000c00 	.word	0x40000c00
    2644:	00002199 	.word	0x00002199
    2648:	40000c04 	.word	0x40000c04
    264c:	00002209 	.word	0x00002209
    2650:	40000c08 	.word	0x40000c08
    2654:	000021d9 	.word	0x000021d9
    2658:	00005511 	.word	0x00005511

0000265c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    265c:	b510      	push	{r4, lr}
    265e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2660:	4b06      	ldr	r3, [pc, #24]	; (267c <system_gclk_chan_enable+0x20>)
    2662:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2664:	4b06      	ldr	r3, [pc, #24]	; (2680 <system_gclk_chan_enable+0x24>)
    2666:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2668:	4b06      	ldr	r3, [pc, #24]	; (2684 <system_gclk_chan_enable+0x28>)
    266a:	8859      	ldrh	r1, [r3, #2]
    266c:	2280      	movs	r2, #128	; 0x80
    266e:	01d2      	lsls	r2, r2, #7
    2670:	430a      	orrs	r2, r1
    2672:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2674:	4b04      	ldr	r3, [pc, #16]	; (2688 <system_gclk_chan_enable+0x2c>)
    2676:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2678:	bd10      	pop	{r4, pc}
    267a:	46c0      	nop			; (mov r8, r8)
    267c:	00002199 	.word	0x00002199
    2680:	40000c02 	.word	0x40000c02
    2684:	40000c00 	.word	0x40000c00
    2688:	000021d9 	.word	0x000021d9

0000268c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    268c:	b510      	push	{r4, lr}
    268e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2690:	4b0f      	ldr	r3, [pc, #60]	; (26d0 <system_gclk_chan_disable+0x44>)
    2692:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2694:	4b0f      	ldr	r3, [pc, #60]	; (26d4 <system_gclk_chan_disable+0x48>)
    2696:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2698:	4b0f      	ldr	r3, [pc, #60]	; (26d8 <system_gclk_chan_disable+0x4c>)
    269a:	8858      	ldrh	r0, [r3, #2]
    269c:	0500      	lsls	r0, r0, #20
    269e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    26a0:	8859      	ldrh	r1, [r3, #2]
    26a2:	4a0e      	ldr	r2, [pc, #56]	; (26dc <system_gclk_chan_disable+0x50>)
    26a4:	400a      	ands	r2, r1
    26a6:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    26a8:	8859      	ldrh	r1, [r3, #2]
    26aa:	4a0d      	ldr	r2, [pc, #52]	; (26e0 <system_gclk_chan_disable+0x54>)
    26ac:	400a      	ands	r2, r1
    26ae:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    26b0:	1c19      	adds	r1, r3, #0
    26b2:	2280      	movs	r2, #128	; 0x80
    26b4:	01d2      	lsls	r2, r2, #7
    26b6:	884b      	ldrh	r3, [r1, #2]
    26b8:	4213      	tst	r3, r2
    26ba:	d1fc      	bne.n	26b6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    26bc:	4b06      	ldr	r3, [pc, #24]	; (26d8 <system_gclk_chan_disable+0x4c>)
    26be:	0201      	lsls	r1, r0, #8
    26c0:	8858      	ldrh	r0, [r3, #2]
    26c2:	4a06      	ldr	r2, [pc, #24]	; (26dc <system_gclk_chan_disable+0x50>)
    26c4:	4002      	ands	r2, r0
    26c6:	430a      	orrs	r2, r1
    26c8:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    26ca:	4b06      	ldr	r3, [pc, #24]	; (26e4 <system_gclk_chan_disable+0x58>)
    26cc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26ce:	bd10      	pop	{r4, pc}
    26d0:	00002199 	.word	0x00002199
    26d4:	40000c02 	.word	0x40000c02
    26d8:	40000c00 	.word	0x40000c00
    26dc:	fffff0ff 	.word	0xfffff0ff
    26e0:	ffffbfff 	.word	0xffffbfff
    26e4:	000021d9 	.word	0x000021d9

000026e8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    26e8:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    26ea:	780c      	ldrb	r4, [r1, #0]
    26ec:	0224      	lsls	r4, r4, #8
    26ee:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    26f0:	4b02      	ldr	r3, [pc, #8]	; (26fc <system_gclk_chan_set_config+0x14>)
    26f2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    26f4:	b2a4      	uxth	r4, r4
    26f6:	4b02      	ldr	r3, [pc, #8]	; (2700 <system_gclk_chan_set_config+0x18>)
    26f8:	805c      	strh	r4, [r3, #2]
}
    26fa:	bd10      	pop	{r4, pc}
    26fc:	0000268d 	.word	0x0000268d
    2700:	40000c00 	.word	0x40000c00

00002704 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2704:	b510      	push	{r4, lr}
    2706:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2708:	4b06      	ldr	r3, [pc, #24]	; (2724 <system_gclk_chan_get_hz+0x20>)
    270a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    270c:	4b06      	ldr	r3, [pc, #24]	; (2728 <system_gclk_chan_get_hz+0x24>)
    270e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2710:	4b06      	ldr	r3, [pc, #24]	; (272c <system_gclk_chan_get_hz+0x28>)
    2712:	885c      	ldrh	r4, [r3, #2]
    2714:	0524      	lsls	r4, r4, #20
    2716:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2718:	4b05      	ldr	r3, [pc, #20]	; (2730 <system_gclk_chan_get_hz+0x2c>)
    271a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    271c:	1c20      	adds	r0, r4, #0
    271e:	4b05      	ldr	r3, [pc, #20]	; (2734 <system_gclk_chan_get_hz+0x30>)
    2720:	4798      	blx	r3
}
    2722:	bd10      	pop	{r4, pc}
    2724:	00002199 	.word	0x00002199
    2728:	40000c02 	.word	0x40000c02
    272c:	40000c00 	.word	0x40000c00
    2730:	000021d9 	.word	0x000021d9
    2734:	000025d1 	.word	0x000025d1

00002738 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2738:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    273a:	78d3      	ldrb	r3, [r2, #3]
    273c:	2b00      	cmp	r3, #0
    273e:	d11e      	bne.n	277e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2740:	7813      	ldrb	r3, [r2, #0]
    2742:	2b80      	cmp	r3, #128	; 0x80
    2744:	d004      	beq.n	2750 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2746:	061b      	lsls	r3, r3, #24
    2748:	2480      	movs	r4, #128	; 0x80
    274a:	0264      	lsls	r4, r4, #9
    274c:	4323      	orrs	r3, r4
    274e:	e000      	b.n	2752 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2750:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2752:	7854      	ldrb	r4, [r2, #1]
    2754:	2502      	movs	r5, #2
    2756:	43ac      	bics	r4, r5
    2758:	d10a      	bne.n	2770 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    275a:	7894      	ldrb	r4, [r2, #2]
    275c:	2c00      	cmp	r4, #0
    275e:	d103      	bne.n	2768 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2760:	2480      	movs	r4, #128	; 0x80
    2762:	02a4      	lsls	r4, r4, #10
    2764:	4323      	orrs	r3, r4
    2766:	e002      	b.n	276e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2768:	24c0      	movs	r4, #192	; 0xc0
    276a:	02e4      	lsls	r4, r4, #11
    276c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    276e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2770:	7854      	ldrb	r4, [r2, #1]
    2772:	3c01      	subs	r4, #1
    2774:	2c01      	cmp	r4, #1
    2776:	d804      	bhi.n	2782 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2778:	4c11      	ldr	r4, [pc, #68]	; (27c0 <_system_pinmux_config+0x88>)
    277a:	4023      	ands	r3, r4
    277c:	e001      	b.n	2782 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    277e:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2780:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2782:	040d      	lsls	r5, r1, #16
    2784:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2786:	24a0      	movs	r4, #160	; 0xa0
    2788:	05e4      	lsls	r4, r4, #23
    278a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    278c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    278e:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2790:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2792:	24d0      	movs	r4, #208	; 0xd0
    2794:	0624      	lsls	r4, r4, #24
    2796:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2798:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    279a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    279c:	78d4      	ldrb	r4, [r2, #3]
    279e:	2c00      	cmp	r4, #0
    27a0:	d10c      	bne.n	27bc <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    27a2:	035c      	lsls	r4, r3, #13
    27a4:	d505      	bpl.n	27b2 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    27a6:	7893      	ldrb	r3, [r2, #2]
    27a8:	2b01      	cmp	r3, #1
    27aa:	d101      	bne.n	27b0 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    27ac:	6181      	str	r1, [r0, #24]
    27ae:	e000      	b.n	27b2 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    27b0:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27b2:	7853      	ldrb	r3, [r2, #1]
    27b4:	3b01      	subs	r3, #1
    27b6:	2b01      	cmp	r3, #1
    27b8:	d800      	bhi.n	27bc <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    27ba:	6081      	str	r1, [r0, #8]
		}
	}
}
    27bc:	bd30      	pop	{r4, r5, pc}
    27be:	46c0      	nop			; (mov r8, r8)
    27c0:	fffbffff 	.word	0xfffbffff

000027c4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    27c4:	b508      	push	{r3, lr}
    27c6:	1c03      	adds	r3, r0, #0
    27c8:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    27ca:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    27cc:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    27ce:	2900      	cmp	r1, #0
    27d0:	d103      	bne.n	27da <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    27d2:	0958      	lsrs	r0, r3, #5
    27d4:	01c0      	lsls	r0, r0, #7
    27d6:	4904      	ldr	r1, [pc, #16]	; (27e8 <system_pinmux_pin_set_config+0x24>)
    27d8:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    27da:	211f      	movs	r1, #31
    27dc:	400b      	ands	r3, r1
    27de:	2101      	movs	r1, #1
    27e0:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    27e2:	4b02      	ldr	r3, [pc, #8]	; (27ec <system_pinmux_pin_set_config+0x28>)
    27e4:	4798      	blx	r3
}
    27e6:	bd08      	pop	{r3, pc}
    27e8:	41004400 	.word	0x41004400
    27ec:	00002739 	.word	0x00002739

000027f0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    27f0:	4770      	bx	lr
    27f2:	46c0      	nop			; (mov r8, r8)

000027f4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    27f4:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    27f6:	4b04      	ldr	r3, [pc, #16]	; (2808 <system_init+0x14>)
    27f8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    27fa:	4b04      	ldr	r3, [pc, #16]	; (280c <system_init+0x18>)
    27fc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    27fe:	4b04      	ldr	r3, [pc, #16]	; (2810 <system_init+0x1c>)
    2800:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2802:	4b04      	ldr	r3, [pc, #16]	; (2814 <system_init+0x20>)
    2804:	4798      	blx	r3
}
    2806:	bd08      	pop	{r3, pc}
    2808:	000023e5 	.word	0x000023e5
    280c:	00002195 	.word	0x00002195
    2810:	000027f1 	.word	0x000027f1
    2814:	000027f1 	.word	0x000027f1

00002818 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2818:	e7fe      	b.n	2818 <Dummy_Handler>
    281a:	46c0      	nop			; (mov r8, r8)

0000281c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    281c:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    281e:	2102      	movs	r1, #2
    2820:	2390      	movs	r3, #144	; 0x90
    2822:	005b      	lsls	r3, r3, #1
    2824:	4a28      	ldr	r2, [pc, #160]	; (28c8 <Reset_Handler+0xac>)
    2826:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2828:	4b28      	ldr	r3, [pc, #160]	; (28cc <Reset_Handler+0xb0>)
    282a:	78d8      	ldrb	r0, [r3, #3]
    282c:	2103      	movs	r1, #3
    282e:	4388      	bics	r0, r1
    2830:	2202      	movs	r2, #2
    2832:	4310      	orrs	r0, r2
    2834:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2836:	78dd      	ldrb	r5, [r3, #3]
    2838:	240c      	movs	r4, #12
    283a:	43a5      	bics	r5, r4
    283c:	2008      	movs	r0, #8
    283e:	4305      	orrs	r5, r0
    2840:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2842:	4b23      	ldr	r3, [pc, #140]	; (28d0 <Reset_Handler+0xb4>)
    2844:	7b9e      	ldrb	r6, [r3, #14]
    2846:	2530      	movs	r5, #48	; 0x30
    2848:	43ae      	bics	r6, r5
    284a:	2520      	movs	r5, #32
    284c:	4335      	orrs	r5, r6
    284e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2850:	7b9d      	ldrb	r5, [r3, #14]
    2852:	43a5      	bics	r5, r4
    2854:	4328      	orrs	r0, r5
    2856:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2858:	7b98      	ldrb	r0, [r3, #14]
    285a:	4388      	bics	r0, r1
    285c:	4302      	orrs	r2, r0
    285e:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2860:	4b1c      	ldr	r3, [pc, #112]	; (28d4 <Reset_Handler+0xb8>)
    2862:	4a1d      	ldr	r2, [pc, #116]	; (28d8 <Reset_Handler+0xbc>)
    2864:	429a      	cmp	r2, r3
    2866:	d003      	beq.n	2870 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    2868:	4b1c      	ldr	r3, [pc, #112]	; (28dc <Reset_Handler+0xc0>)
    286a:	4a1a      	ldr	r2, [pc, #104]	; (28d4 <Reset_Handler+0xb8>)
    286c:	429a      	cmp	r2, r3
    286e:	d304      	bcc.n	287a <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2870:	4b1b      	ldr	r3, [pc, #108]	; (28e0 <Reset_Handler+0xc4>)
    2872:	4a1c      	ldr	r2, [pc, #112]	; (28e4 <Reset_Handler+0xc8>)
    2874:	429a      	cmp	r2, r3
    2876:	d310      	bcc.n	289a <Reset_Handler+0x7e>
    2878:	e01b      	b.n	28b2 <Reset_Handler+0x96>
    287a:	4b1b      	ldr	r3, [pc, #108]	; (28e8 <Reset_Handler+0xcc>)
    287c:	4817      	ldr	r0, [pc, #92]	; (28dc <Reset_Handler+0xc0>)
    287e:	3003      	adds	r0, #3
    2880:	1ac0      	subs	r0, r0, r3
    2882:	0880      	lsrs	r0, r0, #2
    2884:	3001      	adds	r0, #1
    2886:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2888:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    288a:	4912      	ldr	r1, [pc, #72]	; (28d4 <Reset_Handler+0xb8>)
    288c:	4a12      	ldr	r2, [pc, #72]	; (28d8 <Reset_Handler+0xbc>)
    288e:	58d4      	ldr	r4, [r2, r3]
    2890:	50cc      	str	r4, [r1, r3]
    2892:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2894:	4283      	cmp	r3, r0
    2896:	d1fa      	bne.n	288e <Reset_Handler+0x72>
    2898:	e7ea      	b.n	2870 <Reset_Handler+0x54>
    289a:	4b12      	ldr	r3, [pc, #72]	; (28e4 <Reset_Handler+0xc8>)
    289c:	1d1a      	adds	r2, r3, #4
    289e:	4910      	ldr	r1, [pc, #64]	; (28e0 <Reset_Handler+0xc4>)
    28a0:	3103      	adds	r1, #3
    28a2:	1a89      	subs	r1, r1, r2
    28a4:	0889      	lsrs	r1, r1, #2
    28a6:	0089      	lsls	r1, r1, #2
    28a8:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    28aa:	2100      	movs	r1, #0
    28ac:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28ae:	4293      	cmp	r3, r2
    28b0:	d1fc      	bne.n	28ac <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    28b2:	4b0e      	ldr	r3, [pc, #56]	; (28ec <Reset_Handler+0xd0>)
    28b4:	217f      	movs	r1, #127	; 0x7f
    28b6:	4a0e      	ldr	r2, [pc, #56]	; (28f0 <Reset_Handler+0xd4>)
    28b8:	438a      	bics	r2, r1
    28ba:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    28bc:	4b0d      	ldr	r3, [pc, #52]	; (28f4 <Reset_Handler+0xd8>)
    28be:	4798      	blx	r3

        /* Branch to main function */
        main();
    28c0:	4b0d      	ldr	r3, [pc, #52]	; (28f8 <Reset_Handler+0xdc>)
    28c2:	4798      	blx	r3
    28c4:	e7fe      	b.n	28c4 <Reset_Handler+0xa8>
    28c6:	46c0      	nop			; (mov r8, r8)
    28c8:	41007000 	.word	0x41007000
    28cc:	41005000 	.word	0x41005000
    28d0:	41004800 	.word	0x41004800
    28d4:	20000000 	.word	0x20000000
    28d8:	00008e8c 	.word	0x00008e8c
    28dc:	200001a4 	.word	0x200001a4
    28e0:	20000b2c 	.word	0x20000b2c
    28e4:	200001a4 	.word	0x200001a4
    28e8:	20000004 	.word	0x20000004
    28ec:	e000ed00 	.word	0xe000ed00
    28f0:	00000000 	.word	0x00000000
    28f4:	00002cc9 	.word	0x00002cc9
    28f8:	00002a01 	.word	0x00002a01

000028fc <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    28fc:	4b06      	ldr	r3, [pc, #24]	; (2918 <_sbrk+0x1c>)
    28fe:	681b      	ldr	r3, [r3, #0]
    2900:	2b00      	cmp	r3, #0
    2902:	d102      	bne.n	290a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    2904:	4a05      	ldr	r2, [pc, #20]	; (291c <_sbrk+0x20>)
    2906:	4b04      	ldr	r3, [pc, #16]	; (2918 <_sbrk+0x1c>)
    2908:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    290a:	4a03      	ldr	r2, [pc, #12]	; (2918 <_sbrk+0x1c>)
    290c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    290e:	1818      	adds	r0, r3, r0
    2910:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    2912:	1c18      	adds	r0, r3, #0
    2914:	4770      	bx	lr
    2916:	46c0      	nop			; (mov r8, r8)
    2918:	20000200 	.word	0x20000200
    291c:	20002b30 	.word	0x20002b30

00002920 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    2920:	2001      	movs	r0, #1
}
    2922:	4240      	negs	r0, r0
    2924:	4770      	bx	lr
    2926:	46c0      	nop			; (mov r8, r8)

00002928 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2928:	2380      	movs	r3, #128	; 0x80
    292a:	019b      	lsls	r3, r3, #6
    292c:	604b      	str	r3, [r1, #4]

	return 0;
}
    292e:	2000      	movs	r0, #0
    2930:	4770      	bx	lr
    2932:	46c0      	nop			; (mov r8, r8)

00002934 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2934:	2001      	movs	r0, #1
    2936:	4770      	bx	lr

00002938 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2938:	2000      	movs	r0, #0
    293a:	4770      	bx	lr

0000293c <usart_read_callback>:

command_buffer SIM808_buf;

void usart_read_callback(struct usart_module *const usart_module)
{
	if(incoming_byte[0] == '\n') {
    293c:	4b0f      	ldr	r3, [pc, #60]	; (297c <usart_read_callback+0x40>)
    293e:	781b      	ldrb	r3, [r3, #0]
    2940:	2b0a      	cmp	r3, #10
    2942:	d10d      	bne.n	2960 <usart_read_callback+0x24>
		if(SIM808_buf.position > 1) {
    2944:	2340      	movs	r3, #64	; 0x40
    2946:	4a0e      	ldr	r2, [pc, #56]	; (2980 <usart_read_callback+0x44>)
    2948:	5cd2      	ldrb	r2, [r2, r3]
    294a:	2a01      	cmp	r2, #1
    294c:	d914      	bls.n	2978 <usart_read_callback+0x3c>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    294e:	4b0c      	ldr	r3, [pc, #48]	; (2980 <usart_read_callback+0x44>)
    2950:	2100      	movs	r1, #0
    2952:	5499      	strb	r1, [r3, r2]
			SIM808_buf.position = 0;
    2954:	2240      	movs	r2, #64	; 0x40
    2956:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
    2958:	2101      	movs	r1, #1
    295a:	2241      	movs	r2, #65	; 0x41
    295c:	5499      	strb	r1, [r3, r2]
    295e:	e00b      	b.n	2978 <usart_read_callback+0x3c>
		}
	}
	else if(incoming_byte[0] != '\r'){
    2960:	4b06      	ldr	r3, [pc, #24]	; (297c <usart_read_callback+0x40>)
    2962:	781b      	ldrb	r3, [r3, #0]
    2964:	2b0d      	cmp	r3, #13
    2966:	d007      	beq.n	2978 <usart_read_callback+0x3c>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    2968:	4b05      	ldr	r3, [pc, #20]	; (2980 <usart_read_callback+0x44>)
    296a:	2240      	movs	r2, #64	; 0x40
    296c:	5c99      	ldrb	r1, [r3, r2]
    296e:	4803      	ldr	r0, [pc, #12]	; (297c <usart_read_callback+0x40>)
    2970:	7800      	ldrb	r0, [r0, #0]
    2972:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    2974:	3101      	adds	r1, #1
    2976:	5499      	strb	r1, [r3, r2]
	}
	
}
    2978:	4770      	bx	lr
    297a:	46c0      	nop			; (mov r8, r8)
    297c:	20000aac 	.word	0x20000aac
    2980:	20000ab0 	.word	0x20000ab0

00002984 <usart_write_callback>:

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    2984:	4770      	bx	lr
    2986:	46c0      	nop			; (mov r8, r8)

00002988 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2988:	b570      	push	{r4, r5, r6, lr}
    298a:	b082      	sub	sp, #8
    298c:	1c05      	adds	r5, r0, #0
    298e:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2990:	2200      	movs	r2, #0
    2992:	466b      	mov	r3, sp
    2994:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2996:	4c06      	ldr	r4, [pc, #24]	; (29b0 <usart_serial_getchar+0x28>)
    2998:	1c28      	adds	r0, r5, #0
    299a:	4669      	mov	r1, sp
    299c:	3106      	adds	r1, #6
    299e:	47a0      	blx	r4
    29a0:	2800      	cmp	r0, #0
    29a2:	d1f9      	bne.n	2998 <usart_serial_getchar+0x10>

	*c = temp;
    29a4:	466b      	mov	r3, sp
    29a6:	3306      	adds	r3, #6
    29a8:	881b      	ldrh	r3, [r3, #0]
    29aa:	7033      	strb	r3, [r6, #0]
}
    29ac:	b002      	add	sp, #8
    29ae:	bd70      	pop	{r4, r5, r6, pc}
    29b0:	00000859 	.word	0x00000859

000029b4 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    29b4:	b570      	push	{r4, r5, r6, lr}
    29b6:	1c06      	adds	r6, r0, #0
    29b8:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    29ba:	4c03      	ldr	r4, [pc, #12]	; (29c8 <usart_serial_putchar+0x14>)
    29bc:	1c30      	adds	r0, r6, #0
    29be:	1c29      	adds	r1, r5, #0
    29c0:	47a0      	blx	r4
    29c2:	2800      	cmp	r0, #0
    29c4:	d1fa      	bne.n	29bc <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    29c6:	bd70      	pop	{r4, r5, r6, pc}
    29c8:	0000082d 	.word	0x0000082d

000029cc <init_sim808_usart_callbacks>:
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}

void init_sim808_usart_callbacks(void)
{
    29cc:	b538      	push	{r3, r4, r5, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    29ce:	4c08      	ldr	r4, [pc, #32]	; (29f0 <init_sim808_usart_callbacks+0x24>)
    29d0:	1c20      	adds	r0, r4, #0
    29d2:	4908      	ldr	r1, [pc, #32]	; (29f4 <init_sim808_usart_callbacks+0x28>)
    29d4:	2200      	movs	r2, #0
    29d6:	4d08      	ldr	r5, [pc, #32]	; (29f8 <init_sim808_usart_callbacks+0x2c>)
    29d8:	47a8      	blx	r5
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    29da:	1c20      	adds	r0, r4, #0
    29dc:	4907      	ldr	r1, [pc, #28]	; (29fc <init_sim808_usart_callbacks+0x30>)
    29de:	2201      	movs	r2, #1
    29e0:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    29e2:	2331      	movs	r3, #49	; 0x31
    29e4:	5ce1      	ldrb	r1, [r4, r3]
    29e6:	2203      	movs	r2, #3
    29e8:	430a      	orrs	r2, r1
    29ea:	54e2      	strb	r2, [r4, r3]
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    29ec:	bd38      	pop	{r3, r4, r5, pc}
    29ee:	46c0      	nop			; (mov r8, r8)
    29f0:	20000af4 	.word	0x20000af4
    29f4:	00002985 	.word	0x00002985
    29f8:	000008f9 	.word	0x000008f9
    29fc:	0000293d 	.word	0x0000293d

00002a00 <main>:

int main (void)
{
    2a00:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a02:	4647      	mov	r7, r8
    2a04:	b480      	push	{r7}
    2a06:	b090      	sub	sp, #64	; 0x40
	system_init();
    2a08:	4b87      	ldr	r3, [pc, #540]	; (2c28 <main+0x228>)
    2a0a:	4798      	blx	r3
	delay_init();
    2a0c:	4b87      	ldr	r3, [pc, #540]	; (2c2c <main+0x22c>)
    2a0e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2a10:	2380      	movs	r3, #128	; 0x80
    2a12:	05db      	lsls	r3, r3, #23
    2a14:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2a16:	2300      	movs	r3, #0
    2a18:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2a1a:	22ff      	movs	r2, #255	; 0xff
    2a1c:	4668      	mov	r0, sp
    2a1e:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2a20:	2200      	movs	r2, #0
    2a22:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2a24:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    2a26:	2196      	movs	r1, #150	; 0x96
    2a28:	0189      	lsls	r1, r1, #6
    2a2a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    2a2c:	2101      	movs	r1, #1
    2a2e:	2024      	movs	r0, #36	; 0x24
    2a30:	466c      	mov	r4, sp
    2a32:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2a34:	2025      	movs	r0, #37	; 0x25
    2a36:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2a38:	2126      	movs	r1, #38	; 0x26
    2a3a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2a3c:	2127      	movs	r1, #39	; 0x27
    2a3e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2a40:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    2a42:	2188      	movs	r1, #136	; 0x88
    2a44:	0349      	lsls	r1, r1, #13
    2a46:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    2a48:	212c      	movs	r1, #44	; 0x2c
    2a4a:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2a4c:	212d      	movs	r1, #45	; 0x2d
    2a4e:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2a50:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2a52:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2a54:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    2a56:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    2a58:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    2a5a:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    2a5c:	2313      	movs	r3, #19
    2a5e:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    2a60:	7762      	strb	r2, [r4, #29]
		
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
		
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    2a62:	4b73      	ldr	r3, [pc, #460]	; (2c30 <main+0x230>)
    2a64:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    2a66:	4b73      	ldr	r3, [pc, #460]	; (2c34 <main+0x234>)
    2a68:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    2a6a:	2301      	movs	r3, #1
    2a6c:	425b      	negs	r3, r3
    2a6e:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    2a70:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    2a72:	4e71      	ldr	r6, [pc, #452]	; (2c38 <main+0x238>)
    2a74:	4d71      	ldr	r5, [pc, #452]	; (2c3c <main+0x23c>)
    2a76:	4c72      	ldr	r4, [pc, #456]	; (2c40 <main+0x240>)
    2a78:	1c30      	adds	r0, r6, #0
    2a7a:	1c29      	adds	r1, r5, #0
    2a7c:	466a      	mov	r2, sp
    2a7e:	47a0      	blx	r4
    2a80:	2800      	cmp	r0, #0
    2a82:	d1f9      	bne.n	2a78 <main+0x78>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2a84:	4c6c      	ldr	r4, [pc, #432]	; (2c38 <main+0x238>)
    2a86:	4b6f      	ldr	r3, [pc, #444]	; (2c44 <main+0x244>)
    2a88:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2a8a:	4a6f      	ldr	r2, [pc, #444]	; (2c48 <main+0x248>)
    2a8c:	4b6f      	ldr	r3, [pc, #444]	; (2c4c <main+0x24c>)
    2a8e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2a90:	4a6f      	ldr	r2, [pc, #444]	; (2c50 <main+0x250>)
    2a92:	4b70      	ldr	r3, [pc, #448]	; (2c54 <main+0x254>)
    2a94:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2a96:	1c20      	adds	r0, r4, #0
    2a98:	4968      	ldr	r1, [pc, #416]	; (2c3c <main+0x23c>)
    2a9a:	466a      	mov	r2, sp
    2a9c:	4b68      	ldr	r3, [pc, #416]	; (2c40 <main+0x240>)
    2a9e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2aa0:	4e6d      	ldr	r6, [pc, #436]	; (2c58 <main+0x258>)
    2aa2:	6833      	ldr	r3, [r6, #0]
    2aa4:	6898      	ldr	r0, [r3, #8]
    2aa6:	2100      	movs	r1, #0
    2aa8:	4d6c      	ldr	r5, [pc, #432]	; (2c5c <main+0x25c>)
    2aaa:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2aac:	6833      	ldr	r3, [r6, #0]
    2aae:	6858      	ldr	r0, [r3, #4]
    2ab0:	2100      	movs	r1, #0
    2ab2:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2ab4:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2ab6:	1c28      	adds	r0, r5, #0
    2ab8:	4b69      	ldr	r3, [pc, #420]	; (2c60 <main+0x260>)
    2aba:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2abc:	221f      	movs	r2, #31
    2abe:	4010      	ands	r0, r2
    2ac0:	2201      	movs	r2, #1
    2ac2:	4082      	lsls	r2, r0
    2ac4:	4b67      	ldr	r3, [pc, #412]	; (2c64 <main+0x264>)
    2ac6:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2ac8:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2aca:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2acc:	2a00      	cmp	r2, #0
    2ace:	d1fc      	bne.n	2aca <main+0xca>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2ad0:	682a      	ldr	r2, [r5, #0]
    2ad2:	2302      	movs	r3, #2
    2ad4:	4313      	orrs	r3, r2
    2ad6:	602b      	str	r3, [r5, #0]
	system_init();
	delay_init();
	
	//Init uart
	init_SIM808_uart();
	init_sim808_usart_callbacks();
    2ad8:	4b63      	ldr	r3, [pc, #396]	; (2c68 <main+0x268>)
    2ada:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2adc:	2201      	movs	r2, #1
    2ade:	4b63      	ldr	r3, [pc, #396]	; (2c6c <main+0x26c>)
    2ae0:	701a      	strb	r2, [r3, #0]
    2ae2:	f3bf 8f5f 	dmb	sy
    2ae6:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	SIM808_buf.position = 0;
    2ae8:	4861      	ldr	r0, [pc, #388]	; (2c70 <main+0x270>)
    2aea:	2300      	movs	r3, #0
    2aec:	2240      	movs	r2, #64	; 0x40
    2aee:	5483      	strb	r3, [r0, r2]
	SIM808_buf.available = 0;
    2af0:	2241      	movs	r2, #65	; 0x41
    2af2:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    2af4:	2100      	movs	r1, #0
    2af6:	2240      	movs	r2, #64	; 0x40
    2af8:	4b5e      	ldr	r3, [pc, #376]	; (2c74 <main+0x274>)
    2afa:	4798      	blx	r3
	
	gfx_mono_init();
    2afc:	4b5e      	ldr	r3, [pc, #376]	; (2c78 <main+0x278>)
    2afe:	4798      	blx	r3
	
	menu_buttons_init();
    2b00:	4b5e      	ldr	r3, [pc, #376]	; (2c7c <main+0x27c>)
    2b02:	4798      	blx	r3
	btn_timer_config();
    2b04:	4b5e      	ldr	r3, [pc, #376]	; (2c80 <main+0x280>)
    2b06:	4798      	blx	r3
	btn_timer_config_callbacks();
    2b08:	4b5e      	ldr	r3, [pc, #376]	; (2c84 <main+0x284>)
    2b0a:	4798      	blx	r3
	
	device.speed = 22; //Only for debug
    2b0c:	2216      	movs	r2, #22
    2b0e:	4b5e      	ldr	r3, [pc, #376]	; (2c88 <main+0x288>)
    2b10:	701a      	strb	r2, [r3, #0]
	uint8_t page_address = 0;
	// the column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    2b12:	4b5e      	ldr	r3, [pc, #376]	; (2c8c <main+0x28c>)
    2b14:	4798      	blx	r3
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    2b16:	4b5e      	ldr	r3, [pc, #376]	; (2c90 <main+0x290>)
    2b18:	4798      	blx	r3
	
	display_menu(MAIN_MENU);
    2b1a:	2004      	movs	r0, #4
    2b1c:	4b5d      	ldr	r3, [pc, #372]	; (2c94 <main+0x294>)
    2b1e:	4798      	blx	r3
	ssd1306_write_display();
    2b20:	4b5d      	ldr	r3, [pc, #372]	; (2c98 <main+0x298>)
    2b22:	4798      	blx	r3
	
	while (true) {
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    2b24:	4e44      	ldr	r6, [pc, #272]	; (2c38 <main+0x238>)
    2b26:	4d5d      	ldr	r5, [pc, #372]	; (2c9c <main+0x29c>)
    2b28:	4c5d      	ldr	r4, [pc, #372]	; (2ca0 <main+0x2a0>)
    2b2a:	1c30      	adds	r0, r6, #0
    2b2c:	1c29      	adds	r1, r5, #0
    2b2e:	2201      	movs	r2, #1
    2b30:	47a0      	blx	r4
		
		if(SIM808_buf.available == 1) {
    2b32:	2341      	movs	r3, #65	; 0x41
    2b34:	4a4e      	ldr	r2, [pc, #312]	; (2c70 <main+0x270>)
    2b36:	5cd3      	ldrb	r3, [r2, r3]
    2b38:	2b01      	cmp	r3, #1
    2b3a:	d107      	bne.n	2b4c <main+0x14c>
			printf("New Command: %s\r\n", SIM808_buf.command);
    2b3c:	1c17      	adds	r7, r2, #0
    2b3e:	4859      	ldr	r0, [pc, #356]	; (2ca4 <main+0x2a4>)
    2b40:	1c11      	adds	r1, r2, #0
    2b42:	4b59      	ldr	r3, [pc, #356]	; (2ca8 <main+0x2a8>)
    2b44:	4798      	blx	r3
			SIM808_buf.available = 0;
    2b46:	2200      	movs	r2, #0
    2b48:	2341      	movs	r3, #65	; 0x41
    2b4a:	54fa      	strb	r2, [r7, r3]
		}
			
			
		if(btn_nav_down.active) {
    2b4c:	4b57      	ldr	r3, [pc, #348]	; (2cac <main+0x2ac>)
    2b4e:	781b      	ldrb	r3, [r3, #0]
    2b50:	2b00      	cmp	r3, #0
    2b52:	d00f      	beq.n	2b74 <main+0x174>
			btn_nav_down.active = 0;
    2b54:	2200      	movs	r2, #0
    2b56:	4b55      	ldr	r3, [pc, #340]	; (2cac <main+0x2ac>)
    2b58:	701a      	strb	r2, [r3, #0]
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    2b5a:	4b55      	ldr	r3, [pc, #340]	; (2cb0 <main+0x2b0>)
    2b5c:	781b      	ldrb	r3, [r3, #0]
    2b5e:	3b04      	subs	r3, #4
    2b60:	0098      	lsls	r0, r3, #2
    2b62:	18c3      	adds	r3, r0, r3
    2b64:	009b      	lsls	r3, r3, #2
    2b66:	4853      	ldr	r0, [pc, #332]	; (2cb4 <main+0x2b4>)
    2b68:	18c0      	adds	r0, r0, r3
    2b6a:	2128      	movs	r1, #40	; 0x28
    2b6c:	4b52      	ldr	r3, [pc, #328]	; (2cb8 <main+0x2b8>)
    2b6e:	4798      	blx	r3
			ssd1306_write_display();
    2b70:	4b49      	ldr	r3, [pc, #292]	; (2c98 <main+0x298>)
    2b72:	4798      	blx	r3
		}
			
		if(btn_nav_select.active) {
    2b74:	4b51      	ldr	r3, [pc, #324]	; (2cbc <main+0x2bc>)
    2b76:	781b      	ldrb	r3, [r3, #0]
    2b78:	2b00      	cmp	r3, #0
    2b7a:	d0d6      	beq.n	2b2a <main+0x12a>
			btn_nav_select.active = 0;
    2b7c:	2200      	movs	r2, #0
    2b7e:	4b4f      	ldr	r3, [pc, #316]	; (2cbc <main+0x2bc>)
    2b80:	701a      	strb	r2, [r3, #0]
				
			if(is_view(gfx_mono_active_menu)) {
    2b82:	4b4b      	ldr	r3, [pc, #300]	; (2cb0 <main+0x2b0>)
    2b84:	7818      	ldrb	r0, [r3, #0]
    2b86:	4b4e      	ldr	r3, [pc, #312]	; (2cc0 <main+0x2c0>)
    2b88:	4798      	blx	r3
    2b8a:	2800      	cmp	r0, #0
    2b8c:	d005      	beq.n	2b9a <main+0x19a>
				ssd1306_clear_display();
    2b8e:	4b40      	ldr	r3, [pc, #256]	; (2c90 <main+0x290>)
    2b90:	4798      	blx	r3
				display_menu(MAIN_MENU);
    2b92:	2004      	movs	r0, #4
    2b94:	4b3f      	ldr	r3, [pc, #252]	; (2c94 <main+0x294>)
    2b96:	4798      	blx	r3
    2b98:	e7c7      	b.n	2b2a <main+0x12a>
			}
			else {
				volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    2b9a:	4f46      	ldr	r7, [pc, #280]	; (2cb4 <main+0x2b4>)
    2b9c:	4944      	ldr	r1, [pc, #272]	; (2cb0 <main+0x2b0>)
    2b9e:	4688      	mov	r8, r1
    2ba0:	780b      	ldrb	r3, [r1, #0]
    2ba2:	3b04      	subs	r3, #4
    2ba4:	0098      	lsls	r0, r3, #2
    2ba6:	18c0      	adds	r0, r0, r3
    2ba8:	0080      	lsls	r0, r0, #2
    2baa:	1838      	adds	r0, r7, r0
    2bac:	210d      	movs	r1, #13
    2bae:	4b42      	ldr	r3, [pc, #264]	; (2cb8 <main+0x2b8>)
    2bb0:	4798      	blx	r3
    2bb2:	466b      	mov	r3, sp
    2bb4:	7018      	strb	r0, [r3, #0]
				menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    2bb6:	4640      	mov	r0, r8
    2bb8:	7803      	ldrb	r3, [r0, #0]
    2bba:	3b04      	subs	r3, #4
    2bbc:	4669      	mov	r1, sp
    2bbe:	780a      	ldrb	r2, [r1, #0]
    2bc0:	b2d2      	uxtb	r2, r2
    2bc2:	0099      	lsls	r1, r3, #2
    2bc4:	18c9      	adds	r1, r1, r3
    2bc6:	0089      	lsls	r1, r1, #2
    2bc8:	187f      	adds	r7, r7, r1
    2bca:	68f9      	ldr	r1, [r7, #12]
    2bcc:	5c88      	ldrb	r0, [r1, r2]
									
				// TODO: Skriv om snyggare
				if(menu == EXIT_MENU) {
    2bce:	280b      	cmp	r0, #11
    2bd0:	d127      	bne.n	2c22 <main+0x222>
					menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    2bd2:	4a38      	ldr	r2, [pc, #224]	; (2cb4 <main+0x2b4>)
    2bd4:	0099      	lsls	r1, r3, #2
    2bd6:	18c8      	adds	r0, r1, r3
    2bd8:	0080      	lsls	r0, r0, #2
    2bda:	1810      	adds	r0, r2, r0
    2bdc:	2700      	movs	r7, #0
    2bde:	7487      	strb	r7, [r0, #18]
					menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    2be0:	7447      	strb	r7, [r0, #17]
										
										
					if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    2be2:	18cb      	adds	r3, r1, r3
    2be4:	009b      	lsls	r3, r3, #2
    2be6:	18d2      	adds	r2, r2, r3
    2be8:	7c10      	ldrb	r0, [r2, #16]
    2bea:	4b35      	ldr	r3, [pc, #212]	; (2cc0 <main+0x2c0>)
    2bec:	4798      	blx	r3
    2bee:	2800      	cmp	r0, #0
    2bf0:	d00b      	beq.n	2c0a <main+0x20a>
						display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    2bf2:	4b2f      	ldr	r3, [pc, #188]	; (2cb0 <main+0x2b0>)
    2bf4:	781b      	ldrb	r3, [r3, #0]
    2bf6:	3b04      	subs	r3, #4
    2bf8:	009a      	lsls	r2, r3, #2
    2bfa:	18d3      	adds	r3, r2, r3
    2bfc:	009b      	lsls	r3, r3, #2
    2bfe:	4a2d      	ldr	r2, [pc, #180]	; (2cb4 <main+0x2b4>)
    2c00:	18d3      	adds	r3, r2, r3
    2c02:	7c18      	ldrb	r0, [r3, #16]
    2c04:	4b2f      	ldr	r3, [pc, #188]	; (2cc4 <main+0x2c4>)
    2c06:	4798      	blx	r3
    2c08:	e78f      	b.n	2b2a <main+0x12a>
					}
					else {
						menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    2c0a:	4b29      	ldr	r3, [pc, #164]	; (2cb0 <main+0x2b0>)
    2c0c:	781b      	ldrb	r3, [r3, #0]
    2c0e:	3b04      	subs	r3, #4
    2c10:	009a      	lsls	r2, r3, #2
    2c12:	18d3      	adds	r3, r2, r3
    2c14:	009b      	lsls	r3, r3, #2
    2c16:	4a27      	ldr	r2, [pc, #156]	; (2cb4 <main+0x2b4>)
    2c18:	18d3      	adds	r3, r2, r3
						display_menu(menu);
    2c1a:	7c18      	ldrb	r0, [r3, #16]
    2c1c:	4b1d      	ldr	r3, [pc, #116]	; (2c94 <main+0x294>)
    2c1e:	4798      	blx	r3
    2c20:	e783      	b.n	2b2a <main+0x12a>
					}
										
				}
				else {
					display_menu(menu);
    2c22:	4b1c      	ldr	r3, [pc, #112]	; (2c94 <main+0x294>)
    2c24:	4798      	blx	r3
    2c26:	e780      	b.n	2b2a <main+0x12a>
    2c28:	000027f5 	.word	0x000027f5
    2c2c:	00002135 	.word	0x00002135
    2c30:	000a0002 	.word	0x000a0002
    2c34:	00090002 	.word	0x00090002
    2c38:	20000af4 	.word	0x20000af4
    2c3c:	42000800 	.word	0x42000800
    2c40:	00000525 	.word	0x00000525
    2c44:	20000a54 	.word	0x20000a54
    2c48:	000029b5 	.word	0x000029b5
    2c4c:	20000a50 	.word	0x20000a50
    2c50:	00002989 	.word	0x00002989
    2c54:	20000a4c 	.word	0x20000a4c
    2c58:	20000168 	.word	0x20000168
    2c5c:	00002d6d 	.word	0x00002d6d
    2c60:	000020c9 	.word	0x000020c9
    2c64:	e000e100 	.word	0xe000e100
    2c68:	000029cd 	.word	0x000029cd
    2c6c:	2000001c 	.word	0x2000001c
    2c70:	20000ab0 	.word	0x20000ab0
    2c74:	00002d27 	.word	0x00002d27
    2c78:	000014f1 	.word	0x000014f1
    2c7c:	0000100d 	.word	0x0000100d
    2c80:	00001051 	.word	0x00001051
    2c84:	000010b5 	.word	0x000010b5
    2c88:	20000a80 	.word	0x20000a80
    2c8c:	0000015d 	.word	0x0000015d
    2c90:	000003e5 	.word	0x000003e5
    2c94:	00000b6d 	.word	0x00000b6d
    2c98:	00000391 	.word	0x00000391
    2c9c:	20000aac 	.word	0x20000aac
    2ca0:	00000911 	.word	0x00000911
    2ca4:	00008b58 	.word	0x00008b58
    2ca8:	00002d39 	.word	0x00002d39
    2cac:	20000a94 	.word	0x20000a94
    2cb0:	20000a58 	.word	0x20000a58
    2cb4:	20000090 	.word	0x20000090
    2cb8:	00001491 	.word	0x00001491
    2cbc:	20000a90 	.word	0x20000a90
    2cc0:	00000ba5 	.word	0x00000ba5
    2cc4:	00000bd1 	.word	0x00000bd1

00002cc8 <__libc_init_array>:
    2cc8:	b570      	push	{r4, r5, r6, lr}
    2cca:	4b0e      	ldr	r3, [pc, #56]	; (2d04 <__libc_init_array+0x3c>)
    2ccc:	4d0e      	ldr	r5, [pc, #56]	; (2d08 <__libc_init_array+0x40>)
    2cce:	2400      	movs	r4, #0
    2cd0:	1aed      	subs	r5, r5, r3
    2cd2:	10ad      	asrs	r5, r5, #2
    2cd4:	1c1e      	adds	r6, r3, #0
    2cd6:	42ac      	cmp	r4, r5
    2cd8:	d004      	beq.n	2ce4 <__libc_init_array+0x1c>
    2cda:	00a3      	lsls	r3, r4, #2
    2cdc:	58f3      	ldr	r3, [r6, r3]
    2cde:	4798      	blx	r3
    2ce0:	3401      	adds	r4, #1
    2ce2:	e7f8      	b.n	2cd6 <__libc_init_array+0xe>
    2ce4:	f006 f8c2 	bl	8e6c <_init>
    2ce8:	4b08      	ldr	r3, [pc, #32]	; (2d0c <__libc_init_array+0x44>)
    2cea:	4d09      	ldr	r5, [pc, #36]	; (2d10 <__libc_init_array+0x48>)
    2cec:	2400      	movs	r4, #0
    2cee:	1aed      	subs	r5, r5, r3
    2cf0:	10ad      	asrs	r5, r5, #2
    2cf2:	1c1e      	adds	r6, r3, #0
    2cf4:	42ac      	cmp	r4, r5
    2cf6:	d004      	beq.n	2d02 <__libc_init_array+0x3a>
    2cf8:	00a3      	lsls	r3, r4, #2
    2cfa:	58f3      	ldr	r3, [r6, r3]
    2cfc:	4798      	blx	r3
    2cfe:	3401      	adds	r4, #1
    2d00:	e7f8      	b.n	2cf4 <__libc_init_array+0x2c>
    2d02:	bd70      	pop	{r4, r5, r6, pc}
    2d04:	00008e78 	.word	0x00008e78
    2d08:	00008e78 	.word	0x00008e78
    2d0c:	00008e78 	.word	0x00008e78
    2d10:	00008e7c 	.word	0x00008e7c

00002d14 <memcpy>:
    2d14:	b510      	push	{r4, lr}
    2d16:	2300      	movs	r3, #0
    2d18:	4293      	cmp	r3, r2
    2d1a:	d003      	beq.n	2d24 <memcpy+0x10>
    2d1c:	5ccc      	ldrb	r4, [r1, r3]
    2d1e:	54c4      	strb	r4, [r0, r3]
    2d20:	3301      	adds	r3, #1
    2d22:	e7f9      	b.n	2d18 <memcpy+0x4>
    2d24:	bd10      	pop	{r4, pc}

00002d26 <memset>:
    2d26:	1c03      	adds	r3, r0, #0
    2d28:	1882      	adds	r2, r0, r2
    2d2a:	4293      	cmp	r3, r2
    2d2c:	d002      	beq.n	2d34 <memset+0xe>
    2d2e:	7019      	strb	r1, [r3, #0]
    2d30:	3301      	adds	r3, #1
    2d32:	e7fa      	b.n	2d2a <memset+0x4>
    2d34:	4770      	bx	lr
	...

00002d38 <iprintf>:
    2d38:	b40f      	push	{r0, r1, r2, r3}
    2d3a:	4b0b      	ldr	r3, [pc, #44]	; (2d68 <iprintf+0x30>)
    2d3c:	b513      	push	{r0, r1, r4, lr}
    2d3e:	681c      	ldr	r4, [r3, #0]
    2d40:	2c00      	cmp	r4, #0
    2d42:	d005      	beq.n	2d50 <iprintf+0x18>
    2d44:	69a3      	ldr	r3, [r4, #24]
    2d46:	2b00      	cmp	r3, #0
    2d48:	d102      	bne.n	2d50 <iprintf+0x18>
    2d4a:	1c20      	adds	r0, r4, #0
    2d4c:	f001 fe62 	bl	4a14 <__sinit>
    2d50:	ab05      	add	r3, sp, #20
    2d52:	68a1      	ldr	r1, [r4, #8]
    2d54:	1c20      	adds	r0, r4, #0
    2d56:	9a04      	ldr	r2, [sp, #16]
    2d58:	9301      	str	r3, [sp, #4]
    2d5a:	f000 f8bf 	bl	2edc <_vfiprintf_r>
    2d5e:	bc16      	pop	{r1, r2, r4}
    2d60:	bc08      	pop	{r3}
    2d62:	b004      	add	sp, #16
    2d64:	4718      	bx	r3
    2d66:	46c0      	nop			; (mov r8, r8)
    2d68:	20000168 	.word	0x20000168

00002d6c <setbuf>:
    2d6c:	b508      	push	{r3, lr}
    2d6e:	424a      	negs	r2, r1
    2d70:	414a      	adcs	r2, r1
    2d72:	2380      	movs	r3, #128	; 0x80
    2d74:	0052      	lsls	r2, r2, #1
    2d76:	00db      	lsls	r3, r3, #3
    2d78:	f000 f802 	bl	2d80 <setvbuf>
    2d7c:	bd08      	pop	{r3, pc}
	...

00002d80 <setvbuf>:
    2d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2d82:	1c1e      	adds	r6, r3, #0
    2d84:	4b3c      	ldr	r3, [pc, #240]	; (2e78 <setvbuf+0xf8>)
    2d86:	1c04      	adds	r4, r0, #0
    2d88:	681d      	ldr	r5, [r3, #0]
    2d8a:	1c0f      	adds	r7, r1, #0
    2d8c:	9201      	str	r2, [sp, #4]
    2d8e:	2d00      	cmp	r5, #0
    2d90:	d005      	beq.n	2d9e <setvbuf+0x1e>
    2d92:	69aa      	ldr	r2, [r5, #24]
    2d94:	2a00      	cmp	r2, #0
    2d96:	d102      	bne.n	2d9e <setvbuf+0x1e>
    2d98:	1c28      	adds	r0, r5, #0
    2d9a:	f001 fe3b 	bl	4a14 <__sinit>
    2d9e:	4b37      	ldr	r3, [pc, #220]	; (2e7c <setvbuf+0xfc>)
    2da0:	429c      	cmp	r4, r3
    2da2:	d101      	bne.n	2da8 <setvbuf+0x28>
    2da4:	686c      	ldr	r4, [r5, #4]
    2da6:	e008      	b.n	2dba <setvbuf+0x3a>
    2da8:	4b35      	ldr	r3, [pc, #212]	; (2e80 <setvbuf+0x100>)
    2daa:	429c      	cmp	r4, r3
    2dac:	d101      	bne.n	2db2 <setvbuf+0x32>
    2dae:	68ac      	ldr	r4, [r5, #8]
    2db0:	e003      	b.n	2dba <setvbuf+0x3a>
    2db2:	4b34      	ldr	r3, [pc, #208]	; (2e84 <setvbuf+0x104>)
    2db4:	429c      	cmp	r4, r3
    2db6:	d100      	bne.n	2dba <setvbuf+0x3a>
    2db8:	68ec      	ldr	r4, [r5, #12]
    2dba:	9b01      	ldr	r3, [sp, #4]
    2dbc:	2b02      	cmp	r3, #2
    2dbe:	d857      	bhi.n	2e70 <setvbuf+0xf0>
    2dc0:	2e00      	cmp	r6, #0
    2dc2:	db55      	blt.n	2e70 <setvbuf+0xf0>
    2dc4:	1c28      	adds	r0, r5, #0
    2dc6:	1c21      	adds	r1, r4, #0
    2dc8:	f001 fda4 	bl	4914 <_fflush_r>
    2dcc:	2300      	movs	r3, #0
    2dce:	6063      	str	r3, [r4, #4]
    2dd0:	61a3      	str	r3, [r4, #24]
    2dd2:	89a3      	ldrh	r3, [r4, #12]
    2dd4:	061a      	lsls	r2, r3, #24
    2dd6:	d503      	bpl.n	2de0 <setvbuf+0x60>
    2dd8:	1c28      	adds	r0, r5, #0
    2dda:	6921      	ldr	r1, [r4, #16]
    2ddc:	f002 f9f0 	bl	51c0 <_free_r>
    2de0:	89a3      	ldrh	r3, [r4, #12]
    2de2:	2283      	movs	r2, #131	; 0x83
    2de4:	4393      	bics	r3, r2
    2de6:	81a3      	strh	r3, [r4, #12]
    2de8:	9b01      	ldr	r3, [sp, #4]
    2dea:	2b02      	cmp	r3, #2
    2dec:	d013      	beq.n	2e16 <setvbuf+0x96>
    2dee:	2f00      	cmp	r7, #0
    2df0:	d125      	bne.n	2e3e <setvbuf+0xbe>
    2df2:	2e00      	cmp	r6, #0
    2df4:	d101      	bne.n	2dfa <setvbuf+0x7a>
    2df6:	2680      	movs	r6, #128	; 0x80
    2df8:	00f6      	lsls	r6, r6, #3
    2dfa:	1c30      	adds	r0, r6, #0
    2dfc:	f001 fece 	bl	4b9c <malloc>
    2e00:	1e07      	subs	r7, r0, #0
    2e02:	d118      	bne.n	2e36 <setvbuf+0xb6>
    2e04:	2080      	movs	r0, #128	; 0x80
    2e06:	00c0      	lsls	r0, r0, #3
    2e08:	f001 fec8 	bl	4b9c <malloc>
    2e0c:	1e07      	subs	r7, r0, #0
    2e0e:	d110      	bne.n	2e32 <setvbuf+0xb2>
    2e10:	2001      	movs	r0, #1
    2e12:	4240      	negs	r0, r0
    2e14:	e000      	b.n	2e18 <setvbuf+0x98>
    2e16:	2000      	movs	r0, #0
    2e18:	89a3      	ldrh	r3, [r4, #12]
    2e1a:	2202      	movs	r2, #2
    2e1c:	4313      	orrs	r3, r2
    2e1e:	81a3      	strh	r3, [r4, #12]
    2e20:	2300      	movs	r3, #0
    2e22:	60a3      	str	r3, [r4, #8]
    2e24:	1c23      	adds	r3, r4, #0
    2e26:	3347      	adds	r3, #71	; 0x47
    2e28:	6023      	str	r3, [r4, #0]
    2e2a:	6123      	str	r3, [r4, #16]
    2e2c:	2301      	movs	r3, #1
    2e2e:	6163      	str	r3, [r4, #20]
    2e30:	e020      	b.n	2e74 <setvbuf+0xf4>
    2e32:	2680      	movs	r6, #128	; 0x80
    2e34:	00f6      	lsls	r6, r6, #3
    2e36:	89a3      	ldrh	r3, [r4, #12]
    2e38:	2280      	movs	r2, #128	; 0x80
    2e3a:	4313      	orrs	r3, r2
    2e3c:	81a3      	strh	r3, [r4, #12]
    2e3e:	9a01      	ldr	r2, [sp, #4]
    2e40:	2a01      	cmp	r2, #1
    2e42:	d104      	bne.n	2e4e <setvbuf+0xce>
    2e44:	89a3      	ldrh	r3, [r4, #12]
    2e46:	4313      	orrs	r3, r2
    2e48:	81a3      	strh	r3, [r4, #12]
    2e4a:	4273      	negs	r3, r6
    2e4c:	61a3      	str	r3, [r4, #24]
    2e4e:	4b0e      	ldr	r3, [pc, #56]	; (2e88 <setvbuf+0x108>)
    2e50:	2000      	movs	r0, #0
    2e52:	62ab      	str	r3, [r5, #40]	; 0x28
    2e54:	89a3      	ldrh	r3, [r4, #12]
    2e56:	6027      	str	r7, [r4, #0]
    2e58:	6127      	str	r7, [r4, #16]
    2e5a:	6166      	str	r6, [r4, #20]
    2e5c:	071a      	lsls	r2, r3, #28
    2e5e:	d509      	bpl.n	2e74 <setvbuf+0xf4>
    2e60:	2203      	movs	r2, #3
    2e62:	4013      	ands	r3, r2
    2e64:	425a      	negs	r2, r3
    2e66:	4153      	adcs	r3, r2
    2e68:	425b      	negs	r3, r3
    2e6a:	401e      	ands	r6, r3
    2e6c:	60a6      	str	r6, [r4, #8]
    2e6e:	e001      	b.n	2e74 <setvbuf+0xf4>
    2e70:	2001      	movs	r0, #1
    2e72:	4240      	negs	r0, r0
    2e74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2e76:	46c0      	nop			; (mov r8, r8)
    2e78:	20000168 	.word	0x20000168
    2e7c:	00008c84 	.word	0x00008c84
    2e80:	00008ca4 	.word	0x00008ca4
    2e84:	00008cc4 	.word	0x00008cc4
    2e88:	0000496d 	.word	0x0000496d

00002e8c <__sfputc_r>:
    2e8c:	6893      	ldr	r3, [r2, #8]
    2e8e:	b510      	push	{r4, lr}
    2e90:	3b01      	subs	r3, #1
    2e92:	6093      	str	r3, [r2, #8]
    2e94:	2b00      	cmp	r3, #0
    2e96:	da05      	bge.n	2ea4 <__sfputc_r+0x18>
    2e98:	6994      	ldr	r4, [r2, #24]
    2e9a:	42a3      	cmp	r3, r4
    2e9c:	db08      	blt.n	2eb0 <__sfputc_r+0x24>
    2e9e:	b2cb      	uxtb	r3, r1
    2ea0:	2b0a      	cmp	r3, #10
    2ea2:	d005      	beq.n	2eb0 <__sfputc_r+0x24>
    2ea4:	6813      	ldr	r3, [r2, #0]
    2ea6:	1c58      	adds	r0, r3, #1
    2ea8:	6010      	str	r0, [r2, #0]
    2eaa:	7019      	strb	r1, [r3, #0]
    2eac:	b2c8      	uxtb	r0, r1
    2eae:	e001      	b.n	2eb4 <__sfputc_r+0x28>
    2eb0:	f000 fd74 	bl	399c <__swbuf_r>
    2eb4:	bd10      	pop	{r4, pc}

00002eb6 <__sfputs_r>:
    2eb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2eb8:	1c06      	adds	r6, r0, #0
    2eba:	1c0f      	adds	r7, r1, #0
    2ebc:	1c14      	adds	r4, r2, #0
    2ebe:	18d5      	adds	r5, r2, r3
    2ec0:	42ac      	cmp	r4, r5
    2ec2:	d008      	beq.n	2ed6 <__sfputs_r+0x20>
    2ec4:	7821      	ldrb	r1, [r4, #0]
    2ec6:	1c30      	adds	r0, r6, #0
    2ec8:	1c3a      	adds	r2, r7, #0
    2eca:	f7ff ffdf 	bl	2e8c <__sfputc_r>
    2ece:	3401      	adds	r4, #1
    2ed0:	1c43      	adds	r3, r0, #1
    2ed2:	d1f5      	bne.n	2ec0 <__sfputs_r+0xa>
    2ed4:	e000      	b.n	2ed8 <__sfputs_r+0x22>
    2ed6:	2000      	movs	r0, #0
    2ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00002edc <_vfiprintf_r>:
    2edc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ede:	b09f      	sub	sp, #124	; 0x7c
    2ee0:	1c06      	adds	r6, r0, #0
    2ee2:	1c0f      	adds	r7, r1, #0
    2ee4:	9203      	str	r2, [sp, #12]
    2ee6:	9305      	str	r3, [sp, #20]
    2ee8:	2800      	cmp	r0, #0
    2eea:	d004      	beq.n	2ef6 <_vfiprintf_r+0x1a>
    2eec:	6981      	ldr	r1, [r0, #24]
    2eee:	2900      	cmp	r1, #0
    2ef0:	d101      	bne.n	2ef6 <_vfiprintf_r+0x1a>
    2ef2:	f001 fd8f 	bl	4a14 <__sinit>
    2ef6:	4b75      	ldr	r3, [pc, #468]	; (30cc <_vfiprintf_r+0x1f0>)
    2ef8:	429f      	cmp	r7, r3
    2efa:	d101      	bne.n	2f00 <_vfiprintf_r+0x24>
    2efc:	6877      	ldr	r7, [r6, #4]
    2efe:	e008      	b.n	2f12 <_vfiprintf_r+0x36>
    2f00:	4b73      	ldr	r3, [pc, #460]	; (30d0 <_vfiprintf_r+0x1f4>)
    2f02:	429f      	cmp	r7, r3
    2f04:	d101      	bne.n	2f0a <_vfiprintf_r+0x2e>
    2f06:	68b7      	ldr	r7, [r6, #8]
    2f08:	e003      	b.n	2f12 <_vfiprintf_r+0x36>
    2f0a:	4b72      	ldr	r3, [pc, #456]	; (30d4 <_vfiprintf_r+0x1f8>)
    2f0c:	429f      	cmp	r7, r3
    2f0e:	d100      	bne.n	2f12 <_vfiprintf_r+0x36>
    2f10:	68f7      	ldr	r7, [r6, #12]
    2f12:	89bb      	ldrh	r3, [r7, #12]
    2f14:	071a      	lsls	r2, r3, #28
    2f16:	d50a      	bpl.n	2f2e <_vfiprintf_r+0x52>
    2f18:	693b      	ldr	r3, [r7, #16]
    2f1a:	2b00      	cmp	r3, #0
    2f1c:	d007      	beq.n	2f2e <_vfiprintf_r+0x52>
    2f1e:	ad06      	add	r5, sp, #24
    2f20:	2300      	movs	r3, #0
    2f22:	616b      	str	r3, [r5, #20]
    2f24:	2320      	movs	r3, #32
    2f26:	766b      	strb	r3, [r5, #25]
    2f28:	2330      	movs	r3, #48	; 0x30
    2f2a:	76ab      	strb	r3, [r5, #26]
    2f2c:	e03b      	b.n	2fa6 <_vfiprintf_r+0xca>
    2f2e:	1c30      	adds	r0, r6, #0
    2f30:	1c39      	adds	r1, r7, #0
    2f32:	f000 fd8b 	bl	3a4c <__swsetup_r>
    2f36:	2800      	cmp	r0, #0
    2f38:	d0f1      	beq.n	2f1e <_vfiprintf_r+0x42>
    2f3a:	2001      	movs	r0, #1
    2f3c:	4240      	negs	r0, r0
    2f3e:	e0c2      	b.n	30c6 <_vfiprintf_r+0x1ea>
    2f40:	9a05      	ldr	r2, [sp, #20]
    2f42:	1d11      	adds	r1, r2, #4
    2f44:	6812      	ldr	r2, [r2, #0]
    2f46:	9105      	str	r1, [sp, #20]
    2f48:	2a00      	cmp	r2, #0
    2f4a:	db76      	blt.n	303a <_vfiprintf_r+0x15e>
    2f4c:	9209      	str	r2, [sp, #36]	; 0x24
    2f4e:	3401      	adds	r4, #1
    2f50:	7823      	ldrb	r3, [r4, #0]
    2f52:	2b2e      	cmp	r3, #46	; 0x2e
    2f54:	d100      	bne.n	2f58 <_vfiprintf_r+0x7c>
    2f56:	e081      	b.n	305c <_vfiprintf_r+0x180>
    2f58:	7821      	ldrb	r1, [r4, #0]
    2f5a:	485f      	ldr	r0, [pc, #380]	; (30d8 <_vfiprintf_r+0x1fc>)
    2f5c:	2203      	movs	r2, #3
    2f5e:	f001 fe27 	bl	4bb0 <memchr>
    2f62:	2800      	cmp	r0, #0
    2f64:	d007      	beq.n	2f76 <_vfiprintf_r+0x9a>
    2f66:	495c      	ldr	r1, [pc, #368]	; (30d8 <_vfiprintf_r+0x1fc>)
    2f68:	682a      	ldr	r2, [r5, #0]
    2f6a:	1a43      	subs	r3, r0, r1
    2f6c:	2040      	movs	r0, #64	; 0x40
    2f6e:	4098      	lsls	r0, r3
    2f70:	4310      	orrs	r0, r2
    2f72:	6028      	str	r0, [r5, #0]
    2f74:	3401      	adds	r4, #1
    2f76:	7821      	ldrb	r1, [r4, #0]
    2f78:	1c63      	adds	r3, r4, #1
    2f7a:	4858      	ldr	r0, [pc, #352]	; (30dc <_vfiprintf_r+0x200>)
    2f7c:	2206      	movs	r2, #6
    2f7e:	9303      	str	r3, [sp, #12]
    2f80:	7629      	strb	r1, [r5, #24]
    2f82:	f001 fe15 	bl	4bb0 <memchr>
    2f86:	2800      	cmp	r0, #0
    2f88:	d100      	bne.n	2f8c <_vfiprintf_r+0xb0>
    2f8a:	e08a      	b.n	30a2 <_vfiprintf_r+0x1c6>
    2f8c:	4b54      	ldr	r3, [pc, #336]	; (30e0 <_vfiprintf_r+0x204>)
    2f8e:	2b00      	cmp	r3, #0
    2f90:	d17e      	bne.n	3090 <_vfiprintf_r+0x1b4>
    2f92:	9b05      	ldr	r3, [sp, #20]
    2f94:	2207      	movs	r2, #7
    2f96:	3307      	adds	r3, #7
    2f98:	4393      	bics	r3, r2
    2f9a:	3308      	adds	r3, #8
    2f9c:	9305      	str	r3, [sp, #20]
    2f9e:	696a      	ldr	r2, [r5, #20]
    2fa0:	9904      	ldr	r1, [sp, #16]
    2fa2:	1853      	adds	r3, r2, r1
    2fa4:	616b      	str	r3, [r5, #20]
    2fa6:	9c03      	ldr	r4, [sp, #12]
    2fa8:	7823      	ldrb	r3, [r4, #0]
    2faa:	2b00      	cmp	r3, #0
    2fac:	d104      	bne.n	2fb8 <_vfiprintf_r+0xdc>
    2fae:	9903      	ldr	r1, [sp, #12]
    2fb0:	1a61      	subs	r1, r4, r1
    2fb2:	9102      	str	r1, [sp, #8]
    2fb4:	d010      	beq.n	2fd8 <_vfiprintf_r+0xfc>
    2fb6:	e003      	b.n	2fc0 <_vfiprintf_r+0xe4>
    2fb8:	2b25      	cmp	r3, #37	; 0x25
    2fba:	d0f8      	beq.n	2fae <_vfiprintf_r+0xd2>
    2fbc:	3401      	adds	r4, #1
    2fbe:	e7f3      	b.n	2fa8 <_vfiprintf_r+0xcc>
    2fc0:	1c30      	adds	r0, r6, #0
    2fc2:	1c39      	adds	r1, r7, #0
    2fc4:	9a03      	ldr	r2, [sp, #12]
    2fc6:	9b02      	ldr	r3, [sp, #8]
    2fc8:	f7ff ff75 	bl	2eb6 <__sfputs_r>
    2fcc:	3001      	adds	r0, #1
    2fce:	d075      	beq.n	30bc <_vfiprintf_r+0x1e0>
    2fd0:	696a      	ldr	r2, [r5, #20]
    2fd2:	9902      	ldr	r1, [sp, #8]
    2fd4:	1853      	adds	r3, r2, r1
    2fd6:	616b      	str	r3, [r5, #20]
    2fd8:	7823      	ldrb	r3, [r4, #0]
    2fda:	2b00      	cmp	r3, #0
    2fdc:	d06e      	beq.n	30bc <_vfiprintf_r+0x1e0>
    2fde:	2201      	movs	r2, #1
    2fe0:	4252      	negs	r2, r2
    2fe2:	606a      	str	r2, [r5, #4]
    2fe4:	466a      	mov	r2, sp
    2fe6:	2300      	movs	r3, #0
    2fe8:	325b      	adds	r2, #91	; 0x5b
    2fea:	3401      	adds	r4, #1
    2fec:	602b      	str	r3, [r5, #0]
    2fee:	60eb      	str	r3, [r5, #12]
    2ff0:	60ab      	str	r3, [r5, #8]
    2ff2:	7013      	strb	r3, [r2, #0]
    2ff4:	65ab      	str	r3, [r5, #88]	; 0x58
    2ff6:	7821      	ldrb	r1, [r4, #0]
    2ff8:	483a      	ldr	r0, [pc, #232]	; (30e4 <_vfiprintf_r+0x208>)
    2ffa:	2205      	movs	r2, #5
    2ffc:	f001 fdd8 	bl	4bb0 <memchr>
    3000:	2800      	cmp	r0, #0
    3002:	d008      	beq.n	3016 <_vfiprintf_r+0x13a>
    3004:	4a37      	ldr	r2, [pc, #220]	; (30e4 <_vfiprintf_r+0x208>)
    3006:	3401      	adds	r4, #1
    3008:	1a83      	subs	r3, r0, r2
    300a:	2001      	movs	r0, #1
    300c:	4098      	lsls	r0, r3
    300e:	682b      	ldr	r3, [r5, #0]
    3010:	4318      	orrs	r0, r3
    3012:	6028      	str	r0, [r5, #0]
    3014:	e7ef      	b.n	2ff6 <_vfiprintf_r+0x11a>
    3016:	682b      	ldr	r3, [r5, #0]
    3018:	06d9      	lsls	r1, r3, #27
    301a:	d503      	bpl.n	3024 <_vfiprintf_r+0x148>
    301c:	466a      	mov	r2, sp
    301e:	2120      	movs	r1, #32
    3020:	325b      	adds	r2, #91	; 0x5b
    3022:	7011      	strb	r1, [r2, #0]
    3024:	071a      	lsls	r2, r3, #28
    3026:	d503      	bpl.n	3030 <_vfiprintf_r+0x154>
    3028:	466a      	mov	r2, sp
    302a:	212b      	movs	r1, #43	; 0x2b
    302c:	325b      	adds	r2, #91	; 0x5b
    302e:	7011      	strb	r1, [r2, #0]
    3030:	7822      	ldrb	r2, [r4, #0]
    3032:	2a2a      	cmp	r2, #42	; 0x2a
    3034:	d084      	beq.n	2f40 <_vfiprintf_r+0x64>
    3036:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3038:	e005      	b.n	3046 <_vfiprintf_r+0x16a>
    303a:	4252      	negs	r2, r2
    303c:	60ea      	str	r2, [r5, #12]
    303e:	2202      	movs	r2, #2
    3040:	4313      	orrs	r3, r2
    3042:	602b      	str	r3, [r5, #0]
    3044:	e783      	b.n	2f4e <_vfiprintf_r+0x72>
    3046:	7822      	ldrb	r2, [r4, #0]
    3048:	3a30      	subs	r2, #48	; 0x30
    304a:	2a09      	cmp	r2, #9
    304c:	d804      	bhi.n	3058 <_vfiprintf_r+0x17c>
    304e:	210a      	movs	r1, #10
    3050:	434b      	muls	r3, r1
    3052:	3401      	adds	r4, #1
    3054:	189b      	adds	r3, r3, r2
    3056:	e7f6      	b.n	3046 <_vfiprintf_r+0x16a>
    3058:	9309      	str	r3, [sp, #36]	; 0x24
    305a:	e779      	b.n	2f50 <_vfiprintf_r+0x74>
    305c:	7863      	ldrb	r3, [r4, #1]
    305e:	2b2a      	cmp	r3, #42	; 0x2a
    3060:	d109      	bne.n	3076 <_vfiprintf_r+0x19a>
    3062:	9b05      	ldr	r3, [sp, #20]
    3064:	3402      	adds	r4, #2
    3066:	1d1a      	adds	r2, r3, #4
    3068:	681b      	ldr	r3, [r3, #0]
    306a:	9205      	str	r2, [sp, #20]
    306c:	2b00      	cmp	r3, #0
    306e:	da0d      	bge.n	308c <_vfiprintf_r+0x1b0>
    3070:	2301      	movs	r3, #1
    3072:	425b      	negs	r3, r3
    3074:	e00a      	b.n	308c <_vfiprintf_r+0x1b0>
    3076:	3401      	adds	r4, #1
    3078:	2300      	movs	r3, #0
    307a:	7822      	ldrb	r2, [r4, #0]
    307c:	3a30      	subs	r2, #48	; 0x30
    307e:	2a09      	cmp	r2, #9
    3080:	d804      	bhi.n	308c <_vfiprintf_r+0x1b0>
    3082:	210a      	movs	r1, #10
    3084:	434b      	muls	r3, r1
    3086:	3401      	adds	r4, #1
    3088:	189b      	adds	r3, r3, r2
    308a:	e7f6      	b.n	307a <_vfiprintf_r+0x19e>
    308c:	9307      	str	r3, [sp, #28]
    308e:	e763      	b.n	2f58 <_vfiprintf_r+0x7c>
    3090:	ab05      	add	r3, sp, #20
    3092:	9300      	str	r3, [sp, #0]
    3094:	1c30      	adds	r0, r6, #0
    3096:	1c29      	adds	r1, r5, #0
    3098:	1c3a      	adds	r2, r7, #0
    309a:	4b13      	ldr	r3, [pc, #76]	; (30e8 <_vfiprintf_r+0x20c>)
    309c:	f000 f8c8 	bl	3230 <_printf_float>
    30a0:	e007      	b.n	30b2 <_vfiprintf_r+0x1d6>
    30a2:	ab05      	add	r3, sp, #20
    30a4:	9300      	str	r3, [sp, #0]
    30a6:	1c30      	adds	r0, r6, #0
    30a8:	1c29      	adds	r1, r5, #0
    30aa:	1c3a      	adds	r2, r7, #0
    30ac:	4b0e      	ldr	r3, [pc, #56]	; (30e8 <_vfiprintf_r+0x20c>)
    30ae:	f000 fb5f 	bl	3770 <_printf_i>
    30b2:	9004      	str	r0, [sp, #16]
    30b4:	9904      	ldr	r1, [sp, #16]
    30b6:	3101      	adds	r1, #1
    30b8:	d000      	beq.n	30bc <_vfiprintf_r+0x1e0>
    30ba:	e770      	b.n	2f9e <_vfiprintf_r+0xc2>
    30bc:	89bb      	ldrh	r3, [r7, #12]
    30be:	065a      	lsls	r2, r3, #25
    30c0:	d500      	bpl.n	30c4 <_vfiprintf_r+0x1e8>
    30c2:	e73a      	b.n	2f3a <_vfiprintf_r+0x5e>
    30c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    30c6:	b01f      	add	sp, #124	; 0x7c
    30c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30ca:	46c0      	nop			; (mov r8, r8)
    30cc:	00008c84 	.word	0x00008c84
    30d0:	00008ca4 	.word	0x00008ca4
    30d4:	00008cc4 	.word	0x00008cc4
    30d8:	00008c36 	.word	0x00008c36
    30dc:	00008c3a 	.word	0x00008c3a
    30e0:	00003231 	.word	0x00003231
    30e4:	00008c30 	.word	0x00008c30
    30e8:	00002eb7 	.word	0x00002eb7
    30ec:	00000000 	.word	0x00000000

000030f0 <__cvt>:
    30f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30f2:	b08b      	sub	sp, #44	; 0x2c
    30f4:	1c16      	adds	r6, r2, #0
    30f6:	1c1c      	adds	r4, r3, #0
    30f8:	9912      	ldr	r1, [sp, #72]	; 0x48
    30fa:	d504      	bpl.n	3106 <__cvt+0x16>
    30fc:	2280      	movs	r2, #128	; 0x80
    30fe:	0612      	lsls	r2, r2, #24
    3100:	18a4      	adds	r4, r4, r2
    3102:	232d      	movs	r3, #45	; 0x2d
    3104:	e000      	b.n	3108 <__cvt+0x18>
    3106:	2300      	movs	r3, #0
    3108:	9f14      	ldr	r7, [sp, #80]	; 0x50
    310a:	700b      	strb	r3, [r1, #0]
    310c:	2320      	movs	r3, #32
    310e:	439f      	bics	r7, r3
    3110:	2f46      	cmp	r7, #70	; 0x46
    3112:	d008      	beq.n	3126 <__cvt+0x36>
    3114:	1c3a      	adds	r2, r7, #0
    3116:	3a45      	subs	r2, #69	; 0x45
    3118:	4251      	negs	r1, r2
    311a:	414a      	adcs	r2, r1
    311c:	9910      	ldr	r1, [sp, #64]	; 0x40
    311e:	2302      	movs	r3, #2
    3120:	1889      	adds	r1, r1, r2
    3122:	9110      	str	r1, [sp, #64]	; 0x40
    3124:	e000      	b.n	3128 <__cvt+0x38>
    3126:	2303      	movs	r3, #3
    3128:	9300      	str	r3, [sp, #0]
    312a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    312c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    312e:	9302      	str	r3, [sp, #8]
    3130:	ab08      	add	r3, sp, #32
    3132:	9303      	str	r3, [sp, #12]
    3134:	ab09      	add	r3, sp, #36	; 0x24
    3136:	9201      	str	r2, [sp, #4]
    3138:	9304      	str	r3, [sp, #16]
    313a:	1c32      	adds	r2, r6, #0
    313c:	1c23      	adds	r3, r4, #0
    313e:	f000 fd83 	bl	3c48 <_dtoa_r>
    3142:	1c05      	adds	r5, r0, #0
    3144:	2f47      	cmp	r7, #71	; 0x47
    3146:	d102      	bne.n	314e <__cvt+0x5e>
    3148:	9911      	ldr	r1, [sp, #68]	; 0x44
    314a:	07c9      	lsls	r1, r1, #31
    314c:	d52c      	bpl.n	31a8 <__cvt+0xb8>
    314e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3150:	1869      	adds	r1, r5, r1
    3152:	9107      	str	r1, [sp, #28]
    3154:	2f46      	cmp	r7, #70	; 0x46
    3156:	d114      	bne.n	3182 <__cvt+0x92>
    3158:	782b      	ldrb	r3, [r5, #0]
    315a:	2b30      	cmp	r3, #48	; 0x30
    315c:	d10c      	bne.n	3178 <__cvt+0x88>
    315e:	1c30      	adds	r0, r6, #0
    3160:	1c21      	adds	r1, r4, #0
    3162:	4b16      	ldr	r3, [pc, #88]	; (31bc <__cvt+0xcc>)
    3164:	4a14      	ldr	r2, [pc, #80]	; (31b8 <__cvt+0xc8>)
    3166:	f002 fa93 	bl	5690 <__aeabi_dcmpeq>
    316a:	2800      	cmp	r0, #0
    316c:	d104      	bne.n	3178 <__cvt+0x88>
    316e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3170:	2301      	movs	r3, #1
    3172:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3174:	1a9b      	subs	r3, r3, r2
    3176:	600b      	str	r3, [r1, #0]
    3178:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    317a:	9907      	ldr	r1, [sp, #28]
    317c:	6813      	ldr	r3, [r2, #0]
    317e:	18c9      	adds	r1, r1, r3
    3180:	9107      	str	r1, [sp, #28]
    3182:	1c30      	adds	r0, r6, #0
    3184:	1c21      	adds	r1, r4, #0
    3186:	4b0d      	ldr	r3, [pc, #52]	; (31bc <__cvt+0xcc>)
    3188:	4a0b      	ldr	r2, [pc, #44]	; (31b8 <__cvt+0xc8>)
    318a:	f002 fa81 	bl	5690 <__aeabi_dcmpeq>
    318e:	2800      	cmp	r0, #0
    3190:	d001      	beq.n	3196 <__cvt+0xa6>
    3192:	9a07      	ldr	r2, [sp, #28]
    3194:	9209      	str	r2, [sp, #36]	; 0x24
    3196:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3198:	9907      	ldr	r1, [sp, #28]
    319a:	428b      	cmp	r3, r1
    319c:	d204      	bcs.n	31a8 <__cvt+0xb8>
    319e:	1c5a      	adds	r2, r3, #1
    31a0:	9209      	str	r2, [sp, #36]	; 0x24
    31a2:	2230      	movs	r2, #48	; 0x30
    31a4:	701a      	strb	r2, [r3, #0]
    31a6:	e7f6      	b.n	3196 <__cvt+0xa6>
    31a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    31aa:	1c28      	adds	r0, r5, #0
    31ac:	1b5a      	subs	r2, r3, r5
    31ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
    31b0:	601a      	str	r2, [r3, #0]
    31b2:	b00b      	add	sp, #44	; 0x2c
    31b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31b6:	46c0      	nop			; (mov r8, r8)
	...

000031c0 <__exponent>:
    31c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    31c2:	232b      	movs	r3, #43	; 0x2b
    31c4:	b085      	sub	sp, #20
    31c6:	1c05      	adds	r5, r0, #0
    31c8:	1c0c      	adds	r4, r1, #0
    31ca:	7002      	strb	r2, [r0, #0]
    31cc:	1c86      	adds	r6, r0, #2
    31ce:	2900      	cmp	r1, #0
    31d0:	da01      	bge.n	31d6 <__exponent+0x16>
    31d2:	424c      	negs	r4, r1
    31d4:	232d      	movs	r3, #45	; 0x2d
    31d6:	706b      	strb	r3, [r5, #1]
    31d8:	2c09      	cmp	r4, #9
    31da:	dd1e      	ble.n	321a <__exponent+0x5a>
    31dc:	466f      	mov	r7, sp
    31de:	370e      	adds	r7, #14
    31e0:	1c20      	adds	r0, r4, #0
    31e2:	210a      	movs	r1, #10
    31e4:	9701      	str	r7, [sp, #4]
    31e6:	f002 fa37 	bl	5658 <__aeabi_idivmod>
    31ea:	3130      	adds	r1, #48	; 0x30
    31ec:	7039      	strb	r1, [r7, #0]
    31ee:	1c20      	adds	r0, r4, #0
    31f0:	210a      	movs	r1, #10
    31f2:	f002 f9db 	bl	55ac <__aeabi_idiv>
    31f6:	3f01      	subs	r7, #1
    31f8:	1e04      	subs	r4, r0, #0
    31fa:	2c09      	cmp	r4, #9
    31fc:	dcf0      	bgt.n	31e0 <__exponent+0x20>
    31fe:	9b01      	ldr	r3, [sp, #4]
    3200:	3430      	adds	r4, #48	; 0x30
    3202:	3b01      	subs	r3, #1
    3204:	701c      	strb	r4, [r3, #0]
    3206:	466a      	mov	r2, sp
    3208:	320f      	adds	r2, #15
    320a:	1c30      	adds	r0, r6, #0
    320c:	4293      	cmp	r3, r2
    320e:	d209      	bcs.n	3224 <__exponent+0x64>
    3210:	781a      	ldrb	r2, [r3, #0]
    3212:	3301      	adds	r3, #1
    3214:	7032      	strb	r2, [r6, #0]
    3216:	3601      	adds	r6, #1
    3218:	e7f5      	b.n	3206 <__exponent+0x46>
    321a:	2330      	movs	r3, #48	; 0x30
    321c:	18e4      	adds	r4, r4, r3
    321e:	7033      	strb	r3, [r6, #0]
    3220:	1cb0      	adds	r0, r6, #2
    3222:	7074      	strb	r4, [r6, #1]
    3224:	1b40      	subs	r0, r0, r5
    3226:	b005      	add	sp, #20
    3228:	bdf0      	pop	{r4, r5, r6, r7, pc}
    322a:	0000      	movs	r0, r0
    322c:	0000      	movs	r0, r0
	...

00003230 <_printf_float>:
    3230:	b5f0      	push	{r4, r5, r6, r7, lr}
    3232:	b093      	sub	sp, #76	; 0x4c
    3234:	1c0c      	adds	r4, r1, #0
    3236:	920a      	str	r2, [sp, #40]	; 0x28
    3238:	930b      	str	r3, [sp, #44]	; 0x2c
    323a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    323c:	1c05      	adds	r5, r0, #0
    323e:	f001 fc59 	bl	4af4 <_localeconv_r>
    3242:	6800      	ldr	r0, [r0, #0]
    3244:	900c      	str	r0, [sp, #48]	; 0x30
    3246:	f002 f8df 	bl	5408 <strlen>
    324a:	2300      	movs	r3, #0
    324c:	9310      	str	r3, [sp, #64]	; 0x40
    324e:	6833      	ldr	r3, [r6, #0]
    3250:	2207      	movs	r2, #7
    3252:	3307      	adds	r3, #7
    3254:	4393      	bics	r3, r2
    3256:	1c1a      	adds	r2, r3, #0
    3258:	3208      	adds	r2, #8
    325a:	900d      	str	r0, [sp, #52]	; 0x34
    325c:	7e27      	ldrb	r7, [r4, #24]
    325e:	6818      	ldr	r0, [r3, #0]
    3260:	6859      	ldr	r1, [r3, #4]
    3262:	6032      	str	r2, [r6, #0]
    3264:	64a0      	str	r0, [r4, #72]	; 0x48
    3266:	64e1      	str	r1, [r4, #76]	; 0x4c
    3268:	f002 f846 	bl	52f8 <__fpclassifyd>
    326c:	2801      	cmp	r0, #1
    326e:	d119      	bne.n	32a4 <_printf_float+0x74>
    3270:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3272:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3274:	4bb9      	ldr	r3, [pc, #740]	; (355c <_printf_float+0x32c>)
    3276:	4ab8      	ldr	r2, [pc, #736]	; (3558 <_printf_float+0x328>)
    3278:	f002 fa10 	bl	569c <__aeabi_dcmplt>
    327c:	2800      	cmp	r0, #0
    327e:	d003      	beq.n	3288 <_printf_float+0x58>
    3280:	1c23      	adds	r3, r4, #0
    3282:	222d      	movs	r2, #45	; 0x2d
    3284:	3343      	adds	r3, #67	; 0x43
    3286:	701a      	strb	r2, [r3, #0]
    3288:	2f47      	cmp	r7, #71	; 0x47
    328a:	d801      	bhi.n	3290 <_printf_float+0x60>
    328c:	4eb4      	ldr	r6, [pc, #720]	; (3560 <_printf_float+0x330>)
    328e:	e000      	b.n	3292 <_printf_float+0x62>
    3290:	4eb4      	ldr	r6, [pc, #720]	; (3564 <_printf_float+0x334>)
    3292:	2303      	movs	r3, #3
    3294:	6820      	ldr	r0, [r4, #0]
    3296:	6123      	str	r3, [r4, #16]
    3298:	2304      	movs	r3, #4
    329a:	4398      	bics	r0, r3
    329c:	2100      	movs	r1, #0
    329e:	6020      	str	r0, [r4, #0]
    32a0:	9109      	str	r1, [sp, #36]	; 0x24
    32a2:	e091      	b.n	33c8 <_printf_float+0x198>
    32a4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    32a6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    32a8:	f002 f826 	bl	52f8 <__fpclassifyd>
    32ac:	6823      	ldr	r3, [r4, #0]
    32ae:	2800      	cmp	r0, #0
    32b0:	d10c      	bne.n	32cc <_printf_float+0x9c>
    32b2:	2f47      	cmp	r7, #71	; 0x47
    32b4:	d801      	bhi.n	32ba <_printf_float+0x8a>
    32b6:	4eac      	ldr	r6, [pc, #688]	; (3568 <_printf_float+0x338>)
    32b8:	e000      	b.n	32bc <_printf_float+0x8c>
    32ba:	4eac      	ldr	r6, [pc, #688]	; (356c <_printf_float+0x33c>)
    32bc:	2203      	movs	r2, #3
    32be:	6122      	str	r2, [r4, #16]
    32c0:	2204      	movs	r2, #4
    32c2:	4393      	bics	r3, r2
    32c4:	2200      	movs	r2, #0
    32c6:	6023      	str	r3, [r4, #0]
    32c8:	9209      	str	r2, [sp, #36]	; 0x24
    32ca:	e07d      	b.n	33c8 <_printf_float+0x198>
    32cc:	6862      	ldr	r2, [r4, #4]
    32ce:	1c56      	adds	r6, r2, #1
    32d0:	d101      	bne.n	32d6 <_printf_float+0xa6>
    32d2:	2206      	movs	r2, #6
    32d4:	e007      	b.n	32e6 <_printf_float+0xb6>
    32d6:	2120      	movs	r1, #32
    32d8:	1c38      	adds	r0, r7, #0
    32da:	4388      	bics	r0, r1
    32dc:	2847      	cmp	r0, #71	; 0x47
    32de:	d103      	bne.n	32e8 <_printf_float+0xb8>
    32e0:	2a00      	cmp	r2, #0
    32e2:	d101      	bne.n	32e8 <_printf_float+0xb8>
    32e4:	2201      	movs	r2, #1
    32e6:	6062      	str	r2, [r4, #4]
    32e8:	2280      	movs	r2, #128	; 0x80
    32ea:	00d2      	lsls	r2, r2, #3
    32ec:	4313      	orrs	r3, r2
    32ee:	6023      	str	r3, [r4, #0]
    32f0:	9301      	str	r3, [sp, #4]
    32f2:	466b      	mov	r3, sp
    32f4:	333b      	adds	r3, #59	; 0x3b
    32f6:	9302      	str	r3, [sp, #8]
    32f8:	ab0f      	add	r3, sp, #60	; 0x3c
    32fa:	6861      	ldr	r1, [r4, #4]
    32fc:	9303      	str	r3, [sp, #12]
    32fe:	ab10      	add	r3, sp, #64	; 0x40
    3300:	9305      	str	r3, [sp, #20]
    3302:	2300      	movs	r3, #0
    3304:	9100      	str	r1, [sp, #0]
    3306:	9306      	str	r3, [sp, #24]
    3308:	9704      	str	r7, [sp, #16]
    330a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    330c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    330e:	1c28      	adds	r0, r5, #0
    3310:	f7ff feee 	bl	30f0 <__cvt>
    3314:	2320      	movs	r3, #32
    3316:	1c3a      	adds	r2, r7, #0
    3318:	1c06      	adds	r6, r0, #0
    331a:	439a      	bics	r2, r3
    331c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    331e:	2a47      	cmp	r2, #71	; 0x47
    3320:	d107      	bne.n	3332 <_printf_float+0x102>
    3322:	1ccb      	adds	r3, r1, #3
    3324:	db02      	blt.n	332c <_printf_float+0xfc>
    3326:	6860      	ldr	r0, [r4, #4]
    3328:	4281      	cmp	r1, r0
    332a:	dd2e      	ble.n	338a <_printf_float+0x15a>
    332c:	3f02      	subs	r7, #2
    332e:	b2ff      	uxtb	r7, r7
    3330:	e001      	b.n	3336 <_printf_float+0x106>
    3332:	2f65      	cmp	r7, #101	; 0x65
    3334:	d812      	bhi.n	335c <_printf_float+0x12c>
    3336:	1c20      	adds	r0, r4, #0
    3338:	3901      	subs	r1, #1
    333a:	1c3a      	adds	r2, r7, #0
    333c:	3050      	adds	r0, #80	; 0x50
    333e:	910f      	str	r1, [sp, #60]	; 0x3c
    3340:	f7ff ff3e 	bl	31c0 <__exponent>
    3344:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3346:	9009      	str	r0, [sp, #36]	; 0x24
    3348:	18c2      	adds	r2, r0, r3
    334a:	6122      	str	r2, [r4, #16]
    334c:	2b01      	cmp	r3, #1
    334e:	dc02      	bgt.n	3356 <_printf_float+0x126>
    3350:	6821      	ldr	r1, [r4, #0]
    3352:	07c9      	lsls	r1, r1, #31
    3354:	d52f      	bpl.n	33b6 <_printf_float+0x186>
    3356:	3201      	adds	r2, #1
    3358:	6122      	str	r2, [r4, #16]
    335a:	e02c      	b.n	33b6 <_printf_float+0x186>
    335c:	2f66      	cmp	r7, #102	; 0x66
    335e:	d115      	bne.n	338c <_printf_float+0x15c>
    3360:	6863      	ldr	r3, [r4, #4]
    3362:	2900      	cmp	r1, #0
    3364:	dd08      	ble.n	3378 <_printf_float+0x148>
    3366:	6121      	str	r1, [r4, #16]
    3368:	2b00      	cmp	r3, #0
    336a:	d102      	bne.n	3372 <_printf_float+0x142>
    336c:	6822      	ldr	r2, [r4, #0]
    336e:	07d2      	lsls	r2, r2, #31
    3370:	d51d      	bpl.n	33ae <_printf_float+0x17e>
    3372:	3301      	adds	r3, #1
    3374:	18c9      	adds	r1, r1, r3
    3376:	e011      	b.n	339c <_printf_float+0x16c>
    3378:	2b00      	cmp	r3, #0
    337a:	d103      	bne.n	3384 <_printf_float+0x154>
    337c:	6820      	ldr	r0, [r4, #0]
    337e:	2201      	movs	r2, #1
    3380:	4210      	tst	r0, r2
    3382:	d000      	beq.n	3386 <_printf_float+0x156>
    3384:	1c9a      	adds	r2, r3, #2
    3386:	6122      	str	r2, [r4, #16]
    3388:	e011      	b.n	33ae <_printf_float+0x17e>
    338a:	2767      	movs	r7, #103	; 0x67
    338c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    338e:	4291      	cmp	r1, r2
    3390:	db06      	blt.n	33a0 <_printf_float+0x170>
    3392:	6822      	ldr	r2, [r4, #0]
    3394:	6121      	str	r1, [r4, #16]
    3396:	07d2      	lsls	r2, r2, #31
    3398:	d509      	bpl.n	33ae <_printf_float+0x17e>
    339a:	3101      	adds	r1, #1
    339c:	6121      	str	r1, [r4, #16]
    339e:	e006      	b.n	33ae <_printf_float+0x17e>
    33a0:	2301      	movs	r3, #1
    33a2:	2900      	cmp	r1, #0
    33a4:	dc01      	bgt.n	33aa <_printf_float+0x17a>
    33a6:	2302      	movs	r3, #2
    33a8:	1a5b      	subs	r3, r3, r1
    33aa:	18d3      	adds	r3, r2, r3
    33ac:	6123      	str	r3, [r4, #16]
    33ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    33b0:	2000      	movs	r0, #0
    33b2:	65a3      	str	r3, [r4, #88]	; 0x58
    33b4:	9009      	str	r0, [sp, #36]	; 0x24
    33b6:	466b      	mov	r3, sp
    33b8:	333b      	adds	r3, #59	; 0x3b
    33ba:	781b      	ldrb	r3, [r3, #0]
    33bc:	2b00      	cmp	r3, #0
    33be:	d003      	beq.n	33c8 <_printf_float+0x198>
    33c0:	1c23      	adds	r3, r4, #0
    33c2:	222d      	movs	r2, #45	; 0x2d
    33c4:	3343      	adds	r3, #67	; 0x43
    33c6:	701a      	strb	r2, [r3, #0]
    33c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    33ca:	1c28      	adds	r0, r5, #0
    33cc:	9100      	str	r1, [sp, #0]
    33ce:	aa11      	add	r2, sp, #68	; 0x44
    33d0:	1c21      	adds	r1, r4, #0
    33d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    33d4:	f000 f958 	bl	3688 <_printf_common>
    33d8:	3001      	adds	r0, #1
    33da:	d102      	bne.n	33e2 <_printf_float+0x1b2>
    33dc:	2001      	movs	r0, #1
    33de:	4240      	negs	r0, r0
    33e0:	e14c      	b.n	367c <_printf_float+0x44c>
    33e2:	6822      	ldr	r2, [r4, #0]
    33e4:	0553      	lsls	r3, r2, #21
    33e6:	d404      	bmi.n	33f2 <_printf_float+0x1c2>
    33e8:	1c28      	adds	r0, r5, #0
    33ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    33ec:	1c32      	adds	r2, r6, #0
    33ee:	6923      	ldr	r3, [r4, #16]
    33f0:	e067      	b.n	34c2 <_printf_float+0x292>
    33f2:	2f65      	cmp	r7, #101	; 0x65
    33f4:	d800      	bhi.n	33f8 <_printf_float+0x1c8>
    33f6:	e0e0      	b.n	35ba <_printf_float+0x38a>
    33f8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    33fa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    33fc:	4b57      	ldr	r3, [pc, #348]	; (355c <_printf_float+0x32c>)
    33fe:	4a56      	ldr	r2, [pc, #344]	; (3558 <_printf_float+0x328>)
    3400:	f002 f946 	bl	5690 <__aeabi_dcmpeq>
    3404:	2800      	cmp	r0, #0
    3406:	d02b      	beq.n	3460 <_printf_float+0x230>
    3408:	1c28      	adds	r0, r5, #0
    340a:	990a      	ldr	r1, [sp, #40]	; 0x28
    340c:	4a58      	ldr	r2, [pc, #352]	; (3570 <_printf_float+0x340>)
    340e:	2301      	movs	r3, #1
    3410:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3412:	47b0      	blx	r6
    3414:	3001      	adds	r0, #1
    3416:	d0e1      	beq.n	33dc <_printf_float+0x1ac>
    3418:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    341a:	9810      	ldr	r0, [sp, #64]	; 0x40
    341c:	4287      	cmp	r7, r0
    341e:	db07      	blt.n	3430 <_printf_float+0x200>
    3420:	6821      	ldr	r1, [r4, #0]
    3422:	07c9      	lsls	r1, r1, #31
    3424:	d404      	bmi.n	3430 <_printf_float+0x200>
    3426:	6827      	ldr	r7, [r4, #0]
    3428:	07bf      	lsls	r7, r7, #30
    342a:	d500      	bpl.n	342e <_printf_float+0x1fe>
    342c:	e10e      	b.n	364c <_printf_float+0x41c>
    342e:	e113      	b.n	3658 <_printf_float+0x428>
    3430:	1c28      	adds	r0, r5, #0
    3432:	990a      	ldr	r1, [sp, #40]	; 0x28
    3434:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3438:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    343a:	47b0      	blx	r6
    343c:	3001      	adds	r0, #1
    343e:	d0cd      	beq.n	33dc <_printf_float+0x1ac>
    3440:	2600      	movs	r6, #0
    3442:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3444:	3b01      	subs	r3, #1
    3446:	429e      	cmp	r6, r3
    3448:	daed      	bge.n	3426 <_printf_float+0x1f6>
    344a:	1c22      	adds	r2, r4, #0
    344c:	1c28      	adds	r0, r5, #0
    344e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3450:	321a      	adds	r2, #26
    3452:	2301      	movs	r3, #1
    3454:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3456:	47b8      	blx	r7
    3458:	3001      	adds	r0, #1
    345a:	d0bf      	beq.n	33dc <_printf_float+0x1ac>
    345c:	3601      	adds	r6, #1
    345e:	e7f0      	b.n	3442 <_printf_float+0x212>
    3460:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3462:	2800      	cmp	r0, #0
    3464:	dc30      	bgt.n	34c8 <_printf_float+0x298>
    3466:	1c28      	adds	r0, r5, #0
    3468:	990a      	ldr	r1, [sp, #40]	; 0x28
    346a:	4a41      	ldr	r2, [pc, #260]	; (3570 <_printf_float+0x340>)
    346c:	2301      	movs	r3, #1
    346e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3470:	47b8      	blx	r7
    3472:	3001      	adds	r0, #1
    3474:	d0b2      	beq.n	33dc <_printf_float+0x1ac>
    3476:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3478:	2800      	cmp	r0, #0
    347a:	d105      	bne.n	3488 <_printf_float+0x258>
    347c:	9910      	ldr	r1, [sp, #64]	; 0x40
    347e:	2900      	cmp	r1, #0
    3480:	d102      	bne.n	3488 <_printf_float+0x258>
    3482:	6822      	ldr	r2, [r4, #0]
    3484:	07d2      	lsls	r2, r2, #31
    3486:	d5ce      	bpl.n	3426 <_printf_float+0x1f6>
    3488:	1c28      	adds	r0, r5, #0
    348a:	990a      	ldr	r1, [sp, #40]	; 0x28
    348c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    348e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3490:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3492:	47b8      	blx	r7
    3494:	3001      	adds	r0, #1
    3496:	d0a1      	beq.n	33dc <_printf_float+0x1ac>
    3498:	2700      	movs	r7, #0
    349a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    349c:	9709      	str	r7, [sp, #36]	; 0x24
    349e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    34a0:	4243      	negs	r3, r0
    34a2:	990a      	ldr	r1, [sp, #40]	; 0x28
    34a4:	1c28      	adds	r0, r5, #0
    34a6:	429f      	cmp	r7, r3
    34a8:	da09      	bge.n	34be <_printf_float+0x28e>
    34aa:	1c22      	adds	r2, r4, #0
    34ac:	321a      	adds	r2, #26
    34ae:	2301      	movs	r3, #1
    34b0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    34b2:	47b8      	blx	r7
    34b4:	3001      	adds	r0, #1
    34b6:	d091      	beq.n	33dc <_printf_float+0x1ac>
    34b8:	9f09      	ldr	r7, [sp, #36]	; 0x24
    34ba:	3701      	adds	r7, #1
    34bc:	e7ed      	b.n	349a <_printf_float+0x26a>
    34be:	9b10      	ldr	r3, [sp, #64]	; 0x40
    34c0:	1c32      	adds	r2, r6, #0
    34c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    34c4:	47b0      	blx	r6
    34c6:	e0b5      	b.n	3634 <_printf_float+0x404>
    34c8:	9f10      	ldr	r7, [sp, #64]	; 0x40
    34ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
    34cc:	9708      	str	r7, [sp, #32]
    34ce:	429f      	cmp	r7, r3
    34d0:	dd00      	ble.n	34d4 <_printf_float+0x2a4>
    34d2:	9308      	str	r3, [sp, #32]
    34d4:	9f08      	ldr	r7, [sp, #32]
    34d6:	2f00      	cmp	r7, #0
    34d8:	dc01      	bgt.n	34de <_printf_float+0x2ae>
    34da:	2700      	movs	r7, #0
    34dc:	e014      	b.n	3508 <_printf_float+0x2d8>
    34de:	1c28      	adds	r0, r5, #0
    34e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    34e2:	1c32      	adds	r2, r6, #0
    34e4:	9b08      	ldr	r3, [sp, #32]
    34e6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    34e8:	47b8      	blx	r7
    34ea:	3001      	adds	r0, #1
    34ec:	d1f5      	bne.n	34da <_printf_float+0x2aa>
    34ee:	e775      	b.n	33dc <_printf_float+0x1ac>
    34f0:	1c22      	adds	r2, r4, #0
    34f2:	1c28      	adds	r0, r5, #0
    34f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    34f6:	321a      	adds	r2, #26
    34f8:	2301      	movs	r3, #1
    34fa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    34fc:	47b8      	blx	r7
    34fe:	3001      	adds	r0, #1
    3500:	d100      	bne.n	3504 <_printf_float+0x2d4>
    3502:	e76b      	b.n	33dc <_printf_float+0x1ac>
    3504:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3506:	3701      	adds	r7, #1
    3508:	9709      	str	r7, [sp, #36]	; 0x24
    350a:	9f08      	ldr	r7, [sp, #32]
    350c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    350e:	43fa      	mvns	r2, r7
    3510:	17d2      	asrs	r2, r2, #31
    3512:	403a      	ands	r2, r7
    3514:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3516:	1a9a      	subs	r2, r3, r2
    3518:	4297      	cmp	r7, r2
    351a:	dbe9      	blt.n	34f0 <_printf_float+0x2c0>
    351c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    351e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3520:	18f3      	adds	r3, r6, r3
    3522:	9309      	str	r3, [sp, #36]	; 0x24
    3524:	4288      	cmp	r0, r1
    3526:	db0e      	blt.n	3546 <_printf_float+0x316>
    3528:	6822      	ldr	r2, [r4, #0]
    352a:	07d2      	lsls	r2, r2, #31
    352c:	d40b      	bmi.n	3546 <_printf_float+0x316>
    352e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3530:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3532:	18f6      	adds	r6, r6, r3
    3534:	1bdb      	subs	r3, r3, r7
    3536:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3538:	1bf6      	subs	r6, r6, r7
    353a:	429e      	cmp	r6, r3
    353c:	dd00      	ble.n	3540 <_printf_float+0x310>
    353e:	1c1e      	adds	r6, r3, #0
    3540:	2e00      	cmp	r6, #0
    3542:	dc17      	bgt.n	3574 <_printf_float+0x344>
    3544:	e01f      	b.n	3586 <_printf_float+0x356>
    3546:	1c28      	adds	r0, r5, #0
    3548:	990a      	ldr	r1, [sp, #40]	; 0x28
    354a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    354c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    354e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3550:	47b8      	blx	r7
    3552:	3001      	adds	r0, #1
    3554:	d1eb      	bne.n	352e <_printf_float+0x2fe>
    3556:	e741      	b.n	33dc <_printf_float+0x1ac>
	...
    3560:	00008c41 	.word	0x00008c41
    3564:	00008c45 	.word	0x00008c45
    3568:	00008c49 	.word	0x00008c49
    356c:	00008c4d 	.word	0x00008c4d
    3570:	00008c51 	.word	0x00008c51
    3574:	1c28      	adds	r0, r5, #0
    3576:	990a      	ldr	r1, [sp, #40]	; 0x28
    3578:	9a09      	ldr	r2, [sp, #36]	; 0x24
    357a:	1c33      	adds	r3, r6, #0
    357c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    357e:	47b8      	blx	r7
    3580:	3001      	adds	r0, #1
    3582:	d100      	bne.n	3586 <_printf_float+0x356>
    3584:	e72a      	b.n	33dc <_printf_float+0x1ac>
    3586:	2700      	movs	r7, #0
    3588:	e00b      	b.n	35a2 <_printf_float+0x372>
    358a:	1c22      	adds	r2, r4, #0
    358c:	1c28      	adds	r0, r5, #0
    358e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3590:	321a      	adds	r2, #26
    3592:	2301      	movs	r3, #1
    3594:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3596:	47b8      	blx	r7
    3598:	3001      	adds	r0, #1
    359a:	d100      	bne.n	359e <_printf_float+0x36e>
    359c:	e71e      	b.n	33dc <_printf_float+0x1ac>
    359e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    35a0:	3701      	adds	r7, #1
    35a2:	9709      	str	r7, [sp, #36]	; 0x24
    35a4:	9810      	ldr	r0, [sp, #64]	; 0x40
    35a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    35a8:	43f3      	mvns	r3, r6
    35aa:	17db      	asrs	r3, r3, #31
    35ac:	9f09      	ldr	r7, [sp, #36]	; 0x24
    35ae:	1a42      	subs	r2, r0, r1
    35b0:	4033      	ands	r3, r6
    35b2:	1ad3      	subs	r3, r2, r3
    35b4:	429f      	cmp	r7, r3
    35b6:	dbe8      	blt.n	358a <_printf_float+0x35a>
    35b8:	e735      	b.n	3426 <_printf_float+0x1f6>
    35ba:	9810      	ldr	r0, [sp, #64]	; 0x40
    35bc:	2801      	cmp	r0, #1
    35be:	dc02      	bgt.n	35c6 <_printf_float+0x396>
    35c0:	2301      	movs	r3, #1
    35c2:	421a      	tst	r2, r3
    35c4:	d03a      	beq.n	363c <_printf_float+0x40c>
    35c6:	1c28      	adds	r0, r5, #0
    35c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    35ca:	1c32      	adds	r2, r6, #0
    35cc:	2301      	movs	r3, #1
    35ce:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    35d0:	47b8      	blx	r7
    35d2:	3001      	adds	r0, #1
    35d4:	d100      	bne.n	35d8 <_printf_float+0x3a8>
    35d6:	e701      	b.n	33dc <_printf_float+0x1ac>
    35d8:	1c28      	adds	r0, r5, #0
    35da:	990a      	ldr	r1, [sp, #40]	; 0x28
    35dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    35de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    35e0:	47b8      	blx	r7
    35e2:	3001      	adds	r0, #1
    35e4:	d100      	bne.n	35e8 <_printf_float+0x3b8>
    35e6:	e6f9      	b.n	33dc <_printf_float+0x1ac>
    35e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    35ea:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    35ec:	4b25      	ldr	r3, [pc, #148]	; (3684 <_printf_float+0x454>)
    35ee:	4a24      	ldr	r2, [pc, #144]	; (3680 <_printf_float+0x450>)
    35f0:	f002 f84e 	bl	5690 <__aeabi_dcmpeq>
    35f4:	2800      	cmp	r0, #0
    35f6:	d001      	beq.n	35fc <_printf_float+0x3cc>
    35f8:	2600      	movs	r6, #0
    35fa:	e010      	b.n	361e <_printf_float+0x3ee>
    35fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    35fe:	1c72      	adds	r2, r6, #1
    3600:	3b01      	subs	r3, #1
    3602:	1c28      	adds	r0, r5, #0
    3604:	990a      	ldr	r1, [sp, #40]	; 0x28
    3606:	e01c      	b.n	3642 <_printf_float+0x412>
    3608:	1c22      	adds	r2, r4, #0
    360a:	1c28      	adds	r0, r5, #0
    360c:	990a      	ldr	r1, [sp, #40]	; 0x28
    360e:	321a      	adds	r2, #26
    3610:	2301      	movs	r3, #1
    3612:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3614:	47b8      	blx	r7
    3616:	3001      	adds	r0, #1
    3618:	d100      	bne.n	361c <_printf_float+0x3ec>
    361a:	e6df      	b.n	33dc <_printf_float+0x1ac>
    361c:	3601      	adds	r6, #1
    361e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3620:	3b01      	subs	r3, #1
    3622:	429e      	cmp	r6, r3
    3624:	dbf0      	blt.n	3608 <_printf_float+0x3d8>
    3626:	1c22      	adds	r2, r4, #0
    3628:	1c28      	adds	r0, r5, #0
    362a:	990a      	ldr	r1, [sp, #40]	; 0x28
    362c:	3250      	adds	r2, #80	; 0x50
    362e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3630:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3632:	47b8      	blx	r7
    3634:	3001      	adds	r0, #1
    3636:	d000      	beq.n	363a <_printf_float+0x40a>
    3638:	e6f5      	b.n	3426 <_printf_float+0x1f6>
    363a:	e6cf      	b.n	33dc <_printf_float+0x1ac>
    363c:	990a      	ldr	r1, [sp, #40]	; 0x28
    363e:	1c28      	adds	r0, r5, #0
    3640:	1c32      	adds	r2, r6, #0
    3642:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3644:	47b0      	blx	r6
    3646:	3001      	adds	r0, #1
    3648:	d1ed      	bne.n	3626 <_printf_float+0x3f6>
    364a:	e6c7      	b.n	33dc <_printf_float+0x1ac>
    364c:	2600      	movs	r6, #0
    364e:	68e0      	ldr	r0, [r4, #12]
    3650:	9911      	ldr	r1, [sp, #68]	; 0x44
    3652:	1a43      	subs	r3, r0, r1
    3654:	429e      	cmp	r6, r3
    3656:	db05      	blt.n	3664 <_printf_float+0x434>
    3658:	9b11      	ldr	r3, [sp, #68]	; 0x44
    365a:	68e0      	ldr	r0, [r4, #12]
    365c:	4298      	cmp	r0, r3
    365e:	da0d      	bge.n	367c <_printf_float+0x44c>
    3660:	1c18      	adds	r0, r3, #0
    3662:	e00b      	b.n	367c <_printf_float+0x44c>
    3664:	1c22      	adds	r2, r4, #0
    3666:	1c28      	adds	r0, r5, #0
    3668:	990a      	ldr	r1, [sp, #40]	; 0x28
    366a:	3219      	adds	r2, #25
    366c:	2301      	movs	r3, #1
    366e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3670:	47b8      	blx	r7
    3672:	3001      	adds	r0, #1
    3674:	d100      	bne.n	3678 <_printf_float+0x448>
    3676:	e6b1      	b.n	33dc <_printf_float+0x1ac>
    3678:	3601      	adds	r6, #1
    367a:	e7e8      	b.n	364e <_printf_float+0x41e>
    367c:	b013      	add	sp, #76	; 0x4c
    367e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00003688 <_printf_common>:
    3688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    368a:	1c15      	adds	r5, r2, #0
    368c:	9301      	str	r3, [sp, #4]
    368e:	690a      	ldr	r2, [r1, #16]
    3690:	688b      	ldr	r3, [r1, #8]
    3692:	1c06      	adds	r6, r0, #0
    3694:	1c0c      	adds	r4, r1, #0
    3696:	4293      	cmp	r3, r2
    3698:	da00      	bge.n	369c <_printf_common+0x14>
    369a:	1c13      	adds	r3, r2, #0
    369c:	1c22      	adds	r2, r4, #0
    369e:	602b      	str	r3, [r5, #0]
    36a0:	3243      	adds	r2, #67	; 0x43
    36a2:	7812      	ldrb	r2, [r2, #0]
    36a4:	2a00      	cmp	r2, #0
    36a6:	d001      	beq.n	36ac <_printf_common+0x24>
    36a8:	3301      	adds	r3, #1
    36aa:	602b      	str	r3, [r5, #0]
    36ac:	6820      	ldr	r0, [r4, #0]
    36ae:	0680      	lsls	r0, r0, #26
    36b0:	d502      	bpl.n	36b8 <_printf_common+0x30>
    36b2:	682b      	ldr	r3, [r5, #0]
    36b4:	3302      	adds	r3, #2
    36b6:	602b      	str	r3, [r5, #0]
    36b8:	6821      	ldr	r1, [r4, #0]
    36ba:	2706      	movs	r7, #6
    36bc:	400f      	ands	r7, r1
    36be:	d01f      	beq.n	3700 <_printf_common+0x78>
    36c0:	1c23      	adds	r3, r4, #0
    36c2:	3343      	adds	r3, #67	; 0x43
    36c4:	781b      	ldrb	r3, [r3, #0]
    36c6:	1e5a      	subs	r2, r3, #1
    36c8:	4193      	sbcs	r3, r2
    36ca:	6822      	ldr	r2, [r4, #0]
    36cc:	0692      	lsls	r2, r2, #26
    36ce:	d51f      	bpl.n	3710 <_printf_common+0x88>
    36d0:	18e1      	adds	r1, r4, r3
    36d2:	3140      	adds	r1, #64	; 0x40
    36d4:	2030      	movs	r0, #48	; 0x30
    36d6:	70c8      	strb	r0, [r1, #3]
    36d8:	1c21      	adds	r1, r4, #0
    36da:	1c5a      	adds	r2, r3, #1
    36dc:	3145      	adds	r1, #69	; 0x45
    36de:	7809      	ldrb	r1, [r1, #0]
    36e0:	18a2      	adds	r2, r4, r2
    36e2:	3240      	adds	r2, #64	; 0x40
    36e4:	3302      	adds	r3, #2
    36e6:	70d1      	strb	r1, [r2, #3]
    36e8:	e012      	b.n	3710 <_printf_common+0x88>
    36ea:	1c22      	adds	r2, r4, #0
    36ec:	1c30      	adds	r0, r6, #0
    36ee:	9901      	ldr	r1, [sp, #4]
    36f0:	3219      	adds	r2, #25
    36f2:	2301      	movs	r3, #1
    36f4:	9f08      	ldr	r7, [sp, #32]
    36f6:	47b8      	blx	r7
    36f8:	3001      	adds	r0, #1
    36fa:	d011      	beq.n	3720 <_printf_common+0x98>
    36fc:	9f00      	ldr	r7, [sp, #0]
    36fe:	3701      	adds	r7, #1
    3700:	9700      	str	r7, [sp, #0]
    3702:	68e0      	ldr	r0, [r4, #12]
    3704:	6829      	ldr	r1, [r5, #0]
    3706:	9f00      	ldr	r7, [sp, #0]
    3708:	1a43      	subs	r3, r0, r1
    370a:	429f      	cmp	r7, r3
    370c:	dbed      	blt.n	36ea <_printf_common+0x62>
    370e:	e7d7      	b.n	36c0 <_printf_common+0x38>
    3710:	1c22      	adds	r2, r4, #0
    3712:	1c30      	adds	r0, r6, #0
    3714:	9901      	ldr	r1, [sp, #4]
    3716:	3243      	adds	r2, #67	; 0x43
    3718:	9f08      	ldr	r7, [sp, #32]
    371a:	47b8      	blx	r7
    371c:	3001      	adds	r0, #1
    371e:	d102      	bne.n	3726 <_printf_common+0x9e>
    3720:	2001      	movs	r0, #1
    3722:	4240      	negs	r0, r0
    3724:	e023      	b.n	376e <_printf_common+0xe6>
    3726:	6820      	ldr	r0, [r4, #0]
    3728:	2106      	movs	r1, #6
    372a:	682b      	ldr	r3, [r5, #0]
    372c:	68e2      	ldr	r2, [r4, #12]
    372e:	4001      	ands	r1, r0
    3730:	2500      	movs	r5, #0
    3732:	2904      	cmp	r1, #4
    3734:	d103      	bne.n	373e <_printf_common+0xb6>
    3736:	1ad5      	subs	r5, r2, r3
    3738:	43eb      	mvns	r3, r5
    373a:	17db      	asrs	r3, r3, #31
    373c:	401d      	ands	r5, r3
    373e:	68a2      	ldr	r2, [r4, #8]
    3740:	6923      	ldr	r3, [r4, #16]
    3742:	429a      	cmp	r2, r3
    3744:	dd01      	ble.n	374a <_printf_common+0xc2>
    3746:	1ad3      	subs	r3, r2, r3
    3748:	18ed      	adds	r5, r5, r3
    374a:	2700      	movs	r7, #0
    374c:	9700      	str	r7, [sp, #0]
    374e:	9f00      	ldr	r7, [sp, #0]
    3750:	42af      	cmp	r7, r5
    3752:	da0b      	bge.n	376c <_printf_common+0xe4>
    3754:	1c22      	adds	r2, r4, #0
    3756:	1c30      	adds	r0, r6, #0
    3758:	9901      	ldr	r1, [sp, #4]
    375a:	321a      	adds	r2, #26
    375c:	2301      	movs	r3, #1
    375e:	9f08      	ldr	r7, [sp, #32]
    3760:	47b8      	blx	r7
    3762:	3001      	adds	r0, #1
    3764:	d0dc      	beq.n	3720 <_printf_common+0x98>
    3766:	9f00      	ldr	r7, [sp, #0]
    3768:	3701      	adds	r7, #1
    376a:	e7ef      	b.n	374c <_printf_common+0xc4>
    376c:	2000      	movs	r0, #0
    376e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00003770 <_printf_i>:
    3770:	b5f0      	push	{r4, r5, r6, r7, lr}
    3772:	1c0d      	adds	r5, r1, #0
    3774:	b08b      	sub	sp, #44	; 0x2c
    3776:	3543      	adds	r5, #67	; 0x43
    3778:	9206      	str	r2, [sp, #24]
    377a:	9005      	str	r0, [sp, #20]
    377c:	9307      	str	r3, [sp, #28]
    377e:	9504      	str	r5, [sp, #16]
    3780:	7e0b      	ldrb	r3, [r1, #24]
    3782:	1c0c      	adds	r4, r1, #0
    3784:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3786:	2b6e      	cmp	r3, #110	; 0x6e
    3788:	d100      	bne.n	378c <_printf_i+0x1c>
    378a:	e0a7      	b.n	38dc <_printf_i+0x16c>
    378c:	d811      	bhi.n	37b2 <_printf_i+0x42>
    378e:	2b63      	cmp	r3, #99	; 0x63
    3790:	d022      	beq.n	37d8 <_printf_i+0x68>
    3792:	d809      	bhi.n	37a8 <_printf_i+0x38>
    3794:	2b00      	cmp	r3, #0
    3796:	d100      	bne.n	379a <_printf_i+0x2a>
    3798:	e0b0      	b.n	38fc <_printf_i+0x18c>
    379a:	2b58      	cmp	r3, #88	; 0x58
    379c:	d000      	beq.n	37a0 <_printf_i+0x30>
    379e:	e0c0      	b.n	3922 <_printf_i+0x1b2>
    37a0:	3145      	adds	r1, #69	; 0x45
    37a2:	700b      	strb	r3, [r1, #0]
    37a4:	4d7b      	ldr	r5, [pc, #492]	; (3994 <_printf_i+0x224>)
    37a6:	e04e      	b.n	3846 <_printf_i+0xd6>
    37a8:	2b64      	cmp	r3, #100	; 0x64
    37aa:	d01c      	beq.n	37e6 <_printf_i+0x76>
    37ac:	2b69      	cmp	r3, #105	; 0x69
    37ae:	d01a      	beq.n	37e6 <_printf_i+0x76>
    37b0:	e0b7      	b.n	3922 <_printf_i+0x1b2>
    37b2:	2b73      	cmp	r3, #115	; 0x73
    37b4:	d100      	bne.n	37b8 <_printf_i+0x48>
    37b6:	e0a5      	b.n	3904 <_printf_i+0x194>
    37b8:	d809      	bhi.n	37ce <_printf_i+0x5e>
    37ba:	2b6f      	cmp	r3, #111	; 0x6f
    37bc:	d029      	beq.n	3812 <_printf_i+0xa2>
    37be:	2b70      	cmp	r3, #112	; 0x70
    37c0:	d000      	beq.n	37c4 <_printf_i+0x54>
    37c2:	e0ae      	b.n	3922 <_printf_i+0x1b2>
    37c4:	680e      	ldr	r6, [r1, #0]
    37c6:	2320      	movs	r3, #32
    37c8:	4333      	orrs	r3, r6
    37ca:	600b      	str	r3, [r1, #0]
    37cc:	e036      	b.n	383c <_printf_i+0xcc>
    37ce:	2b75      	cmp	r3, #117	; 0x75
    37d0:	d01f      	beq.n	3812 <_printf_i+0xa2>
    37d2:	2b78      	cmp	r3, #120	; 0x78
    37d4:	d032      	beq.n	383c <_printf_i+0xcc>
    37d6:	e0a4      	b.n	3922 <_printf_i+0x1b2>
    37d8:	6813      	ldr	r3, [r2, #0]
    37da:	1c0d      	adds	r5, r1, #0
    37dc:	1d19      	adds	r1, r3, #4
    37de:	3542      	adds	r5, #66	; 0x42
    37e0:	6011      	str	r1, [r2, #0]
    37e2:	681b      	ldr	r3, [r3, #0]
    37e4:	e09f      	b.n	3926 <_printf_i+0x1b6>
    37e6:	6821      	ldr	r1, [r4, #0]
    37e8:	6813      	ldr	r3, [r2, #0]
    37ea:	060e      	lsls	r6, r1, #24
    37ec:	d503      	bpl.n	37f6 <_printf_i+0x86>
    37ee:	1d19      	adds	r1, r3, #4
    37f0:	6011      	str	r1, [r2, #0]
    37f2:	681e      	ldr	r6, [r3, #0]
    37f4:	e005      	b.n	3802 <_printf_i+0x92>
    37f6:	0648      	lsls	r0, r1, #25
    37f8:	d5f9      	bpl.n	37ee <_printf_i+0x7e>
    37fa:	1d19      	adds	r1, r3, #4
    37fc:	6011      	str	r1, [r2, #0]
    37fe:	2100      	movs	r1, #0
    3800:	5e5e      	ldrsh	r6, [r3, r1]
    3802:	4b64      	ldr	r3, [pc, #400]	; (3994 <_printf_i+0x224>)
    3804:	2e00      	cmp	r6, #0
    3806:	da3b      	bge.n	3880 <_printf_i+0x110>
    3808:	9d04      	ldr	r5, [sp, #16]
    380a:	222d      	movs	r2, #45	; 0x2d
    380c:	4276      	negs	r6, r6
    380e:	702a      	strb	r2, [r5, #0]
    3810:	e036      	b.n	3880 <_printf_i+0x110>
    3812:	6821      	ldr	r1, [r4, #0]
    3814:	6813      	ldr	r3, [r2, #0]
    3816:	060e      	lsls	r6, r1, #24
    3818:	d503      	bpl.n	3822 <_printf_i+0xb2>
    381a:	1d19      	adds	r1, r3, #4
    381c:	6011      	str	r1, [r2, #0]
    381e:	681e      	ldr	r6, [r3, #0]
    3820:	e004      	b.n	382c <_printf_i+0xbc>
    3822:	0648      	lsls	r0, r1, #25
    3824:	d5f9      	bpl.n	381a <_printf_i+0xaa>
    3826:	1d19      	adds	r1, r3, #4
    3828:	881e      	ldrh	r6, [r3, #0]
    382a:	6011      	str	r1, [r2, #0]
    382c:	4b59      	ldr	r3, [pc, #356]	; (3994 <_printf_i+0x224>)
    382e:	7e22      	ldrb	r2, [r4, #24]
    3830:	9303      	str	r3, [sp, #12]
    3832:	2708      	movs	r7, #8
    3834:	2a6f      	cmp	r2, #111	; 0x6f
    3836:	d01e      	beq.n	3876 <_printf_i+0x106>
    3838:	270a      	movs	r7, #10
    383a:	e01c      	b.n	3876 <_printf_i+0x106>
    383c:	1c23      	adds	r3, r4, #0
    383e:	2178      	movs	r1, #120	; 0x78
    3840:	3345      	adds	r3, #69	; 0x45
    3842:	4d55      	ldr	r5, [pc, #340]	; (3998 <_printf_i+0x228>)
    3844:	7019      	strb	r1, [r3, #0]
    3846:	6811      	ldr	r1, [r2, #0]
    3848:	6823      	ldr	r3, [r4, #0]
    384a:	1d08      	adds	r0, r1, #4
    384c:	9503      	str	r5, [sp, #12]
    384e:	6010      	str	r0, [r2, #0]
    3850:	061e      	lsls	r6, r3, #24
    3852:	d501      	bpl.n	3858 <_printf_i+0xe8>
    3854:	680e      	ldr	r6, [r1, #0]
    3856:	e002      	b.n	385e <_printf_i+0xee>
    3858:	0658      	lsls	r0, r3, #25
    385a:	d5fb      	bpl.n	3854 <_printf_i+0xe4>
    385c:	880e      	ldrh	r6, [r1, #0]
    385e:	07d9      	lsls	r1, r3, #31
    3860:	d502      	bpl.n	3868 <_printf_i+0xf8>
    3862:	2220      	movs	r2, #32
    3864:	4313      	orrs	r3, r2
    3866:	6023      	str	r3, [r4, #0]
    3868:	2710      	movs	r7, #16
    386a:	2e00      	cmp	r6, #0
    386c:	d103      	bne.n	3876 <_printf_i+0x106>
    386e:	6822      	ldr	r2, [r4, #0]
    3870:	2320      	movs	r3, #32
    3872:	439a      	bics	r2, r3
    3874:	6022      	str	r2, [r4, #0]
    3876:	1c23      	adds	r3, r4, #0
    3878:	2200      	movs	r2, #0
    387a:	3343      	adds	r3, #67	; 0x43
    387c:	701a      	strb	r2, [r3, #0]
    387e:	e001      	b.n	3884 <_printf_i+0x114>
    3880:	9303      	str	r3, [sp, #12]
    3882:	270a      	movs	r7, #10
    3884:	6863      	ldr	r3, [r4, #4]
    3886:	60a3      	str	r3, [r4, #8]
    3888:	2b00      	cmp	r3, #0
    388a:	db03      	blt.n	3894 <_printf_i+0x124>
    388c:	6825      	ldr	r5, [r4, #0]
    388e:	2204      	movs	r2, #4
    3890:	4395      	bics	r5, r2
    3892:	6025      	str	r5, [r4, #0]
    3894:	2e00      	cmp	r6, #0
    3896:	d102      	bne.n	389e <_printf_i+0x12e>
    3898:	9d04      	ldr	r5, [sp, #16]
    389a:	2b00      	cmp	r3, #0
    389c:	d00e      	beq.n	38bc <_printf_i+0x14c>
    389e:	9d04      	ldr	r5, [sp, #16]
    38a0:	1c30      	adds	r0, r6, #0
    38a2:	1c39      	adds	r1, r7, #0
    38a4:	f001 fe78 	bl	5598 <__aeabi_uidivmod>
    38a8:	9803      	ldr	r0, [sp, #12]
    38aa:	3d01      	subs	r5, #1
    38ac:	5c43      	ldrb	r3, [r0, r1]
    38ae:	1c30      	adds	r0, r6, #0
    38b0:	702b      	strb	r3, [r5, #0]
    38b2:	1c39      	adds	r1, r7, #0
    38b4:	f001 fe2c 	bl	5510 <__aeabi_uidiv>
    38b8:	1e06      	subs	r6, r0, #0
    38ba:	d1f1      	bne.n	38a0 <_printf_i+0x130>
    38bc:	2f08      	cmp	r7, #8
    38be:	d109      	bne.n	38d4 <_printf_i+0x164>
    38c0:	6821      	ldr	r1, [r4, #0]
    38c2:	07c9      	lsls	r1, r1, #31
    38c4:	d506      	bpl.n	38d4 <_printf_i+0x164>
    38c6:	6862      	ldr	r2, [r4, #4]
    38c8:	6923      	ldr	r3, [r4, #16]
    38ca:	429a      	cmp	r2, r3
    38cc:	dc02      	bgt.n	38d4 <_printf_i+0x164>
    38ce:	3d01      	subs	r5, #1
    38d0:	2330      	movs	r3, #48	; 0x30
    38d2:	702b      	strb	r3, [r5, #0]
    38d4:	9e04      	ldr	r6, [sp, #16]
    38d6:	1b73      	subs	r3, r6, r5
    38d8:	6123      	str	r3, [r4, #16]
    38da:	e02a      	b.n	3932 <_printf_i+0x1c2>
    38dc:	6808      	ldr	r0, [r1, #0]
    38de:	6813      	ldr	r3, [r2, #0]
    38e0:	6949      	ldr	r1, [r1, #20]
    38e2:	0605      	lsls	r5, r0, #24
    38e4:	d504      	bpl.n	38f0 <_printf_i+0x180>
    38e6:	1d18      	adds	r0, r3, #4
    38e8:	6010      	str	r0, [r2, #0]
    38ea:	681b      	ldr	r3, [r3, #0]
    38ec:	6019      	str	r1, [r3, #0]
    38ee:	e005      	b.n	38fc <_printf_i+0x18c>
    38f0:	0646      	lsls	r6, r0, #25
    38f2:	d5f8      	bpl.n	38e6 <_printf_i+0x176>
    38f4:	1d18      	adds	r0, r3, #4
    38f6:	6010      	str	r0, [r2, #0]
    38f8:	681b      	ldr	r3, [r3, #0]
    38fa:	8019      	strh	r1, [r3, #0]
    38fc:	2300      	movs	r3, #0
    38fe:	6123      	str	r3, [r4, #16]
    3900:	9d04      	ldr	r5, [sp, #16]
    3902:	e016      	b.n	3932 <_printf_i+0x1c2>
    3904:	6813      	ldr	r3, [r2, #0]
    3906:	1d19      	adds	r1, r3, #4
    3908:	6011      	str	r1, [r2, #0]
    390a:	681d      	ldr	r5, [r3, #0]
    390c:	1c28      	adds	r0, r5, #0
    390e:	f001 fd7b 	bl	5408 <strlen>
    3912:	6863      	ldr	r3, [r4, #4]
    3914:	6120      	str	r0, [r4, #16]
    3916:	4298      	cmp	r0, r3
    3918:	d900      	bls.n	391c <_printf_i+0x1ac>
    391a:	6123      	str	r3, [r4, #16]
    391c:	6920      	ldr	r0, [r4, #16]
    391e:	6060      	str	r0, [r4, #4]
    3920:	e004      	b.n	392c <_printf_i+0x1bc>
    3922:	1c25      	adds	r5, r4, #0
    3924:	3542      	adds	r5, #66	; 0x42
    3926:	702b      	strb	r3, [r5, #0]
    3928:	2301      	movs	r3, #1
    392a:	6123      	str	r3, [r4, #16]
    392c:	9e04      	ldr	r6, [sp, #16]
    392e:	2300      	movs	r3, #0
    3930:	7033      	strb	r3, [r6, #0]
    3932:	9e07      	ldr	r6, [sp, #28]
    3934:	9805      	ldr	r0, [sp, #20]
    3936:	9600      	str	r6, [sp, #0]
    3938:	1c21      	adds	r1, r4, #0
    393a:	aa09      	add	r2, sp, #36	; 0x24
    393c:	9b06      	ldr	r3, [sp, #24]
    393e:	f7ff fea3 	bl	3688 <_printf_common>
    3942:	3001      	adds	r0, #1
    3944:	d102      	bne.n	394c <_printf_i+0x1dc>
    3946:	2001      	movs	r0, #1
    3948:	4240      	negs	r0, r0
    394a:	e021      	b.n	3990 <_printf_i+0x220>
    394c:	1c2a      	adds	r2, r5, #0
    394e:	9805      	ldr	r0, [sp, #20]
    3950:	9906      	ldr	r1, [sp, #24]
    3952:	6923      	ldr	r3, [r4, #16]
    3954:	9d07      	ldr	r5, [sp, #28]
    3956:	47a8      	blx	r5
    3958:	3001      	adds	r0, #1
    395a:	d0f4      	beq.n	3946 <_printf_i+0x1d6>
    395c:	6826      	ldr	r6, [r4, #0]
    395e:	07b6      	lsls	r6, r6, #30
    3960:	d405      	bmi.n	396e <_printf_i+0x1fe>
    3962:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3964:	68e0      	ldr	r0, [r4, #12]
    3966:	4298      	cmp	r0, r3
    3968:	da12      	bge.n	3990 <_printf_i+0x220>
    396a:	1c18      	adds	r0, r3, #0
    396c:	e010      	b.n	3990 <_printf_i+0x220>
    396e:	2500      	movs	r5, #0
    3970:	68e0      	ldr	r0, [r4, #12]
    3972:	9909      	ldr	r1, [sp, #36]	; 0x24
    3974:	1a43      	subs	r3, r0, r1
    3976:	429d      	cmp	r5, r3
    3978:	daf3      	bge.n	3962 <_printf_i+0x1f2>
    397a:	1c22      	adds	r2, r4, #0
    397c:	9805      	ldr	r0, [sp, #20]
    397e:	9906      	ldr	r1, [sp, #24]
    3980:	3219      	adds	r2, #25
    3982:	2301      	movs	r3, #1
    3984:	9e07      	ldr	r6, [sp, #28]
    3986:	47b0      	blx	r6
    3988:	3001      	adds	r0, #1
    398a:	d0dc      	beq.n	3946 <_printf_i+0x1d6>
    398c:	3501      	adds	r5, #1
    398e:	e7ef      	b.n	3970 <_printf_i+0x200>
    3990:	b00b      	add	sp, #44	; 0x2c
    3992:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3994:	00008c53 	.word	0x00008c53
    3998:	00008c64 	.word	0x00008c64

0000399c <__swbuf_r>:
    399c:	b570      	push	{r4, r5, r6, lr}
    399e:	1c05      	adds	r5, r0, #0
    39a0:	1c0e      	adds	r6, r1, #0
    39a2:	1c14      	adds	r4, r2, #0
    39a4:	2800      	cmp	r0, #0
    39a6:	d004      	beq.n	39b2 <__swbuf_r+0x16>
    39a8:	6982      	ldr	r2, [r0, #24]
    39aa:	2a00      	cmp	r2, #0
    39ac:	d101      	bne.n	39b2 <__swbuf_r+0x16>
    39ae:	f001 f831 	bl	4a14 <__sinit>
    39b2:	4b23      	ldr	r3, [pc, #140]	; (3a40 <__swbuf_r+0xa4>)
    39b4:	429c      	cmp	r4, r3
    39b6:	d101      	bne.n	39bc <__swbuf_r+0x20>
    39b8:	686c      	ldr	r4, [r5, #4]
    39ba:	e008      	b.n	39ce <__swbuf_r+0x32>
    39bc:	4b21      	ldr	r3, [pc, #132]	; (3a44 <__swbuf_r+0xa8>)
    39be:	429c      	cmp	r4, r3
    39c0:	d101      	bne.n	39c6 <__swbuf_r+0x2a>
    39c2:	68ac      	ldr	r4, [r5, #8]
    39c4:	e003      	b.n	39ce <__swbuf_r+0x32>
    39c6:	4b20      	ldr	r3, [pc, #128]	; (3a48 <__swbuf_r+0xac>)
    39c8:	429c      	cmp	r4, r3
    39ca:	d100      	bne.n	39ce <__swbuf_r+0x32>
    39cc:	68ec      	ldr	r4, [r5, #12]
    39ce:	69a3      	ldr	r3, [r4, #24]
    39d0:	60a3      	str	r3, [r4, #8]
    39d2:	89a3      	ldrh	r3, [r4, #12]
    39d4:	071a      	lsls	r2, r3, #28
    39d6:	d50a      	bpl.n	39ee <__swbuf_r+0x52>
    39d8:	6923      	ldr	r3, [r4, #16]
    39da:	2b00      	cmp	r3, #0
    39dc:	d007      	beq.n	39ee <__swbuf_r+0x52>
    39de:	6822      	ldr	r2, [r4, #0]
    39e0:	6923      	ldr	r3, [r4, #16]
    39e2:	b2f6      	uxtb	r6, r6
    39e4:	1ad0      	subs	r0, r2, r3
    39e6:	6962      	ldr	r2, [r4, #20]
    39e8:	4290      	cmp	r0, r2
    39ea:	db0f      	blt.n	3a0c <__swbuf_r+0x70>
    39ec:	e008      	b.n	3a00 <__swbuf_r+0x64>
    39ee:	1c28      	adds	r0, r5, #0
    39f0:	1c21      	adds	r1, r4, #0
    39f2:	f000 f82b 	bl	3a4c <__swsetup_r>
    39f6:	2800      	cmp	r0, #0
    39f8:	d0f1      	beq.n	39de <__swbuf_r+0x42>
    39fa:	2001      	movs	r0, #1
    39fc:	4240      	negs	r0, r0
    39fe:	e01d      	b.n	3a3c <__swbuf_r+0xa0>
    3a00:	1c28      	adds	r0, r5, #0
    3a02:	1c21      	adds	r1, r4, #0
    3a04:	f000 ff86 	bl	4914 <_fflush_r>
    3a08:	2800      	cmp	r0, #0
    3a0a:	d1f6      	bne.n	39fa <__swbuf_r+0x5e>
    3a0c:	68a3      	ldr	r3, [r4, #8]
    3a0e:	3001      	adds	r0, #1
    3a10:	3b01      	subs	r3, #1
    3a12:	60a3      	str	r3, [r4, #8]
    3a14:	6823      	ldr	r3, [r4, #0]
    3a16:	1c5a      	adds	r2, r3, #1
    3a18:	6022      	str	r2, [r4, #0]
    3a1a:	701e      	strb	r6, [r3, #0]
    3a1c:	6963      	ldr	r3, [r4, #20]
    3a1e:	4298      	cmp	r0, r3
    3a20:	d005      	beq.n	3a2e <__swbuf_r+0x92>
    3a22:	89a3      	ldrh	r3, [r4, #12]
    3a24:	1c30      	adds	r0, r6, #0
    3a26:	07da      	lsls	r2, r3, #31
    3a28:	d508      	bpl.n	3a3c <__swbuf_r+0xa0>
    3a2a:	2e0a      	cmp	r6, #10
    3a2c:	d106      	bne.n	3a3c <__swbuf_r+0xa0>
    3a2e:	1c28      	adds	r0, r5, #0
    3a30:	1c21      	adds	r1, r4, #0
    3a32:	f000 ff6f 	bl	4914 <_fflush_r>
    3a36:	2800      	cmp	r0, #0
    3a38:	d1df      	bne.n	39fa <__swbuf_r+0x5e>
    3a3a:	1c30      	adds	r0, r6, #0
    3a3c:	bd70      	pop	{r4, r5, r6, pc}
    3a3e:	46c0      	nop			; (mov r8, r8)
    3a40:	00008c84 	.word	0x00008c84
    3a44:	00008ca4 	.word	0x00008ca4
    3a48:	00008cc4 	.word	0x00008cc4

00003a4c <__swsetup_r>:
    3a4c:	4b34      	ldr	r3, [pc, #208]	; (3b20 <__swsetup_r+0xd4>)
    3a4e:	b570      	push	{r4, r5, r6, lr}
    3a50:	681d      	ldr	r5, [r3, #0]
    3a52:	1c06      	adds	r6, r0, #0
    3a54:	1c0c      	adds	r4, r1, #0
    3a56:	2d00      	cmp	r5, #0
    3a58:	d005      	beq.n	3a66 <__swsetup_r+0x1a>
    3a5a:	69a9      	ldr	r1, [r5, #24]
    3a5c:	2900      	cmp	r1, #0
    3a5e:	d102      	bne.n	3a66 <__swsetup_r+0x1a>
    3a60:	1c28      	adds	r0, r5, #0
    3a62:	f000 ffd7 	bl	4a14 <__sinit>
    3a66:	4b2f      	ldr	r3, [pc, #188]	; (3b24 <__swsetup_r+0xd8>)
    3a68:	429c      	cmp	r4, r3
    3a6a:	d101      	bne.n	3a70 <__swsetup_r+0x24>
    3a6c:	686c      	ldr	r4, [r5, #4]
    3a6e:	e008      	b.n	3a82 <__swsetup_r+0x36>
    3a70:	4b2d      	ldr	r3, [pc, #180]	; (3b28 <__swsetup_r+0xdc>)
    3a72:	429c      	cmp	r4, r3
    3a74:	d101      	bne.n	3a7a <__swsetup_r+0x2e>
    3a76:	68ac      	ldr	r4, [r5, #8]
    3a78:	e003      	b.n	3a82 <__swsetup_r+0x36>
    3a7a:	4b2c      	ldr	r3, [pc, #176]	; (3b2c <__swsetup_r+0xe0>)
    3a7c:	429c      	cmp	r4, r3
    3a7e:	d100      	bne.n	3a82 <__swsetup_r+0x36>
    3a80:	68ec      	ldr	r4, [r5, #12]
    3a82:	89a2      	ldrh	r2, [r4, #12]
    3a84:	b293      	uxth	r3, r2
    3a86:	0719      	lsls	r1, r3, #28
    3a88:	d421      	bmi.n	3ace <__swsetup_r+0x82>
    3a8a:	06d9      	lsls	r1, r3, #27
    3a8c:	d405      	bmi.n	3a9a <__swsetup_r+0x4e>
    3a8e:	2309      	movs	r3, #9
    3a90:	6033      	str	r3, [r6, #0]
    3a92:	2340      	movs	r3, #64	; 0x40
    3a94:	431a      	orrs	r2, r3
    3a96:	81a2      	strh	r2, [r4, #12]
    3a98:	e03f      	b.n	3b1a <__swsetup_r+0xce>
    3a9a:	075a      	lsls	r2, r3, #29
    3a9c:	d513      	bpl.n	3ac6 <__swsetup_r+0x7a>
    3a9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3aa0:	2900      	cmp	r1, #0
    3aa2:	d008      	beq.n	3ab6 <__swsetup_r+0x6a>
    3aa4:	1c23      	adds	r3, r4, #0
    3aa6:	3344      	adds	r3, #68	; 0x44
    3aa8:	4299      	cmp	r1, r3
    3aaa:	d002      	beq.n	3ab2 <__swsetup_r+0x66>
    3aac:	1c30      	adds	r0, r6, #0
    3aae:	f001 fb87 	bl	51c0 <_free_r>
    3ab2:	2300      	movs	r3, #0
    3ab4:	6363      	str	r3, [r4, #52]	; 0x34
    3ab6:	89a3      	ldrh	r3, [r4, #12]
    3ab8:	2224      	movs	r2, #36	; 0x24
    3aba:	4393      	bics	r3, r2
    3abc:	81a3      	strh	r3, [r4, #12]
    3abe:	2300      	movs	r3, #0
    3ac0:	6063      	str	r3, [r4, #4]
    3ac2:	6923      	ldr	r3, [r4, #16]
    3ac4:	6023      	str	r3, [r4, #0]
    3ac6:	89a3      	ldrh	r3, [r4, #12]
    3ac8:	2208      	movs	r2, #8
    3aca:	4313      	orrs	r3, r2
    3acc:	81a3      	strh	r3, [r4, #12]
    3ace:	6921      	ldr	r1, [r4, #16]
    3ad0:	2900      	cmp	r1, #0
    3ad2:	d10b      	bne.n	3aec <__swsetup_r+0xa0>
    3ad4:	89a3      	ldrh	r3, [r4, #12]
    3ad6:	22a0      	movs	r2, #160	; 0xa0
    3ad8:	0092      	lsls	r2, r2, #2
    3ada:	401a      	ands	r2, r3
    3adc:	2380      	movs	r3, #128	; 0x80
    3ade:	009b      	lsls	r3, r3, #2
    3ae0:	429a      	cmp	r2, r3
    3ae2:	d003      	beq.n	3aec <__swsetup_r+0xa0>
    3ae4:	1c30      	adds	r0, r6, #0
    3ae6:	1c21      	adds	r1, r4, #0
    3ae8:	f001 f808 	bl	4afc <__smakebuf_r>
    3aec:	89a3      	ldrh	r3, [r4, #12]
    3aee:	2201      	movs	r2, #1
    3af0:	401a      	ands	r2, r3
    3af2:	d005      	beq.n	3b00 <__swsetup_r+0xb4>
    3af4:	6961      	ldr	r1, [r4, #20]
    3af6:	2200      	movs	r2, #0
    3af8:	60a2      	str	r2, [r4, #8]
    3afa:	424a      	negs	r2, r1
    3afc:	61a2      	str	r2, [r4, #24]
    3afe:	e003      	b.n	3b08 <__swsetup_r+0xbc>
    3b00:	0799      	lsls	r1, r3, #30
    3b02:	d400      	bmi.n	3b06 <__swsetup_r+0xba>
    3b04:	6962      	ldr	r2, [r4, #20]
    3b06:	60a2      	str	r2, [r4, #8]
    3b08:	6922      	ldr	r2, [r4, #16]
    3b0a:	2000      	movs	r0, #0
    3b0c:	4282      	cmp	r2, r0
    3b0e:	d106      	bne.n	3b1e <__swsetup_r+0xd2>
    3b10:	0619      	lsls	r1, r3, #24
    3b12:	d504      	bpl.n	3b1e <__swsetup_r+0xd2>
    3b14:	2240      	movs	r2, #64	; 0x40
    3b16:	4313      	orrs	r3, r2
    3b18:	81a3      	strh	r3, [r4, #12]
    3b1a:	2001      	movs	r0, #1
    3b1c:	4240      	negs	r0, r0
    3b1e:	bd70      	pop	{r4, r5, r6, pc}
    3b20:	20000168 	.word	0x20000168
    3b24:	00008c84 	.word	0x00008c84
    3b28:	00008ca4 	.word	0x00008ca4
    3b2c:	00008cc4 	.word	0x00008cc4

00003b30 <quorem>:
    3b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b32:	b089      	sub	sp, #36	; 0x24
    3b34:	9106      	str	r1, [sp, #24]
    3b36:	690b      	ldr	r3, [r1, #16]
    3b38:	6901      	ldr	r1, [r0, #16]
    3b3a:	1c05      	adds	r5, r0, #0
    3b3c:	2600      	movs	r6, #0
    3b3e:	4299      	cmp	r1, r3
    3b40:	db7f      	blt.n	3c42 <quorem+0x112>
    3b42:	9c06      	ldr	r4, [sp, #24]
    3b44:	1e5f      	subs	r7, r3, #1
    3b46:	3414      	adds	r4, #20
    3b48:	9404      	str	r4, [sp, #16]
    3b4a:	9904      	ldr	r1, [sp, #16]
    3b4c:	00bc      	lsls	r4, r7, #2
    3b4e:	1909      	adds	r1, r1, r4
    3b50:	1c02      	adds	r2, r0, #0
    3b52:	680b      	ldr	r3, [r1, #0]
    3b54:	3214      	adds	r2, #20
    3b56:	9105      	str	r1, [sp, #20]
    3b58:	1914      	adds	r4, r2, r4
    3b5a:	1c19      	adds	r1, r3, #0
    3b5c:	3101      	adds	r1, #1
    3b5e:	6820      	ldr	r0, [r4, #0]
    3b60:	9203      	str	r2, [sp, #12]
    3b62:	f001 fcd5 	bl	5510 <__aeabi_uidiv>
    3b66:	9002      	str	r0, [sp, #8]
    3b68:	42b0      	cmp	r0, r6
    3b6a:	d038      	beq.n	3bde <quorem+0xae>
    3b6c:	9904      	ldr	r1, [sp, #16]
    3b6e:	9b03      	ldr	r3, [sp, #12]
    3b70:	468c      	mov	ip, r1
    3b72:	9601      	str	r6, [sp, #4]
    3b74:	9607      	str	r6, [sp, #28]
    3b76:	4662      	mov	r2, ip
    3b78:	3204      	adds	r2, #4
    3b7a:	4694      	mov	ip, r2
    3b7c:	3a04      	subs	r2, #4
    3b7e:	ca40      	ldmia	r2!, {r6}
    3b80:	9902      	ldr	r1, [sp, #8]
    3b82:	b2b0      	uxth	r0, r6
    3b84:	4348      	muls	r0, r1
    3b86:	0c31      	lsrs	r1, r6, #16
    3b88:	9e02      	ldr	r6, [sp, #8]
    3b8a:	9a01      	ldr	r2, [sp, #4]
    3b8c:	4371      	muls	r1, r6
    3b8e:	1810      	adds	r0, r2, r0
    3b90:	0c02      	lsrs	r2, r0, #16
    3b92:	1851      	adds	r1, r2, r1
    3b94:	0c0a      	lsrs	r2, r1, #16
    3b96:	9201      	str	r2, [sp, #4]
    3b98:	681a      	ldr	r2, [r3, #0]
    3b9a:	b280      	uxth	r0, r0
    3b9c:	b296      	uxth	r6, r2
    3b9e:	9a07      	ldr	r2, [sp, #28]
    3ba0:	b289      	uxth	r1, r1
    3ba2:	18b6      	adds	r6, r6, r2
    3ba4:	1a30      	subs	r0, r6, r0
    3ba6:	681e      	ldr	r6, [r3, #0]
    3ba8:	0c32      	lsrs	r2, r6, #16
    3baa:	1a52      	subs	r2, r2, r1
    3bac:	1406      	asrs	r6, r0, #16
    3bae:	1992      	adds	r2, r2, r6
    3bb0:	1411      	asrs	r1, r2, #16
    3bb2:	b280      	uxth	r0, r0
    3bb4:	0412      	lsls	r2, r2, #16
    3bb6:	9e05      	ldr	r6, [sp, #20]
    3bb8:	4310      	orrs	r0, r2
    3bba:	9107      	str	r1, [sp, #28]
    3bbc:	c301      	stmia	r3!, {r0}
    3bbe:	4566      	cmp	r6, ip
    3bc0:	d2d9      	bcs.n	3b76 <quorem+0x46>
    3bc2:	6821      	ldr	r1, [r4, #0]
    3bc4:	2900      	cmp	r1, #0
    3bc6:	d10a      	bne.n	3bde <quorem+0xae>
    3bc8:	9e03      	ldr	r6, [sp, #12]
    3bca:	3c04      	subs	r4, #4
    3bcc:	42b4      	cmp	r4, r6
    3bce:	d801      	bhi.n	3bd4 <quorem+0xa4>
    3bd0:	612f      	str	r7, [r5, #16]
    3bd2:	e004      	b.n	3bde <quorem+0xae>
    3bd4:	6821      	ldr	r1, [r4, #0]
    3bd6:	2900      	cmp	r1, #0
    3bd8:	d1fa      	bne.n	3bd0 <quorem+0xa0>
    3bda:	3f01      	subs	r7, #1
    3bdc:	e7f4      	b.n	3bc8 <quorem+0x98>
    3bde:	1c28      	adds	r0, r5, #0
    3be0:	9906      	ldr	r1, [sp, #24]
    3be2:	f001 fa05 	bl	4ff0 <__mcmp>
    3be6:	2800      	cmp	r0, #0
    3be8:	db2a      	blt.n	3c40 <quorem+0x110>
    3bea:	9c02      	ldr	r4, [sp, #8]
    3bec:	9a03      	ldr	r2, [sp, #12]
    3bee:	3401      	adds	r4, #1
    3bf0:	9b04      	ldr	r3, [sp, #16]
    3bf2:	9402      	str	r4, [sp, #8]
    3bf4:	2400      	movs	r4, #0
    3bf6:	6811      	ldr	r1, [r2, #0]
    3bf8:	cb40      	ldmia	r3!, {r6}
    3bfa:	b288      	uxth	r0, r1
    3bfc:	1900      	adds	r0, r0, r4
    3bfe:	6814      	ldr	r4, [r2, #0]
    3c00:	b2b1      	uxth	r1, r6
    3c02:	1a40      	subs	r0, r0, r1
    3c04:	0c36      	lsrs	r6, r6, #16
    3c06:	0c21      	lsrs	r1, r4, #16
    3c08:	1b89      	subs	r1, r1, r6
    3c0a:	1404      	asrs	r4, r0, #16
    3c0c:	1909      	adds	r1, r1, r4
    3c0e:	140c      	asrs	r4, r1, #16
    3c10:	b280      	uxth	r0, r0
    3c12:	0409      	lsls	r1, r1, #16
    3c14:	9e05      	ldr	r6, [sp, #20]
    3c16:	4301      	orrs	r1, r0
    3c18:	c202      	stmia	r2!, {r1}
    3c1a:	429e      	cmp	r6, r3
    3c1c:	d2eb      	bcs.n	3bf6 <quorem+0xc6>
    3c1e:	9c03      	ldr	r4, [sp, #12]
    3c20:	00bb      	lsls	r3, r7, #2
    3c22:	18e3      	adds	r3, r4, r3
    3c24:	681e      	ldr	r6, [r3, #0]
    3c26:	2e00      	cmp	r6, #0
    3c28:	d10a      	bne.n	3c40 <quorem+0x110>
    3c2a:	9c03      	ldr	r4, [sp, #12]
    3c2c:	3b04      	subs	r3, #4
    3c2e:	42a3      	cmp	r3, r4
    3c30:	d801      	bhi.n	3c36 <quorem+0x106>
    3c32:	612f      	str	r7, [r5, #16]
    3c34:	e004      	b.n	3c40 <quorem+0x110>
    3c36:	681e      	ldr	r6, [r3, #0]
    3c38:	2e00      	cmp	r6, #0
    3c3a:	d1fa      	bne.n	3c32 <quorem+0x102>
    3c3c:	3f01      	subs	r7, #1
    3c3e:	e7f4      	b.n	3c2a <quorem+0xfa>
    3c40:	9e02      	ldr	r6, [sp, #8]
    3c42:	1c30      	adds	r0, r6, #0
    3c44:	b009      	add	sp, #36	; 0x24
    3c46:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003c48 <_dtoa_r>:
    3c48:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c4a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    3c4c:	b09b      	sub	sp, #108	; 0x6c
    3c4e:	9007      	str	r0, [sp, #28]
    3c50:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    3c52:	9204      	str	r2, [sp, #16]
    3c54:	9305      	str	r3, [sp, #20]
    3c56:	2c00      	cmp	r4, #0
    3c58:	d108      	bne.n	3c6c <_dtoa_r+0x24>
    3c5a:	2010      	movs	r0, #16
    3c5c:	f000 ff9e 	bl	4b9c <malloc>
    3c60:	9907      	ldr	r1, [sp, #28]
    3c62:	6248      	str	r0, [r1, #36]	; 0x24
    3c64:	6044      	str	r4, [r0, #4]
    3c66:	6084      	str	r4, [r0, #8]
    3c68:	6004      	str	r4, [r0, #0]
    3c6a:	60c4      	str	r4, [r0, #12]
    3c6c:	9c07      	ldr	r4, [sp, #28]
    3c6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3c70:	6819      	ldr	r1, [r3, #0]
    3c72:	2900      	cmp	r1, #0
    3c74:	d00a      	beq.n	3c8c <_dtoa_r+0x44>
    3c76:	685b      	ldr	r3, [r3, #4]
    3c78:	2201      	movs	r2, #1
    3c7a:	409a      	lsls	r2, r3
    3c7c:	604b      	str	r3, [r1, #4]
    3c7e:	608a      	str	r2, [r1, #8]
    3c80:	1c20      	adds	r0, r4, #0
    3c82:	f000 ffd8 	bl	4c36 <_Bfree>
    3c86:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3c88:	2200      	movs	r2, #0
    3c8a:	601a      	str	r2, [r3, #0]
    3c8c:	9805      	ldr	r0, [sp, #20]
    3c8e:	2800      	cmp	r0, #0
    3c90:	da05      	bge.n	3c9e <_dtoa_r+0x56>
    3c92:	2301      	movs	r3, #1
    3c94:	602b      	str	r3, [r5, #0]
    3c96:	0043      	lsls	r3, r0, #1
    3c98:	085b      	lsrs	r3, r3, #1
    3c9a:	9305      	str	r3, [sp, #20]
    3c9c:	e001      	b.n	3ca2 <_dtoa_r+0x5a>
    3c9e:	2300      	movs	r3, #0
    3ca0:	602b      	str	r3, [r5, #0]
    3ca2:	9e05      	ldr	r6, [sp, #20]
    3ca4:	4bbe      	ldr	r3, [pc, #760]	; (3fa0 <_dtoa_r+0x358>)
    3ca6:	1c32      	adds	r2, r6, #0
    3ca8:	401a      	ands	r2, r3
    3caa:	429a      	cmp	r2, r3
    3cac:	d118      	bne.n	3ce0 <_dtoa_r+0x98>
    3cae:	4bbd      	ldr	r3, [pc, #756]	; (3fa4 <_dtoa_r+0x35c>)
    3cb0:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3cb2:	9d04      	ldr	r5, [sp, #16]
    3cb4:	6023      	str	r3, [r4, #0]
    3cb6:	2d00      	cmp	r5, #0
    3cb8:	d101      	bne.n	3cbe <_dtoa_r+0x76>
    3cba:	0336      	lsls	r6, r6, #12
    3cbc:	d001      	beq.n	3cc2 <_dtoa_r+0x7a>
    3cbe:	48ba      	ldr	r0, [pc, #744]	; (3fa8 <_dtoa_r+0x360>)
    3cc0:	e000      	b.n	3cc4 <_dtoa_r+0x7c>
    3cc2:	48ba      	ldr	r0, [pc, #744]	; (3fac <_dtoa_r+0x364>)
    3cc4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    3cc6:	2c00      	cmp	r4, #0
    3cc8:	d101      	bne.n	3cce <_dtoa_r+0x86>
    3cca:	f000 fd93 	bl	47f4 <_dtoa_r+0xbac>
    3cce:	78c2      	ldrb	r2, [r0, #3]
    3cd0:	1cc3      	adds	r3, r0, #3
    3cd2:	2a00      	cmp	r2, #0
    3cd4:	d000      	beq.n	3cd8 <_dtoa_r+0x90>
    3cd6:	3305      	adds	r3, #5
    3cd8:	9d24      	ldr	r5, [sp, #144]	; 0x90
    3cda:	602b      	str	r3, [r5, #0]
    3cdc:	f000 fd8a 	bl	47f4 <_dtoa_r+0xbac>
    3ce0:	9c04      	ldr	r4, [sp, #16]
    3ce2:	9d05      	ldr	r5, [sp, #20]
    3ce4:	4ba5      	ldr	r3, [pc, #660]	; (3f7c <_dtoa_r+0x334>)
    3ce6:	4aa4      	ldr	r2, [pc, #656]	; (3f78 <_dtoa_r+0x330>)
    3ce8:	1c20      	adds	r0, r4, #0
    3cea:	1c29      	adds	r1, r5, #0
    3cec:	f001 fcd0 	bl	5690 <__aeabi_dcmpeq>
    3cf0:	1e07      	subs	r7, r0, #0
    3cf2:	d00c      	beq.n	3d0e <_dtoa_r+0xc6>
    3cf4:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3cf6:	9d24      	ldr	r5, [sp, #144]	; 0x90
    3cf8:	2301      	movs	r3, #1
    3cfa:	6023      	str	r3, [r4, #0]
    3cfc:	2d00      	cmp	r5, #0
    3cfe:	d101      	bne.n	3d04 <_dtoa_r+0xbc>
    3d00:	f000 fd75 	bl	47ee <_dtoa_r+0xba6>
    3d04:	48aa      	ldr	r0, [pc, #680]	; (3fb0 <_dtoa_r+0x368>)
    3d06:	6028      	str	r0, [r5, #0]
    3d08:	3801      	subs	r0, #1
    3d0a:	f000 fd73 	bl	47f4 <_dtoa_r+0xbac>
    3d0e:	ab19      	add	r3, sp, #100	; 0x64
    3d10:	9300      	str	r3, [sp, #0]
    3d12:	ab18      	add	r3, sp, #96	; 0x60
    3d14:	9301      	str	r3, [sp, #4]
    3d16:	9807      	ldr	r0, [sp, #28]
    3d18:	1c2b      	adds	r3, r5, #0
    3d1a:	1c22      	adds	r2, r4, #0
    3d1c:	f001 f9ea 	bl	50f4 <__d2b>
    3d20:	0073      	lsls	r3, r6, #1
    3d22:	900a      	str	r0, [sp, #40]	; 0x28
    3d24:	0d5b      	lsrs	r3, r3, #21
    3d26:	d009      	beq.n	3d3c <_dtoa_r+0xf4>
    3d28:	1c20      	adds	r0, r4, #0
    3d2a:	4ca2      	ldr	r4, [pc, #648]	; (3fb4 <_dtoa_r+0x36c>)
    3d2c:	032a      	lsls	r2, r5, #12
    3d2e:	0b12      	lsrs	r2, r2, #12
    3d30:	1c21      	adds	r1, r4, #0
    3d32:	4311      	orrs	r1, r2
    3d34:	4aa0      	ldr	r2, [pc, #640]	; (3fb8 <_dtoa_r+0x370>)
    3d36:	9716      	str	r7, [sp, #88]	; 0x58
    3d38:	189e      	adds	r6, r3, r2
    3d3a:	e01b      	b.n	3d74 <_dtoa_r+0x12c>
    3d3c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    3d3e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    3d40:	191d      	adds	r5, r3, r4
    3d42:	4b9e      	ldr	r3, [pc, #632]	; (3fbc <_dtoa_r+0x374>)
    3d44:	429d      	cmp	r5, r3
    3d46:	db09      	blt.n	3d5c <_dtoa_r+0x114>
    3d48:	499d      	ldr	r1, [pc, #628]	; (3fc0 <_dtoa_r+0x378>)
    3d4a:	9a04      	ldr	r2, [sp, #16]
    3d4c:	4b9d      	ldr	r3, [pc, #628]	; (3fc4 <_dtoa_r+0x37c>)
    3d4e:	1868      	adds	r0, r5, r1
    3d50:	40c2      	lsrs	r2, r0
    3d52:	1b5b      	subs	r3, r3, r5
    3d54:	1c10      	adds	r0, r2, #0
    3d56:	409e      	lsls	r6, r3
    3d58:	4330      	orrs	r0, r6
    3d5a:	e004      	b.n	3d66 <_dtoa_r+0x11e>
    3d5c:	489a      	ldr	r0, [pc, #616]	; (3fc8 <_dtoa_r+0x380>)
    3d5e:	9b04      	ldr	r3, [sp, #16]
    3d60:	1b40      	subs	r0, r0, r5
    3d62:	4083      	lsls	r3, r0
    3d64:	1c18      	adds	r0, r3, #0
    3d66:	f003 faa5 	bl	72b4 <__aeabi_ui2d>
    3d6a:	4c98      	ldr	r4, [pc, #608]	; (3fcc <_dtoa_r+0x384>)
    3d6c:	1e6e      	subs	r6, r5, #1
    3d6e:	2501      	movs	r5, #1
    3d70:	1909      	adds	r1, r1, r4
    3d72:	9516      	str	r5, [sp, #88]	; 0x58
    3d74:	4a82      	ldr	r2, [pc, #520]	; (3f80 <_dtoa_r+0x338>)
    3d76:	4b83      	ldr	r3, [pc, #524]	; (3f84 <_dtoa_r+0x33c>)
    3d78:	f002 fef6 	bl	6b68 <__aeabi_dsub>
    3d7c:	4a82      	ldr	r2, [pc, #520]	; (3f88 <_dtoa_r+0x340>)
    3d7e:	4b83      	ldr	r3, [pc, #524]	; (3f8c <_dtoa_r+0x344>)
    3d80:	f002 fc62 	bl	6648 <__aeabi_dmul>
    3d84:	4a82      	ldr	r2, [pc, #520]	; (3f90 <_dtoa_r+0x348>)
    3d86:	4b83      	ldr	r3, [pc, #524]	; (3f94 <_dtoa_r+0x34c>)
    3d88:	f001 fcd2 	bl	5730 <__aeabi_dadd>
    3d8c:	1c04      	adds	r4, r0, #0
    3d8e:	1c30      	adds	r0, r6, #0
    3d90:	1c0d      	adds	r5, r1, #0
    3d92:	f003 fa51 	bl	7238 <__aeabi_i2d>
    3d96:	4a80      	ldr	r2, [pc, #512]	; (3f98 <_dtoa_r+0x350>)
    3d98:	4b80      	ldr	r3, [pc, #512]	; (3f9c <_dtoa_r+0x354>)
    3d9a:	f002 fc55 	bl	6648 <__aeabi_dmul>
    3d9e:	1c02      	adds	r2, r0, #0
    3da0:	1c0b      	adds	r3, r1, #0
    3da2:	1c20      	adds	r0, r4, #0
    3da4:	1c29      	adds	r1, r5, #0
    3da6:	f001 fcc3 	bl	5730 <__aeabi_dadd>
    3daa:	1c04      	adds	r4, r0, #0
    3dac:	1c0d      	adds	r5, r1, #0
    3dae:	f003 fa0f 	bl	71d0 <__aeabi_d2iz>
    3db2:	4b72      	ldr	r3, [pc, #456]	; (3f7c <_dtoa_r+0x334>)
    3db4:	4a70      	ldr	r2, [pc, #448]	; (3f78 <_dtoa_r+0x330>)
    3db6:	9006      	str	r0, [sp, #24]
    3db8:	1c29      	adds	r1, r5, #0
    3dba:	1c20      	adds	r0, r4, #0
    3dbc:	f001 fc6e 	bl	569c <__aeabi_dcmplt>
    3dc0:	2800      	cmp	r0, #0
    3dc2:	d00d      	beq.n	3de0 <_dtoa_r+0x198>
    3dc4:	9806      	ldr	r0, [sp, #24]
    3dc6:	f003 fa37 	bl	7238 <__aeabi_i2d>
    3dca:	1c0b      	adds	r3, r1, #0
    3dcc:	1c02      	adds	r2, r0, #0
    3dce:	1c29      	adds	r1, r5, #0
    3dd0:	1c20      	adds	r0, r4, #0
    3dd2:	f001 fc5d 	bl	5690 <__aeabi_dcmpeq>
    3dd6:	9c06      	ldr	r4, [sp, #24]
    3dd8:	4243      	negs	r3, r0
    3dda:	4143      	adcs	r3, r0
    3ddc:	1ae4      	subs	r4, r4, r3
    3dde:	9406      	str	r4, [sp, #24]
    3de0:	9c06      	ldr	r4, [sp, #24]
    3de2:	2501      	movs	r5, #1
    3de4:	9513      	str	r5, [sp, #76]	; 0x4c
    3de6:	2c16      	cmp	r4, #22
    3de8:	d810      	bhi.n	3e0c <_dtoa_r+0x1c4>
    3dea:	4a79      	ldr	r2, [pc, #484]	; (3fd0 <_dtoa_r+0x388>)
    3dec:	00e3      	lsls	r3, r4, #3
    3dee:	18d3      	adds	r3, r2, r3
    3df0:	6818      	ldr	r0, [r3, #0]
    3df2:	6859      	ldr	r1, [r3, #4]
    3df4:	9a04      	ldr	r2, [sp, #16]
    3df6:	9b05      	ldr	r3, [sp, #20]
    3df8:	f001 fc64 	bl	56c4 <__aeabi_dcmpgt>
    3dfc:	2800      	cmp	r0, #0
    3dfe:	d004      	beq.n	3e0a <_dtoa_r+0x1c2>
    3e00:	3c01      	subs	r4, #1
    3e02:	2500      	movs	r5, #0
    3e04:	9406      	str	r4, [sp, #24]
    3e06:	9513      	str	r5, [sp, #76]	; 0x4c
    3e08:	e000      	b.n	3e0c <_dtoa_r+0x1c4>
    3e0a:	9013      	str	r0, [sp, #76]	; 0x4c
    3e0c:	9818      	ldr	r0, [sp, #96]	; 0x60
    3e0e:	2400      	movs	r4, #0
    3e10:	1b86      	subs	r6, r0, r6
    3e12:	1c35      	adds	r5, r6, #0
    3e14:	9402      	str	r4, [sp, #8]
    3e16:	3d01      	subs	r5, #1
    3e18:	9509      	str	r5, [sp, #36]	; 0x24
    3e1a:	d504      	bpl.n	3e26 <_dtoa_r+0x1de>
    3e1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    3e1e:	2500      	movs	r5, #0
    3e20:	4264      	negs	r4, r4
    3e22:	9402      	str	r4, [sp, #8]
    3e24:	9509      	str	r5, [sp, #36]	; 0x24
    3e26:	9c06      	ldr	r4, [sp, #24]
    3e28:	2c00      	cmp	r4, #0
    3e2a:	db06      	blt.n	3e3a <_dtoa_r+0x1f2>
    3e2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3e2e:	9412      	str	r4, [sp, #72]	; 0x48
    3e30:	192d      	adds	r5, r5, r4
    3e32:	2400      	movs	r4, #0
    3e34:	9509      	str	r5, [sp, #36]	; 0x24
    3e36:	940d      	str	r4, [sp, #52]	; 0x34
    3e38:	e007      	b.n	3e4a <_dtoa_r+0x202>
    3e3a:	9c06      	ldr	r4, [sp, #24]
    3e3c:	9d02      	ldr	r5, [sp, #8]
    3e3e:	1b2d      	subs	r5, r5, r4
    3e40:	9502      	str	r5, [sp, #8]
    3e42:	4265      	negs	r5, r4
    3e44:	2400      	movs	r4, #0
    3e46:	950d      	str	r5, [sp, #52]	; 0x34
    3e48:	9412      	str	r4, [sp, #72]	; 0x48
    3e4a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    3e4c:	2401      	movs	r4, #1
    3e4e:	2d09      	cmp	r5, #9
    3e50:	d824      	bhi.n	3e9c <_dtoa_r+0x254>
    3e52:	2d05      	cmp	r5, #5
    3e54:	dd02      	ble.n	3e5c <_dtoa_r+0x214>
    3e56:	3d04      	subs	r5, #4
    3e58:	9520      	str	r5, [sp, #128]	; 0x80
    3e5a:	2400      	movs	r4, #0
    3e5c:	9820      	ldr	r0, [sp, #128]	; 0x80
    3e5e:	3802      	subs	r0, #2
    3e60:	2803      	cmp	r0, #3
    3e62:	d823      	bhi.n	3eac <_dtoa_r+0x264>
    3e64:	f001 fb4a 	bl	54fc <__gnu_thumb1_case_uqi>
    3e68:	04020e06 	.word	0x04020e06
    3e6c:	2501      	movs	r5, #1
    3e6e:	e002      	b.n	3e76 <_dtoa_r+0x22e>
    3e70:	2501      	movs	r5, #1
    3e72:	e008      	b.n	3e86 <_dtoa_r+0x23e>
    3e74:	2500      	movs	r5, #0
    3e76:	9510      	str	r5, [sp, #64]	; 0x40
    3e78:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3e7a:	2d00      	cmp	r5, #0
    3e7c:	dd1f      	ble.n	3ebe <_dtoa_r+0x276>
    3e7e:	950c      	str	r5, [sp, #48]	; 0x30
    3e80:	9508      	str	r5, [sp, #32]
    3e82:	e009      	b.n	3e98 <_dtoa_r+0x250>
    3e84:	2500      	movs	r5, #0
    3e86:	9510      	str	r5, [sp, #64]	; 0x40
    3e88:	9806      	ldr	r0, [sp, #24]
    3e8a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3e8c:	182d      	adds	r5, r5, r0
    3e8e:	950c      	str	r5, [sp, #48]	; 0x30
    3e90:	3501      	adds	r5, #1
    3e92:	9508      	str	r5, [sp, #32]
    3e94:	2d00      	cmp	r5, #0
    3e96:	dd18      	ble.n	3eca <_dtoa_r+0x282>
    3e98:	1c2b      	adds	r3, r5, #0
    3e9a:	e017      	b.n	3ecc <_dtoa_r+0x284>
    3e9c:	4263      	negs	r3, r4
    3e9e:	2500      	movs	r5, #0
    3ea0:	930c      	str	r3, [sp, #48]	; 0x30
    3ea2:	9308      	str	r3, [sp, #32]
    3ea4:	9520      	str	r5, [sp, #128]	; 0x80
    3ea6:	9410      	str	r4, [sp, #64]	; 0x40
    3ea8:	2312      	movs	r3, #18
    3eaa:	e006      	b.n	3eba <_dtoa_r+0x272>
    3eac:	2501      	movs	r5, #1
    3eae:	426b      	negs	r3, r5
    3eb0:	9510      	str	r5, [sp, #64]	; 0x40
    3eb2:	930c      	str	r3, [sp, #48]	; 0x30
    3eb4:	9308      	str	r3, [sp, #32]
    3eb6:	2500      	movs	r5, #0
    3eb8:	2312      	movs	r3, #18
    3eba:	9521      	str	r5, [sp, #132]	; 0x84
    3ebc:	e006      	b.n	3ecc <_dtoa_r+0x284>
    3ebe:	2501      	movs	r5, #1
    3ec0:	950c      	str	r5, [sp, #48]	; 0x30
    3ec2:	9508      	str	r5, [sp, #32]
    3ec4:	1c2b      	adds	r3, r5, #0
    3ec6:	9521      	str	r5, [sp, #132]	; 0x84
    3ec8:	e000      	b.n	3ecc <_dtoa_r+0x284>
    3eca:	2301      	movs	r3, #1
    3ecc:	9807      	ldr	r0, [sp, #28]
    3ece:	2200      	movs	r2, #0
    3ed0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    3ed2:	606a      	str	r2, [r5, #4]
    3ed4:	2204      	movs	r2, #4
    3ed6:	1c10      	adds	r0, r2, #0
    3ed8:	3014      	adds	r0, #20
    3eda:	6869      	ldr	r1, [r5, #4]
    3edc:	4298      	cmp	r0, r3
    3ede:	d803      	bhi.n	3ee8 <_dtoa_r+0x2a0>
    3ee0:	3101      	adds	r1, #1
    3ee2:	6069      	str	r1, [r5, #4]
    3ee4:	0052      	lsls	r2, r2, #1
    3ee6:	e7f6      	b.n	3ed6 <_dtoa_r+0x28e>
    3ee8:	9807      	ldr	r0, [sp, #28]
    3eea:	f000 fe6c 	bl	4bc6 <_Balloc>
    3eee:	6028      	str	r0, [r5, #0]
    3ef0:	9d07      	ldr	r5, [sp, #28]
    3ef2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3ef4:	9d08      	ldr	r5, [sp, #32]
    3ef6:	681b      	ldr	r3, [r3, #0]
    3ef8:	930b      	str	r3, [sp, #44]	; 0x2c
    3efa:	2d0e      	cmp	r5, #14
    3efc:	d900      	bls.n	3f00 <_dtoa_r+0x2b8>
    3efe:	e187      	b.n	4210 <_dtoa_r+0x5c8>
    3f00:	2c00      	cmp	r4, #0
    3f02:	d100      	bne.n	3f06 <_dtoa_r+0x2be>
    3f04:	e184      	b.n	4210 <_dtoa_r+0x5c8>
    3f06:	9c04      	ldr	r4, [sp, #16]
    3f08:	9d05      	ldr	r5, [sp, #20]
    3f0a:	9414      	str	r4, [sp, #80]	; 0x50
    3f0c:	9515      	str	r5, [sp, #84]	; 0x54
    3f0e:	9d06      	ldr	r5, [sp, #24]
    3f10:	2d00      	cmp	r5, #0
    3f12:	dd61      	ble.n	3fd8 <_dtoa_r+0x390>
    3f14:	1c2a      	adds	r2, r5, #0
    3f16:	230f      	movs	r3, #15
    3f18:	401a      	ands	r2, r3
    3f1a:	492d      	ldr	r1, [pc, #180]	; (3fd0 <_dtoa_r+0x388>)
    3f1c:	00d2      	lsls	r2, r2, #3
    3f1e:	188a      	adds	r2, r1, r2
    3f20:	6814      	ldr	r4, [r2, #0]
    3f22:	6855      	ldr	r5, [r2, #4]
    3f24:	940e      	str	r4, [sp, #56]	; 0x38
    3f26:	950f      	str	r5, [sp, #60]	; 0x3c
    3f28:	9d06      	ldr	r5, [sp, #24]
    3f2a:	4c2a      	ldr	r4, [pc, #168]	; (3fd4 <_dtoa_r+0x38c>)
    3f2c:	112f      	asrs	r7, r5, #4
    3f2e:	2502      	movs	r5, #2
    3f30:	06f8      	lsls	r0, r7, #27
    3f32:	d517      	bpl.n	3f64 <_dtoa_r+0x31c>
    3f34:	401f      	ands	r7, r3
    3f36:	9814      	ldr	r0, [sp, #80]	; 0x50
    3f38:	9915      	ldr	r1, [sp, #84]	; 0x54
    3f3a:	6a22      	ldr	r2, [r4, #32]
    3f3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3f3e:	f001 ff19 	bl	5d74 <__aeabi_ddiv>
    3f42:	2503      	movs	r5, #3
    3f44:	9004      	str	r0, [sp, #16]
    3f46:	9105      	str	r1, [sp, #20]
    3f48:	e00c      	b.n	3f64 <_dtoa_r+0x31c>
    3f4a:	07f9      	lsls	r1, r7, #31
    3f4c:	d508      	bpl.n	3f60 <_dtoa_r+0x318>
    3f4e:	980e      	ldr	r0, [sp, #56]	; 0x38
    3f50:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3f52:	6822      	ldr	r2, [r4, #0]
    3f54:	6863      	ldr	r3, [r4, #4]
    3f56:	f002 fb77 	bl	6648 <__aeabi_dmul>
    3f5a:	900e      	str	r0, [sp, #56]	; 0x38
    3f5c:	910f      	str	r1, [sp, #60]	; 0x3c
    3f5e:	3501      	adds	r5, #1
    3f60:	107f      	asrs	r7, r7, #1
    3f62:	3408      	adds	r4, #8
    3f64:	2f00      	cmp	r7, #0
    3f66:	d1f0      	bne.n	3f4a <_dtoa_r+0x302>
    3f68:	9804      	ldr	r0, [sp, #16]
    3f6a:	9905      	ldr	r1, [sp, #20]
    3f6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3f6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3f70:	f001 ff00 	bl	5d74 <__aeabi_ddiv>
    3f74:	e04e      	b.n	4014 <_dtoa_r+0x3cc>
    3f76:	46c0      	nop			; (mov r8, r8)
	...
    3f84:	3ff80000 	.word	0x3ff80000
    3f88:	636f4361 	.word	0x636f4361
    3f8c:	3fd287a7 	.word	0x3fd287a7
    3f90:	8b60c8b3 	.word	0x8b60c8b3
    3f94:	3fc68a28 	.word	0x3fc68a28
    3f98:	509f79fb 	.word	0x509f79fb
    3f9c:	3fd34413 	.word	0x3fd34413
    3fa0:	7ff00000 	.word	0x7ff00000
    3fa4:	0000270f 	.word	0x0000270f
    3fa8:	00008c7e 	.word	0x00008c7e
    3fac:	00008c75 	.word	0x00008c75
    3fb0:	00008c52 	.word	0x00008c52
    3fb4:	3ff00000 	.word	0x3ff00000
    3fb8:	fffffc01 	.word	0xfffffc01
    3fbc:	fffffbef 	.word	0xfffffbef
    3fc0:	00000412 	.word	0x00000412
    3fc4:	fffffc0e 	.word	0xfffffc0e
    3fc8:	fffffbee 	.word	0xfffffbee
    3fcc:	fe100000 	.word	0xfe100000
    3fd0:	00008cf0 	.word	0x00008cf0
    3fd4:	00008db8 	.word	0x00008db8
    3fd8:	9c06      	ldr	r4, [sp, #24]
    3fda:	2502      	movs	r5, #2
    3fdc:	4267      	negs	r7, r4
    3fde:	2f00      	cmp	r7, #0
    3fe0:	d01a      	beq.n	4018 <_dtoa_r+0x3d0>
    3fe2:	230f      	movs	r3, #15
    3fe4:	403b      	ands	r3, r7
    3fe6:	4acc      	ldr	r2, [pc, #816]	; (4318 <_dtoa_r+0x6d0>)
    3fe8:	00db      	lsls	r3, r3, #3
    3fea:	18d3      	adds	r3, r2, r3
    3fec:	9814      	ldr	r0, [sp, #80]	; 0x50
    3fee:	9915      	ldr	r1, [sp, #84]	; 0x54
    3ff0:	681a      	ldr	r2, [r3, #0]
    3ff2:	685b      	ldr	r3, [r3, #4]
    3ff4:	f002 fb28 	bl	6648 <__aeabi_dmul>
    3ff8:	4ec8      	ldr	r6, [pc, #800]	; (431c <_dtoa_r+0x6d4>)
    3ffa:	113f      	asrs	r7, r7, #4
    3ffc:	2f00      	cmp	r7, #0
    3ffe:	d009      	beq.n	4014 <_dtoa_r+0x3cc>
    4000:	07fa      	lsls	r2, r7, #31
    4002:	d504      	bpl.n	400e <_dtoa_r+0x3c6>
    4004:	6832      	ldr	r2, [r6, #0]
    4006:	6873      	ldr	r3, [r6, #4]
    4008:	3501      	adds	r5, #1
    400a:	f002 fb1d 	bl	6648 <__aeabi_dmul>
    400e:	107f      	asrs	r7, r7, #1
    4010:	3608      	adds	r6, #8
    4012:	e7f3      	b.n	3ffc <_dtoa_r+0x3b4>
    4014:	9004      	str	r0, [sp, #16]
    4016:	9105      	str	r1, [sp, #20]
    4018:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    401a:	2c00      	cmp	r4, #0
    401c:	d01e      	beq.n	405c <_dtoa_r+0x414>
    401e:	9e04      	ldr	r6, [sp, #16]
    4020:	9f05      	ldr	r7, [sp, #20]
    4022:	4bb4      	ldr	r3, [pc, #720]	; (42f4 <_dtoa_r+0x6ac>)
    4024:	4ab2      	ldr	r2, [pc, #712]	; (42f0 <_dtoa_r+0x6a8>)
    4026:	1c30      	adds	r0, r6, #0
    4028:	1c39      	adds	r1, r7, #0
    402a:	f001 fb37 	bl	569c <__aeabi_dcmplt>
    402e:	2800      	cmp	r0, #0
    4030:	d014      	beq.n	405c <_dtoa_r+0x414>
    4032:	9c08      	ldr	r4, [sp, #32]
    4034:	2c00      	cmp	r4, #0
    4036:	d011      	beq.n	405c <_dtoa_r+0x414>
    4038:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    403a:	2c00      	cmp	r4, #0
    403c:	dc00      	bgt.n	4040 <_dtoa_r+0x3f8>
    403e:	e0e3      	b.n	4208 <_dtoa_r+0x5c0>
    4040:	9c06      	ldr	r4, [sp, #24]
    4042:	1c30      	adds	r0, r6, #0
    4044:	3c01      	subs	r4, #1
    4046:	1c39      	adds	r1, r7, #0
    4048:	4aab      	ldr	r2, [pc, #684]	; (42f8 <_dtoa_r+0x6b0>)
    404a:	4bac      	ldr	r3, [pc, #688]	; (42fc <_dtoa_r+0x6b4>)
    404c:	9411      	str	r4, [sp, #68]	; 0x44
    404e:	f002 fafb 	bl	6648 <__aeabi_dmul>
    4052:	3501      	adds	r5, #1
    4054:	9004      	str	r0, [sp, #16]
    4056:	9105      	str	r1, [sp, #20]
    4058:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    405a:	e002      	b.n	4062 <_dtoa_r+0x41a>
    405c:	9c06      	ldr	r4, [sp, #24]
    405e:	9411      	str	r4, [sp, #68]	; 0x44
    4060:	9c08      	ldr	r4, [sp, #32]
    4062:	1c28      	adds	r0, r5, #0
    4064:	9e04      	ldr	r6, [sp, #16]
    4066:	9f05      	ldr	r7, [sp, #20]
    4068:	940e      	str	r4, [sp, #56]	; 0x38
    406a:	f003 f8e5 	bl	7238 <__aeabi_i2d>
    406e:	1c32      	adds	r2, r6, #0
    4070:	1c3b      	adds	r3, r7, #0
    4072:	f002 fae9 	bl	6648 <__aeabi_dmul>
    4076:	4aa2      	ldr	r2, [pc, #648]	; (4300 <_dtoa_r+0x6b8>)
    4078:	4ba2      	ldr	r3, [pc, #648]	; (4304 <_dtoa_r+0x6bc>)
    407a:	f001 fb59 	bl	5730 <__aeabi_dadd>
    407e:	1c04      	adds	r4, r0, #0
    4080:	48a7      	ldr	r0, [pc, #668]	; (4320 <_dtoa_r+0x6d8>)
    4082:	1808      	adds	r0, r1, r0
    4084:	990e      	ldr	r1, [sp, #56]	; 0x38
    4086:	9004      	str	r0, [sp, #16]
    4088:	1c05      	adds	r5, r0, #0
    408a:	2900      	cmp	r1, #0
    408c:	d11b      	bne.n	40c6 <_dtoa_r+0x47e>
    408e:	4a9e      	ldr	r2, [pc, #632]	; (4308 <_dtoa_r+0x6c0>)
    4090:	4b9e      	ldr	r3, [pc, #632]	; (430c <_dtoa_r+0x6c4>)
    4092:	1c30      	adds	r0, r6, #0
    4094:	1c39      	adds	r1, r7, #0
    4096:	f002 fd67 	bl	6b68 <__aeabi_dsub>
    409a:	1c22      	adds	r2, r4, #0
    409c:	9b04      	ldr	r3, [sp, #16]
    409e:	1c06      	adds	r6, r0, #0
    40a0:	1c0f      	adds	r7, r1, #0
    40a2:	f001 fb0f 	bl	56c4 <__aeabi_dcmpgt>
    40a6:	2800      	cmp	r0, #0
    40a8:	d000      	beq.n	40ac <_dtoa_r+0x464>
    40aa:	e25c      	b.n	4566 <_dtoa_r+0x91e>
    40ac:	1c22      	adds	r2, r4, #0
    40ae:	2580      	movs	r5, #128	; 0x80
    40b0:	9c04      	ldr	r4, [sp, #16]
    40b2:	062d      	lsls	r5, r5, #24
    40b4:	1c30      	adds	r0, r6, #0
    40b6:	1c39      	adds	r1, r7, #0
    40b8:	1963      	adds	r3, r4, r5
    40ba:	f001 faef 	bl	569c <__aeabi_dcmplt>
    40be:	2800      	cmp	r0, #0
    40c0:	d000      	beq.n	40c4 <_dtoa_r+0x47c>
    40c2:	e247      	b.n	4554 <_dtoa_r+0x90c>
    40c4:	e0a0      	b.n	4208 <_dtoa_r+0x5c0>
    40c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    40c8:	4b93      	ldr	r3, [pc, #588]	; (4318 <_dtoa_r+0x6d0>)
    40ca:	3a01      	subs	r2, #1
    40cc:	9810      	ldr	r0, [sp, #64]	; 0x40
    40ce:	00d2      	lsls	r2, r2, #3
    40d0:	189b      	adds	r3, r3, r2
    40d2:	2800      	cmp	r0, #0
    40d4:	d049      	beq.n	416a <_dtoa_r+0x522>
    40d6:	681a      	ldr	r2, [r3, #0]
    40d8:	685b      	ldr	r3, [r3, #4]
    40da:	488d      	ldr	r0, [pc, #564]	; (4310 <_dtoa_r+0x6c8>)
    40dc:	498d      	ldr	r1, [pc, #564]	; (4314 <_dtoa_r+0x6cc>)
    40de:	f001 fe49 	bl	5d74 <__aeabi_ddiv>
    40e2:	1c2b      	adds	r3, r5, #0
    40e4:	1c22      	adds	r2, r4, #0
    40e6:	f002 fd3f 	bl	6b68 <__aeabi_dsub>
    40ea:	9004      	str	r0, [sp, #16]
    40ec:	9105      	str	r1, [sp, #20]
    40ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    40f0:	1c39      	adds	r1, r7, #0
    40f2:	1c30      	adds	r0, r6, #0
    40f4:	f003 f86c 	bl	71d0 <__aeabi_d2iz>
    40f8:	1c04      	adds	r4, r0, #0
    40fa:	f003 f89d 	bl	7238 <__aeabi_i2d>
    40fe:	1c02      	adds	r2, r0, #0
    4100:	1c0b      	adds	r3, r1, #0
    4102:	1c30      	adds	r0, r6, #0
    4104:	1c39      	adds	r1, r7, #0
    4106:	f002 fd2f 	bl	6b68 <__aeabi_dsub>
    410a:	3501      	adds	r5, #1
    410c:	1e6b      	subs	r3, r5, #1
    410e:	3430      	adds	r4, #48	; 0x30
    4110:	701c      	strb	r4, [r3, #0]
    4112:	9a04      	ldr	r2, [sp, #16]
    4114:	9b05      	ldr	r3, [sp, #20]
    4116:	1c06      	adds	r6, r0, #0
    4118:	1c0f      	adds	r7, r1, #0
    411a:	f001 fabf 	bl	569c <__aeabi_dcmplt>
    411e:	2800      	cmp	r0, #0
    4120:	d000      	beq.n	4124 <_dtoa_r+0x4dc>
    4122:	e353      	b.n	47cc <_dtoa_r+0xb84>
    4124:	1c32      	adds	r2, r6, #0
    4126:	1c3b      	adds	r3, r7, #0
    4128:	4972      	ldr	r1, [pc, #456]	; (42f4 <_dtoa_r+0x6ac>)
    412a:	4871      	ldr	r0, [pc, #452]	; (42f0 <_dtoa_r+0x6a8>)
    412c:	f002 fd1c 	bl	6b68 <__aeabi_dsub>
    4130:	9a04      	ldr	r2, [sp, #16]
    4132:	9b05      	ldr	r3, [sp, #20]
    4134:	f001 fab2 	bl	569c <__aeabi_dcmplt>
    4138:	2800      	cmp	r0, #0
    413a:	d000      	beq.n	413e <_dtoa_r+0x4f6>
    413c:	e0cb      	b.n	42d6 <_dtoa_r+0x68e>
    413e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4140:	1b2b      	subs	r3, r5, r4
    4142:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4144:	42a3      	cmp	r3, r4
    4146:	da5f      	bge.n	4208 <_dtoa_r+0x5c0>
    4148:	9804      	ldr	r0, [sp, #16]
    414a:	9905      	ldr	r1, [sp, #20]
    414c:	4a6a      	ldr	r2, [pc, #424]	; (42f8 <_dtoa_r+0x6b0>)
    414e:	4b6b      	ldr	r3, [pc, #428]	; (42fc <_dtoa_r+0x6b4>)
    4150:	f002 fa7a 	bl	6648 <__aeabi_dmul>
    4154:	4a68      	ldr	r2, [pc, #416]	; (42f8 <_dtoa_r+0x6b0>)
    4156:	4b69      	ldr	r3, [pc, #420]	; (42fc <_dtoa_r+0x6b4>)
    4158:	9004      	str	r0, [sp, #16]
    415a:	9105      	str	r1, [sp, #20]
    415c:	1c30      	adds	r0, r6, #0
    415e:	1c39      	adds	r1, r7, #0
    4160:	f002 fa72 	bl	6648 <__aeabi_dmul>
    4164:	1c06      	adds	r6, r0, #0
    4166:	1c0f      	adds	r7, r1, #0
    4168:	e7c2      	b.n	40f0 <_dtoa_r+0x4a8>
    416a:	6818      	ldr	r0, [r3, #0]
    416c:	6859      	ldr	r1, [r3, #4]
    416e:	1c22      	adds	r2, r4, #0
    4170:	1c2b      	adds	r3, r5, #0
    4172:	f002 fa69 	bl	6648 <__aeabi_dmul>
    4176:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4178:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    417a:	9004      	str	r0, [sp, #16]
    417c:	9105      	str	r1, [sp, #20]
    417e:	1965      	adds	r5, r4, r5
    4180:	9517      	str	r5, [sp, #92]	; 0x5c
    4182:	1c39      	adds	r1, r7, #0
    4184:	1c30      	adds	r0, r6, #0
    4186:	f003 f823 	bl	71d0 <__aeabi_d2iz>
    418a:	1c05      	adds	r5, r0, #0
    418c:	f003 f854 	bl	7238 <__aeabi_i2d>
    4190:	1c02      	adds	r2, r0, #0
    4192:	1c0b      	adds	r3, r1, #0
    4194:	1c30      	adds	r0, r6, #0
    4196:	1c39      	adds	r1, r7, #0
    4198:	f002 fce6 	bl	6b68 <__aeabi_dsub>
    419c:	3530      	adds	r5, #48	; 0x30
    419e:	7025      	strb	r5, [r4, #0]
    41a0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    41a2:	3401      	adds	r4, #1
    41a4:	1c06      	adds	r6, r0, #0
    41a6:	1c0f      	adds	r7, r1, #0
    41a8:	42ac      	cmp	r4, r5
    41aa:	d126      	bne.n	41fa <_dtoa_r+0x5b2>
    41ac:	980e      	ldr	r0, [sp, #56]	; 0x38
    41ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    41b0:	4a57      	ldr	r2, [pc, #348]	; (4310 <_dtoa_r+0x6c8>)
    41b2:	4b58      	ldr	r3, [pc, #352]	; (4314 <_dtoa_r+0x6cc>)
    41b4:	1825      	adds	r5, r4, r0
    41b6:	9804      	ldr	r0, [sp, #16]
    41b8:	9905      	ldr	r1, [sp, #20]
    41ba:	f001 fab9 	bl	5730 <__aeabi_dadd>
    41be:	1c02      	adds	r2, r0, #0
    41c0:	1c0b      	adds	r3, r1, #0
    41c2:	1c30      	adds	r0, r6, #0
    41c4:	1c39      	adds	r1, r7, #0
    41c6:	f001 fa7d 	bl	56c4 <__aeabi_dcmpgt>
    41ca:	2800      	cmp	r0, #0
    41cc:	d000      	beq.n	41d0 <_dtoa_r+0x588>
    41ce:	e082      	b.n	42d6 <_dtoa_r+0x68e>
    41d0:	9a04      	ldr	r2, [sp, #16]
    41d2:	9b05      	ldr	r3, [sp, #20]
    41d4:	484e      	ldr	r0, [pc, #312]	; (4310 <_dtoa_r+0x6c8>)
    41d6:	494f      	ldr	r1, [pc, #316]	; (4314 <_dtoa_r+0x6cc>)
    41d8:	f002 fcc6 	bl	6b68 <__aeabi_dsub>
    41dc:	1c02      	adds	r2, r0, #0
    41de:	1c0b      	adds	r3, r1, #0
    41e0:	1c30      	adds	r0, r6, #0
    41e2:	1c39      	adds	r1, r7, #0
    41e4:	f001 fa5a 	bl	569c <__aeabi_dcmplt>
    41e8:	2800      	cmp	r0, #0
    41ea:	d00d      	beq.n	4208 <_dtoa_r+0x5c0>
    41ec:	1e6b      	subs	r3, r5, #1
    41ee:	781a      	ldrb	r2, [r3, #0]
    41f0:	2a30      	cmp	r2, #48	; 0x30
    41f2:	d000      	beq.n	41f6 <_dtoa_r+0x5ae>
    41f4:	e2ea      	b.n	47cc <_dtoa_r+0xb84>
    41f6:	1c1d      	adds	r5, r3, #0
    41f8:	e7f8      	b.n	41ec <_dtoa_r+0x5a4>
    41fa:	4a3f      	ldr	r2, [pc, #252]	; (42f8 <_dtoa_r+0x6b0>)
    41fc:	4b3f      	ldr	r3, [pc, #252]	; (42fc <_dtoa_r+0x6b4>)
    41fe:	f002 fa23 	bl	6648 <__aeabi_dmul>
    4202:	1c06      	adds	r6, r0, #0
    4204:	1c0f      	adds	r7, r1, #0
    4206:	e7bc      	b.n	4182 <_dtoa_r+0x53a>
    4208:	9c14      	ldr	r4, [sp, #80]	; 0x50
    420a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    420c:	9404      	str	r4, [sp, #16]
    420e:	9505      	str	r5, [sp, #20]
    4210:	9b19      	ldr	r3, [sp, #100]	; 0x64
    4212:	2b00      	cmp	r3, #0
    4214:	da00      	bge.n	4218 <_dtoa_r+0x5d0>
    4216:	e09f      	b.n	4358 <_dtoa_r+0x710>
    4218:	9d06      	ldr	r5, [sp, #24]
    421a:	2d0e      	cmp	r5, #14
    421c:	dd00      	ble.n	4220 <_dtoa_r+0x5d8>
    421e:	e09b      	b.n	4358 <_dtoa_r+0x710>
    4220:	4a3d      	ldr	r2, [pc, #244]	; (4318 <_dtoa_r+0x6d0>)
    4222:	00eb      	lsls	r3, r5, #3
    4224:	18d3      	adds	r3, r2, r3
    4226:	681c      	ldr	r4, [r3, #0]
    4228:	685d      	ldr	r5, [r3, #4]
    422a:	9402      	str	r4, [sp, #8]
    422c:	9503      	str	r5, [sp, #12]
    422e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4230:	2d00      	cmp	r5, #0
    4232:	da14      	bge.n	425e <_dtoa_r+0x616>
    4234:	9c08      	ldr	r4, [sp, #32]
    4236:	2c00      	cmp	r4, #0
    4238:	dc11      	bgt.n	425e <_dtoa_r+0x616>
    423a:	d000      	beq.n	423e <_dtoa_r+0x5f6>
    423c:	e18c      	b.n	4558 <_dtoa_r+0x910>
    423e:	4a32      	ldr	r2, [pc, #200]	; (4308 <_dtoa_r+0x6c0>)
    4240:	4b32      	ldr	r3, [pc, #200]	; (430c <_dtoa_r+0x6c4>)
    4242:	9802      	ldr	r0, [sp, #8]
    4244:	9903      	ldr	r1, [sp, #12]
    4246:	f002 f9ff 	bl	6648 <__aeabi_dmul>
    424a:	9a04      	ldr	r2, [sp, #16]
    424c:	9b05      	ldr	r3, [sp, #20]
    424e:	f001 fa43 	bl	56d8 <__aeabi_dcmpge>
    4252:	9f08      	ldr	r7, [sp, #32]
    4254:	1c3e      	adds	r6, r7, #0
    4256:	2800      	cmp	r0, #0
    4258:	d000      	beq.n	425c <_dtoa_r+0x614>
    425a:	e17f      	b.n	455c <_dtoa_r+0x914>
    425c:	e187      	b.n	456e <_dtoa_r+0x926>
    425e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4260:	9e04      	ldr	r6, [sp, #16]
    4262:	9f05      	ldr	r7, [sp, #20]
    4264:	9a02      	ldr	r2, [sp, #8]
    4266:	9b03      	ldr	r3, [sp, #12]
    4268:	1c30      	adds	r0, r6, #0
    426a:	1c39      	adds	r1, r7, #0
    426c:	f001 fd82 	bl	5d74 <__aeabi_ddiv>
    4270:	f002 ffae 	bl	71d0 <__aeabi_d2iz>
    4274:	1c04      	adds	r4, r0, #0
    4276:	f002 ffdf 	bl	7238 <__aeabi_i2d>
    427a:	9a02      	ldr	r2, [sp, #8]
    427c:	9b03      	ldr	r3, [sp, #12]
    427e:	f002 f9e3 	bl	6648 <__aeabi_dmul>
    4282:	1c02      	adds	r2, r0, #0
    4284:	1c0b      	adds	r3, r1, #0
    4286:	1c30      	adds	r0, r6, #0
    4288:	1c39      	adds	r1, r7, #0
    428a:	f002 fc6d 	bl	6b68 <__aeabi_dsub>
    428e:	3501      	adds	r5, #1
    4290:	1c02      	adds	r2, r0, #0
    4292:	1c20      	adds	r0, r4, #0
    4294:	3030      	adds	r0, #48	; 0x30
    4296:	1c0b      	adds	r3, r1, #0
    4298:	1e69      	subs	r1, r5, #1
    429a:	7008      	strb	r0, [r1, #0]
    429c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    429e:	1a29      	subs	r1, r5, r0
    42a0:	9808      	ldr	r0, [sp, #32]
    42a2:	4281      	cmp	r1, r0
    42a4:	d148      	bne.n	4338 <_dtoa_r+0x6f0>
    42a6:	1c10      	adds	r0, r2, #0
    42a8:	1c19      	adds	r1, r3, #0
    42aa:	f001 fa41 	bl	5730 <__aeabi_dadd>
    42ae:	9a02      	ldr	r2, [sp, #8]
    42b0:	9b03      	ldr	r3, [sp, #12]
    42b2:	1c06      	adds	r6, r0, #0
    42b4:	1c0f      	adds	r7, r1, #0
    42b6:	f001 fa05 	bl	56c4 <__aeabi_dcmpgt>
    42ba:	2800      	cmp	r0, #0
    42bc:	d10d      	bne.n	42da <_dtoa_r+0x692>
    42be:	1c30      	adds	r0, r6, #0
    42c0:	1c39      	adds	r1, r7, #0
    42c2:	9a02      	ldr	r2, [sp, #8]
    42c4:	9b03      	ldr	r3, [sp, #12]
    42c6:	f001 f9e3 	bl	5690 <__aeabi_dcmpeq>
    42ca:	2800      	cmp	r0, #0
    42cc:	d100      	bne.n	42d0 <_dtoa_r+0x688>
    42ce:	e27f      	b.n	47d0 <_dtoa_r+0xb88>
    42d0:	07e1      	lsls	r1, r4, #31
    42d2:	d402      	bmi.n	42da <_dtoa_r+0x692>
    42d4:	e27c      	b.n	47d0 <_dtoa_r+0xb88>
    42d6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    42d8:	9406      	str	r4, [sp, #24]
    42da:	1e6b      	subs	r3, r5, #1
    42dc:	781a      	ldrb	r2, [r3, #0]
    42de:	2a39      	cmp	r2, #57	; 0x39
    42e0:	d126      	bne.n	4330 <_dtoa_r+0x6e8>
    42e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    42e4:	42a3      	cmp	r3, r4
    42e6:	d01d      	beq.n	4324 <_dtoa_r+0x6dc>
    42e8:	1c1d      	adds	r5, r3, #0
    42ea:	e7f6      	b.n	42da <_dtoa_r+0x692>
    42ec:	46c0      	nop			; (mov r8, r8)
    42ee:	46c0      	nop			; (mov r8, r8)
    42f0:	00000000 	.word	0x00000000
    42f4:	3ff00000 	.word	0x3ff00000
    42f8:	00000000 	.word	0x00000000
    42fc:	40240000 	.word	0x40240000
    4300:	00000000 	.word	0x00000000
    4304:	401c0000 	.word	0x401c0000
    4308:	00000000 	.word	0x00000000
    430c:	40140000 	.word	0x40140000
    4310:	00000000 	.word	0x00000000
    4314:	3fe00000 	.word	0x3fe00000
    4318:	00008cf0 	.word	0x00008cf0
    431c:	00008db8 	.word	0x00008db8
    4320:	fcc00000 	.word	0xfcc00000
    4324:	9c06      	ldr	r4, [sp, #24]
    4326:	2230      	movs	r2, #48	; 0x30
    4328:	3401      	adds	r4, #1
    432a:	9406      	str	r4, [sp, #24]
    432c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    432e:	7022      	strb	r2, [r4, #0]
    4330:	781a      	ldrb	r2, [r3, #0]
    4332:	3201      	adds	r2, #1
    4334:	701a      	strb	r2, [r3, #0]
    4336:	e24b      	b.n	47d0 <_dtoa_r+0xb88>
    4338:	1c10      	adds	r0, r2, #0
    433a:	1c19      	adds	r1, r3, #0
    433c:	4bc9      	ldr	r3, [pc, #804]	; (4664 <_dtoa_r+0xa1c>)
    433e:	4ac8      	ldr	r2, [pc, #800]	; (4660 <_dtoa_r+0xa18>)
    4340:	f002 f982 	bl	6648 <__aeabi_dmul>
    4344:	4ac8      	ldr	r2, [pc, #800]	; (4668 <_dtoa_r+0xa20>)
    4346:	4bc9      	ldr	r3, [pc, #804]	; (466c <_dtoa_r+0xa24>)
    4348:	1c06      	adds	r6, r0, #0
    434a:	1c0f      	adds	r7, r1, #0
    434c:	f001 f9a0 	bl	5690 <__aeabi_dcmpeq>
    4350:	2800      	cmp	r0, #0
    4352:	d100      	bne.n	4356 <_dtoa_r+0x70e>
    4354:	e786      	b.n	4264 <_dtoa_r+0x61c>
    4356:	e23b      	b.n	47d0 <_dtoa_r+0xb88>
    4358:	9d10      	ldr	r5, [sp, #64]	; 0x40
    435a:	2d00      	cmp	r5, #0
    435c:	d031      	beq.n	43c2 <_dtoa_r+0x77a>
    435e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    4360:	2c01      	cmp	r4, #1
    4362:	dc0b      	bgt.n	437c <_dtoa_r+0x734>
    4364:	9d16      	ldr	r5, [sp, #88]	; 0x58
    4366:	2d00      	cmp	r5, #0
    4368:	d002      	beq.n	4370 <_dtoa_r+0x728>
    436a:	48c1      	ldr	r0, [pc, #772]	; (4670 <_dtoa_r+0xa28>)
    436c:	181b      	adds	r3, r3, r0
    436e:	e002      	b.n	4376 <_dtoa_r+0x72e>
    4370:	9918      	ldr	r1, [sp, #96]	; 0x60
    4372:	2336      	movs	r3, #54	; 0x36
    4374:	1a5b      	subs	r3, r3, r1
    4376:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4378:	9c02      	ldr	r4, [sp, #8]
    437a:	e016      	b.n	43aa <_dtoa_r+0x762>
    437c:	9d08      	ldr	r5, [sp, #32]
    437e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4380:	3d01      	subs	r5, #1
    4382:	42ac      	cmp	r4, r5
    4384:	db01      	blt.n	438a <_dtoa_r+0x742>
    4386:	1b65      	subs	r5, r4, r5
    4388:	e006      	b.n	4398 <_dtoa_r+0x750>
    438a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    438c:	950d      	str	r5, [sp, #52]	; 0x34
    438e:	1b2b      	subs	r3, r5, r4
    4390:	9c12      	ldr	r4, [sp, #72]	; 0x48
    4392:	2500      	movs	r5, #0
    4394:	18e4      	adds	r4, r4, r3
    4396:	9412      	str	r4, [sp, #72]	; 0x48
    4398:	9c08      	ldr	r4, [sp, #32]
    439a:	2c00      	cmp	r4, #0
    439c:	da03      	bge.n	43a6 <_dtoa_r+0x75e>
    439e:	9802      	ldr	r0, [sp, #8]
    43a0:	2300      	movs	r3, #0
    43a2:	1b04      	subs	r4, r0, r4
    43a4:	e001      	b.n	43aa <_dtoa_r+0x762>
    43a6:	9c02      	ldr	r4, [sp, #8]
    43a8:	9b08      	ldr	r3, [sp, #32]
    43aa:	9902      	ldr	r1, [sp, #8]
    43ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
    43ae:	18c9      	adds	r1, r1, r3
    43b0:	9102      	str	r1, [sp, #8]
    43b2:	18d2      	adds	r2, r2, r3
    43b4:	9807      	ldr	r0, [sp, #28]
    43b6:	2101      	movs	r1, #1
    43b8:	9209      	str	r2, [sp, #36]	; 0x24
    43ba:	f000 fcdc 	bl	4d76 <__i2b>
    43be:	1c06      	adds	r6, r0, #0
    43c0:	e002      	b.n	43c8 <_dtoa_r+0x780>
    43c2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    43c4:	9c02      	ldr	r4, [sp, #8]
    43c6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    43c8:	2c00      	cmp	r4, #0
    43ca:	d00c      	beq.n	43e6 <_dtoa_r+0x79e>
    43cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    43ce:	2b00      	cmp	r3, #0
    43d0:	dd09      	ble.n	43e6 <_dtoa_r+0x79e>
    43d2:	42a3      	cmp	r3, r4
    43d4:	dd00      	ble.n	43d8 <_dtoa_r+0x790>
    43d6:	1c23      	adds	r3, r4, #0
    43d8:	9802      	ldr	r0, [sp, #8]
    43da:	9909      	ldr	r1, [sp, #36]	; 0x24
    43dc:	1ac0      	subs	r0, r0, r3
    43de:	1ac9      	subs	r1, r1, r3
    43e0:	9002      	str	r0, [sp, #8]
    43e2:	1ae4      	subs	r4, r4, r3
    43e4:	9109      	str	r1, [sp, #36]	; 0x24
    43e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    43e8:	2a00      	cmp	r2, #0
    43ea:	dd21      	ble.n	4430 <_dtoa_r+0x7e8>
    43ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
    43ee:	2b00      	cmp	r3, #0
    43f0:	d018      	beq.n	4424 <_dtoa_r+0x7dc>
    43f2:	2d00      	cmp	r5, #0
    43f4:	dd10      	ble.n	4418 <_dtoa_r+0x7d0>
    43f6:	1c31      	adds	r1, r6, #0
    43f8:	1c2a      	adds	r2, r5, #0
    43fa:	9807      	ldr	r0, [sp, #28]
    43fc:	f000 fd54 	bl	4ea8 <__pow5mult>
    4400:	1c06      	adds	r6, r0, #0
    4402:	1c31      	adds	r1, r6, #0
    4404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4406:	9807      	ldr	r0, [sp, #28]
    4408:	f000 fcbe 	bl	4d88 <__multiply>
    440c:	990a      	ldr	r1, [sp, #40]	; 0x28
    440e:	1c07      	adds	r7, r0, #0
    4410:	9807      	ldr	r0, [sp, #28]
    4412:	f000 fc10 	bl	4c36 <_Bfree>
    4416:	970a      	str	r7, [sp, #40]	; 0x28
    4418:	980d      	ldr	r0, [sp, #52]	; 0x34
    441a:	1b42      	subs	r2, r0, r5
    441c:	d008      	beq.n	4430 <_dtoa_r+0x7e8>
    441e:	9807      	ldr	r0, [sp, #28]
    4420:	990a      	ldr	r1, [sp, #40]	; 0x28
    4422:	e002      	b.n	442a <_dtoa_r+0x7e2>
    4424:	9807      	ldr	r0, [sp, #28]
    4426:	990a      	ldr	r1, [sp, #40]	; 0x28
    4428:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    442a:	f000 fd3d 	bl	4ea8 <__pow5mult>
    442e:	900a      	str	r0, [sp, #40]	; 0x28
    4430:	9807      	ldr	r0, [sp, #28]
    4432:	2101      	movs	r1, #1
    4434:	f000 fc9f 	bl	4d76 <__i2b>
    4438:	9d12      	ldr	r5, [sp, #72]	; 0x48
    443a:	1c07      	adds	r7, r0, #0
    443c:	2d00      	cmp	r5, #0
    443e:	dd05      	ble.n	444c <_dtoa_r+0x804>
    4440:	1c39      	adds	r1, r7, #0
    4442:	9807      	ldr	r0, [sp, #28]
    4444:	1c2a      	adds	r2, r5, #0
    4446:	f000 fd2f 	bl	4ea8 <__pow5mult>
    444a:	1c07      	adds	r7, r0, #0
    444c:	9820      	ldr	r0, [sp, #128]	; 0x80
    444e:	2500      	movs	r5, #0
    4450:	2801      	cmp	r0, #1
    4452:	dc10      	bgt.n	4476 <_dtoa_r+0x82e>
    4454:	9904      	ldr	r1, [sp, #16]
    4456:	42a9      	cmp	r1, r5
    4458:	d10d      	bne.n	4476 <_dtoa_r+0x82e>
    445a:	9a05      	ldr	r2, [sp, #20]
    445c:	0313      	lsls	r3, r2, #12
    445e:	42ab      	cmp	r3, r5
    4460:	d109      	bne.n	4476 <_dtoa_r+0x82e>
    4462:	4b84      	ldr	r3, [pc, #528]	; (4674 <_dtoa_r+0xa2c>)
    4464:	4213      	tst	r3, r2
    4466:	d006      	beq.n	4476 <_dtoa_r+0x82e>
    4468:	9d02      	ldr	r5, [sp, #8]
    446a:	3501      	adds	r5, #1
    446c:	9502      	str	r5, [sp, #8]
    446e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4470:	3501      	adds	r5, #1
    4472:	9509      	str	r5, [sp, #36]	; 0x24
    4474:	2501      	movs	r5, #1
    4476:	9912      	ldr	r1, [sp, #72]	; 0x48
    4478:	2001      	movs	r0, #1
    447a:	2900      	cmp	r1, #0
    447c:	d008      	beq.n	4490 <_dtoa_r+0x848>
    447e:	693b      	ldr	r3, [r7, #16]
    4480:	3303      	adds	r3, #3
    4482:	009b      	lsls	r3, r3, #2
    4484:	18fb      	adds	r3, r7, r3
    4486:	6858      	ldr	r0, [r3, #4]
    4488:	f000 fc2c 	bl	4ce4 <__hi0bits>
    448c:	2320      	movs	r3, #32
    448e:	1a18      	subs	r0, r3, r0
    4490:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4492:	231f      	movs	r3, #31
    4494:	1880      	adds	r0, r0, r2
    4496:	4018      	ands	r0, r3
    4498:	d00d      	beq.n	44b6 <_dtoa_r+0x86e>
    449a:	2320      	movs	r3, #32
    449c:	1a1b      	subs	r3, r3, r0
    449e:	2b04      	cmp	r3, #4
    44a0:	dd06      	ble.n	44b0 <_dtoa_r+0x868>
    44a2:	231c      	movs	r3, #28
    44a4:	1a18      	subs	r0, r3, r0
    44a6:	9b02      	ldr	r3, [sp, #8]
    44a8:	1824      	adds	r4, r4, r0
    44aa:	181b      	adds	r3, r3, r0
    44ac:	9302      	str	r3, [sp, #8]
    44ae:	e008      	b.n	44c2 <_dtoa_r+0x87a>
    44b0:	2b04      	cmp	r3, #4
    44b2:	d008      	beq.n	44c6 <_dtoa_r+0x87e>
    44b4:	1c18      	adds	r0, r3, #0
    44b6:	9902      	ldr	r1, [sp, #8]
    44b8:	301c      	adds	r0, #28
    44ba:	1809      	adds	r1, r1, r0
    44bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    44be:	9102      	str	r1, [sp, #8]
    44c0:	1824      	adds	r4, r4, r0
    44c2:	1812      	adds	r2, r2, r0
    44c4:	9209      	str	r2, [sp, #36]	; 0x24
    44c6:	9b02      	ldr	r3, [sp, #8]
    44c8:	2b00      	cmp	r3, #0
    44ca:	dd05      	ble.n	44d8 <_dtoa_r+0x890>
    44cc:	9807      	ldr	r0, [sp, #28]
    44ce:	990a      	ldr	r1, [sp, #40]	; 0x28
    44d0:	1c1a      	adds	r2, r3, #0
    44d2:	f000 fd3b 	bl	4f4c <__lshift>
    44d6:	900a      	str	r0, [sp, #40]	; 0x28
    44d8:	9809      	ldr	r0, [sp, #36]	; 0x24
    44da:	2800      	cmp	r0, #0
    44dc:	dd05      	ble.n	44ea <_dtoa_r+0x8a2>
    44de:	1c39      	adds	r1, r7, #0
    44e0:	9807      	ldr	r0, [sp, #28]
    44e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    44e4:	f000 fd32 	bl	4f4c <__lshift>
    44e8:	1c07      	adds	r7, r0, #0
    44ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
    44ec:	2900      	cmp	r1, #0
    44ee:	d01b      	beq.n	4528 <_dtoa_r+0x8e0>
    44f0:	980a      	ldr	r0, [sp, #40]	; 0x28
    44f2:	1c39      	adds	r1, r7, #0
    44f4:	f000 fd7c 	bl	4ff0 <__mcmp>
    44f8:	2800      	cmp	r0, #0
    44fa:	da15      	bge.n	4528 <_dtoa_r+0x8e0>
    44fc:	9a06      	ldr	r2, [sp, #24]
    44fe:	2300      	movs	r3, #0
    4500:	3a01      	subs	r2, #1
    4502:	9206      	str	r2, [sp, #24]
    4504:	9807      	ldr	r0, [sp, #28]
    4506:	990a      	ldr	r1, [sp, #40]	; 0x28
    4508:	220a      	movs	r2, #10
    450a:	f000 fbad 	bl	4c68 <__multadd>
    450e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4510:	900a      	str	r0, [sp, #40]	; 0x28
    4512:	9810      	ldr	r0, [sp, #64]	; 0x40
    4514:	9308      	str	r3, [sp, #32]
    4516:	2800      	cmp	r0, #0
    4518:	d006      	beq.n	4528 <_dtoa_r+0x8e0>
    451a:	1c31      	adds	r1, r6, #0
    451c:	9807      	ldr	r0, [sp, #28]
    451e:	220a      	movs	r2, #10
    4520:	2300      	movs	r3, #0
    4522:	f000 fba1 	bl	4c68 <__multadd>
    4526:	1c06      	adds	r6, r0, #0
    4528:	9908      	ldr	r1, [sp, #32]
    452a:	2900      	cmp	r1, #0
    452c:	dc2a      	bgt.n	4584 <_dtoa_r+0x93c>
    452e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    4530:	2a02      	cmp	r2, #2
    4532:	dd27      	ble.n	4584 <_dtoa_r+0x93c>
    4534:	2900      	cmp	r1, #0
    4536:	d111      	bne.n	455c <_dtoa_r+0x914>
    4538:	1c39      	adds	r1, r7, #0
    453a:	9807      	ldr	r0, [sp, #28]
    453c:	2205      	movs	r2, #5
    453e:	9b08      	ldr	r3, [sp, #32]
    4540:	f000 fb92 	bl	4c68 <__multadd>
    4544:	1c07      	adds	r7, r0, #0
    4546:	1c39      	adds	r1, r7, #0
    4548:	980a      	ldr	r0, [sp, #40]	; 0x28
    454a:	f000 fd51 	bl	4ff0 <__mcmp>
    454e:	2800      	cmp	r0, #0
    4550:	dc0d      	bgt.n	456e <_dtoa_r+0x926>
    4552:	e003      	b.n	455c <_dtoa_r+0x914>
    4554:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4556:	e000      	b.n	455a <_dtoa_r+0x912>
    4558:	2700      	movs	r7, #0
    455a:	1c3e      	adds	r6, r7, #0
    455c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    455e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4560:	43e4      	mvns	r4, r4
    4562:	9406      	str	r4, [sp, #24]
    4564:	e00b      	b.n	457e <_dtoa_r+0x936>
    4566:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4568:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    456a:	9506      	str	r5, [sp, #24]
    456c:	1c3e      	adds	r6, r7, #0
    456e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4570:	2331      	movs	r3, #49	; 0x31
    4572:	7023      	strb	r3, [r4, #0]
    4574:	9c06      	ldr	r4, [sp, #24]
    4576:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4578:	3401      	adds	r4, #1
    457a:	3501      	adds	r5, #1
    457c:	9406      	str	r4, [sp, #24]
    457e:	9602      	str	r6, [sp, #8]
    4580:	2600      	movs	r6, #0
    4582:	e10f      	b.n	47a4 <_dtoa_r+0xb5c>
    4584:	9810      	ldr	r0, [sp, #64]	; 0x40
    4586:	2800      	cmp	r0, #0
    4588:	d100      	bne.n	458c <_dtoa_r+0x944>
    458a:	e0c5      	b.n	4718 <_dtoa_r+0xad0>
    458c:	2c00      	cmp	r4, #0
    458e:	dd05      	ble.n	459c <_dtoa_r+0x954>
    4590:	1c31      	adds	r1, r6, #0
    4592:	9807      	ldr	r0, [sp, #28]
    4594:	1c22      	adds	r2, r4, #0
    4596:	f000 fcd9 	bl	4f4c <__lshift>
    459a:	1c06      	adds	r6, r0, #0
    459c:	9602      	str	r6, [sp, #8]
    459e:	2d00      	cmp	r5, #0
    45a0:	d012      	beq.n	45c8 <_dtoa_r+0x980>
    45a2:	6871      	ldr	r1, [r6, #4]
    45a4:	9807      	ldr	r0, [sp, #28]
    45a6:	f000 fb0e 	bl	4bc6 <_Balloc>
    45aa:	6932      	ldr	r2, [r6, #16]
    45ac:	1c31      	adds	r1, r6, #0
    45ae:	3202      	adds	r2, #2
    45b0:	1c04      	adds	r4, r0, #0
    45b2:	0092      	lsls	r2, r2, #2
    45b4:	310c      	adds	r1, #12
    45b6:	300c      	adds	r0, #12
    45b8:	f7fe fbac 	bl	2d14 <memcpy>
    45bc:	9807      	ldr	r0, [sp, #28]
    45be:	1c21      	adds	r1, r4, #0
    45c0:	2201      	movs	r2, #1
    45c2:	f000 fcc3 	bl	4f4c <__lshift>
    45c6:	9002      	str	r0, [sp, #8]
    45c8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    45ca:	9d08      	ldr	r5, [sp, #32]
    45cc:	1c23      	adds	r3, r4, #0
    45ce:	3b01      	subs	r3, #1
    45d0:	195b      	adds	r3, r3, r5
    45d2:	9409      	str	r4, [sp, #36]	; 0x24
    45d4:	9310      	str	r3, [sp, #64]	; 0x40
    45d6:	1c39      	adds	r1, r7, #0
    45d8:	980a      	ldr	r0, [sp, #40]	; 0x28
    45da:	f7ff faa9 	bl	3b30 <quorem>
    45de:	1c31      	adds	r1, r6, #0
    45e0:	900d      	str	r0, [sp, #52]	; 0x34
    45e2:	1c04      	adds	r4, r0, #0
    45e4:	980a      	ldr	r0, [sp, #40]	; 0x28
    45e6:	f000 fd03 	bl	4ff0 <__mcmp>
    45ea:	1c39      	adds	r1, r7, #0
    45ec:	900c      	str	r0, [sp, #48]	; 0x30
    45ee:	9a02      	ldr	r2, [sp, #8]
    45f0:	9807      	ldr	r0, [sp, #28]
    45f2:	f000 fd18 	bl	5026 <__mdiff>
    45f6:	1c05      	adds	r5, r0, #0
    45f8:	68c0      	ldr	r0, [r0, #12]
    45fa:	3430      	adds	r4, #48	; 0x30
    45fc:	2800      	cmp	r0, #0
    45fe:	d105      	bne.n	460c <_dtoa_r+0x9c4>
    4600:	980a      	ldr	r0, [sp, #40]	; 0x28
    4602:	1c29      	adds	r1, r5, #0
    4604:	f000 fcf4 	bl	4ff0 <__mcmp>
    4608:	9008      	str	r0, [sp, #32]
    460a:	e001      	b.n	4610 <_dtoa_r+0x9c8>
    460c:	2101      	movs	r1, #1
    460e:	9108      	str	r1, [sp, #32]
    4610:	1c29      	adds	r1, r5, #0
    4612:	9807      	ldr	r0, [sp, #28]
    4614:	f000 fb0f 	bl	4c36 <_Bfree>
    4618:	9b08      	ldr	r3, [sp, #32]
    461a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    461c:	432b      	orrs	r3, r5
    461e:	d10d      	bne.n	463c <_dtoa_r+0x9f4>
    4620:	9804      	ldr	r0, [sp, #16]
    4622:	2301      	movs	r3, #1
    4624:	4203      	tst	r3, r0
    4626:	d109      	bne.n	463c <_dtoa_r+0x9f4>
    4628:	2c39      	cmp	r4, #57	; 0x39
    462a:	d044      	beq.n	46b6 <_dtoa_r+0xa6e>
    462c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    462e:	2d00      	cmp	r5, #0
    4630:	dd01      	ble.n	4636 <_dtoa_r+0x9ee>
    4632:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4634:	3431      	adds	r4, #49	; 0x31
    4636:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4638:	3501      	adds	r5, #1
    463a:	e044      	b.n	46c6 <_dtoa_r+0xa7e>
    463c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    463e:	2d00      	cmp	r5, #0
    4640:	da03      	bge.n	464a <_dtoa_r+0xa02>
    4642:	9d08      	ldr	r5, [sp, #32]
    4644:	2d00      	cmp	r5, #0
    4646:	dc17      	bgt.n	4678 <_dtoa_r+0xa30>
    4648:	e028      	b.n	469c <_dtoa_r+0xa54>
    464a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    464c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    464e:	432b      	orrs	r3, r5
    4650:	d129      	bne.n	46a6 <_dtoa_r+0xa5e>
    4652:	9804      	ldr	r0, [sp, #16]
    4654:	2301      	movs	r3, #1
    4656:	4203      	tst	r3, r0
    4658:	d125      	bne.n	46a6 <_dtoa_r+0xa5e>
    465a:	e7f2      	b.n	4642 <_dtoa_r+0x9fa>
    465c:	46c0      	nop			; (mov r8, r8)
    465e:	46c0      	nop			; (mov r8, r8)
    4660:	00000000 	.word	0x00000000
    4664:	40240000 	.word	0x40240000
	...
    4670:	00000433 	.word	0x00000433
    4674:	7ff00000 	.word	0x7ff00000
    4678:	990a      	ldr	r1, [sp, #40]	; 0x28
    467a:	9807      	ldr	r0, [sp, #28]
    467c:	2201      	movs	r2, #1
    467e:	f000 fc65 	bl	4f4c <__lshift>
    4682:	1c39      	adds	r1, r7, #0
    4684:	900a      	str	r0, [sp, #40]	; 0x28
    4686:	f000 fcb3 	bl	4ff0 <__mcmp>
    468a:	2800      	cmp	r0, #0
    468c:	dc02      	bgt.n	4694 <_dtoa_r+0xa4c>
    468e:	d105      	bne.n	469c <_dtoa_r+0xa54>
    4690:	07e1      	lsls	r1, r4, #31
    4692:	d503      	bpl.n	469c <_dtoa_r+0xa54>
    4694:	2c39      	cmp	r4, #57	; 0x39
    4696:	d00e      	beq.n	46b6 <_dtoa_r+0xa6e>
    4698:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    469a:	3431      	adds	r4, #49	; 0x31
    469c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    469e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    46a0:	3501      	adds	r5, #1
    46a2:	7014      	strb	r4, [r2, #0]
    46a4:	e07e      	b.n	47a4 <_dtoa_r+0xb5c>
    46a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    46a8:	3501      	adds	r5, #1
    46aa:	950c      	str	r5, [sp, #48]	; 0x30
    46ac:	9d08      	ldr	r5, [sp, #32]
    46ae:	2d00      	cmp	r5, #0
    46b0:	dd0c      	ble.n	46cc <_dtoa_r+0xa84>
    46b2:	2c39      	cmp	r4, #57	; 0x39
    46b4:	d105      	bne.n	46c2 <_dtoa_r+0xa7a>
    46b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    46b8:	9c09      	ldr	r4, [sp, #36]	; 0x24
    46ba:	2339      	movs	r3, #57	; 0x39
    46bc:	3501      	adds	r5, #1
    46be:	7023      	strb	r3, [r4, #0]
    46c0:	e05b      	b.n	477a <_dtoa_r+0xb32>
    46c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    46c4:	3401      	adds	r4, #1
    46c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    46c8:	7004      	strb	r4, [r0, #0]
    46ca:	e06b      	b.n	47a4 <_dtoa_r+0xb5c>
    46cc:	9909      	ldr	r1, [sp, #36]	; 0x24
    46ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
    46d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    46d2:	700c      	strb	r4, [r1, #0]
    46d4:	4291      	cmp	r1, r2
    46d6:	d03d      	beq.n	4754 <_dtoa_r+0xb0c>
    46d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    46da:	220a      	movs	r2, #10
    46dc:	2300      	movs	r3, #0
    46de:	9807      	ldr	r0, [sp, #28]
    46e0:	f000 fac2 	bl	4c68 <__multadd>
    46e4:	9c02      	ldr	r4, [sp, #8]
    46e6:	900a      	str	r0, [sp, #40]	; 0x28
    46e8:	1c31      	adds	r1, r6, #0
    46ea:	9807      	ldr	r0, [sp, #28]
    46ec:	220a      	movs	r2, #10
    46ee:	2300      	movs	r3, #0
    46f0:	42a6      	cmp	r6, r4
    46f2:	d104      	bne.n	46fe <_dtoa_r+0xab6>
    46f4:	f000 fab8 	bl	4c68 <__multadd>
    46f8:	1c06      	adds	r6, r0, #0
    46fa:	9002      	str	r0, [sp, #8]
    46fc:	e009      	b.n	4712 <_dtoa_r+0xaca>
    46fe:	f000 fab3 	bl	4c68 <__multadd>
    4702:	9902      	ldr	r1, [sp, #8]
    4704:	1c06      	adds	r6, r0, #0
    4706:	220a      	movs	r2, #10
    4708:	9807      	ldr	r0, [sp, #28]
    470a:	2300      	movs	r3, #0
    470c:	f000 faac 	bl	4c68 <__multadd>
    4710:	9002      	str	r0, [sp, #8]
    4712:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4714:	9509      	str	r5, [sp, #36]	; 0x24
    4716:	e75e      	b.n	45d6 <_dtoa_r+0x98e>
    4718:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    471a:	1c39      	adds	r1, r7, #0
    471c:	980a      	ldr	r0, [sp, #40]	; 0x28
    471e:	f7ff fa07 	bl	3b30 <quorem>
    4722:	1c04      	adds	r4, r0, #0
    4724:	3430      	adds	r4, #48	; 0x30
    4726:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4728:	9908      	ldr	r1, [sp, #32]
    472a:	702c      	strb	r4, [r5, #0]
    472c:	3501      	adds	r5, #1
    472e:	1a2b      	subs	r3, r5, r0
    4730:	428b      	cmp	r3, r1
    4732:	db07      	blt.n	4744 <_dtoa_r+0xafc>
    4734:	1e0b      	subs	r3, r1, #0
    4736:	dc00      	bgt.n	473a <_dtoa_r+0xaf2>
    4738:	2301      	movs	r3, #1
    473a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    473c:	9602      	str	r6, [sp, #8]
    473e:	18d5      	adds	r5, r2, r3
    4740:	2600      	movs	r6, #0
    4742:	e007      	b.n	4754 <_dtoa_r+0xb0c>
    4744:	9807      	ldr	r0, [sp, #28]
    4746:	990a      	ldr	r1, [sp, #40]	; 0x28
    4748:	220a      	movs	r2, #10
    474a:	2300      	movs	r3, #0
    474c:	f000 fa8c 	bl	4c68 <__multadd>
    4750:	900a      	str	r0, [sp, #40]	; 0x28
    4752:	e7e2      	b.n	471a <_dtoa_r+0xad2>
    4754:	990a      	ldr	r1, [sp, #40]	; 0x28
    4756:	9807      	ldr	r0, [sp, #28]
    4758:	2201      	movs	r2, #1
    475a:	f000 fbf7 	bl	4f4c <__lshift>
    475e:	1c39      	adds	r1, r7, #0
    4760:	900a      	str	r0, [sp, #40]	; 0x28
    4762:	f000 fc45 	bl	4ff0 <__mcmp>
    4766:	2800      	cmp	r0, #0
    4768:	dc07      	bgt.n	477a <_dtoa_r+0xb32>
    476a:	d115      	bne.n	4798 <_dtoa_r+0xb50>
    476c:	07e3      	lsls	r3, r4, #31
    476e:	d404      	bmi.n	477a <_dtoa_r+0xb32>
    4770:	e012      	b.n	4798 <_dtoa_r+0xb50>
    4772:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4774:	42a3      	cmp	r3, r4
    4776:	d005      	beq.n	4784 <_dtoa_r+0xb3c>
    4778:	1c1d      	adds	r5, r3, #0
    477a:	1e6b      	subs	r3, r5, #1
    477c:	781a      	ldrb	r2, [r3, #0]
    477e:	2a39      	cmp	r2, #57	; 0x39
    4780:	d0f7      	beq.n	4772 <_dtoa_r+0xb2a>
    4782:	e006      	b.n	4792 <_dtoa_r+0xb4a>
    4784:	9c06      	ldr	r4, [sp, #24]
    4786:	2331      	movs	r3, #49	; 0x31
    4788:	3401      	adds	r4, #1
    478a:	9406      	str	r4, [sp, #24]
    478c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    478e:	7023      	strb	r3, [r4, #0]
    4790:	e008      	b.n	47a4 <_dtoa_r+0xb5c>
    4792:	3201      	adds	r2, #1
    4794:	701a      	strb	r2, [r3, #0]
    4796:	e005      	b.n	47a4 <_dtoa_r+0xb5c>
    4798:	1e6b      	subs	r3, r5, #1
    479a:	781a      	ldrb	r2, [r3, #0]
    479c:	2a30      	cmp	r2, #48	; 0x30
    479e:	d101      	bne.n	47a4 <_dtoa_r+0xb5c>
    47a0:	1c1d      	adds	r5, r3, #0
    47a2:	e7f9      	b.n	4798 <_dtoa_r+0xb50>
    47a4:	9807      	ldr	r0, [sp, #28]
    47a6:	1c39      	adds	r1, r7, #0
    47a8:	f000 fa45 	bl	4c36 <_Bfree>
    47ac:	9c02      	ldr	r4, [sp, #8]
    47ae:	2c00      	cmp	r4, #0
    47b0:	d00e      	beq.n	47d0 <_dtoa_r+0xb88>
    47b2:	2e00      	cmp	r6, #0
    47b4:	d005      	beq.n	47c2 <_dtoa_r+0xb7a>
    47b6:	42a6      	cmp	r6, r4
    47b8:	d003      	beq.n	47c2 <_dtoa_r+0xb7a>
    47ba:	9807      	ldr	r0, [sp, #28]
    47bc:	1c31      	adds	r1, r6, #0
    47be:	f000 fa3a 	bl	4c36 <_Bfree>
    47c2:	9807      	ldr	r0, [sp, #28]
    47c4:	9902      	ldr	r1, [sp, #8]
    47c6:	f000 fa36 	bl	4c36 <_Bfree>
    47ca:	e001      	b.n	47d0 <_dtoa_r+0xb88>
    47cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
    47ce:	9406      	str	r4, [sp, #24]
    47d0:	9807      	ldr	r0, [sp, #28]
    47d2:	990a      	ldr	r1, [sp, #40]	; 0x28
    47d4:	f000 fa2f 	bl	4c36 <_Bfree>
    47d8:	2300      	movs	r3, #0
    47da:	702b      	strb	r3, [r5, #0]
    47dc:	9b06      	ldr	r3, [sp, #24]
    47de:	9c22      	ldr	r4, [sp, #136]	; 0x88
    47e0:	3301      	adds	r3, #1
    47e2:	6023      	str	r3, [r4, #0]
    47e4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    47e6:	2c00      	cmp	r4, #0
    47e8:	d003      	beq.n	47f2 <_dtoa_r+0xbaa>
    47ea:	6025      	str	r5, [r4, #0]
    47ec:	e001      	b.n	47f2 <_dtoa_r+0xbaa>
    47ee:	4802      	ldr	r0, [pc, #8]	; (47f8 <_dtoa_r+0xbb0>)
    47f0:	e000      	b.n	47f4 <_dtoa_r+0xbac>
    47f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    47f4:	b01b      	add	sp, #108	; 0x6c
    47f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47f8:	00008c51 	.word	0x00008c51
    47fc:	46c0      	nop			; (mov r8, r8)
    47fe:	46c0      	nop			; (mov r8, r8)

00004800 <__sflush_r>:
    4800:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4802:	898b      	ldrh	r3, [r1, #12]
    4804:	1c05      	adds	r5, r0, #0
    4806:	1c0c      	adds	r4, r1, #0
    4808:	0719      	lsls	r1, r3, #28
    480a:	d45e      	bmi.n	48ca <__sflush_r+0xca>
    480c:	6862      	ldr	r2, [r4, #4]
    480e:	2a00      	cmp	r2, #0
    4810:	dc02      	bgt.n	4818 <__sflush_r+0x18>
    4812:	6c27      	ldr	r7, [r4, #64]	; 0x40
    4814:	2f00      	cmp	r7, #0
    4816:	dd1a      	ble.n	484e <__sflush_r+0x4e>
    4818:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    481a:	2f00      	cmp	r7, #0
    481c:	d017      	beq.n	484e <__sflush_r+0x4e>
    481e:	2200      	movs	r2, #0
    4820:	682e      	ldr	r6, [r5, #0]
    4822:	602a      	str	r2, [r5, #0]
    4824:	2280      	movs	r2, #128	; 0x80
    4826:	0152      	lsls	r2, r2, #5
    4828:	401a      	ands	r2, r3
    482a:	d001      	beq.n	4830 <__sflush_r+0x30>
    482c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    482e:	e015      	b.n	485c <__sflush_r+0x5c>
    4830:	1c28      	adds	r0, r5, #0
    4832:	6a21      	ldr	r1, [r4, #32]
    4834:	2301      	movs	r3, #1
    4836:	47b8      	blx	r7
    4838:	1c02      	adds	r2, r0, #0
    483a:	1c41      	adds	r1, r0, #1
    483c:	d10e      	bne.n	485c <__sflush_r+0x5c>
    483e:	682b      	ldr	r3, [r5, #0]
    4840:	2b00      	cmp	r3, #0
    4842:	d00b      	beq.n	485c <__sflush_r+0x5c>
    4844:	2b1d      	cmp	r3, #29
    4846:	d001      	beq.n	484c <__sflush_r+0x4c>
    4848:	2b16      	cmp	r3, #22
    484a:	d102      	bne.n	4852 <__sflush_r+0x52>
    484c:	602e      	str	r6, [r5, #0]
    484e:	2000      	movs	r0, #0
    4850:	e05e      	b.n	4910 <__sflush_r+0x110>
    4852:	89a3      	ldrh	r3, [r4, #12]
    4854:	2140      	movs	r1, #64	; 0x40
    4856:	430b      	orrs	r3, r1
    4858:	81a3      	strh	r3, [r4, #12]
    485a:	e059      	b.n	4910 <__sflush_r+0x110>
    485c:	89a3      	ldrh	r3, [r4, #12]
    485e:	075f      	lsls	r7, r3, #29
    4860:	d506      	bpl.n	4870 <__sflush_r+0x70>
    4862:	6861      	ldr	r1, [r4, #4]
    4864:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4866:	1a52      	subs	r2, r2, r1
    4868:	2b00      	cmp	r3, #0
    486a:	d001      	beq.n	4870 <__sflush_r+0x70>
    486c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    486e:	1bd2      	subs	r2, r2, r7
    4870:	1c28      	adds	r0, r5, #0
    4872:	6a21      	ldr	r1, [r4, #32]
    4874:	2300      	movs	r3, #0
    4876:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4878:	47b8      	blx	r7
    487a:	89a2      	ldrh	r2, [r4, #12]
    487c:	1c41      	adds	r1, r0, #1
    487e:	d106      	bne.n	488e <__sflush_r+0x8e>
    4880:	682b      	ldr	r3, [r5, #0]
    4882:	2b00      	cmp	r3, #0
    4884:	d003      	beq.n	488e <__sflush_r+0x8e>
    4886:	2b1d      	cmp	r3, #29
    4888:	d001      	beq.n	488e <__sflush_r+0x8e>
    488a:	2b16      	cmp	r3, #22
    488c:	d119      	bne.n	48c2 <__sflush_r+0xc2>
    488e:	2300      	movs	r3, #0
    4890:	6063      	str	r3, [r4, #4]
    4892:	6923      	ldr	r3, [r4, #16]
    4894:	6023      	str	r3, [r4, #0]
    4896:	04d7      	lsls	r7, r2, #19
    4898:	d505      	bpl.n	48a6 <__sflush_r+0xa6>
    489a:	1c41      	adds	r1, r0, #1
    489c:	d102      	bne.n	48a4 <__sflush_r+0xa4>
    489e:	682a      	ldr	r2, [r5, #0]
    48a0:	2a00      	cmp	r2, #0
    48a2:	d100      	bne.n	48a6 <__sflush_r+0xa6>
    48a4:	6560      	str	r0, [r4, #84]	; 0x54
    48a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    48a8:	602e      	str	r6, [r5, #0]
    48aa:	2900      	cmp	r1, #0
    48ac:	d0cf      	beq.n	484e <__sflush_r+0x4e>
    48ae:	1c23      	adds	r3, r4, #0
    48b0:	3344      	adds	r3, #68	; 0x44
    48b2:	4299      	cmp	r1, r3
    48b4:	d002      	beq.n	48bc <__sflush_r+0xbc>
    48b6:	1c28      	adds	r0, r5, #0
    48b8:	f000 fc82 	bl	51c0 <_free_r>
    48bc:	2000      	movs	r0, #0
    48be:	6360      	str	r0, [r4, #52]	; 0x34
    48c0:	e026      	b.n	4910 <__sflush_r+0x110>
    48c2:	2340      	movs	r3, #64	; 0x40
    48c4:	431a      	orrs	r2, r3
    48c6:	81a2      	strh	r2, [r4, #12]
    48c8:	e022      	b.n	4910 <__sflush_r+0x110>
    48ca:	6926      	ldr	r6, [r4, #16]
    48cc:	2e00      	cmp	r6, #0
    48ce:	d0be      	beq.n	484e <__sflush_r+0x4e>
    48d0:	6827      	ldr	r7, [r4, #0]
    48d2:	2200      	movs	r2, #0
    48d4:	1bbf      	subs	r7, r7, r6
    48d6:	9701      	str	r7, [sp, #4]
    48d8:	6026      	str	r6, [r4, #0]
    48da:	0799      	lsls	r1, r3, #30
    48dc:	d100      	bne.n	48e0 <__sflush_r+0xe0>
    48de:	6962      	ldr	r2, [r4, #20]
    48e0:	60a2      	str	r2, [r4, #8]
    48e2:	9f01      	ldr	r7, [sp, #4]
    48e4:	2f00      	cmp	r7, #0
    48e6:	ddb2      	ble.n	484e <__sflush_r+0x4e>
    48e8:	1c28      	adds	r0, r5, #0
    48ea:	6a21      	ldr	r1, [r4, #32]
    48ec:	1c32      	adds	r2, r6, #0
    48ee:	9b01      	ldr	r3, [sp, #4]
    48f0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    48f2:	47b8      	blx	r7
    48f4:	2800      	cmp	r0, #0
    48f6:	dc06      	bgt.n	4906 <__sflush_r+0x106>
    48f8:	89a3      	ldrh	r3, [r4, #12]
    48fa:	2240      	movs	r2, #64	; 0x40
    48fc:	4313      	orrs	r3, r2
    48fe:	2001      	movs	r0, #1
    4900:	81a3      	strh	r3, [r4, #12]
    4902:	4240      	negs	r0, r0
    4904:	e004      	b.n	4910 <__sflush_r+0x110>
    4906:	9f01      	ldr	r7, [sp, #4]
    4908:	1836      	adds	r6, r6, r0
    490a:	1a3f      	subs	r7, r7, r0
    490c:	9701      	str	r7, [sp, #4]
    490e:	e7e8      	b.n	48e2 <__sflush_r+0xe2>
    4910:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004914 <_fflush_r>:
    4914:	690a      	ldr	r2, [r1, #16]
    4916:	b538      	push	{r3, r4, r5, lr}
    4918:	1c05      	adds	r5, r0, #0
    491a:	1c0c      	adds	r4, r1, #0
    491c:	2a00      	cmp	r2, #0
    491e:	d101      	bne.n	4924 <_fflush_r+0x10>
    4920:	2000      	movs	r0, #0
    4922:	e01c      	b.n	495e <_fflush_r+0x4a>
    4924:	2800      	cmp	r0, #0
    4926:	d004      	beq.n	4932 <_fflush_r+0x1e>
    4928:	6983      	ldr	r3, [r0, #24]
    492a:	2b00      	cmp	r3, #0
    492c:	d101      	bne.n	4932 <_fflush_r+0x1e>
    492e:	f000 f871 	bl	4a14 <__sinit>
    4932:	4b0b      	ldr	r3, [pc, #44]	; (4960 <_fflush_r+0x4c>)
    4934:	429c      	cmp	r4, r3
    4936:	d101      	bne.n	493c <_fflush_r+0x28>
    4938:	686c      	ldr	r4, [r5, #4]
    493a:	e008      	b.n	494e <_fflush_r+0x3a>
    493c:	4b09      	ldr	r3, [pc, #36]	; (4964 <_fflush_r+0x50>)
    493e:	429c      	cmp	r4, r3
    4940:	d101      	bne.n	4946 <_fflush_r+0x32>
    4942:	68ac      	ldr	r4, [r5, #8]
    4944:	e003      	b.n	494e <_fflush_r+0x3a>
    4946:	4b08      	ldr	r3, [pc, #32]	; (4968 <_fflush_r+0x54>)
    4948:	429c      	cmp	r4, r3
    494a:	d100      	bne.n	494e <_fflush_r+0x3a>
    494c:	68ec      	ldr	r4, [r5, #12]
    494e:	220c      	movs	r2, #12
    4950:	5ea3      	ldrsh	r3, [r4, r2]
    4952:	2b00      	cmp	r3, #0
    4954:	d0e4      	beq.n	4920 <_fflush_r+0xc>
    4956:	1c28      	adds	r0, r5, #0
    4958:	1c21      	adds	r1, r4, #0
    495a:	f7ff ff51 	bl	4800 <__sflush_r>
    495e:	bd38      	pop	{r3, r4, r5, pc}
    4960:	00008c84 	.word	0x00008c84
    4964:	00008ca4 	.word	0x00008ca4
    4968:	00008cc4 	.word	0x00008cc4

0000496c <_cleanup_r>:
    496c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    496e:	1c04      	adds	r4, r0, #0
    4970:	1c07      	adds	r7, r0, #0
    4972:	3448      	adds	r4, #72	; 0x48
    4974:	2c00      	cmp	r4, #0
    4976:	d012      	beq.n	499e <_cleanup_r+0x32>
    4978:	68a5      	ldr	r5, [r4, #8]
    497a:	6866      	ldr	r6, [r4, #4]
    497c:	3e01      	subs	r6, #1
    497e:	d40c      	bmi.n	499a <_cleanup_r+0x2e>
    4980:	89ab      	ldrh	r3, [r5, #12]
    4982:	2b01      	cmp	r3, #1
    4984:	d907      	bls.n	4996 <_cleanup_r+0x2a>
    4986:	220e      	movs	r2, #14
    4988:	5eab      	ldrsh	r3, [r5, r2]
    498a:	3301      	adds	r3, #1
    498c:	d003      	beq.n	4996 <_cleanup_r+0x2a>
    498e:	1c38      	adds	r0, r7, #0
    4990:	1c29      	adds	r1, r5, #0
    4992:	f7ff ffbf 	bl	4914 <_fflush_r>
    4996:	3568      	adds	r5, #104	; 0x68
    4998:	e7f0      	b.n	497c <_cleanup_r+0x10>
    499a:	6824      	ldr	r4, [r4, #0]
    499c:	e7ea      	b.n	4974 <_cleanup_r+0x8>
    499e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000049a0 <std.isra.0>:
    49a0:	2300      	movs	r3, #0
    49a2:	b510      	push	{r4, lr}
    49a4:	1c04      	adds	r4, r0, #0
    49a6:	6003      	str	r3, [r0, #0]
    49a8:	6043      	str	r3, [r0, #4]
    49aa:	6083      	str	r3, [r0, #8]
    49ac:	8181      	strh	r1, [r0, #12]
    49ae:	6643      	str	r3, [r0, #100]	; 0x64
    49b0:	81c2      	strh	r2, [r0, #14]
    49b2:	6103      	str	r3, [r0, #16]
    49b4:	6143      	str	r3, [r0, #20]
    49b6:	6183      	str	r3, [r0, #24]
    49b8:	1c19      	adds	r1, r3, #0
    49ba:	2208      	movs	r2, #8
    49bc:	305c      	adds	r0, #92	; 0x5c
    49be:	f7fe f9b2 	bl	2d26 <memset>
    49c2:	4b05      	ldr	r3, [pc, #20]	; (49d8 <std.isra.0+0x38>)
    49c4:	6224      	str	r4, [r4, #32]
    49c6:	6263      	str	r3, [r4, #36]	; 0x24
    49c8:	4b04      	ldr	r3, [pc, #16]	; (49dc <std.isra.0+0x3c>)
    49ca:	62a3      	str	r3, [r4, #40]	; 0x28
    49cc:	4b04      	ldr	r3, [pc, #16]	; (49e0 <std.isra.0+0x40>)
    49ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    49d0:	4b04      	ldr	r3, [pc, #16]	; (49e4 <std.isra.0+0x44>)
    49d2:	6323      	str	r3, [r4, #48]	; 0x30
    49d4:	bd10      	pop	{r4, pc}
    49d6:	46c0      	nop			; (mov r8, r8)
    49d8:	00005371 	.word	0x00005371
    49dc:	00005399 	.word	0x00005399
    49e0:	000053d1 	.word	0x000053d1
    49e4:	000053fd 	.word	0x000053fd

000049e8 <__sfmoreglue>:
    49e8:	b570      	push	{r4, r5, r6, lr}
    49ea:	1e4b      	subs	r3, r1, #1
    49ec:	2568      	movs	r5, #104	; 0x68
    49ee:	435d      	muls	r5, r3
    49f0:	1c0e      	adds	r6, r1, #0
    49f2:	1c29      	adds	r1, r5, #0
    49f4:	3174      	adds	r1, #116	; 0x74
    49f6:	f000 fc2b 	bl	5250 <_malloc_r>
    49fa:	1e04      	subs	r4, r0, #0
    49fc:	d008      	beq.n	4a10 <__sfmoreglue+0x28>
    49fe:	2100      	movs	r1, #0
    4a00:	6001      	str	r1, [r0, #0]
    4a02:	6046      	str	r6, [r0, #4]
    4a04:	1c2a      	adds	r2, r5, #0
    4a06:	300c      	adds	r0, #12
    4a08:	60a0      	str	r0, [r4, #8]
    4a0a:	3268      	adds	r2, #104	; 0x68
    4a0c:	f7fe f98b 	bl	2d26 <memset>
    4a10:	1c20      	adds	r0, r4, #0
    4a12:	bd70      	pop	{r4, r5, r6, pc}

00004a14 <__sinit>:
    4a14:	6983      	ldr	r3, [r0, #24]
    4a16:	b513      	push	{r0, r1, r4, lr}
    4a18:	1c04      	adds	r4, r0, #0
    4a1a:	2b00      	cmp	r3, #0
    4a1c:	d127      	bne.n	4a6e <__sinit+0x5a>
    4a1e:	6483      	str	r3, [r0, #72]	; 0x48
    4a20:	64c3      	str	r3, [r0, #76]	; 0x4c
    4a22:	6503      	str	r3, [r0, #80]	; 0x50
    4a24:	4b12      	ldr	r3, [pc, #72]	; (4a70 <__sinit+0x5c>)
    4a26:	4a13      	ldr	r2, [pc, #76]	; (4a74 <__sinit+0x60>)
    4a28:	681b      	ldr	r3, [r3, #0]
    4a2a:	6282      	str	r2, [r0, #40]	; 0x28
    4a2c:	4298      	cmp	r0, r3
    4a2e:	d101      	bne.n	4a34 <__sinit+0x20>
    4a30:	2301      	movs	r3, #1
    4a32:	6183      	str	r3, [r0, #24]
    4a34:	1c20      	adds	r0, r4, #0
    4a36:	f000 f81f 	bl	4a78 <__sfp>
    4a3a:	6060      	str	r0, [r4, #4]
    4a3c:	1c20      	adds	r0, r4, #0
    4a3e:	f000 f81b 	bl	4a78 <__sfp>
    4a42:	60a0      	str	r0, [r4, #8]
    4a44:	1c20      	adds	r0, r4, #0
    4a46:	f000 f817 	bl	4a78 <__sfp>
    4a4a:	2104      	movs	r1, #4
    4a4c:	60e0      	str	r0, [r4, #12]
    4a4e:	2200      	movs	r2, #0
    4a50:	6860      	ldr	r0, [r4, #4]
    4a52:	f7ff ffa5 	bl	49a0 <std.isra.0>
    4a56:	68a0      	ldr	r0, [r4, #8]
    4a58:	2109      	movs	r1, #9
    4a5a:	2201      	movs	r2, #1
    4a5c:	f7ff ffa0 	bl	49a0 <std.isra.0>
    4a60:	68e0      	ldr	r0, [r4, #12]
    4a62:	2112      	movs	r1, #18
    4a64:	2202      	movs	r2, #2
    4a66:	f7ff ff9b 	bl	49a0 <std.isra.0>
    4a6a:	2301      	movs	r3, #1
    4a6c:	61a3      	str	r3, [r4, #24]
    4a6e:	bd13      	pop	{r0, r1, r4, pc}
    4a70:	00008c2c 	.word	0x00008c2c
    4a74:	0000496d 	.word	0x0000496d

00004a78 <__sfp>:
    4a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a7a:	4b1d      	ldr	r3, [pc, #116]	; (4af0 <__sfp+0x78>)
    4a7c:	1c07      	adds	r7, r0, #0
    4a7e:	681e      	ldr	r6, [r3, #0]
    4a80:	69b2      	ldr	r2, [r6, #24]
    4a82:	2a00      	cmp	r2, #0
    4a84:	d102      	bne.n	4a8c <__sfp+0x14>
    4a86:	1c30      	adds	r0, r6, #0
    4a88:	f7ff ffc4 	bl	4a14 <__sinit>
    4a8c:	3648      	adds	r6, #72	; 0x48
    4a8e:	68b4      	ldr	r4, [r6, #8]
    4a90:	6873      	ldr	r3, [r6, #4]
    4a92:	3b01      	subs	r3, #1
    4a94:	d405      	bmi.n	4aa2 <__sfp+0x2a>
    4a96:	220c      	movs	r2, #12
    4a98:	5ea5      	ldrsh	r5, [r4, r2]
    4a9a:	2d00      	cmp	r5, #0
    4a9c:	d010      	beq.n	4ac0 <__sfp+0x48>
    4a9e:	3468      	adds	r4, #104	; 0x68
    4aa0:	e7f7      	b.n	4a92 <__sfp+0x1a>
    4aa2:	6833      	ldr	r3, [r6, #0]
    4aa4:	2b00      	cmp	r3, #0
    4aa6:	d106      	bne.n	4ab6 <__sfp+0x3e>
    4aa8:	1c38      	adds	r0, r7, #0
    4aaa:	2104      	movs	r1, #4
    4aac:	f7ff ff9c 	bl	49e8 <__sfmoreglue>
    4ab0:	6030      	str	r0, [r6, #0]
    4ab2:	2800      	cmp	r0, #0
    4ab4:	d001      	beq.n	4aba <__sfp+0x42>
    4ab6:	6836      	ldr	r6, [r6, #0]
    4ab8:	e7e9      	b.n	4a8e <__sfp+0x16>
    4aba:	230c      	movs	r3, #12
    4abc:	603b      	str	r3, [r7, #0]
    4abe:	e016      	b.n	4aee <__sfp+0x76>
    4ac0:	2301      	movs	r3, #1
    4ac2:	425b      	negs	r3, r3
    4ac4:	81e3      	strh	r3, [r4, #14]
    4ac6:	1c20      	adds	r0, r4, #0
    4ac8:	2301      	movs	r3, #1
    4aca:	81a3      	strh	r3, [r4, #12]
    4acc:	6665      	str	r5, [r4, #100]	; 0x64
    4ace:	6025      	str	r5, [r4, #0]
    4ad0:	60a5      	str	r5, [r4, #8]
    4ad2:	6065      	str	r5, [r4, #4]
    4ad4:	6125      	str	r5, [r4, #16]
    4ad6:	6165      	str	r5, [r4, #20]
    4ad8:	61a5      	str	r5, [r4, #24]
    4ada:	305c      	adds	r0, #92	; 0x5c
    4adc:	1c29      	adds	r1, r5, #0
    4ade:	2208      	movs	r2, #8
    4ae0:	f7fe f921 	bl	2d26 <memset>
    4ae4:	6365      	str	r5, [r4, #52]	; 0x34
    4ae6:	63a5      	str	r5, [r4, #56]	; 0x38
    4ae8:	64a5      	str	r5, [r4, #72]	; 0x48
    4aea:	64e5      	str	r5, [r4, #76]	; 0x4c
    4aec:	1c20      	adds	r0, r4, #0
    4aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4af0:	00008c2c 	.word	0x00008c2c

00004af4 <_localeconv_r>:
    4af4:	4800      	ldr	r0, [pc, #0]	; (4af8 <_localeconv_r+0x4>)
    4af6:	4770      	bx	lr
    4af8:	2000016c 	.word	0x2000016c

00004afc <__smakebuf_r>:
    4afc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4afe:	898b      	ldrh	r3, [r1, #12]
    4b00:	b091      	sub	sp, #68	; 0x44
    4b02:	1c05      	adds	r5, r0, #0
    4b04:	1c0c      	adds	r4, r1, #0
    4b06:	079a      	lsls	r2, r3, #30
    4b08:	d425      	bmi.n	4b56 <__smakebuf_r+0x5a>
    4b0a:	230e      	movs	r3, #14
    4b0c:	5ec9      	ldrsh	r1, [r1, r3]
    4b0e:	2900      	cmp	r1, #0
    4b10:	da06      	bge.n	4b20 <__smakebuf_r+0x24>
    4b12:	89a7      	ldrh	r7, [r4, #12]
    4b14:	2380      	movs	r3, #128	; 0x80
    4b16:	401f      	ands	r7, r3
    4b18:	d00f      	beq.n	4b3a <__smakebuf_r+0x3e>
    4b1a:	2700      	movs	r7, #0
    4b1c:	2640      	movs	r6, #64	; 0x40
    4b1e:	e00e      	b.n	4b3e <__smakebuf_r+0x42>
    4b20:	aa01      	add	r2, sp, #4
    4b22:	f000 fc9f 	bl	5464 <_fstat_r>
    4b26:	2800      	cmp	r0, #0
    4b28:	dbf3      	blt.n	4b12 <__smakebuf_r+0x16>
    4b2a:	9b02      	ldr	r3, [sp, #8]
    4b2c:	27f0      	movs	r7, #240	; 0xf0
    4b2e:	023f      	lsls	r7, r7, #8
    4b30:	4a18      	ldr	r2, [pc, #96]	; (4b94 <__smakebuf_r+0x98>)
    4b32:	401f      	ands	r7, r3
    4b34:	18bf      	adds	r7, r7, r2
    4b36:	427b      	negs	r3, r7
    4b38:	415f      	adcs	r7, r3
    4b3a:	2680      	movs	r6, #128	; 0x80
    4b3c:	00f6      	lsls	r6, r6, #3
    4b3e:	1c28      	adds	r0, r5, #0
    4b40:	1c31      	adds	r1, r6, #0
    4b42:	f000 fb85 	bl	5250 <_malloc_r>
    4b46:	2800      	cmp	r0, #0
    4b48:	d10c      	bne.n	4b64 <__smakebuf_r+0x68>
    4b4a:	89a3      	ldrh	r3, [r4, #12]
    4b4c:	059a      	lsls	r2, r3, #22
    4b4e:	d41f      	bmi.n	4b90 <__smakebuf_r+0x94>
    4b50:	2202      	movs	r2, #2
    4b52:	4313      	orrs	r3, r2
    4b54:	81a3      	strh	r3, [r4, #12]
    4b56:	1c23      	adds	r3, r4, #0
    4b58:	3347      	adds	r3, #71	; 0x47
    4b5a:	6023      	str	r3, [r4, #0]
    4b5c:	6123      	str	r3, [r4, #16]
    4b5e:	2301      	movs	r3, #1
    4b60:	6163      	str	r3, [r4, #20]
    4b62:	e015      	b.n	4b90 <__smakebuf_r+0x94>
    4b64:	4b0c      	ldr	r3, [pc, #48]	; (4b98 <__smakebuf_r+0x9c>)
    4b66:	2280      	movs	r2, #128	; 0x80
    4b68:	62ab      	str	r3, [r5, #40]	; 0x28
    4b6a:	89a3      	ldrh	r3, [r4, #12]
    4b6c:	6020      	str	r0, [r4, #0]
    4b6e:	4313      	orrs	r3, r2
    4b70:	81a3      	strh	r3, [r4, #12]
    4b72:	6120      	str	r0, [r4, #16]
    4b74:	6166      	str	r6, [r4, #20]
    4b76:	2f00      	cmp	r7, #0
    4b78:	d00a      	beq.n	4b90 <__smakebuf_r+0x94>
    4b7a:	230e      	movs	r3, #14
    4b7c:	5ee1      	ldrsh	r1, [r4, r3]
    4b7e:	1c28      	adds	r0, r5, #0
    4b80:	f000 fc82 	bl	5488 <_isatty_r>
    4b84:	2800      	cmp	r0, #0
    4b86:	d003      	beq.n	4b90 <__smakebuf_r+0x94>
    4b88:	89a3      	ldrh	r3, [r4, #12]
    4b8a:	2201      	movs	r2, #1
    4b8c:	4313      	orrs	r3, r2
    4b8e:	81a3      	strh	r3, [r4, #12]
    4b90:	b011      	add	sp, #68	; 0x44
    4b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b94:	ffffe000 	.word	0xffffe000
    4b98:	0000496d 	.word	0x0000496d

00004b9c <malloc>:
    4b9c:	b508      	push	{r3, lr}
    4b9e:	4b03      	ldr	r3, [pc, #12]	; (4bac <malloc+0x10>)
    4ba0:	1c01      	adds	r1, r0, #0
    4ba2:	6818      	ldr	r0, [r3, #0]
    4ba4:	f000 fb54 	bl	5250 <_malloc_r>
    4ba8:	bd08      	pop	{r3, pc}
    4baa:	46c0      	nop			; (mov r8, r8)
    4bac:	20000168 	.word	0x20000168

00004bb0 <memchr>:
    4bb0:	b2c9      	uxtb	r1, r1
    4bb2:	1882      	adds	r2, r0, r2
    4bb4:	4290      	cmp	r0, r2
    4bb6:	d004      	beq.n	4bc2 <memchr+0x12>
    4bb8:	7803      	ldrb	r3, [r0, #0]
    4bba:	428b      	cmp	r3, r1
    4bbc:	d002      	beq.n	4bc4 <memchr+0x14>
    4bbe:	3001      	adds	r0, #1
    4bc0:	e7f8      	b.n	4bb4 <memchr+0x4>
    4bc2:	2000      	movs	r0, #0
    4bc4:	4770      	bx	lr

00004bc6 <_Balloc>:
    4bc6:	b570      	push	{r4, r5, r6, lr}
    4bc8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    4bca:	1c04      	adds	r4, r0, #0
    4bcc:	1c0e      	adds	r6, r1, #0
    4bce:	2d00      	cmp	r5, #0
    4bd0:	d107      	bne.n	4be2 <_Balloc+0x1c>
    4bd2:	2010      	movs	r0, #16
    4bd4:	f7ff ffe2 	bl	4b9c <malloc>
    4bd8:	6260      	str	r0, [r4, #36]	; 0x24
    4bda:	6045      	str	r5, [r0, #4]
    4bdc:	6085      	str	r5, [r0, #8]
    4bde:	6005      	str	r5, [r0, #0]
    4be0:	60c5      	str	r5, [r0, #12]
    4be2:	6a65      	ldr	r5, [r4, #36]	; 0x24
    4be4:	68eb      	ldr	r3, [r5, #12]
    4be6:	2b00      	cmp	r3, #0
    4be8:	d009      	beq.n	4bfe <_Balloc+0x38>
    4bea:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4bec:	00b2      	lsls	r2, r6, #2
    4bee:	68db      	ldr	r3, [r3, #12]
    4bf0:	189a      	adds	r2, r3, r2
    4bf2:	6810      	ldr	r0, [r2, #0]
    4bf4:	2800      	cmp	r0, #0
    4bf6:	d00e      	beq.n	4c16 <_Balloc+0x50>
    4bf8:	6803      	ldr	r3, [r0, #0]
    4bfa:	6013      	str	r3, [r2, #0]
    4bfc:	e017      	b.n	4c2e <_Balloc+0x68>
    4bfe:	1c20      	adds	r0, r4, #0
    4c00:	2104      	movs	r1, #4
    4c02:	2221      	movs	r2, #33	; 0x21
    4c04:	f000 face 	bl	51a4 <_calloc_r>
    4c08:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4c0a:	60e8      	str	r0, [r5, #12]
    4c0c:	68db      	ldr	r3, [r3, #12]
    4c0e:	2b00      	cmp	r3, #0
    4c10:	d1eb      	bne.n	4bea <_Balloc+0x24>
    4c12:	2000      	movs	r0, #0
    4c14:	e00e      	b.n	4c34 <_Balloc+0x6e>
    4c16:	2101      	movs	r1, #1
    4c18:	1c0d      	adds	r5, r1, #0
    4c1a:	40b5      	lsls	r5, r6
    4c1c:	1d6a      	adds	r2, r5, #5
    4c1e:	0092      	lsls	r2, r2, #2
    4c20:	1c20      	adds	r0, r4, #0
    4c22:	f000 fabf 	bl	51a4 <_calloc_r>
    4c26:	2800      	cmp	r0, #0
    4c28:	d0f3      	beq.n	4c12 <_Balloc+0x4c>
    4c2a:	6046      	str	r6, [r0, #4]
    4c2c:	6085      	str	r5, [r0, #8]
    4c2e:	2200      	movs	r2, #0
    4c30:	6102      	str	r2, [r0, #16]
    4c32:	60c2      	str	r2, [r0, #12]
    4c34:	bd70      	pop	{r4, r5, r6, pc}

00004c36 <_Bfree>:
    4c36:	b570      	push	{r4, r5, r6, lr}
    4c38:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4c3a:	1c06      	adds	r6, r0, #0
    4c3c:	1c0d      	adds	r5, r1, #0
    4c3e:	2c00      	cmp	r4, #0
    4c40:	d107      	bne.n	4c52 <_Bfree+0x1c>
    4c42:	2010      	movs	r0, #16
    4c44:	f7ff ffaa 	bl	4b9c <malloc>
    4c48:	6270      	str	r0, [r6, #36]	; 0x24
    4c4a:	6044      	str	r4, [r0, #4]
    4c4c:	6084      	str	r4, [r0, #8]
    4c4e:	6004      	str	r4, [r0, #0]
    4c50:	60c4      	str	r4, [r0, #12]
    4c52:	2d00      	cmp	r5, #0
    4c54:	d007      	beq.n	4c66 <_Bfree+0x30>
    4c56:	6a72      	ldr	r2, [r6, #36]	; 0x24
    4c58:	6869      	ldr	r1, [r5, #4]
    4c5a:	68d2      	ldr	r2, [r2, #12]
    4c5c:	008b      	lsls	r3, r1, #2
    4c5e:	18d3      	adds	r3, r2, r3
    4c60:	681a      	ldr	r2, [r3, #0]
    4c62:	602a      	str	r2, [r5, #0]
    4c64:	601d      	str	r5, [r3, #0]
    4c66:	bd70      	pop	{r4, r5, r6, pc}

00004c68 <__multadd>:
    4c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4c6a:	1c0c      	adds	r4, r1, #0
    4c6c:	1c1e      	adds	r6, r3, #0
    4c6e:	690d      	ldr	r5, [r1, #16]
    4c70:	1c07      	adds	r7, r0, #0
    4c72:	3114      	adds	r1, #20
    4c74:	2300      	movs	r3, #0
    4c76:	6808      	ldr	r0, [r1, #0]
    4c78:	3301      	adds	r3, #1
    4c7a:	b280      	uxth	r0, r0
    4c7c:	4350      	muls	r0, r2
    4c7e:	1980      	adds	r0, r0, r6
    4c80:	4684      	mov	ip, r0
    4c82:	0c06      	lsrs	r6, r0, #16
    4c84:	6808      	ldr	r0, [r1, #0]
    4c86:	0c00      	lsrs	r0, r0, #16
    4c88:	4350      	muls	r0, r2
    4c8a:	1830      	adds	r0, r6, r0
    4c8c:	0c06      	lsrs	r6, r0, #16
    4c8e:	0400      	lsls	r0, r0, #16
    4c90:	9001      	str	r0, [sp, #4]
    4c92:	4660      	mov	r0, ip
    4c94:	b280      	uxth	r0, r0
    4c96:	4684      	mov	ip, r0
    4c98:	9801      	ldr	r0, [sp, #4]
    4c9a:	4484      	add	ip, r0
    4c9c:	4660      	mov	r0, ip
    4c9e:	c101      	stmia	r1!, {r0}
    4ca0:	42ab      	cmp	r3, r5
    4ca2:	dbe8      	blt.n	4c76 <__multadd+0xe>
    4ca4:	2e00      	cmp	r6, #0
    4ca6:	d01b      	beq.n	4ce0 <__multadd+0x78>
    4ca8:	68a3      	ldr	r3, [r4, #8]
    4caa:	429d      	cmp	r5, r3
    4cac:	db12      	blt.n	4cd4 <__multadd+0x6c>
    4cae:	6861      	ldr	r1, [r4, #4]
    4cb0:	1c38      	adds	r0, r7, #0
    4cb2:	3101      	adds	r1, #1
    4cb4:	f7ff ff87 	bl	4bc6 <_Balloc>
    4cb8:	6922      	ldr	r2, [r4, #16]
    4cba:	1c21      	adds	r1, r4, #0
    4cbc:	3202      	adds	r2, #2
    4cbe:	9001      	str	r0, [sp, #4]
    4cc0:	310c      	adds	r1, #12
    4cc2:	0092      	lsls	r2, r2, #2
    4cc4:	300c      	adds	r0, #12
    4cc6:	f7fe f825 	bl	2d14 <memcpy>
    4cca:	1c21      	adds	r1, r4, #0
    4ccc:	1c38      	adds	r0, r7, #0
    4cce:	f7ff ffb2 	bl	4c36 <_Bfree>
    4cd2:	9c01      	ldr	r4, [sp, #4]
    4cd4:	1d2b      	adds	r3, r5, #4
    4cd6:	009b      	lsls	r3, r3, #2
    4cd8:	18e3      	adds	r3, r4, r3
    4cda:	3501      	adds	r5, #1
    4cdc:	605e      	str	r6, [r3, #4]
    4cde:	6125      	str	r5, [r4, #16]
    4ce0:	1c20      	adds	r0, r4, #0
    4ce2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004ce4 <__hi0bits>:
    4ce4:	2200      	movs	r2, #0
    4ce6:	1c03      	adds	r3, r0, #0
    4ce8:	0c01      	lsrs	r1, r0, #16
    4cea:	4291      	cmp	r1, r2
    4cec:	d101      	bne.n	4cf2 <__hi0bits+0xe>
    4cee:	0403      	lsls	r3, r0, #16
    4cf0:	2210      	movs	r2, #16
    4cf2:	0e19      	lsrs	r1, r3, #24
    4cf4:	d101      	bne.n	4cfa <__hi0bits+0x16>
    4cf6:	3208      	adds	r2, #8
    4cf8:	021b      	lsls	r3, r3, #8
    4cfa:	0f19      	lsrs	r1, r3, #28
    4cfc:	d101      	bne.n	4d02 <__hi0bits+0x1e>
    4cfe:	3204      	adds	r2, #4
    4d00:	011b      	lsls	r3, r3, #4
    4d02:	0f99      	lsrs	r1, r3, #30
    4d04:	d101      	bne.n	4d0a <__hi0bits+0x26>
    4d06:	3202      	adds	r2, #2
    4d08:	009b      	lsls	r3, r3, #2
    4d0a:	2b00      	cmp	r3, #0
    4d0c:	db04      	blt.n	4d18 <__hi0bits+0x34>
    4d0e:	2020      	movs	r0, #32
    4d10:	0059      	lsls	r1, r3, #1
    4d12:	d502      	bpl.n	4d1a <__hi0bits+0x36>
    4d14:	1c50      	adds	r0, r2, #1
    4d16:	e000      	b.n	4d1a <__hi0bits+0x36>
    4d18:	1c10      	adds	r0, r2, #0
    4d1a:	4770      	bx	lr

00004d1c <__lo0bits>:
    4d1c:	6803      	ldr	r3, [r0, #0]
    4d1e:	2207      	movs	r2, #7
    4d20:	1c01      	adds	r1, r0, #0
    4d22:	401a      	ands	r2, r3
    4d24:	d00b      	beq.n	4d3e <__lo0bits+0x22>
    4d26:	2201      	movs	r2, #1
    4d28:	2000      	movs	r0, #0
    4d2a:	4213      	tst	r3, r2
    4d2c:	d122      	bne.n	4d74 <__lo0bits+0x58>
    4d2e:	2002      	movs	r0, #2
    4d30:	4203      	tst	r3, r0
    4d32:	d001      	beq.n	4d38 <__lo0bits+0x1c>
    4d34:	40d3      	lsrs	r3, r2
    4d36:	e01b      	b.n	4d70 <__lo0bits+0x54>
    4d38:	089b      	lsrs	r3, r3, #2
    4d3a:	600b      	str	r3, [r1, #0]
    4d3c:	e01a      	b.n	4d74 <__lo0bits+0x58>
    4d3e:	b298      	uxth	r0, r3
    4d40:	2800      	cmp	r0, #0
    4d42:	d101      	bne.n	4d48 <__lo0bits+0x2c>
    4d44:	0c1b      	lsrs	r3, r3, #16
    4d46:	2210      	movs	r2, #16
    4d48:	b2d8      	uxtb	r0, r3
    4d4a:	2800      	cmp	r0, #0
    4d4c:	d101      	bne.n	4d52 <__lo0bits+0x36>
    4d4e:	3208      	adds	r2, #8
    4d50:	0a1b      	lsrs	r3, r3, #8
    4d52:	0718      	lsls	r0, r3, #28
    4d54:	d101      	bne.n	4d5a <__lo0bits+0x3e>
    4d56:	3204      	adds	r2, #4
    4d58:	091b      	lsrs	r3, r3, #4
    4d5a:	0798      	lsls	r0, r3, #30
    4d5c:	d101      	bne.n	4d62 <__lo0bits+0x46>
    4d5e:	3202      	adds	r2, #2
    4d60:	089b      	lsrs	r3, r3, #2
    4d62:	07d8      	lsls	r0, r3, #31
    4d64:	d404      	bmi.n	4d70 <__lo0bits+0x54>
    4d66:	085b      	lsrs	r3, r3, #1
    4d68:	2020      	movs	r0, #32
    4d6a:	2b00      	cmp	r3, #0
    4d6c:	d002      	beq.n	4d74 <__lo0bits+0x58>
    4d6e:	3201      	adds	r2, #1
    4d70:	600b      	str	r3, [r1, #0]
    4d72:	1c10      	adds	r0, r2, #0
    4d74:	4770      	bx	lr

00004d76 <__i2b>:
    4d76:	b510      	push	{r4, lr}
    4d78:	1c0c      	adds	r4, r1, #0
    4d7a:	2101      	movs	r1, #1
    4d7c:	f7ff ff23 	bl	4bc6 <_Balloc>
    4d80:	2301      	movs	r3, #1
    4d82:	6144      	str	r4, [r0, #20]
    4d84:	6103      	str	r3, [r0, #16]
    4d86:	bd10      	pop	{r4, pc}

00004d88 <__multiply>:
    4d88:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d8a:	1c0c      	adds	r4, r1, #0
    4d8c:	1c15      	adds	r5, r2, #0
    4d8e:	6909      	ldr	r1, [r1, #16]
    4d90:	6912      	ldr	r2, [r2, #16]
    4d92:	b08b      	sub	sp, #44	; 0x2c
    4d94:	4291      	cmp	r1, r2
    4d96:	da02      	bge.n	4d9e <__multiply+0x16>
    4d98:	1c23      	adds	r3, r4, #0
    4d9a:	1c2c      	adds	r4, r5, #0
    4d9c:	1c1d      	adds	r5, r3, #0
    4d9e:	6927      	ldr	r7, [r4, #16]
    4da0:	692e      	ldr	r6, [r5, #16]
    4da2:	68a2      	ldr	r2, [r4, #8]
    4da4:	19bb      	adds	r3, r7, r6
    4da6:	6861      	ldr	r1, [r4, #4]
    4da8:	9302      	str	r3, [sp, #8]
    4daa:	4293      	cmp	r3, r2
    4dac:	dd00      	ble.n	4db0 <__multiply+0x28>
    4dae:	3101      	adds	r1, #1
    4db0:	f7ff ff09 	bl	4bc6 <_Balloc>
    4db4:	1c03      	adds	r3, r0, #0
    4db6:	9003      	str	r0, [sp, #12]
    4db8:	9802      	ldr	r0, [sp, #8]
    4dba:	3314      	adds	r3, #20
    4dbc:	0082      	lsls	r2, r0, #2
    4dbe:	189a      	adds	r2, r3, r2
    4dc0:	1c19      	adds	r1, r3, #0
    4dc2:	4291      	cmp	r1, r2
    4dc4:	d202      	bcs.n	4dcc <__multiply+0x44>
    4dc6:	2000      	movs	r0, #0
    4dc8:	c101      	stmia	r1!, {r0}
    4dca:	e7fa      	b.n	4dc2 <__multiply+0x3a>
    4dcc:	3514      	adds	r5, #20
    4dce:	3414      	adds	r4, #20
    4dd0:	00bf      	lsls	r7, r7, #2
    4dd2:	46ac      	mov	ip, r5
    4dd4:	00b6      	lsls	r6, r6, #2
    4dd6:	19e7      	adds	r7, r4, r7
    4dd8:	4466      	add	r6, ip
    4dda:	9404      	str	r4, [sp, #16]
    4ddc:	9707      	str	r7, [sp, #28]
    4dde:	9609      	str	r6, [sp, #36]	; 0x24
    4de0:	9e09      	ldr	r6, [sp, #36]	; 0x24
    4de2:	45b4      	cmp	ip, r6
    4de4:	d256      	bcs.n	4e94 <__multiply+0x10c>
    4de6:	4665      	mov	r5, ip
    4de8:	882d      	ldrh	r5, [r5, #0]
    4dea:	9505      	str	r5, [sp, #20]
    4dec:	2d00      	cmp	r5, #0
    4dee:	d01f      	beq.n	4e30 <__multiply+0xa8>
    4df0:	9c04      	ldr	r4, [sp, #16]
    4df2:	1c19      	adds	r1, r3, #0
    4df4:	2000      	movs	r0, #0
    4df6:	680f      	ldr	r7, [r1, #0]
    4df8:	cc40      	ldmia	r4!, {r6}
    4dfa:	b2bf      	uxth	r7, r7
    4dfc:	9d05      	ldr	r5, [sp, #20]
    4dfe:	9706      	str	r7, [sp, #24]
    4e00:	b2b7      	uxth	r7, r6
    4e02:	436f      	muls	r7, r5
    4e04:	9d06      	ldr	r5, [sp, #24]
    4e06:	0c36      	lsrs	r6, r6, #16
    4e08:	19ef      	adds	r7, r5, r7
    4e0a:	183f      	adds	r7, r7, r0
    4e0c:	6808      	ldr	r0, [r1, #0]
    4e0e:	9108      	str	r1, [sp, #32]
    4e10:	0c05      	lsrs	r5, r0, #16
    4e12:	9805      	ldr	r0, [sp, #20]
    4e14:	4346      	muls	r6, r0
    4e16:	0c38      	lsrs	r0, r7, #16
    4e18:	19ad      	adds	r5, r5, r6
    4e1a:	182d      	adds	r5, r5, r0
    4e1c:	0c28      	lsrs	r0, r5, #16
    4e1e:	b2bf      	uxth	r7, r7
    4e20:	042d      	lsls	r5, r5, #16
    4e22:	433d      	orrs	r5, r7
    4e24:	c120      	stmia	r1!, {r5}
    4e26:	9d07      	ldr	r5, [sp, #28]
    4e28:	42ac      	cmp	r4, r5
    4e2a:	d3e4      	bcc.n	4df6 <__multiply+0x6e>
    4e2c:	9e08      	ldr	r6, [sp, #32]
    4e2e:	6070      	str	r0, [r6, #4]
    4e30:	4667      	mov	r7, ip
    4e32:	887d      	ldrh	r5, [r7, #2]
    4e34:	2d00      	cmp	r5, #0
    4e36:	d022      	beq.n	4e7e <__multiply+0xf6>
    4e38:	2600      	movs	r6, #0
    4e3a:	6818      	ldr	r0, [r3, #0]
    4e3c:	9c04      	ldr	r4, [sp, #16]
    4e3e:	1c19      	adds	r1, r3, #0
    4e40:	9601      	str	r6, [sp, #4]
    4e42:	8827      	ldrh	r7, [r4, #0]
    4e44:	b280      	uxth	r0, r0
    4e46:	436f      	muls	r7, r5
    4e48:	9706      	str	r7, [sp, #24]
    4e4a:	9e06      	ldr	r6, [sp, #24]
    4e4c:	884f      	ldrh	r7, [r1, #2]
    4e4e:	9105      	str	r1, [sp, #20]
    4e50:	19f6      	adds	r6, r6, r7
    4e52:	9f01      	ldr	r7, [sp, #4]
    4e54:	19f7      	adds	r7, r6, r7
    4e56:	9706      	str	r7, [sp, #24]
    4e58:	043f      	lsls	r7, r7, #16
    4e5a:	4338      	orrs	r0, r7
    4e5c:	6008      	str	r0, [r1, #0]
    4e5e:	cc01      	ldmia	r4!, {r0}
    4e60:	888f      	ldrh	r7, [r1, #4]
    4e62:	0c00      	lsrs	r0, r0, #16
    4e64:	4368      	muls	r0, r5
    4e66:	19c0      	adds	r0, r0, r7
    4e68:	9f06      	ldr	r7, [sp, #24]
    4e6a:	3104      	adds	r1, #4
    4e6c:	0c3e      	lsrs	r6, r7, #16
    4e6e:	1980      	adds	r0, r0, r6
    4e70:	9f07      	ldr	r7, [sp, #28]
    4e72:	0c06      	lsrs	r6, r0, #16
    4e74:	9601      	str	r6, [sp, #4]
    4e76:	42a7      	cmp	r7, r4
    4e78:	d8e3      	bhi.n	4e42 <__multiply+0xba>
    4e7a:	9905      	ldr	r1, [sp, #20]
    4e7c:	6048      	str	r0, [r1, #4]
    4e7e:	2504      	movs	r5, #4
    4e80:	44ac      	add	ip, r5
    4e82:	195b      	adds	r3, r3, r5
    4e84:	e7ac      	b.n	4de0 <__multiply+0x58>
    4e86:	3a04      	subs	r2, #4
    4e88:	6810      	ldr	r0, [r2, #0]
    4e8a:	2800      	cmp	r0, #0
    4e8c:	d105      	bne.n	4e9a <__multiply+0x112>
    4e8e:	9f02      	ldr	r7, [sp, #8]
    4e90:	3f01      	subs	r7, #1
    4e92:	9702      	str	r7, [sp, #8]
    4e94:	9d02      	ldr	r5, [sp, #8]
    4e96:	2d00      	cmp	r5, #0
    4e98:	dcf5      	bgt.n	4e86 <__multiply+0xfe>
    4e9a:	9f03      	ldr	r7, [sp, #12]
    4e9c:	9e02      	ldr	r6, [sp, #8]
    4e9e:	1c38      	adds	r0, r7, #0
    4ea0:	613e      	str	r6, [r7, #16]
    4ea2:	b00b      	add	sp, #44	; 0x2c
    4ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004ea8 <__pow5mult>:
    4ea8:	2303      	movs	r3, #3
    4eaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4eac:	4013      	ands	r3, r2
    4eae:	1c05      	adds	r5, r0, #0
    4eb0:	1c0e      	adds	r6, r1, #0
    4eb2:	1c14      	adds	r4, r2, #0
    4eb4:	2b00      	cmp	r3, #0
    4eb6:	d007      	beq.n	4ec8 <__pow5mult+0x20>
    4eb8:	4a22      	ldr	r2, [pc, #136]	; (4f44 <__pow5mult+0x9c>)
    4eba:	3b01      	subs	r3, #1
    4ebc:	009b      	lsls	r3, r3, #2
    4ebe:	589a      	ldr	r2, [r3, r2]
    4ec0:	2300      	movs	r3, #0
    4ec2:	f7ff fed1 	bl	4c68 <__multadd>
    4ec6:	1c06      	adds	r6, r0, #0
    4ec8:	10a4      	asrs	r4, r4, #2
    4eca:	9401      	str	r4, [sp, #4]
    4ecc:	d037      	beq.n	4f3e <__pow5mult+0x96>
    4ece:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    4ed0:	2c00      	cmp	r4, #0
    4ed2:	d107      	bne.n	4ee4 <__pow5mult+0x3c>
    4ed4:	2010      	movs	r0, #16
    4ed6:	f7ff fe61 	bl	4b9c <malloc>
    4eda:	6268      	str	r0, [r5, #36]	; 0x24
    4edc:	6044      	str	r4, [r0, #4]
    4ede:	6084      	str	r4, [r0, #8]
    4ee0:	6004      	str	r4, [r0, #0]
    4ee2:	60c4      	str	r4, [r0, #12]
    4ee4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    4ee6:	68bc      	ldr	r4, [r7, #8]
    4ee8:	2c00      	cmp	r4, #0
    4eea:	d110      	bne.n	4f0e <__pow5mult+0x66>
    4eec:	1c28      	adds	r0, r5, #0
    4eee:	4916      	ldr	r1, [pc, #88]	; (4f48 <__pow5mult+0xa0>)
    4ef0:	f7ff ff41 	bl	4d76 <__i2b>
    4ef4:	2300      	movs	r3, #0
    4ef6:	60b8      	str	r0, [r7, #8]
    4ef8:	1c04      	adds	r4, r0, #0
    4efa:	6003      	str	r3, [r0, #0]
    4efc:	e007      	b.n	4f0e <__pow5mult+0x66>
    4efe:	9b01      	ldr	r3, [sp, #4]
    4f00:	105b      	asrs	r3, r3, #1
    4f02:	9301      	str	r3, [sp, #4]
    4f04:	d01b      	beq.n	4f3e <__pow5mult+0x96>
    4f06:	6820      	ldr	r0, [r4, #0]
    4f08:	2800      	cmp	r0, #0
    4f0a:	d00f      	beq.n	4f2c <__pow5mult+0x84>
    4f0c:	1c04      	adds	r4, r0, #0
    4f0e:	9b01      	ldr	r3, [sp, #4]
    4f10:	07db      	lsls	r3, r3, #31
    4f12:	d5f4      	bpl.n	4efe <__pow5mult+0x56>
    4f14:	1c31      	adds	r1, r6, #0
    4f16:	1c22      	adds	r2, r4, #0
    4f18:	1c28      	adds	r0, r5, #0
    4f1a:	f7ff ff35 	bl	4d88 <__multiply>
    4f1e:	1c31      	adds	r1, r6, #0
    4f20:	1c07      	adds	r7, r0, #0
    4f22:	1c28      	adds	r0, r5, #0
    4f24:	f7ff fe87 	bl	4c36 <_Bfree>
    4f28:	1c3e      	adds	r6, r7, #0
    4f2a:	e7e8      	b.n	4efe <__pow5mult+0x56>
    4f2c:	1c28      	adds	r0, r5, #0
    4f2e:	1c21      	adds	r1, r4, #0
    4f30:	1c22      	adds	r2, r4, #0
    4f32:	f7ff ff29 	bl	4d88 <__multiply>
    4f36:	2300      	movs	r3, #0
    4f38:	6020      	str	r0, [r4, #0]
    4f3a:	6003      	str	r3, [r0, #0]
    4f3c:	e7e6      	b.n	4f0c <__pow5mult+0x64>
    4f3e:	1c30      	adds	r0, r6, #0
    4f40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4f42:	46c0      	nop			; (mov r8, r8)
    4f44:	00008de0 	.word	0x00008de0
    4f48:	00000271 	.word	0x00000271

00004f4c <__lshift>:
    4f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f4e:	1c0c      	adds	r4, r1, #0
    4f50:	b085      	sub	sp, #20
    4f52:	9003      	str	r0, [sp, #12]
    4f54:	6920      	ldr	r0, [r4, #16]
    4f56:	1155      	asrs	r5, r2, #5
    4f58:	1828      	adds	r0, r5, r0
    4f5a:	9002      	str	r0, [sp, #8]
    4f5c:	6849      	ldr	r1, [r1, #4]
    4f5e:	3001      	adds	r0, #1
    4f60:	68a3      	ldr	r3, [r4, #8]
    4f62:	1c17      	adds	r7, r2, #0
    4f64:	9000      	str	r0, [sp, #0]
    4f66:	9a00      	ldr	r2, [sp, #0]
    4f68:	429a      	cmp	r2, r3
    4f6a:	dd02      	ble.n	4f72 <__lshift+0x26>
    4f6c:	3101      	adds	r1, #1
    4f6e:	005b      	lsls	r3, r3, #1
    4f70:	e7f9      	b.n	4f66 <__lshift+0x1a>
    4f72:	9803      	ldr	r0, [sp, #12]
    4f74:	f7ff fe27 	bl	4bc6 <_Balloc>
    4f78:	1c02      	adds	r2, r0, #0
    4f7a:	1c06      	adds	r6, r0, #0
    4f7c:	3214      	adds	r2, #20
    4f7e:	2300      	movs	r3, #0
    4f80:	42ab      	cmp	r3, r5
    4f82:	da04      	bge.n	4f8e <__lshift+0x42>
    4f84:	0099      	lsls	r1, r3, #2
    4f86:	2000      	movs	r0, #0
    4f88:	5050      	str	r0, [r2, r1]
    4f8a:	3301      	adds	r3, #1
    4f8c:	e7f8      	b.n	4f80 <__lshift+0x34>
    4f8e:	43eb      	mvns	r3, r5
    4f90:	17db      	asrs	r3, r3, #31
    4f92:	401d      	ands	r5, r3
    4f94:	00ad      	lsls	r5, r5, #2
    4f96:	6920      	ldr	r0, [r4, #16]
    4f98:	1955      	adds	r5, r2, r5
    4f9a:	1c22      	adds	r2, r4, #0
    4f9c:	3214      	adds	r2, #20
    4f9e:	0083      	lsls	r3, r0, #2
    4fa0:	189b      	adds	r3, r3, r2
    4fa2:	469c      	mov	ip, r3
    4fa4:	231f      	movs	r3, #31
    4fa6:	401f      	ands	r7, r3
    4fa8:	d014      	beq.n	4fd4 <__lshift+0x88>
    4faa:	2320      	movs	r3, #32
    4fac:	1bdb      	subs	r3, r3, r7
    4fae:	9301      	str	r3, [sp, #4]
    4fb0:	2300      	movs	r3, #0
    4fb2:	6810      	ldr	r0, [r2, #0]
    4fb4:	1c29      	adds	r1, r5, #0
    4fb6:	40b8      	lsls	r0, r7
    4fb8:	4303      	orrs	r3, r0
    4fba:	c508      	stmia	r5!, {r3}
    4fbc:	ca08      	ldmia	r2!, {r3}
    4fbe:	9801      	ldr	r0, [sp, #4]
    4fc0:	40c3      	lsrs	r3, r0
    4fc2:	4594      	cmp	ip, r2
    4fc4:	d8f5      	bhi.n	4fb2 <__lshift+0x66>
    4fc6:	604b      	str	r3, [r1, #4]
    4fc8:	2b00      	cmp	r3, #0
    4fca:	d007      	beq.n	4fdc <__lshift+0x90>
    4fcc:	9902      	ldr	r1, [sp, #8]
    4fce:	3102      	adds	r1, #2
    4fd0:	9100      	str	r1, [sp, #0]
    4fd2:	e003      	b.n	4fdc <__lshift+0x90>
    4fd4:	ca08      	ldmia	r2!, {r3}
    4fd6:	c508      	stmia	r5!, {r3}
    4fd8:	4594      	cmp	ip, r2
    4fda:	d8fb      	bhi.n	4fd4 <__lshift+0x88>
    4fdc:	9b00      	ldr	r3, [sp, #0]
    4fde:	9803      	ldr	r0, [sp, #12]
    4fe0:	3b01      	subs	r3, #1
    4fe2:	6133      	str	r3, [r6, #16]
    4fe4:	1c21      	adds	r1, r4, #0
    4fe6:	f7ff fe26 	bl	4c36 <_Bfree>
    4fea:	1c30      	adds	r0, r6, #0
    4fec:	b005      	add	sp, #20
    4fee:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004ff0 <__mcmp>:
    4ff0:	b510      	push	{r4, lr}
    4ff2:	6902      	ldr	r2, [r0, #16]
    4ff4:	690c      	ldr	r4, [r1, #16]
    4ff6:	1c03      	adds	r3, r0, #0
    4ff8:	1b10      	subs	r0, r2, r4
    4ffa:	d113      	bne.n	5024 <__mcmp+0x34>
    4ffc:	1c1a      	adds	r2, r3, #0
    4ffe:	00a0      	lsls	r0, r4, #2
    5000:	3214      	adds	r2, #20
    5002:	3114      	adds	r1, #20
    5004:	1813      	adds	r3, r2, r0
    5006:	1809      	adds	r1, r1, r0
    5008:	3b04      	subs	r3, #4
    500a:	3904      	subs	r1, #4
    500c:	681c      	ldr	r4, [r3, #0]
    500e:	6808      	ldr	r0, [r1, #0]
    5010:	4284      	cmp	r4, r0
    5012:	d004      	beq.n	501e <__mcmp+0x2e>
    5014:	4284      	cmp	r4, r0
    5016:	4180      	sbcs	r0, r0
    5018:	2301      	movs	r3, #1
    501a:	4318      	orrs	r0, r3
    501c:	e002      	b.n	5024 <__mcmp+0x34>
    501e:	4293      	cmp	r3, r2
    5020:	d8f2      	bhi.n	5008 <__mcmp+0x18>
    5022:	2000      	movs	r0, #0
    5024:	bd10      	pop	{r4, pc}

00005026 <__mdiff>:
    5026:	b5f0      	push	{r4, r5, r6, r7, lr}
    5028:	1c07      	adds	r7, r0, #0
    502a:	b085      	sub	sp, #20
    502c:	1c08      	adds	r0, r1, #0
    502e:	1c0d      	adds	r5, r1, #0
    5030:	1c11      	adds	r1, r2, #0
    5032:	1c14      	adds	r4, r2, #0
    5034:	f7ff ffdc 	bl	4ff0 <__mcmp>
    5038:	1e06      	subs	r6, r0, #0
    503a:	d107      	bne.n	504c <__mdiff+0x26>
    503c:	1c38      	adds	r0, r7, #0
    503e:	1c31      	adds	r1, r6, #0
    5040:	f7ff fdc1 	bl	4bc6 <_Balloc>
    5044:	2301      	movs	r3, #1
    5046:	6103      	str	r3, [r0, #16]
    5048:	6146      	str	r6, [r0, #20]
    504a:	e050      	b.n	50ee <__mdiff+0xc8>
    504c:	2800      	cmp	r0, #0
    504e:	db01      	blt.n	5054 <__mdiff+0x2e>
    5050:	2600      	movs	r6, #0
    5052:	e003      	b.n	505c <__mdiff+0x36>
    5054:	1c2b      	adds	r3, r5, #0
    5056:	2601      	movs	r6, #1
    5058:	1c25      	adds	r5, r4, #0
    505a:	1c1c      	adds	r4, r3, #0
    505c:	6869      	ldr	r1, [r5, #4]
    505e:	1c38      	adds	r0, r7, #0
    5060:	f7ff fdb1 	bl	4bc6 <_Balloc>
    5064:	692a      	ldr	r2, [r5, #16]
    5066:	1c2b      	adds	r3, r5, #0
    5068:	3314      	adds	r3, #20
    506a:	0091      	lsls	r1, r2, #2
    506c:	1859      	adds	r1, r3, r1
    506e:	9102      	str	r1, [sp, #8]
    5070:	6921      	ldr	r1, [r4, #16]
    5072:	1c25      	adds	r5, r4, #0
    5074:	3514      	adds	r5, #20
    5076:	0089      	lsls	r1, r1, #2
    5078:	1869      	adds	r1, r5, r1
    507a:	1c04      	adds	r4, r0, #0
    507c:	9103      	str	r1, [sp, #12]
    507e:	60c6      	str	r6, [r0, #12]
    5080:	3414      	adds	r4, #20
    5082:	2100      	movs	r1, #0
    5084:	cb40      	ldmia	r3!, {r6}
    5086:	cd80      	ldmia	r5!, {r7}
    5088:	46b4      	mov	ip, r6
    508a:	b2b6      	uxth	r6, r6
    508c:	1871      	adds	r1, r6, r1
    508e:	b2be      	uxth	r6, r7
    5090:	1b8e      	subs	r6, r1, r6
    5092:	4661      	mov	r1, ip
    5094:	9601      	str	r6, [sp, #4]
    5096:	0c3f      	lsrs	r7, r7, #16
    5098:	0c0e      	lsrs	r6, r1, #16
    509a:	1bf7      	subs	r7, r6, r7
    509c:	9e01      	ldr	r6, [sp, #4]
    509e:	3404      	adds	r4, #4
    50a0:	1431      	asrs	r1, r6, #16
    50a2:	187f      	adds	r7, r7, r1
    50a4:	1439      	asrs	r1, r7, #16
    50a6:	043f      	lsls	r7, r7, #16
    50a8:	9700      	str	r7, [sp, #0]
    50aa:	9f01      	ldr	r7, [sp, #4]
    50ac:	1f26      	subs	r6, r4, #4
    50ae:	46b4      	mov	ip, r6
    50b0:	b2be      	uxth	r6, r7
    50b2:	9f00      	ldr	r7, [sp, #0]
    50b4:	4337      	orrs	r7, r6
    50b6:	4666      	mov	r6, ip
    50b8:	6037      	str	r7, [r6, #0]
    50ba:	9f03      	ldr	r7, [sp, #12]
    50bc:	42bd      	cmp	r5, r7
    50be:	d3e1      	bcc.n	5084 <__mdiff+0x5e>
    50c0:	9e02      	ldr	r6, [sp, #8]
    50c2:	1c25      	adds	r5, r4, #0
    50c4:	42b3      	cmp	r3, r6
    50c6:	d20b      	bcs.n	50e0 <__mdiff+0xba>
    50c8:	cb80      	ldmia	r3!, {r7}
    50ca:	b2bd      	uxth	r5, r7
    50cc:	186d      	adds	r5, r5, r1
    50ce:	142e      	asrs	r6, r5, #16
    50d0:	0c3f      	lsrs	r7, r7, #16
    50d2:	19f6      	adds	r6, r6, r7
    50d4:	1431      	asrs	r1, r6, #16
    50d6:	b2ad      	uxth	r5, r5
    50d8:	0436      	lsls	r6, r6, #16
    50da:	4335      	orrs	r5, r6
    50dc:	c420      	stmia	r4!, {r5}
    50de:	e7ef      	b.n	50c0 <__mdiff+0x9a>
    50e0:	3d04      	subs	r5, #4
    50e2:	682f      	ldr	r7, [r5, #0]
    50e4:	2f00      	cmp	r7, #0
    50e6:	d101      	bne.n	50ec <__mdiff+0xc6>
    50e8:	3a01      	subs	r2, #1
    50ea:	e7f9      	b.n	50e0 <__mdiff+0xba>
    50ec:	6102      	str	r2, [r0, #16]
    50ee:	b005      	add	sp, #20
    50f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000050f4 <__d2b>:
    50f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    50f6:	2101      	movs	r1, #1
    50f8:	1c1d      	adds	r5, r3, #0
    50fa:	1c14      	adds	r4, r2, #0
    50fc:	f7ff fd63 	bl	4bc6 <_Balloc>
    5100:	006f      	lsls	r7, r5, #1
    5102:	032b      	lsls	r3, r5, #12
    5104:	1c06      	adds	r6, r0, #0
    5106:	0b1b      	lsrs	r3, r3, #12
    5108:	0d7f      	lsrs	r7, r7, #21
    510a:	d002      	beq.n	5112 <__d2b+0x1e>
    510c:	2280      	movs	r2, #128	; 0x80
    510e:	0352      	lsls	r2, r2, #13
    5110:	4313      	orrs	r3, r2
    5112:	9301      	str	r3, [sp, #4]
    5114:	2c00      	cmp	r4, #0
    5116:	d019      	beq.n	514c <__d2b+0x58>
    5118:	4668      	mov	r0, sp
    511a:	9400      	str	r4, [sp, #0]
    511c:	f7ff fdfe 	bl	4d1c <__lo0bits>
    5120:	9a00      	ldr	r2, [sp, #0]
    5122:	2800      	cmp	r0, #0
    5124:	d009      	beq.n	513a <__d2b+0x46>
    5126:	9b01      	ldr	r3, [sp, #4]
    5128:	2120      	movs	r1, #32
    512a:	1c1c      	adds	r4, r3, #0
    512c:	1a09      	subs	r1, r1, r0
    512e:	408c      	lsls	r4, r1
    5130:	4322      	orrs	r2, r4
    5132:	40c3      	lsrs	r3, r0
    5134:	6172      	str	r2, [r6, #20]
    5136:	9301      	str	r3, [sp, #4]
    5138:	e000      	b.n	513c <__d2b+0x48>
    513a:	6172      	str	r2, [r6, #20]
    513c:	9c01      	ldr	r4, [sp, #4]
    513e:	61b4      	str	r4, [r6, #24]
    5140:	4263      	negs	r3, r4
    5142:	4163      	adcs	r3, r4
    5144:	2402      	movs	r4, #2
    5146:	1ae4      	subs	r4, r4, r3
    5148:	6134      	str	r4, [r6, #16]
    514a:	e007      	b.n	515c <__d2b+0x68>
    514c:	a801      	add	r0, sp, #4
    514e:	f7ff fde5 	bl	4d1c <__lo0bits>
    5152:	9901      	ldr	r1, [sp, #4]
    5154:	2401      	movs	r4, #1
    5156:	6171      	str	r1, [r6, #20]
    5158:	6134      	str	r4, [r6, #16]
    515a:	3020      	adds	r0, #32
    515c:	2f00      	cmp	r7, #0
    515e:	d009      	beq.n	5174 <__d2b+0x80>
    5160:	4a0d      	ldr	r2, [pc, #52]	; (5198 <__d2b+0xa4>)
    5162:	9c08      	ldr	r4, [sp, #32]
    5164:	18bf      	adds	r7, r7, r2
    5166:	183f      	adds	r7, r7, r0
    5168:	6027      	str	r7, [r4, #0]
    516a:	2335      	movs	r3, #53	; 0x35
    516c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    516e:	1a18      	subs	r0, r3, r0
    5170:	6020      	str	r0, [r4, #0]
    5172:	e00e      	b.n	5192 <__d2b+0x9e>
    5174:	4909      	ldr	r1, [pc, #36]	; (519c <__d2b+0xa8>)
    5176:	9a08      	ldr	r2, [sp, #32]
    5178:	1840      	adds	r0, r0, r1
    517a:	4909      	ldr	r1, [pc, #36]	; (51a0 <__d2b+0xac>)
    517c:	6010      	str	r0, [r2, #0]
    517e:	1863      	adds	r3, r4, r1
    5180:	009b      	lsls	r3, r3, #2
    5182:	18f3      	adds	r3, r6, r3
    5184:	6958      	ldr	r0, [r3, #20]
    5186:	f7ff fdad 	bl	4ce4 <__hi0bits>
    518a:	0164      	lsls	r4, r4, #5
    518c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    518e:	1a24      	subs	r4, r4, r0
    5190:	6014      	str	r4, [r2, #0]
    5192:	1c30      	adds	r0, r6, #0
    5194:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5196:	46c0      	nop			; (mov r8, r8)
    5198:	fffffbcd 	.word	0xfffffbcd
    519c:	fffffbce 	.word	0xfffffbce
    51a0:	3fffffff 	.word	0x3fffffff

000051a4 <_calloc_r>:
    51a4:	b538      	push	{r3, r4, r5, lr}
    51a6:	1c15      	adds	r5, r2, #0
    51a8:	434d      	muls	r5, r1
    51aa:	1c29      	adds	r1, r5, #0
    51ac:	f000 f850 	bl	5250 <_malloc_r>
    51b0:	1e04      	subs	r4, r0, #0
    51b2:	d003      	beq.n	51bc <_calloc_r+0x18>
    51b4:	2100      	movs	r1, #0
    51b6:	1c2a      	adds	r2, r5, #0
    51b8:	f7fd fdb5 	bl	2d26 <memset>
    51bc:	1c20      	adds	r0, r4, #0
    51be:	bd38      	pop	{r3, r4, r5, pc}

000051c0 <_free_r>:
    51c0:	b530      	push	{r4, r5, lr}
    51c2:	2900      	cmp	r1, #0
    51c4:	d040      	beq.n	5248 <_free_r+0x88>
    51c6:	3904      	subs	r1, #4
    51c8:	680b      	ldr	r3, [r1, #0]
    51ca:	2b00      	cmp	r3, #0
    51cc:	da00      	bge.n	51d0 <_free_r+0x10>
    51ce:	18c9      	adds	r1, r1, r3
    51d0:	4a1e      	ldr	r2, [pc, #120]	; (524c <_free_r+0x8c>)
    51d2:	6813      	ldr	r3, [r2, #0]
    51d4:	1c14      	adds	r4, r2, #0
    51d6:	2b00      	cmp	r3, #0
    51d8:	d102      	bne.n	51e0 <_free_r+0x20>
    51da:	604b      	str	r3, [r1, #4]
    51dc:	6011      	str	r1, [r2, #0]
    51de:	e033      	b.n	5248 <_free_r+0x88>
    51e0:	4299      	cmp	r1, r3
    51e2:	d20f      	bcs.n	5204 <_free_r+0x44>
    51e4:	6808      	ldr	r0, [r1, #0]
    51e6:	180a      	adds	r2, r1, r0
    51e8:	429a      	cmp	r2, r3
    51ea:	d105      	bne.n	51f8 <_free_r+0x38>
    51ec:	6813      	ldr	r3, [r2, #0]
    51ee:	6852      	ldr	r2, [r2, #4]
    51f0:	18c0      	adds	r0, r0, r3
    51f2:	6008      	str	r0, [r1, #0]
    51f4:	604a      	str	r2, [r1, #4]
    51f6:	e000      	b.n	51fa <_free_r+0x3a>
    51f8:	604b      	str	r3, [r1, #4]
    51fa:	6021      	str	r1, [r4, #0]
    51fc:	e024      	b.n	5248 <_free_r+0x88>
    51fe:	428a      	cmp	r2, r1
    5200:	d803      	bhi.n	520a <_free_r+0x4a>
    5202:	1c13      	adds	r3, r2, #0
    5204:	685a      	ldr	r2, [r3, #4]
    5206:	2a00      	cmp	r2, #0
    5208:	d1f9      	bne.n	51fe <_free_r+0x3e>
    520a:	681d      	ldr	r5, [r3, #0]
    520c:	195c      	adds	r4, r3, r5
    520e:	428c      	cmp	r4, r1
    5210:	d10b      	bne.n	522a <_free_r+0x6a>
    5212:	6809      	ldr	r1, [r1, #0]
    5214:	1869      	adds	r1, r5, r1
    5216:	1858      	adds	r0, r3, r1
    5218:	6019      	str	r1, [r3, #0]
    521a:	4290      	cmp	r0, r2
    521c:	d114      	bne.n	5248 <_free_r+0x88>
    521e:	6814      	ldr	r4, [r2, #0]
    5220:	6852      	ldr	r2, [r2, #4]
    5222:	1909      	adds	r1, r1, r4
    5224:	6019      	str	r1, [r3, #0]
    5226:	605a      	str	r2, [r3, #4]
    5228:	e00e      	b.n	5248 <_free_r+0x88>
    522a:	428c      	cmp	r4, r1
    522c:	d902      	bls.n	5234 <_free_r+0x74>
    522e:	230c      	movs	r3, #12
    5230:	6003      	str	r3, [r0, #0]
    5232:	e009      	b.n	5248 <_free_r+0x88>
    5234:	6808      	ldr	r0, [r1, #0]
    5236:	180c      	adds	r4, r1, r0
    5238:	4294      	cmp	r4, r2
    523a:	d103      	bne.n	5244 <_free_r+0x84>
    523c:	6814      	ldr	r4, [r2, #0]
    523e:	6852      	ldr	r2, [r2, #4]
    5240:	1900      	adds	r0, r0, r4
    5242:	6008      	str	r0, [r1, #0]
    5244:	604a      	str	r2, [r1, #4]
    5246:	6059      	str	r1, [r3, #4]
    5248:	bd30      	pop	{r4, r5, pc}
    524a:	46c0      	nop			; (mov r8, r8)
    524c:	20000208 	.word	0x20000208

00005250 <_malloc_r>:
    5250:	b570      	push	{r4, r5, r6, lr}
    5252:	2303      	movs	r3, #3
    5254:	1ccd      	adds	r5, r1, #3
    5256:	439d      	bics	r5, r3
    5258:	3508      	adds	r5, #8
    525a:	1c06      	adds	r6, r0, #0
    525c:	2d0c      	cmp	r5, #12
    525e:	d201      	bcs.n	5264 <_malloc_r+0x14>
    5260:	250c      	movs	r5, #12
    5262:	e001      	b.n	5268 <_malloc_r+0x18>
    5264:	2d00      	cmp	r5, #0
    5266:	db3f      	blt.n	52e8 <_malloc_r+0x98>
    5268:	428d      	cmp	r5, r1
    526a:	d33d      	bcc.n	52e8 <_malloc_r+0x98>
    526c:	4b20      	ldr	r3, [pc, #128]	; (52f0 <_malloc_r+0xa0>)
    526e:	681c      	ldr	r4, [r3, #0]
    5270:	1c1a      	adds	r2, r3, #0
    5272:	1c21      	adds	r1, r4, #0
    5274:	2900      	cmp	r1, #0
    5276:	d013      	beq.n	52a0 <_malloc_r+0x50>
    5278:	6808      	ldr	r0, [r1, #0]
    527a:	1b43      	subs	r3, r0, r5
    527c:	d40d      	bmi.n	529a <_malloc_r+0x4a>
    527e:	2b0b      	cmp	r3, #11
    5280:	d902      	bls.n	5288 <_malloc_r+0x38>
    5282:	600b      	str	r3, [r1, #0]
    5284:	18cc      	adds	r4, r1, r3
    5286:	e01e      	b.n	52c6 <_malloc_r+0x76>
    5288:	428c      	cmp	r4, r1
    528a:	d102      	bne.n	5292 <_malloc_r+0x42>
    528c:	6863      	ldr	r3, [r4, #4]
    528e:	6013      	str	r3, [r2, #0]
    5290:	e01a      	b.n	52c8 <_malloc_r+0x78>
    5292:	6848      	ldr	r0, [r1, #4]
    5294:	6060      	str	r0, [r4, #4]
    5296:	1c0c      	adds	r4, r1, #0
    5298:	e016      	b.n	52c8 <_malloc_r+0x78>
    529a:	1c0c      	adds	r4, r1, #0
    529c:	6849      	ldr	r1, [r1, #4]
    529e:	e7e9      	b.n	5274 <_malloc_r+0x24>
    52a0:	4c14      	ldr	r4, [pc, #80]	; (52f4 <_malloc_r+0xa4>)
    52a2:	6820      	ldr	r0, [r4, #0]
    52a4:	2800      	cmp	r0, #0
    52a6:	d103      	bne.n	52b0 <_malloc_r+0x60>
    52a8:	1c30      	adds	r0, r6, #0
    52aa:	f000 f84f 	bl	534c <_sbrk_r>
    52ae:	6020      	str	r0, [r4, #0]
    52b0:	1c30      	adds	r0, r6, #0
    52b2:	1c29      	adds	r1, r5, #0
    52b4:	f000 f84a 	bl	534c <_sbrk_r>
    52b8:	1c43      	adds	r3, r0, #1
    52ba:	d015      	beq.n	52e8 <_malloc_r+0x98>
    52bc:	1cc4      	adds	r4, r0, #3
    52be:	2303      	movs	r3, #3
    52c0:	439c      	bics	r4, r3
    52c2:	4284      	cmp	r4, r0
    52c4:	d10a      	bne.n	52dc <_malloc_r+0x8c>
    52c6:	6025      	str	r5, [r4, #0]
    52c8:	1c20      	adds	r0, r4, #0
    52ca:	300b      	adds	r0, #11
    52cc:	2207      	movs	r2, #7
    52ce:	1d23      	adds	r3, r4, #4
    52d0:	4390      	bics	r0, r2
    52d2:	1ac3      	subs	r3, r0, r3
    52d4:	d00b      	beq.n	52ee <_malloc_r+0x9e>
    52d6:	425a      	negs	r2, r3
    52d8:	50e2      	str	r2, [r4, r3]
    52da:	e008      	b.n	52ee <_malloc_r+0x9e>
    52dc:	1a21      	subs	r1, r4, r0
    52de:	1c30      	adds	r0, r6, #0
    52e0:	f000 f834 	bl	534c <_sbrk_r>
    52e4:	3001      	adds	r0, #1
    52e6:	d1ee      	bne.n	52c6 <_malloc_r+0x76>
    52e8:	230c      	movs	r3, #12
    52ea:	6033      	str	r3, [r6, #0]
    52ec:	2000      	movs	r0, #0
    52ee:	bd70      	pop	{r4, r5, r6, pc}
    52f0:	20000208 	.word	0x20000208
    52f4:	20000204 	.word	0x20000204

000052f8 <__fpclassifyd>:
    52f8:	b530      	push	{r4, r5, lr}
    52fa:	1c0b      	adds	r3, r1, #0
    52fc:	1c04      	adds	r4, r0, #0
    52fe:	1c02      	adds	r2, r0, #0
    5300:	431c      	orrs	r4, r3
    5302:	2002      	movs	r0, #2
    5304:	2c00      	cmp	r4, #0
    5306:	d017      	beq.n	5338 <__fpclassifyd+0x40>
    5308:	2480      	movs	r4, #128	; 0x80
    530a:	0624      	lsls	r4, r4, #24
    530c:	42a3      	cmp	r3, r4
    530e:	d101      	bne.n	5314 <__fpclassifyd+0x1c>
    5310:	2a00      	cmp	r2, #0
    5312:	d011      	beq.n	5338 <__fpclassifyd+0x40>
    5314:	4809      	ldr	r0, [pc, #36]	; (533c <__fpclassifyd+0x44>)
    5316:	0059      	lsls	r1, r3, #1
    5318:	0849      	lsrs	r1, r1, #1
    531a:	4c09      	ldr	r4, [pc, #36]	; (5340 <__fpclassifyd+0x48>)
    531c:	180d      	adds	r5, r1, r0
    531e:	2004      	movs	r0, #4
    5320:	42a5      	cmp	r5, r4
    5322:	d909      	bls.n	5338 <__fpclassifyd+0x40>
    5324:	4c07      	ldr	r4, [pc, #28]	; (5344 <__fpclassifyd+0x4c>)
    5326:	2003      	movs	r0, #3
    5328:	42a1      	cmp	r1, r4
    532a:	d905      	bls.n	5338 <__fpclassifyd+0x40>
    532c:	4c06      	ldr	r4, [pc, #24]	; (5348 <__fpclassifyd+0x50>)
    532e:	2000      	movs	r0, #0
    5330:	42a1      	cmp	r1, r4
    5332:	d101      	bne.n	5338 <__fpclassifyd+0x40>
    5334:	4250      	negs	r0, r2
    5336:	4150      	adcs	r0, r2
    5338:	bd30      	pop	{r4, r5, pc}
    533a:	46c0      	nop			; (mov r8, r8)
    533c:	fff00000 	.word	0xfff00000
    5340:	7fdfffff 	.word	0x7fdfffff
    5344:	000fffff 	.word	0x000fffff
    5348:	7ff00000 	.word	0x7ff00000

0000534c <_sbrk_r>:
    534c:	b538      	push	{r3, r4, r5, lr}
    534e:	4c07      	ldr	r4, [pc, #28]	; (536c <_sbrk_r+0x20>)
    5350:	2300      	movs	r3, #0
    5352:	1c05      	adds	r5, r0, #0
    5354:	1c08      	adds	r0, r1, #0
    5356:	6023      	str	r3, [r4, #0]
    5358:	f7fd fad0 	bl	28fc <_sbrk>
    535c:	1c43      	adds	r3, r0, #1
    535e:	d103      	bne.n	5368 <_sbrk_r+0x1c>
    5360:	6823      	ldr	r3, [r4, #0]
    5362:	2b00      	cmp	r3, #0
    5364:	d000      	beq.n	5368 <_sbrk_r+0x1c>
    5366:	602b      	str	r3, [r5, #0]
    5368:	bd38      	pop	{r3, r4, r5, pc}
    536a:	46c0      	nop			; (mov r8, r8)
    536c:	20000b28 	.word	0x20000b28

00005370 <__sread>:
    5370:	b538      	push	{r3, r4, r5, lr}
    5372:	1c0c      	adds	r4, r1, #0
    5374:	250e      	movs	r5, #14
    5376:	5f49      	ldrsh	r1, [r1, r5]
    5378:	f000 f8ac 	bl	54d4 <_read_r>
    537c:	2800      	cmp	r0, #0
    537e:	db03      	blt.n	5388 <__sread+0x18>
    5380:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5382:	1813      	adds	r3, r2, r0
    5384:	6563      	str	r3, [r4, #84]	; 0x54
    5386:	e003      	b.n	5390 <__sread+0x20>
    5388:	89a2      	ldrh	r2, [r4, #12]
    538a:	4b02      	ldr	r3, [pc, #8]	; (5394 <__sread+0x24>)
    538c:	4013      	ands	r3, r2
    538e:	81a3      	strh	r3, [r4, #12]
    5390:	bd38      	pop	{r3, r4, r5, pc}
    5392:	46c0      	nop			; (mov r8, r8)
    5394:	ffffefff 	.word	0xffffefff

00005398 <__swrite>:
    5398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    539a:	1c1e      	adds	r6, r3, #0
    539c:	898b      	ldrh	r3, [r1, #12]
    539e:	1c05      	adds	r5, r0, #0
    53a0:	1c0c      	adds	r4, r1, #0
    53a2:	1c17      	adds	r7, r2, #0
    53a4:	05da      	lsls	r2, r3, #23
    53a6:	d505      	bpl.n	53b4 <__swrite+0x1c>
    53a8:	230e      	movs	r3, #14
    53aa:	5ec9      	ldrsh	r1, [r1, r3]
    53ac:	2200      	movs	r2, #0
    53ae:	2302      	movs	r3, #2
    53b0:	f000 f87c 	bl	54ac <_lseek_r>
    53b4:	89a2      	ldrh	r2, [r4, #12]
    53b6:	4b05      	ldr	r3, [pc, #20]	; (53cc <__swrite+0x34>)
    53b8:	1c28      	adds	r0, r5, #0
    53ba:	4013      	ands	r3, r2
    53bc:	81a3      	strh	r3, [r4, #12]
    53be:	220e      	movs	r2, #14
    53c0:	5ea1      	ldrsh	r1, [r4, r2]
    53c2:	1c33      	adds	r3, r6, #0
    53c4:	1c3a      	adds	r2, r7, #0
    53c6:	f000 f827 	bl	5418 <_write_r>
    53ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    53cc:	ffffefff 	.word	0xffffefff

000053d0 <__sseek>:
    53d0:	b538      	push	{r3, r4, r5, lr}
    53d2:	1c0c      	adds	r4, r1, #0
    53d4:	250e      	movs	r5, #14
    53d6:	5f49      	ldrsh	r1, [r1, r5]
    53d8:	f000 f868 	bl	54ac <_lseek_r>
    53dc:	89a3      	ldrh	r3, [r4, #12]
    53de:	1c42      	adds	r2, r0, #1
    53e0:	d103      	bne.n	53ea <__sseek+0x1a>
    53e2:	4a05      	ldr	r2, [pc, #20]	; (53f8 <__sseek+0x28>)
    53e4:	4013      	ands	r3, r2
    53e6:	81a3      	strh	r3, [r4, #12]
    53e8:	e004      	b.n	53f4 <__sseek+0x24>
    53ea:	2280      	movs	r2, #128	; 0x80
    53ec:	0152      	lsls	r2, r2, #5
    53ee:	4313      	orrs	r3, r2
    53f0:	81a3      	strh	r3, [r4, #12]
    53f2:	6560      	str	r0, [r4, #84]	; 0x54
    53f4:	bd38      	pop	{r3, r4, r5, pc}
    53f6:	46c0      	nop			; (mov r8, r8)
    53f8:	ffffefff 	.word	0xffffefff

000053fc <__sclose>:
    53fc:	b508      	push	{r3, lr}
    53fe:	230e      	movs	r3, #14
    5400:	5ec9      	ldrsh	r1, [r1, r3]
    5402:	f000 f81d 	bl	5440 <_close_r>
    5406:	bd08      	pop	{r3, pc}

00005408 <strlen>:
    5408:	2300      	movs	r3, #0
    540a:	5cc2      	ldrb	r2, [r0, r3]
    540c:	3301      	adds	r3, #1
    540e:	2a00      	cmp	r2, #0
    5410:	d1fb      	bne.n	540a <strlen+0x2>
    5412:	1e58      	subs	r0, r3, #1
    5414:	4770      	bx	lr
	...

00005418 <_write_r>:
    5418:	b538      	push	{r3, r4, r5, lr}
    541a:	4c08      	ldr	r4, [pc, #32]	; (543c <_write_r+0x24>)
    541c:	1c05      	adds	r5, r0, #0
    541e:	2000      	movs	r0, #0
    5420:	6020      	str	r0, [r4, #0]
    5422:	1c08      	adds	r0, r1, #0
    5424:	1c11      	adds	r1, r2, #0
    5426:	1c1a      	adds	r2, r3, #0
    5428:	f7fb fb76 	bl	b18 <_write>
    542c:	1c43      	adds	r3, r0, #1
    542e:	d103      	bne.n	5438 <_write_r+0x20>
    5430:	6823      	ldr	r3, [r4, #0]
    5432:	2b00      	cmp	r3, #0
    5434:	d000      	beq.n	5438 <_write_r+0x20>
    5436:	602b      	str	r3, [r5, #0]
    5438:	bd38      	pop	{r3, r4, r5, pc}
    543a:	46c0      	nop			; (mov r8, r8)
    543c:	20000b28 	.word	0x20000b28

00005440 <_close_r>:
    5440:	b538      	push	{r3, r4, r5, lr}
    5442:	4c07      	ldr	r4, [pc, #28]	; (5460 <_close_r+0x20>)
    5444:	2300      	movs	r3, #0
    5446:	1c05      	adds	r5, r0, #0
    5448:	1c08      	adds	r0, r1, #0
    544a:	6023      	str	r3, [r4, #0]
    544c:	f7fd fa68 	bl	2920 <_close>
    5450:	1c43      	adds	r3, r0, #1
    5452:	d103      	bne.n	545c <_close_r+0x1c>
    5454:	6823      	ldr	r3, [r4, #0]
    5456:	2b00      	cmp	r3, #0
    5458:	d000      	beq.n	545c <_close_r+0x1c>
    545a:	602b      	str	r3, [r5, #0]
    545c:	bd38      	pop	{r3, r4, r5, pc}
    545e:	46c0      	nop			; (mov r8, r8)
    5460:	20000b28 	.word	0x20000b28

00005464 <_fstat_r>:
    5464:	b538      	push	{r3, r4, r5, lr}
    5466:	4c07      	ldr	r4, [pc, #28]	; (5484 <_fstat_r+0x20>)
    5468:	2300      	movs	r3, #0
    546a:	1c05      	adds	r5, r0, #0
    546c:	1c08      	adds	r0, r1, #0
    546e:	1c11      	adds	r1, r2, #0
    5470:	6023      	str	r3, [r4, #0]
    5472:	f7fd fa59 	bl	2928 <_fstat>
    5476:	1c43      	adds	r3, r0, #1
    5478:	d103      	bne.n	5482 <_fstat_r+0x1e>
    547a:	6823      	ldr	r3, [r4, #0]
    547c:	2b00      	cmp	r3, #0
    547e:	d000      	beq.n	5482 <_fstat_r+0x1e>
    5480:	602b      	str	r3, [r5, #0]
    5482:	bd38      	pop	{r3, r4, r5, pc}
    5484:	20000b28 	.word	0x20000b28

00005488 <_isatty_r>:
    5488:	b538      	push	{r3, r4, r5, lr}
    548a:	4c07      	ldr	r4, [pc, #28]	; (54a8 <_isatty_r+0x20>)
    548c:	2300      	movs	r3, #0
    548e:	1c05      	adds	r5, r0, #0
    5490:	1c08      	adds	r0, r1, #0
    5492:	6023      	str	r3, [r4, #0]
    5494:	f7fd fa4e 	bl	2934 <_isatty>
    5498:	1c43      	adds	r3, r0, #1
    549a:	d103      	bne.n	54a4 <_isatty_r+0x1c>
    549c:	6823      	ldr	r3, [r4, #0]
    549e:	2b00      	cmp	r3, #0
    54a0:	d000      	beq.n	54a4 <_isatty_r+0x1c>
    54a2:	602b      	str	r3, [r5, #0]
    54a4:	bd38      	pop	{r3, r4, r5, pc}
    54a6:	46c0      	nop			; (mov r8, r8)
    54a8:	20000b28 	.word	0x20000b28

000054ac <_lseek_r>:
    54ac:	b538      	push	{r3, r4, r5, lr}
    54ae:	4c08      	ldr	r4, [pc, #32]	; (54d0 <_lseek_r+0x24>)
    54b0:	1c05      	adds	r5, r0, #0
    54b2:	2000      	movs	r0, #0
    54b4:	6020      	str	r0, [r4, #0]
    54b6:	1c08      	adds	r0, r1, #0
    54b8:	1c11      	adds	r1, r2, #0
    54ba:	1c1a      	adds	r2, r3, #0
    54bc:	f7fd fa3c 	bl	2938 <_lseek>
    54c0:	1c43      	adds	r3, r0, #1
    54c2:	d103      	bne.n	54cc <_lseek_r+0x20>
    54c4:	6823      	ldr	r3, [r4, #0]
    54c6:	2b00      	cmp	r3, #0
    54c8:	d000      	beq.n	54cc <_lseek_r+0x20>
    54ca:	602b      	str	r3, [r5, #0]
    54cc:	bd38      	pop	{r3, r4, r5, pc}
    54ce:	46c0      	nop			; (mov r8, r8)
    54d0:	20000b28 	.word	0x20000b28

000054d4 <_read_r>:
    54d4:	b538      	push	{r3, r4, r5, lr}
    54d6:	4c08      	ldr	r4, [pc, #32]	; (54f8 <_read_r+0x24>)
    54d8:	1c05      	adds	r5, r0, #0
    54da:	2000      	movs	r0, #0
    54dc:	6020      	str	r0, [r4, #0]
    54de:	1c08      	adds	r0, r1, #0
    54e0:	1c11      	adds	r1, r2, #0
    54e2:	1c1a      	adds	r2, r3, #0
    54e4:	f7fb faf6 	bl	ad4 <_read>
    54e8:	1c43      	adds	r3, r0, #1
    54ea:	d103      	bne.n	54f4 <_read_r+0x20>
    54ec:	6823      	ldr	r3, [r4, #0]
    54ee:	2b00      	cmp	r3, #0
    54f0:	d000      	beq.n	54f4 <_read_r+0x20>
    54f2:	602b      	str	r3, [r5, #0]
    54f4:	bd38      	pop	{r3, r4, r5, pc}
    54f6:	46c0      	nop			; (mov r8, r8)
    54f8:	20000b28 	.word	0x20000b28

000054fc <__gnu_thumb1_case_uqi>:
    54fc:	b402      	push	{r1}
    54fe:	4671      	mov	r1, lr
    5500:	0849      	lsrs	r1, r1, #1
    5502:	0049      	lsls	r1, r1, #1
    5504:	5c09      	ldrb	r1, [r1, r0]
    5506:	0049      	lsls	r1, r1, #1
    5508:	448e      	add	lr, r1
    550a:	bc02      	pop	{r1}
    550c:	4770      	bx	lr
    550e:	46c0      	nop			; (mov r8, r8)

00005510 <__aeabi_uidiv>:
    5510:	2900      	cmp	r1, #0
    5512:	d034      	beq.n	557e <.udivsi3_skip_div0_test+0x6a>

00005514 <.udivsi3_skip_div0_test>:
    5514:	2301      	movs	r3, #1
    5516:	2200      	movs	r2, #0
    5518:	b410      	push	{r4}
    551a:	4288      	cmp	r0, r1
    551c:	d32c      	bcc.n	5578 <.udivsi3_skip_div0_test+0x64>
    551e:	2401      	movs	r4, #1
    5520:	0724      	lsls	r4, r4, #28
    5522:	42a1      	cmp	r1, r4
    5524:	d204      	bcs.n	5530 <.udivsi3_skip_div0_test+0x1c>
    5526:	4281      	cmp	r1, r0
    5528:	d202      	bcs.n	5530 <.udivsi3_skip_div0_test+0x1c>
    552a:	0109      	lsls	r1, r1, #4
    552c:	011b      	lsls	r3, r3, #4
    552e:	e7f8      	b.n	5522 <.udivsi3_skip_div0_test+0xe>
    5530:	00e4      	lsls	r4, r4, #3
    5532:	42a1      	cmp	r1, r4
    5534:	d204      	bcs.n	5540 <.udivsi3_skip_div0_test+0x2c>
    5536:	4281      	cmp	r1, r0
    5538:	d202      	bcs.n	5540 <.udivsi3_skip_div0_test+0x2c>
    553a:	0049      	lsls	r1, r1, #1
    553c:	005b      	lsls	r3, r3, #1
    553e:	e7f8      	b.n	5532 <.udivsi3_skip_div0_test+0x1e>
    5540:	4288      	cmp	r0, r1
    5542:	d301      	bcc.n	5548 <.udivsi3_skip_div0_test+0x34>
    5544:	1a40      	subs	r0, r0, r1
    5546:	431a      	orrs	r2, r3
    5548:	084c      	lsrs	r4, r1, #1
    554a:	42a0      	cmp	r0, r4
    554c:	d302      	bcc.n	5554 <.udivsi3_skip_div0_test+0x40>
    554e:	1b00      	subs	r0, r0, r4
    5550:	085c      	lsrs	r4, r3, #1
    5552:	4322      	orrs	r2, r4
    5554:	088c      	lsrs	r4, r1, #2
    5556:	42a0      	cmp	r0, r4
    5558:	d302      	bcc.n	5560 <.udivsi3_skip_div0_test+0x4c>
    555a:	1b00      	subs	r0, r0, r4
    555c:	089c      	lsrs	r4, r3, #2
    555e:	4322      	orrs	r2, r4
    5560:	08cc      	lsrs	r4, r1, #3
    5562:	42a0      	cmp	r0, r4
    5564:	d302      	bcc.n	556c <.udivsi3_skip_div0_test+0x58>
    5566:	1b00      	subs	r0, r0, r4
    5568:	08dc      	lsrs	r4, r3, #3
    556a:	4322      	orrs	r2, r4
    556c:	2800      	cmp	r0, #0
    556e:	d003      	beq.n	5578 <.udivsi3_skip_div0_test+0x64>
    5570:	091b      	lsrs	r3, r3, #4
    5572:	d001      	beq.n	5578 <.udivsi3_skip_div0_test+0x64>
    5574:	0909      	lsrs	r1, r1, #4
    5576:	e7e3      	b.n	5540 <.udivsi3_skip_div0_test+0x2c>
    5578:	1c10      	adds	r0, r2, #0
    557a:	bc10      	pop	{r4}
    557c:	4770      	bx	lr
    557e:	2800      	cmp	r0, #0
    5580:	d001      	beq.n	5586 <.udivsi3_skip_div0_test+0x72>
    5582:	2000      	movs	r0, #0
    5584:	43c0      	mvns	r0, r0
    5586:	b407      	push	{r0, r1, r2}
    5588:	4802      	ldr	r0, [pc, #8]	; (5594 <.udivsi3_skip_div0_test+0x80>)
    558a:	a102      	add	r1, pc, #8	; (adr r1, 5594 <.udivsi3_skip_div0_test+0x80>)
    558c:	1840      	adds	r0, r0, r1
    558e:	9002      	str	r0, [sp, #8]
    5590:	bd03      	pop	{r0, r1, pc}
    5592:	46c0      	nop			; (mov r8, r8)
    5594:	000000d9 	.word	0x000000d9

00005598 <__aeabi_uidivmod>:
    5598:	2900      	cmp	r1, #0
    559a:	d0f0      	beq.n	557e <.udivsi3_skip_div0_test+0x6a>
    559c:	b503      	push	{r0, r1, lr}
    559e:	f7ff ffb9 	bl	5514 <.udivsi3_skip_div0_test>
    55a2:	bc0e      	pop	{r1, r2, r3}
    55a4:	4342      	muls	r2, r0
    55a6:	1a89      	subs	r1, r1, r2
    55a8:	4718      	bx	r3
    55aa:	46c0      	nop			; (mov r8, r8)

000055ac <__aeabi_idiv>:
    55ac:	2900      	cmp	r1, #0
    55ae:	d041      	beq.n	5634 <.divsi3_skip_div0_test+0x84>

000055b0 <.divsi3_skip_div0_test>:
    55b0:	b410      	push	{r4}
    55b2:	1c04      	adds	r4, r0, #0
    55b4:	404c      	eors	r4, r1
    55b6:	46a4      	mov	ip, r4
    55b8:	2301      	movs	r3, #1
    55ba:	2200      	movs	r2, #0
    55bc:	2900      	cmp	r1, #0
    55be:	d500      	bpl.n	55c2 <.divsi3_skip_div0_test+0x12>
    55c0:	4249      	negs	r1, r1
    55c2:	2800      	cmp	r0, #0
    55c4:	d500      	bpl.n	55c8 <.divsi3_skip_div0_test+0x18>
    55c6:	4240      	negs	r0, r0
    55c8:	4288      	cmp	r0, r1
    55ca:	d32c      	bcc.n	5626 <.divsi3_skip_div0_test+0x76>
    55cc:	2401      	movs	r4, #1
    55ce:	0724      	lsls	r4, r4, #28
    55d0:	42a1      	cmp	r1, r4
    55d2:	d204      	bcs.n	55de <.divsi3_skip_div0_test+0x2e>
    55d4:	4281      	cmp	r1, r0
    55d6:	d202      	bcs.n	55de <.divsi3_skip_div0_test+0x2e>
    55d8:	0109      	lsls	r1, r1, #4
    55da:	011b      	lsls	r3, r3, #4
    55dc:	e7f8      	b.n	55d0 <.divsi3_skip_div0_test+0x20>
    55de:	00e4      	lsls	r4, r4, #3
    55e0:	42a1      	cmp	r1, r4
    55e2:	d204      	bcs.n	55ee <.divsi3_skip_div0_test+0x3e>
    55e4:	4281      	cmp	r1, r0
    55e6:	d202      	bcs.n	55ee <.divsi3_skip_div0_test+0x3e>
    55e8:	0049      	lsls	r1, r1, #1
    55ea:	005b      	lsls	r3, r3, #1
    55ec:	e7f8      	b.n	55e0 <.divsi3_skip_div0_test+0x30>
    55ee:	4288      	cmp	r0, r1
    55f0:	d301      	bcc.n	55f6 <.divsi3_skip_div0_test+0x46>
    55f2:	1a40      	subs	r0, r0, r1
    55f4:	431a      	orrs	r2, r3
    55f6:	084c      	lsrs	r4, r1, #1
    55f8:	42a0      	cmp	r0, r4
    55fa:	d302      	bcc.n	5602 <.divsi3_skip_div0_test+0x52>
    55fc:	1b00      	subs	r0, r0, r4
    55fe:	085c      	lsrs	r4, r3, #1
    5600:	4322      	orrs	r2, r4
    5602:	088c      	lsrs	r4, r1, #2
    5604:	42a0      	cmp	r0, r4
    5606:	d302      	bcc.n	560e <.divsi3_skip_div0_test+0x5e>
    5608:	1b00      	subs	r0, r0, r4
    560a:	089c      	lsrs	r4, r3, #2
    560c:	4322      	orrs	r2, r4
    560e:	08cc      	lsrs	r4, r1, #3
    5610:	42a0      	cmp	r0, r4
    5612:	d302      	bcc.n	561a <.divsi3_skip_div0_test+0x6a>
    5614:	1b00      	subs	r0, r0, r4
    5616:	08dc      	lsrs	r4, r3, #3
    5618:	4322      	orrs	r2, r4
    561a:	2800      	cmp	r0, #0
    561c:	d003      	beq.n	5626 <.divsi3_skip_div0_test+0x76>
    561e:	091b      	lsrs	r3, r3, #4
    5620:	d001      	beq.n	5626 <.divsi3_skip_div0_test+0x76>
    5622:	0909      	lsrs	r1, r1, #4
    5624:	e7e3      	b.n	55ee <.divsi3_skip_div0_test+0x3e>
    5626:	1c10      	adds	r0, r2, #0
    5628:	4664      	mov	r4, ip
    562a:	2c00      	cmp	r4, #0
    562c:	d500      	bpl.n	5630 <.divsi3_skip_div0_test+0x80>
    562e:	4240      	negs	r0, r0
    5630:	bc10      	pop	{r4}
    5632:	4770      	bx	lr
    5634:	2800      	cmp	r0, #0
    5636:	d006      	beq.n	5646 <.divsi3_skip_div0_test+0x96>
    5638:	db03      	blt.n	5642 <.divsi3_skip_div0_test+0x92>
    563a:	2000      	movs	r0, #0
    563c:	43c0      	mvns	r0, r0
    563e:	0840      	lsrs	r0, r0, #1
    5640:	e001      	b.n	5646 <.divsi3_skip_div0_test+0x96>
    5642:	2080      	movs	r0, #128	; 0x80
    5644:	0600      	lsls	r0, r0, #24
    5646:	b407      	push	{r0, r1, r2}
    5648:	4802      	ldr	r0, [pc, #8]	; (5654 <.divsi3_skip_div0_test+0xa4>)
    564a:	a102      	add	r1, pc, #8	; (adr r1, 5654 <.divsi3_skip_div0_test+0xa4>)
    564c:	1840      	adds	r0, r0, r1
    564e:	9002      	str	r0, [sp, #8]
    5650:	bd03      	pop	{r0, r1, pc}
    5652:	46c0      	nop			; (mov r8, r8)
    5654:	00000019 	.word	0x00000019

00005658 <__aeabi_idivmod>:
    5658:	2900      	cmp	r1, #0
    565a:	d0eb      	beq.n	5634 <.divsi3_skip_div0_test+0x84>
    565c:	b503      	push	{r0, r1, lr}
    565e:	f7ff ffa7 	bl	55b0 <.divsi3_skip_div0_test>
    5662:	bc0e      	pop	{r1, r2, r3}
    5664:	4342      	muls	r2, r0
    5666:	1a89      	subs	r1, r1, r2
    5668:	4718      	bx	r3
    566a:	46c0      	nop			; (mov r8, r8)

0000566c <__aeabi_idiv0>:
    566c:	4770      	bx	lr
    566e:	46c0      	nop			; (mov r8, r8)

00005670 <__aeabi_cdrcmple>:
    5670:	4684      	mov	ip, r0
    5672:	1c10      	adds	r0, r2, #0
    5674:	4662      	mov	r2, ip
    5676:	468c      	mov	ip, r1
    5678:	1c19      	adds	r1, r3, #0
    567a:	4663      	mov	r3, ip
    567c:	e000      	b.n	5680 <__aeabi_cdcmpeq>
    567e:	46c0      	nop			; (mov r8, r8)

00005680 <__aeabi_cdcmpeq>:
    5680:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    5682:	f000 ff63 	bl	654c <__ledf2>
    5686:	2800      	cmp	r0, #0
    5688:	d401      	bmi.n	568e <__aeabi_cdcmpeq+0xe>
    568a:	2100      	movs	r1, #0
    568c:	42c8      	cmn	r0, r1
    568e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00005690 <__aeabi_dcmpeq>:
    5690:	b510      	push	{r4, lr}
    5692:	f000 fe93 	bl	63bc <__eqdf2>
    5696:	4240      	negs	r0, r0
    5698:	3001      	adds	r0, #1
    569a:	bd10      	pop	{r4, pc}

0000569c <__aeabi_dcmplt>:
    569c:	b510      	push	{r4, lr}
    569e:	f000 ff55 	bl	654c <__ledf2>
    56a2:	2800      	cmp	r0, #0
    56a4:	db01      	blt.n	56aa <__aeabi_dcmplt+0xe>
    56a6:	2000      	movs	r0, #0
    56a8:	bd10      	pop	{r4, pc}
    56aa:	2001      	movs	r0, #1
    56ac:	bd10      	pop	{r4, pc}
    56ae:	46c0      	nop			; (mov r8, r8)

000056b0 <__aeabi_dcmple>:
    56b0:	b510      	push	{r4, lr}
    56b2:	f000 ff4b 	bl	654c <__ledf2>
    56b6:	2800      	cmp	r0, #0
    56b8:	dd01      	ble.n	56be <__aeabi_dcmple+0xe>
    56ba:	2000      	movs	r0, #0
    56bc:	bd10      	pop	{r4, pc}
    56be:	2001      	movs	r0, #1
    56c0:	bd10      	pop	{r4, pc}
    56c2:	46c0      	nop			; (mov r8, r8)

000056c4 <__aeabi_dcmpgt>:
    56c4:	b510      	push	{r4, lr}
    56c6:	f000 fec3 	bl	6450 <__gedf2>
    56ca:	2800      	cmp	r0, #0
    56cc:	dc01      	bgt.n	56d2 <__aeabi_dcmpgt+0xe>
    56ce:	2000      	movs	r0, #0
    56d0:	bd10      	pop	{r4, pc}
    56d2:	2001      	movs	r0, #1
    56d4:	bd10      	pop	{r4, pc}
    56d6:	46c0      	nop			; (mov r8, r8)

000056d8 <__aeabi_dcmpge>:
    56d8:	b510      	push	{r4, lr}
    56da:	f000 feb9 	bl	6450 <__gedf2>
    56de:	2800      	cmp	r0, #0
    56e0:	da01      	bge.n	56e6 <__aeabi_dcmpge+0xe>
    56e2:	2000      	movs	r0, #0
    56e4:	bd10      	pop	{r4, pc}
    56e6:	2001      	movs	r0, #1
    56e8:	bd10      	pop	{r4, pc}
    56ea:	46c0      	nop			; (mov r8, r8)

000056ec <__aeabi_lmul>:
    56ec:	469c      	mov	ip, r3
    56ee:	0403      	lsls	r3, r0, #16
    56f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    56f2:	0c1b      	lsrs	r3, r3, #16
    56f4:	0417      	lsls	r7, r2, #16
    56f6:	0c3f      	lsrs	r7, r7, #16
    56f8:	0c15      	lsrs	r5, r2, #16
    56fa:	1c1e      	adds	r6, r3, #0
    56fc:	1c04      	adds	r4, r0, #0
    56fe:	0c00      	lsrs	r0, r0, #16
    5700:	437e      	muls	r6, r7
    5702:	436b      	muls	r3, r5
    5704:	4347      	muls	r7, r0
    5706:	4345      	muls	r5, r0
    5708:	18fb      	adds	r3, r7, r3
    570a:	0c30      	lsrs	r0, r6, #16
    570c:	1818      	adds	r0, r3, r0
    570e:	4287      	cmp	r7, r0
    5710:	d902      	bls.n	5718 <__aeabi_lmul+0x2c>
    5712:	2380      	movs	r3, #128	; 0x80
    5714:	025b      	lsls	r3, r3, #9
    5716:	18ed      	adds	r5, r5, r3
    5718:	0c03      	lsrs	r3, r0, #16
    571a:	18ed      	adds	r5, r5, r3
    571c:	4663      	mov	r3, ip
    571e:	435c      	muls	r4, r3
    5720:	434a      	muls	r2, r1
    5722:	0436      	lsls	r6, r6, #16
    5724:	0c36      	lsrs	r6, r6, #16
    5726:	18a1      	adds	r1, r4, r2
    5728:	0400      	lsls	r0, r0, #16
    572a:	1980      	adds	r0, r0, r6
    572c:	1949      	adds	r1, r1, r5
    572e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005730 <__aeabi_dadd>:
    5730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5732:	465f      	mov	r7, fp
    5734:	4656      	mov	r6, sl
    5736:	4644      	mov	r4, r8
    5738:	464d      	mov	r5, r9
    573a:	b4f0      	push	{r4, r5, r6, r7}
    573c:	030c      	lsls	r4, r1, #12
    573e:	004d      	lsls	r5, r1, #1
    5740:	0fce      	lsrs	r6, r1, #31
    5742:	0a61      	lsrs	r1, r4, #9
    5744:	0f44      	lsrs	r4, r0, #29
    5746:	4321      	orrs	r1, r4
    5748:	00c4      	lsls	r4, r0, #3
    574a:	0318      	lsls	r0, r3, #12
    574c:	4680      	mov	r8, r0
    574e:	0058      	lsls	r0, r3, #1
    5750:	0d40      	lsrs	r0, r0, #21
    5752:	4682      	mov	sl, r0
    5754:	0fd8      	lsrs	r0, r3, #31
    5756:	4684      	mov	ip, r0
    5758:	4640      	mov	r0, r8
    575a:	0a40      	lsrs	r0, r0, #9
    575c:	0f53      	lsrs	r3, r2, #29
    575e:	4303      	orrs	r3, r0
    5760:	00d0      	lsls	r0, r2, #3
    5762:	0d6d      	lsrs	r5, r5, #21
    5764:	1c37      	adds	r7, r6, #0
    5766:	4683      	mov	fp, r0
    5768:	4652      	mov	r2, sl
    576a:	4566      	cmp	r6, ip
    576c:	d100      	bne.n	5770 <__aeabi_dadd+0x40>
    576e:	e0a4      	b.n	58ba <__aeabi_dadd+0x18a>
    5770:	1aaf      	subs	r7, r5, r2
    5772:	2f00      	cmp	r7, #0
    5774:	dc00      	bgt.n	5778 <__aeabi_dadd+0x48>
    5776:	e109      	b.n	598c <__aeabi_dadd+0x25c>
    5778:	2a00      	cmp	r2, #0
    577a:	d13b      	bne.n	57f4 <__aeabi_dadd+0xc4>
    577c:	4318      	orrs	r0, r3
    577e:	d000      	beq.n	5782 <__aeabi_dadd+0x52>
    5780:	e0ea      	b.n	5958 <__aeabi_dadd+0x228>
    5782:	0763      	lsls	r3, r4, #29
    5784:	d100      	bne.n	5788 <__aeabi_dadd+0x58>
    5786:	e087      	b.n	5898 <__aeabi_dadd+0x168>
    5788:	230f      	movs	r3, #15
    578a:	4023      	ands	r3, r4
    578c:	2b04      	cmp	r3, #4
    578e:	d100      	bne.n	5792 <__aeabi_dadd+0x62>
    5790:	e082      	b.n	5898 <__aeabi_dadd+0x168>
    5792:	1d22      	adds	r2, r4, #4
    5794:	42a2      	cmp	r2, r4
    5796:	41a4      	sbcs	r4, r4
    5798:	4264      	negs	r4, r4
    579a:	2380      	movs	r3, #128	; 0x80
    579c:	1909      	adds	r1, r1, r4
    579e:	041b      	lsls	r3, r3, #16
    57a0:	400b      	ands	r3, r1
    57a2:	1c37      	adds	r7, r6, #0
    57a4:	1c14      	adds	r4, r2, #0
    57a6:	2b00      	cmp	r3, #0
    57a8:	d100      	bne.n	57ac <__aeabi_dadd+0x7c>
    57aa:	e07c      	b.n	58a6 <__aeabi_dadd+0x176>
    57ac:	4bce      	ldr	r3, [pc, #824]	; (5ae8 <__aeabi_dadd+0x3b8>)
    57ae:	3501      	adds	r5, #1
    57b0:	429d      	cmp	r5, r3
    57b2:	d100      	bne.n	57b6 <__aeabi_dadd+0x86>
    57b4:	e105      	b.n	59c2 <__aeabi_dadd+0x292>
    57b6:	4bcd      	ldr	r3, [pc, #820]	; (5aec <__aeabi_dadd+0x3bc>)
    57b8:	08e4      	lsrs	r4, r4, #3
    57ba:	4019      	ands	r1, r3
    57bc:	0748      	lsls	r0, r1, #29
    57be:	0249      	lsls	r1, r1, #9
    57c0:	4304      	orrs	r4, r0
    57c2:	0b0b      	lsrs	r3, r1, #12
    57c4:	2000      	movs	r0, #0
    57c6:	2100      	movs	r1, #0
    57c8:	031b      	lsls	r3, r3, #12
    57ca:	0b1a      	lsrs	r2, r3, #12
    57cc:	0d0b      	lsrs	r3, r1, #20
    57ce:	056d      	lsls	r5, r5, #21
    57d0:	051b      	lsls	r3, r3, #20
    57d2:	4313      	orrs	r3, r2
    57d4:	086a      	lsrs	r2, r5, #1
    57d6:	4dc6      	ldr	r5, [pc, #792]	; (5af0 <__aeabi_dadd+0x3c0>)
    57d8:	07ff      	lsls	r7, r7, #31
    57da:	401d      	ands	r5, r3
    57dc:	4315      	orrs	r5, r2
    57de:	006d      	lsls	r5, r5, #1
    57e0:	086d      	lsrs	r5, r5, #1
    57e2:	1c29      	adds	r1, r5, #0
    57e4:	4339      	orrs	r1, r7
    57e6:	1c20      	adds	r0, r4, #0
    57e8:	bc3c      	pop	{r2, r3, r4, r5}
    57ea:	4690      	mov	r8, r2
    57ec:	4699      	mov	r9, r3
    57ee:	46a2      	mov	sl, r4
    57f0:	46ab      	mov	fp, r5
    57f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    57f4:	48bc      	ldr	r0, [pc, #752]	; (5ae8 <__aeabi_dadd+0x3b8>)
    57f6:	4285      	cmp	r5, r0
    57f8:	d0c3      	beq.n	5782 <__aeabi_dadd+0x52>
    57fa:	2080      	movs	r0, #128	; 0x80
    57fc:	0400      	lsls	r0, r0, #16
    57fe:	4303      	orrs	r3, r0
    5800:	2f38      	cmp	r7, #56	; 0x38
    5802:	dd00      	ble.n	5806 <__aeabi_dadd+0xd6>
    5804:	e0f0      	b.n	59e8 <__aeabi_dadd+0x2b8>
    5806:	2f1f      	cmp	r7, #31
    5808:	dd00      	ble.n	580c <__aeabi_dadd+0xdc>
    580a:	e124      	b.n	5a56 <__aeabi_dadd+0x326>
    580c:	2020      	movs	r0, #32
    580e:	1bc0      	subs	r0, r0, r7
    5810:	1c1a      	adds	r2, r3, #0
    5812:	4681      	mov	r9, r0
    5814:	4082      	lsls	r2, r0
    5816:	4658      	mov	r0, fp
    5818:	40f8      	lsrs	r0, r7
    581a:	4302      	orrs	r2, r0
    581c:	4694      	mov	ip, r2
    581e:	4658      	mov	r0, fp
    5820:	464a      	mov	r2, r9
    5822:	4090      	lsls	r0, r2
    5824:	1e42      	subs	r2, r0, #1
    5826:	4190      	sbcs	r0, r2
    5828:	40fb      	lsrs	r3, r7
    582a:	4662      	mov	r2, ip
    582c:	4302      	orrs	r2, r0
    582e:	1c1f      	adds	r7, r3, #0
    5830:	1aa2      	subs	r2, r4, r2
    5832:	4294      	cmp	r4, r2
    5834:	41a4      	sbcs	r4, r4
    5836:	4264      	negs	r4, r4
    5838:	1bc9      	subs	r1, r1, r7
    583a:	1b09      	subs	r1, r1, r4
    583c:	1c14      	adds	r4, r2, #0
    583e:	020b      	lsls	r3, r1, #8
    5840:	d59f      	bpl.n	5782 <__aeabi_dadd+0x52>
    5842:	0249      	lsls	r1, r1, #9
    5844:	0a4f      	lsrs	r7, r1, #9
    5846:	2f00      	cmp	r7, #0
    5848:	d100      	bne.n	584c <__aeabi_dadd+0x11c>
    584a:	e0c8      	b.n	59de <__aeabi_dadd+0x2ae>
    584c:	1c38      	adds	r0, r7, #0
    584e:	f001 fd65 	bl	731c <__clzsi2>
    5852:	1c02      	adds	r2, r0, #0
    5854:	3a08      	subs	r2, #8
    5856:	2a1f      	cmp	r2, #31
    5858:	dd00      	ble.n	585c <__aeabi_dadd+0x12c>
    585a:	e0b5      	b.n	59c8 <__aeabi_dadd+0x298>
    585c:	2128      	movs	r1, #40	; 0x28
    585e:	1a09      	subs	r1, r1, r0
    5860:	1c20      	adds	r0, r4, #0
    5862:	4097      	lsls	r7, r2
    5864:	40c8      	lsrs	r0, r1
    5866:	4307      	orrs	r7, r0
    5868:	4094      	lsls	r4, r2
    586a:	4295      	cmp	r5, r2
    586c:	dd00      	ble.n	5870 <__aeabi_dadd+0x140>
    586e:	e0b2      	b.n	59d6 <__aeabi_dadd+0x2a6>
    5870:	1b55      	subs	r5, r2, r5
    5872:	1c69      	adds	r1, r5, #1
    5874:	291f      	cmp	r1, #31
    5876:	dd00      	ble.n	587a <__aeabi_dadd+0x14a>
    5878:	e0dc      	b.n	5a34 <__aeabi_dadd+0x304>
    587a:	221f      	movs	r2, #31
    587c:	1b55      	subs	r5, r2, r5
    587e:	1c3b      	adds	r3, r7, #0
    5880:	1c22      	adds	r2, r4, #0
    5882:	40ab      	lsls	r3, r5
    5884:	40ca      	lsrs	r2, r1
    5886:	40ac      	lsls	r4, r5
    5888:	1e65      	subs	r5, r4, #1
    588a:	41ac      	sbcs	r4, r5
    588c:	4313      	orrs	r3, r2
    588e:	40cf      	lsrs	r7, r1
    5890:	431c      	orrs	r4, r3
    5892:	1c39      	adds	r1, r7, #0
    5894:	2500      	movs	r5, #0
    5896:	e774      	b.n	5782 <__aeabi_dadd+0x52>
    5898:	2380      	movs	r3, #128	; 0x80
    589a:	041b      	lsls	r3, r3, #16
    589c:	400b      	ands	r3, r1
    589e:	1c37      	adds	r7, r6, #0
    58a0:	2b00      	cmp	r3, #0
    58a2:	d000      	beq.n	58a6 <__aeabi_dadd+0x176>
    58a4:	e782      	b.n	57ac <__aeabi_dadd+0x7c>
    58a6:	4b90      	ldr	r3, [pc, #576]	; (5ae8 <__aeabi_dadd+0x3b8>)
    58a8:	0748      	lsls	r0, r1, #29
    58aa:	08e4      	lsrs	r4, r4, #3
    58ac:	4304      	orrs	r4, r0
    58ae:	08c9      	lsrs	r1, r1, #3
    58b0:	429d      	cmp	r5, r3
    58b2:	d048      	beq.n	5946 <__aeabi_dadd+0x216>
    58b4:	0309      	lsls	r1, r1, #12
    58b6:	0b0b      	lsrs	r3, r1, #12
    58b8:	e784      	b.n	57c4 <__aeabi_dadd+0x94>
    58ba:	1aaa      	subs	r2, r5, r2
    58bc:	4694      	mov	ip, r2
    58be:	2a00      	cmp	r2, #0
    58c0:	dc00      	bgt.n	58c4 <__aeabi_dadd+0x194>
    58c2:	e098      	b.n	59f6 <__aeabi_dadd+0x2c6>
    58c4:	4650      	mov	r0, sl
    58c6:	2800      	cmp	r0, #0
    58c8:	d052      	beq.n	5970 <__aeabi_dadd+0x240>
    58ca:	4887      	ldr	r0, [pc, #540]	; (5ae8 <__aeabi_dadd+0x3b8>)
    58cc:	4285      	cmp	r5, r0
    58ce:	d100      	bne.n	58d2 <__aeabi_dadd+0x1a2>
    58d0:	e757      	b.n	5782 <__aeabi_dadd+0x52>
    58d2:	2080      	movs	r0, #128	; 0x80
    58d4:	0400      	lsls	r0, r0, #16
    58d6:	4303      	orrs	r3, r0
    58d8:	4662      	mov	r2, ip
    58da:	2a38      	cmp	r2, #56	; 0x38
    58dc:	dd00      	ble.n	58e0 <__aeabi_dadd+0x1b0>
    58de:	e0fc      	b.n	5ada <__aeabi_dadd+0x3aa>
    58e0:	2a1f      	cmp	r2, #31
    58e2:	dd00      	ble.n	58e6 <__aeabi_dadd+0x1b6>
    58e4:	e14a      	b.n	5b7c <__aeabi_dadd+0x44c>
    58e6:	2220      	movs	r2, #32
    58e8:	4660      	mov	r0, ip
    58ea:	1a10      	subs	r0, r2, r0
    58ec:	1c1a      	adds	r2, r3, #0
    58ee:	4082      	lsls	r2, r0
    58f0:	4682      	mov	sl, r0
    58f2:	4691      	mov	r9, r2
    58f4:	4658      	mov	r0, fp
    58f6:	4662      	mov	r2, ip
    58f8:	40d0      	lsrs	r0, r2
    58fa:	464a      	mov	r2, r9
    58fc:	4302      	orrs	r2, r0
    58fe:	4690      	mov	r8, r2
    5900:	4658      	mov	r0, fp
    5902:	4652      	mov	r2, sl
    5904:	4090      	lsls	r0, r2
    5906:	1e42      	subs	r2, r0, #1
    5908:	4190      	sbcs	r0, r2
    590a:	4642      	mov	r2, r8
    590c:	4302      	orrs	r2, r0
    590e:	4660      	mov	r0, ip
    5910:	40c3      	lsrs	r3, r0
    5912:	1912      	adds	r2, r2, r4
    5914:	42a2      	cmp	r2, r4
    5916:	41a4      	sbcs	r4, r4
    5918:	4264      	negs	r4, r4
    591a:	1859      	adds	r1, r3, r1
    591c:	1909      	adds	r1, r1, r4
    591e:	1c14      	adds	r4, r2, #0
    5920:	0208      	lsls	r0, r1, #8
    5922:	d400      	bmi.n	5926 <__aeabi_dadd+0x1f6>
    5924:	e72d      	b.n	5782 <__aeabi_dadd+0x52>
    5926:	4b70      	ldr	r3, [pc, #448]	; (5ae8 <__aeabi_dadd+0x3b8>)
    5928:	3501      	adds	r5, #1
    592a:	429d      	cmp	r5, r3
    592c:	d100      	bne.n	5930 <__aeabi_dadd+0x200>
    592e:	e122      	b.n	5b76 <__aeabi_dadd+0x446>
    5930:	4b6e      	ldr	r3, [pc, #440]	; (5aec <__aeabi_dadd+0x3bc>)
    5932:	0860      	lsrs	r0, r4, #1
    5934:	4019      	ands	r1, r3
    5936:	2301      	movs	r3, #1
    5938:	4023      	ands	r3, r4
    593a:	1c1c      	adds	r4, r3, #0
    593c:	4304      	orrs	r4, r0
    593e:	07cb      	lsls	r3, r1, #31
    5940:	431c      	orrs	r4, r3
    5942:	0849      	lsrs	r1, r1, #1
    5944:	e71d      	b.n	5782 <__aeabi_dadd+0x52>
    5946:	1c23      	adds	r3, r4, #0
    5948:	430b      	orrs	r3, r1
    594a:	d03a      	beq.n	59c2 <__aeabi_dadd+0x292>
    594c:	2380      	movs	r3, #128	; 0x80
    594e:	031b      	lsls	r3, r3, #12
    5950:	430b      	orrs	r3, r1
    5952:	031b      	lsls	r3, r3, #12
    5954:	0b1b      	lsrs	r3, r3, #12
    5956:	e735      	b.n	57c4 <__aeabi_dadd+0x94>
    5958:	3f01      	subs	r7, #1
    595a:	2f00      	cmp	r7, #0
    595c:	d165      	bne.n	5a2a <__aeabi_dadd+0x2fa>
    595e:	4658      	mov	r0, fp
    5960:	1a22      	subs	r2, r4, r0
    5962:	4294      	cmp	r4, r2
    5964:	41a4      	sbcs	r4, r4
    5966:	4264      	negs	r4, r4
    5968:	1ac9      	subs	r1, r1, r3
    596a:	1b09      	subs	r1, r1, r4
    596c:	1c14      	adds	r4, r2, #0
    596e:	e766      	b.n	583e <__aeabi_dadd+0x10e>
    5970:	4658      	mov	r0, fp
    5972:	4318      	orrs	r0, r3
    5974:	d100      	bne.n	5978 <__aeabi_dadd+0x248>
    5976:	e704      	b.n	5782 <__aeabi_dadd+0x52>
    5978:	2201      	movs	r2, #1
    597a:	4252      	negs	r2, r2
    597c:	4494      	add	ip, r2
    597e:	4660      	mov	r0, ip
    5980:	2800      	cmp	r0, #0
    5982:	d000      	beq.n	5986 <__aeabi_dadd+0x256>
    5984:	e0c5      	b.n	5b12 <__aeabi_dadd+0x3e2>
    5986:	4658      	mov	r0, fp
    5988:	1902      	adds	r2, r0, r4
    598a:	e7c3      	b.n	5914 <__aeabi_dadd+0x1e4>
    598c:	2f00      	cmp	r7, #0
    598e:	d173      	bne.n	5a78 <__aeabi_dadd+0x348>
    5990:	1c68      	adds	r0, r5, #1
    5992:	0540      	lsls	r0, r0, #21
    5994:	0d40      	lsrs	r0, r0, #21
    5996:	2801      	cmp	r0, #1
    5998:	dc00      	bgt.n	599c <__aeabi_dadd+0x26c>
    599a:	e0de      	b.n	5b5a <__aeabi_dadd+0x42a>
    599c:	465a      	mov	r2, fp
    599e:	1aa2      	subs	r2, r4, r2
    59a0:	4294      	cmp	r4, r2
    59a2:	41bf      	sbcs	r7, r7
    59a4:	1ac8      	subs	r0, r1, r3
    59a6:	427f      	negs	r7, r7
    59a8:	1bc7      	subs	r7, r0, r7
    59aa:	0238      	lsls	r0, r7, #8
    59ac:	d400      	bmi.n	59b0 <__aeabi_dadd+0x280>
    59ae:	e089      	b.n	5ac4 <__aeabi_dadd+0x394>
    59b0:	465a      	mov	r2, fp
    59b2:	1b14      	subs	r4, r2, r4
    59b4:	45a3      	cmp	fp, r4
    59b6:	4192      	sbcs	r2, r2
    59b8:	1a59      	subs	r1, r3, r1
    59ba:	4252      	negs	r2, r2
    59bc:	1a8f      	subs	r7, r1, r2
    59be:	4666      	mov	r6, ip
    59c0:	e741      	b.n	5846 <__aeabi_dadd+0x116>
    59c2:	2300      	movs	r3, #0
    59c4:	2400      	movs	r4, #0
    59c6:	e6fd      	b.n	57c4 <__aeabi_dadd+0x94>
    59c8:	1c27      	adds	r7, r4, #0
    59ca:	3828      	subs	r0, #40	; 0x28
    59cc:	4087      	lsls	r7, r0
    59ce:	2400      	movs	r4, #0
    59d0:	4295      	cmp	r5, r2
    59d2:	dc00      	bgt.n	59d6 <__aeabi_dadd+0x2a6>
    59d4:	e74c      	b.n	5870 <__aeabi_dadd+0x140>
    59d6:	4945      	ldr	r1, [pc, #276]	; (5aec <__aeabi_dadd+0x3bc>)
    59d8:	1aad      	subs	r5, r5, r2
    59da:	4039      	ands	r1, r7
    59dc:	e6d1      	b.n	5782 <__aeabi_dadd+0x52>
    59de:	1c20      	adds	r0, r4, #0
    59e0:	f001 fc9c 	bl	731c <__clzsi2>
    59e4:	3020      	adds	r0, #32
    59e6:	e734      	b.n	5852 <__aeabi_dadd+0x122>
    59e8:	465a      	mov	r2, fp
    59ea:	431a      	orrs	r2, r3
    59ec:	1e53      	subs	r3, r2, #1
    59ee:	419a      	sbcs	r2, r3
    59f0:	b2d2      	uxtb	r2, r2
    59f2:	2700      	movs	r7, #0
    59f4:	e71c      	b.n	5830 <__aeabi_dadd+0x100>
    59f6:	2a00      	cmp	r2, #0
    59f8:	d000      	beq.n	59fc <__aeabi_dadd+0x2cc>
    59fa:	e0dc      	b.n	5bb6 <__aeabi_dadd+0x486>
    59fc:	1c68      	adds	r0, r5, #1
    59fe:	0542      	lsls	r2, r0, #21
    5a00:	0d52      	lsrs	r2, r2, #21
    5a02:	2a01      	cmp	r2, #1
    5a04:	dc00      	bgt.n	5a08 <__aeabi_dadd+0x2d8>
    5a06:	e08d      	b.n	5b24 <__aeabi_dadd+0x3f4>
    5a08:	4d37      	ldr	r5, [pc, #220]	; (5ae8 <__aeabi_dadd+0x3b8>)
    5a0a:	42a8      	cmp	r0, r5
    5a0c:	d100      	bne.n	5a10 <__aeabi_dadd+0x2e0>
    5a0e:	e0f3      	b.n	5bf8 <__aeabi_dadd+0x4c8>
    5a10:	465d      	mov	r5, fp
    5a12:	192a      	adds	r2, r5, r4
    5a14:	42a2      	cmp	r2, r4
    5a16:	41a4      	sbcs	r4, r4
    5a18:	4264      	negs	r4, r4
    5a1a:	1859      	adds	r1, r3, r1
    5a1c:	1909      	adds	r1, r1, r4
    5a1e:	07cc      	lsls	r4, r1, #31
    5a20:	0852      	lsrs	r2, r2, #1
    5a22:	4314      	orrs	r4, r2
    5a24:	0849      	lsrs	r1, r1, #1
    5a26:	1c05      	adds	r5, r0, #0
    5a28:	e6ab      	b.n	5782 <__aeabi_dadd+0x52>
    5a2a:	482f      	ldr	r0, [pc, #188]	; (5ae8 <__aeabi_dadd+0x3b8>)
    5a2c:	4285      	cmp	r5, r0
    5a2e:	d000      	beq.n	5a32 <__aeabi_dadd+0x302>
    5a30:	e6e6      	b.n	5800 <__aeabi_dadd+0xd0>
    5a32:	e6a6      	b.n	5782 <__aeabi_dadd+0x52>
    5a34:	1c2b      	adds	r3, r5, #0
    5a36:	3b1f      	subs	r3, #31
    5a38:	1c3a      	adds	r2, r7, #0
    5a3a:	40da      	lsrs	r2, r3
    5a3c:	1c13      	adds	r3, r2, #0
    5a3e:	2920      	cmp	r1, #32
    5a40:	d06c      	beq.n	5b1c <__aeabi_dadd+0x3ec>
    5a42:	223f      	movs	r2, #63	; 0x3f
    5a44:	1b55      	subs	r5, r2, r5
    5a46:	40af      	lsls	r7, r5
    5a48:	433c      	orrs	r4, r7
    5a4a:	1e60      	subs	r0, r4, #1
    5a4c:	4184      	sbcs	r4, r0
    5a4e:	431c      	orrs	r4, r3
    5a50:	2100      	movs	r1, #0
    5a52:	2500      	movs	r5, #0
    5a54:	e695      	b.n	5782 <__aeabi_dadd+0x52>
    5a56:	1c38      	adds	r0, r7, #0
    5a58:	3820      	subs	r0, #32
    5a5a:	1c1a      	adds	r2, r3, #0
    5a5c:	40c2      	lsrs	r2, r0
    5a5e:	1c10      	adds	r0, r2, #0
    5a60:	2f20      	cmp	r7, #32
    5a62:	d05d      	beq.n	5b20 <__aeabi_dadd+0x3f0>
    5a64:	2240      	movs	r2, #64	; 0x40
    5a66:	1bd7      	subs	r7, r2, r7
    5a68:	40bb      	lsls	r3, r7
    5a6a:	465a      	mov	r2, fp
    5a6c:	431a      	orrs	r2, r3
    5a6e:	1e53      	subs	r3, r2, #1
    5a70:	419a      	sbcs	r2, r3
    5a72:	4302      	orrs	r2, r0
    5a74:	2700      	movs	r7, #0
    5a76:	e6db      	b.n	5830 <__aeabi_dadd+0x100>
    5a78:	2d00      	cmp	r5, #0
    5a7a:	d03b      	beq.n	5af4 <__aeabi_dadd+0x3c4>
    5a7c:	4d1a      	ldr	r5, [pc, #104]	; (5ae8 <__aeabi_dadd+0x3b8>)
    5a7e:	45aa      	cmp	sl, r5
    5a80:	d100      	bne.n	5a84 <__aeabi_dadd+0x354>
    5a82:	e093      	b.n	5bac <__aeabi_dadd+0x47c>
    5a84:	2580      	movs	r5, #128	; 0x80
    5a86:	042d      	lsls	r5, r5, #16
    5a88:	427f      	negs	r7, r7
    5a8a:	4329      	orrs	r1, r5
    5a8c:	2f38      	cmp	r7, #56	; 0x38
    5a8e:	dd00      	ble.n	5a92 <__aeabi_dadd+0x362>
    5a90:	e0ac      	b.n	5bec <__aeabi_dadd+0x4bc>
    5a92:	2f1f      	cmp	r7, #31
    5a94:	dd00      	ble.n	5a98 <__aeabi_dadd+0x368>
    5a96:	e129      	b.n	5cec <__aeabi_dadd+0x5bc>
    5a98:	2520      	movs	r5, #32
    5a9a:	1bed      	subs	r5, r5, r7
    5a9c:	1c08      	adds	r0, r1, #0
    5a9e:	1c26      	adds	r6, r4, #0
    5aa0:	40a8      	lsls	r0, r5
    5aa2:	40fe      	lsrs	r6, r7
    5aa4:	40ac      	lsls	r4, r5
    5aa6:	4306      	orrs	r6, r0
    5aa8:	1e65      	subs	r5, r4, #1
    5aaa:	41ac      	sbcs	r4, r5
    5aac:	4334      	orrs	r4, r6
    5aae:	40f9      	lsrs	r1, r7
    5ab0:	465d      	mov	r5, fp
    5ab2:	1b2c      	subs	r4, r5, r4
    5ab4:	45a3      	cmp	fp, r4
    5ab6:	4192      	sbcs	r2, r2
    5ab8:	1a5b      	subs	r3, r3, r1
    5aba:	4252      	negs	r2, r2
    5abc:	1a99      	subs	r1, r3, r2
    5abe:	4655      	mov	r5, sl
    5ac0:	4666      	mov	r6, ip
    5ac2:	e6bc      	b.n	583e <__aeabi_dadd+0x10e>
    5ac4:	1c13      	adds	r3, r2, #0
    5ac6:	433b      	orrs	r3, r7
    5ac8:	1c14      	adds	r4, r2, #0
    5aca:	2b00      	cmp	r3, #0
    5acc:	d000      	beq.n	5ad0 <__aeabi_dadd+0x3a0>
    5ace:	e6ba      	b.n	5846 <__aeabi_dadd+0x116>
    5ad0:	2700      	movs	r7, #0
    5ad2:	2100      	movs	r1, #0
    5ad4:	2500      	movs	r5, #0
    5ad6:	2400      	movs	r4, #0
    5ad8:	e6e5      	b.n	58a6 <__aeabi_dadd+0x176>
    5ada:	465a      	mov	r2, fp
    5adc:	431a      	orrs	r2, r3
    5ade:	1e53      	subs	r3, r2, #1
    5ae0:	419a      	sbcs	r2, r3
    5ae2:	b2d2      	uxtb	r2, r2
    5ae4:	2300      	movs	r3, #0
    5ae6:	e714      	b.n	5912 <__aeabi_dadd+0x1e2>
    5ae8:	000007ff 	.word	0x000007ff
    5aec:	ff7fffff 	.word	0xff7fffff
    5af0:	800fffff 	.word	0x800fffff
    5af4:	1c0d      	adds	r5, r1, #0
    5af6:	4325      	orrs	r5, r4
    5af8:	d058      	beq.n	5bac <__aeabi_dadd+0x47c>
    5afa:	43ff      	mvns	r7, r7
    5afc:	2f00      	cmp	r7, #0
    5afe:	d151      	bne.n	5ba4 <__aeabi_dadd+0x474>
    5b00:	1b04      	subs	r4, r0, r4
    5b02:	45a3      	cmp	fp, r4
    5b04:	4192      	sbcs	r2, r2
    5b06:	1a59      	subs	r1, r3, r1
    5b08:	4252      	negs	r2, r2
    5b0a:	1a89      	subs	r1, r1, r2
    5b0c:	4655      	mov	r5, sl
    5b0e:	4666      	mov	r6, ip
    5b10:	e695      	b.n	583e <__aeabi_dadd+0x10e>
    5b12:	4896      	ldr	r0, [pc, #600]	; (5d6c <__aeabi_dadd+0x63c>)
    5b14:	4285      	cmp	r5, r0
    5b16:	d000      	beq.n	5b1a <__aeabi_dadd+0x3ea>
    5b18:	e6de      	b.n	58d8 <__aeabi_dadd+0x1a8>
    5b1a:	e632      	b.n	5782 <__aeabi_dadd+0x52>
    5b1c:	2700      	movs	r7, #0
    5b1e:	e793      	b.n	5a48 <__aeabi_dadd+0x318>
    5b20:	2300      	movs	r3, #0
    5b22:	e7a2      	b.n	5a6a <__aeabi_dadd+0x33a>
    5b24:	1c08      	adds	r0, r1, #0
    5b26:	4320      	orrs	r0, r4
    5b28:	2d00      	cmp	r5, #0
    5b2a:	d000      	beq.n	5b2e <__aeabi_dadd+0x3fe>
    5b2c:	e0c4      	b.n	5cb8 <__aeabi_dadd+0x588>
    5b2e:	2800      	cmp	r0, #0
    5b30:	d100      	bne.n	5b34 <__aeabi_dadd+0x404>
    5b32:	e0f7      	b.n	5d24 <__aeabi_dadd+0x5f4>
    5b34:	4658      	mov	r0, fp
    5b36:	4318      	orrs	r0, r3
    5b38:	d100      	bne.n	5b3c <__aeabi_dadd+0x40c>
    5b3a:	e622      	b.n	5782 <__aeabi_dadd+0x52>
    5b3c:	4658      	mov	r0, fp
    5b3e:	1902      	adds	r2, r0, r4
    5b40:	42a2      	cmp	r2, r4
    5b42:	41a4      	sbcs	r4, r4
    5b44:	4264      	negs	r4, r4
    5b46:	1859      	adds	r1, r3, r1
    5b48:	1909      	adds	r1, r1, r4
    5b4a:	1c14      	adds	r4, r2, #0
    5b4c:	020a      	lsls	r2, r1, #8
    5b4e:	d400      	bmi.n	5b52 <__aeabi_dadd+0x422>
    5b50:	e617      	b.n	5782 <__aeabi_dadd+0x52>
    5b52:	4b87      	ldr	r3, [pc, #540]	; (5d70 <__aeabi_dadd+0x640>)
    5b54:	2501      	movs	r5, #1
    5b56:	4019      	ands	r1, r3
    5b58:	e613      	b.n	5782 <__aeabi_dadd+0x52>
    5b5a:	1c08      	adds	r0, r1, #0
    5b5c:	4320      	orrs	r0, r4
    5b5e:	2d00      	cmp	r5, #0
    5b60:	d139      	bne.n	5bd6 <__aeabi_dadd+0x4a6>
    5b62:	2800      	cmp	r0, #0
    5b64:	d171      	bne.n	5c4a <__aeabi_dadd+0x51a>
    5b66:	4659      	mov	r1, fp
    5b68:	4319      	orrs	r1, r3
    5b6a:	d003      	beq.n	5b74 <__aeabi_dadd+0x444>
    5b6c:	1c19      	adds	r1, r3, #0
    5b6e:	465c      	mov	r4, fp
    5b70:	4666      	mov	r6, ip
    5b72:	e606      	b.n	5782 <__aeabi_dadd+0x52>
    5b74:	2700      	movs	r7, #0
    5b76:	2100      	movs	r1, #0
    5b78:	2400      	movs	r4, #0
    5b7a:	e694      	b.n	58a6 <__aeabi_dadd+0x176>
    5b7c:	4660      	mov	r0, ip
    5b7e:	3820      	subs	r0, #32
    5b80:	1c1a      	adds	r2, r3, #0
    5b82:	40c2      	lsrs	r2, r0
    5b84:	4660      	mov	r0, ip
    5b86:	4691      	mov	r9, r2
    5b88:	2820      	cmp	r0, #32
    5b8a:	d100      	bne.n	5b8e <__aeabi_dadd+0x45e>
    5b8c:	e0ac      	b.n	5ce8 <__aeabi_dadd+0x5b8>
    5b8e:	2240      	movs	r2, #64	; 0x40
    5b90:	1a12      	subs	r2, r2, r0
    5b92:	4093      	lsls	r3, r2
    5b94:	465a      	mov	r2, fp
    5b96:	431a      	orrs	r2, r3
    5b98:	1e53      	subs	r3, r2, #1
    5b9a:	419a      	sbcs	r2, r3
    5b9c:	464b      	mov	r3, r9
    5b9e:	431a      	orrs	r2, r3
    5ba0:	2300      	movs	r3, #0
    5ba2:	e6b6      	b.n	5912 <__aeabi_dadd+0x1e2>
    5ba4:	4d71      	ldr	r5, [pc, #452]	; (5d6c <__aeabi_dadd+0x63c>)
    5ba6:	45aa      	cmp	sl, r5
    5ba8:	d000      	beq.n	5bac <__aeabi_dadd+0x47c>
    5baa:	e76f      	b.n	5a8c <__aeabi_dadd+0x35c>
    5bac:	1c19      	adds	r1, r3, #0
    5bae:	465c      	mov	r4, fp
    5bb0:	4655      	mov	r5, sl
    5bb2:	4666      	mov	r6, ip
    5bb4:	e5e5      	b.n	5782 <__aeabi_dadd+0x52>
    5bb6:	2d00      	cmp	r5, #0
    5bb8:	d122      	bne.n	5c00 <__aeabi_dadd+0x4d0>
    5bba:	1c0d      	adds	r5, r1, #0
    5bbc:	4325      	orrs	r5, r4
    5bbe:	d077      	beq.n	5cb0 <__aeabi_dadd+0x580>
    5bc0:	43d5      	mvns	r5, r2
    5bc2:	2d00      	cmp	r5, #0
    5bc4:	d171      	bne.n	5caa <__aeabi_dadd+0x57a>
    5bc6:	445c      	add	r4, fp
    5bc8:	455c      	cmp	r4, fp
    5bca:	4192      	sbcs	r2, r2
    5bcc:	1859      	adds	r1, r3, r1
    5bce:	4252      	negs	r2, r2
    5bd0:	1889      	adds	r1, r1, r2
    5bd2:	4655      	mov	r5, sl
    5bd4:	e6a4      	b.n	5920 <__aeabi_dadd+0x1f0>
    5bd6:	2800      	cmp	r0, #0
    5bd8:	d14d      	bne.n	5c76 <__aeabi_dadd+0x546>
    5bda:	4659      	mov	r1, fp
    5bdc:	4319      	orrs	r1, r3
    5bde:	d100      	bne.n	5be2 <__aeabi_dadd+0x4b2>
    5be0:	e094      	b.n	5d0c <__aeabi_dadd+0x5dc>
    5be2:	1c19      	adds	r1, r3, #0
    5be4:	465c      	mov	r4, fp
    5be6:	4666      	mov	r6, ip
    5be8:	4d60      	ldr	r5, [pc, #384]	; (5d6c <__aeabi_dadd+0x63c>)
    5bea:	e5ca      	b.n	5782 <__aeabi_dadd+0x52>
    5bec:	430c      	orrs	r4, r1
    5bee:	1e61      	subs	r1, r4, #1
    5bf0:	418c      	sbcs	r4, r1
    5bf2:	b2e4      	uxtb	r4, r4
    5bf4:	2100      	movs	r1, #0
    5bf6:	e75b      	b.n	5ab0 <__aeabi_dadd+0x380>
    5bf8:	1c05      	adds	r5, r0, #0
    5bfa:	2100      	movs	r1, #0
    5bfc:	2400      	movs	r4, #0
    5bfe:	e652      	b.n	58a6 <__aeabi_dadd+0x176>
    5c00:	4d5a      	ldr	r5, [pc, #360]	; (5d6c <__aeabi_dadd+0x63c>)
    5c02:	45aa      	cmp	sl, r5
    5c04:	d054      	beq.n	5cb0 <__aeabi_dadd+0x580>
    5c06:	4255      	negs	r5, r2
    5c08:	2280      	movs	r2, #128	; 0x80
    5c0a:	0410      	lsls	r0, r2, #16
    5c0c:	4301      	orrs	r1, r0
    5c0e:	2d38      	cmp	r5, #56	; 0x38
    5c10:	dd00      	ble.n	5c14 <__aeabi_dadd+0x4e4>
    5c12:	e081      	b.n	5d18 <__aeabi_dadd+0x5e8>
    5c14:	2d1f      	cmp	r5, #31
    5c16:	dd00      	ble.n	5c1a <__aeabi_dadd+0x4ea>
    5c18:	e092      	b.n	5d40 <__aeabi_dadd+0x610>
    5c1a:	2220      	movs	r2, #32
    5c1c:	1b50      	subs	r0, r2, r5
    5c1e:	1c0a      	adds	r2, r1, #0
    5c20:	4684      	mov	ip, r0
    5c22:	4082      	lsls	r2, r0
    5c24:	1c20      	adds	r0, r4, #0
    5c26:	40e8      	lsrs	r0, r5
    5c28:	4302      	orrs	r2, r0
    5c2a:	4690      	mov	r8, r2
    5c2c:	4662      	mov	r2, ip
    5c2e:	4094      	lsls	r4, r2
    5c30:	1e60      	subs	r0, r4, #1
    5c32:	4184      	sbcs	r4, r0
    5c34:	4642      	mov	r2, r8
    5c36:	4314      	orrs	r4, r2
    5c38:	40e9      	lsrs	r1, r5
    5c3a:	445c      	add	r4, fp
    5c3c:	455c      	cmp	r4, fp
    5c3e:	4192      	sbcs	r2, r2
    5c40:	18cb      	adds	r3, r1, r3
    5c42:	4252      	negs	r2, r2
    5c44:	1899      	adds	r1, r3, r2
    5c46:	4655      	mov	r5, sl
    5c48:	e66a      	b.n	5920 <__aeabi_dadd+0x1f0>
    5c4a:	4658      	mov	r0, fp
    5c4c:	4318      	orrs	r0, r3
    5c4e:	d100      	bne.n	5c52 <__aeabi_dadd+0x522>
    5c50:	e597      	b.n	5782 <__aeabi_dadd+0x52>
    5c52:	4658      	mov	r0, fp
    5c54:	1a27      	subs	r7, r4, r0
    5c56:	42bc      	cmp	r4, r7
    5c58:	4192      	sbcs	r2, r2
    5c5a:	1ac8      	subs	r0, r1, r3
    5c5c:	4252      	negs	r2, r2
    5c5e:	1a80      	subs	r0, r0, r2
    5c60:	0202      	lsls	r2, r0, #8
    5c62:	d566      	bpl.n	5d32 <__aeabi_dadd+0x602>
    5c64:	4658      	mov	r0, fp
    5c66:	1b04      	subs	r4, r0, r4
    5c68:	45a3      	cmp	fp, r4
    5c6a:	4192      	sbcs	r2, r2
    5c6c:	1a59      	subs	r1, r3, r1
    5c6e:	4252      	negs	r2, r2
    5c70:	1a89      	subs	r1, r1, r2
    5c72:	4666      	mov	r6, ip
    5c74:	e585      	b.n	5782 <__aeabi_dadd+0x52>
    5c76:	4658      	mov	r0, fp
    5c78:	4318      	orrs	r0, r3
    5c7a:	d033      	beq.n	5ce4 <__aeabi_dadd+0x5b4>
    5c7c:	0748      	lsls	r0, r1, #29
    5c7e:	08e4      	lsrs	r4, r4, #3
    5c80:	4304      	orrs	r4, r0
    5c82:	2080      	movs	r0, #128	; 0x80
    5c84:	08c9      	lsrs	r1, r1, #3
    5c86:	0300      	lsls	r0, r0, #12
    5c88:	4201      	tst	r1, r0
    5c8a:	d008      	beq.n	5c9e <__aeabi_dadd+0x56e>
    5c8c:	08dd      	lsrs	r5, r3, #3
    5c8e:	4205      	tst	r5, r0
    5c90:	d105      	bne.n	5c9e <__aeabi_dadd+0x56e>
    5c92:	4659      	mov	r1, fp
    5c94:	08ca      	lsrs	r2, r1, #3
    5c96:	075c      	lsls	r4, r3, #29
    5c98:	4314      	orrs	r4, r2
    5c9a:	1c29      	adds	r1, r5, #0
    5c9c:	4666      	mov	r6, ip
    5c9e:	0f63      	lsrs	r3, r4, #29
    5ca0:	00c9      	lsls	r1, r1, #3
    5ca2:	4319      	orrs	r1, r3
    5ca4:	00e4      	lsls	r4, r4, #3
    5ca6:	4d31      	ldr	r5, [pc, #196]	; (5d6c <__aeabi_dadd+0x63c>)
    5ca8:	e56b      	b.n	5782 <__aeabi_dadd+0x52>
    5caa:	4a30      	ldr	r2, [pc, #192]	; (5d6c <__aeabi_dadd+0x63c>)
    5cac:	4592      	cmp	sl, r2
    5cae:	d1ae      	bne.n	5c0e <__aeabi_dadd+0x4de>
    5cb0:	1c19      	adds	r1, r3, #0
    5cb2:	465c      	mov	r4, fp
    5cb4:	4655      	mov	r5, sl
    5cb6:	e564      	b.n	5782 <__aeabi_dadd+0x52>
    5cb8:	2800      	cmp	r0, #0
    5cba:	d036      	beq.n	5d2a <__aeabi_dadd+0x5fa>
    5cbc:	4658      	mov	r0, fp
    5cbe:	4318      	orrs	r0, r3
    5cc0:	d010      	beq.n	5ce4 <__aeabi_dadd+0x5b4>
    5cc2:	2580      	movs	r5, #128	; 0x80
    5cc4:	0748      	lsls	r0, r1, #29
    5cc6:	08e4      	lsrs	r4, r4, #3
    5cc8:	08c9      	lsrs	r1, r1, #3
    5cca:	032d      	lsls	r5, r5, #12
    5ccc:	4304      	orrs	r4, r0
    5cce:	4229      	tst	r1, r5
    5cd0:	d0e5      	beq.n	5c9e <__aeabi_dadd+0x56e>
    5cd2:	08d8      	lsrs	r0, r3, #3
    5cd4:	4228      	tst	r0, r5
    5cd6:	d1e2      	bne.n	5c9e <__aeabi_dadd+0x56e>
    5cd8:	465d      	mov	r5, fp
    5cda:	08ea      	lsrs	r2, r5, #3
    5cdc:	075c      	lsls	r4, r3, #29
    5cde:	4314      	orrs	r4, r2
    5ce0:	1c01      	adds	r1, r0, #0
    5ce2:	e7dc      	b.n	5c9e <__aeabi_dadd+0x56e>
    5ce4:	4d21      	ldr	r5, [pc, #132]	; (5d6c <__aeabi_dadd+0x63c>)
    5ce6:	e54c      	b.n	5782 <__aeabi_dadd+0x52>
    5ce8:	2300      	movs	r3, #0
    5cea:	e753      	b.n	5b94 <__aeabi_dadd+0x464>
    5cec:	1c3d      	adds	r5, r7, #0
    5cee:	3d20      	subs	r5, #32
    5cf0:	1c0a      	adds	r2, r1, #0
    5cf2:	40ea      	lsrs	r2, r5
    5cf4:	1c15      	adds	r5, r2, #0
    5cf6:	2f20      	cmp	r7, #32
    5cf8:	d034      	beq.n	5d64 <__aeabi_dadd+0x634>
    5cfa:	2640      	movs	r6, #64	; 0x40
    5cfc:	1bf7      	subs	r7, r6, r7
    5cfe:	40b9      	lsls	r1, r7
    5d00:	430c      	orrs	r4, r1
    5d02:	1e61      	subs	r1, r4, #1
    5d04:	418c      	sbcs	r4, r1
    5d06:	432c      	orrs	r4, r5
    5d08:	2100      	movs	r1, #0
    5d0a:	e6d1      	b.n	5ab0 <__aeabi_dadd+0x380>
    5d0c:	2180      	movs	r1, #128	; 0x80
    5d0e:	2700      	movs	r7, #0
    5d10:	03c9      	lsls	r1, r1, #15
    5d12:	4d16      	ldr	r5, [pc, #88]	; (5d6c <__aeabi_dadd+0x63c>)
    5d14:	2400      	movs	r4, #0
    5d16:	e5c6      	b.n	58a6 <__aeabi_dadd+0x176>
    5d18:	430c      	orrs	r4, r1
    5d1a:	1e61      	subs	r1, r4, #1
    5d1c:	418c      	sbcs	r4, r1
    5d1e:	b2e4      	uxtb	r4, r4
    5d20:	2100      	movs	r1, #0
    5d22:	e78a      	b.n	5c3a <__aeabi_dadd+0x50a>
    5d24:	1c19      	adds	r1, r3, #0
    5d26:	465c      	mov	r4, fp
    5d28:	e52b      	b.n	5782 <__aeabi_dadd+0x52>
    5d2a:	1c19      	adds	r1, r3, #0
    5d2c:	465c      	mov	r4, fp
    5d2e:	4d0f      	ldr	r5, [pc, #60]	; (5d6c <__aeabi_dadd+0x63c>)
    5d30:	e527      	b.n	5782 <__aeabi_dadd+0x52>
    5d32:	1c03      	adds	r3, r0, #0
    5d34:	433b      	orrs	r3, r7
    5d36:	d100      	bne.n	5d3a <__aeabi_dadd+0x60a>
    5d38:	e71c      	b.n	5b74 <__aeabi_dadd+0x444>
    5d3a:	1c01      	adds	r1, r0, #0
    5d3c:	1c3c      	adds	r4, r7, #0
    5d3e:	e520      	b.n	5782 <__aeabi_dadd+0x52>
    5d40:	2020      	movs	r0, #32
    5d42:	4240      	negs	r0, r0
    5d44:	1940      	adds	r0, r0, r5
    5d46:	1c0a      	adds	r2, r1, #0
    5d48:	40c2      	lsrs	r2, r0
    5d4a:	4690      	mov	r8, r2
    5d4c:	2d20      	cmp	r5, #32
    5d4e:	d00b      	beq.n	5d68 <__aeabi_dadd+0x638>
    5d50:	2040      	movs	r0, #64	; 0x40
    5d52:	1b45      	subs	r5, r0, r5
    5d54:	40a9      	lsls	r1, r5
    5d56:	430c      	orrs	r4, r1
    5d58:	1e61      	subs	r1, r4, #1
    5d5a:	418c      	sbcs	r4, r1
    5d5c:	4645      	mov	r5, r8
    5d5e:	432c      	orrs	r4, r5
    5d60:	2100      	movs	r1, #0
    5d62:	e76a      	b.n	5c3a <__aeabi_dadd+0x50a>
    5d64:	2100      	movs	r1, #0
    5d66:	e7cb      	b.n	5d00 <__aeabi_dadd+0x5d0>
    5d68:	2100      	movs	r1, #0
    5d6a:	e7f4      	b.n	5d56 <__aeabi_dadd+0x626>
    5d6c:	000007ff 	.word	0x000007ff
    5d70:	ff7fffff 	.word	0xff7fffff

00005d74 <__aeabi_ddiv>:
    5d74:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d76:	4656      	mov	r6, sl
    5d78:	4644      	mov	r4, r8
    5d7a:	465f      	mov	r7, fp
    5d7c:	464d      	mov	r5, r9
    5d7e:	b4f0      	push	{r4, r5, r6, r7}
    5d80:	1c1f      	adds	r7, r3, #0
    5d82:	030b      	lsls	r3, r1, #12
    5d84:	0b1b      	lsrs	r3, r3, #12
    5d86:	4698      	mov	r8, r3
    5d88:	004b      	lsls	r3, r1, #1
    5d8a:	b087      	sub	sp, #28
    5d8c:	1c04      	adds	r4, r0, #0
    5d8e:	4681      	mov	r9, r0
    5d90:	0d5b      	lsrs	r3, r3, #21
    5d92:	0fc8      	lsrs	r0, r1, #31
    5d94:	1c16      	adds	r6, r2, #0
    5d96:	469a      	mov	sl, r3
    5d98:	9000      	str	r0, [sp, #0]
    5d9a:	2b00      	cmp	r3, #0
    5d9c:	d051      	beq.n	5e42 <__aeabi_ddiv+0xce>
    5d9e:	4b6a      	ldr	r3, [pc, #424]	; (5f48 <__aeabi_ddiv+0x1d4>)
    5da0:	459a      	cmp	sl, r3
    5da2:	d031      	beq.n	5e08 <__aeabi_ddiv+0x94>
    5da4:	2280      	movs	r2, #128	; 0x80
    5da6:	4641      	mov	r1, r8
    5da8:	0352      	lsls	r2, r2, #13
    5daa:	430a      	orrs	r2, r1
    5dac:	0f63      	lsrs	r3, r4, #29
    5dae:	00d2      	lsls	r2, r2, #3
    5db0:	431a      	orrs	r2, r3
    5db2:	4b66      	ldr	r3, [pc, #408]	; (5f4c <__aeabi_ddiv+0x1d8>)
    5db4:	4690      	mov	r8, r2
    5db6:	2500      	movs	r5, #0
    5db8:	00e2      	lsls	r2, r4, #3
    5dba:	4691      	mov	r9, r2
    5dbc:	449a      	add	sl, r3
    5dbe:	2400      	movs	r4, #0
    5dc0:	9502      	str	r5, [sp, #8]
    5dc2:	033b      	lsls	r3, r7, #12
    5dc4:	0b1b      	lsrs	r3, r3, #12
    5dc6:	469b      	mov	fp, r3
    5dc8:	0ffd      	lsrs	r5, r7, #31
    5dca:	007b      	lsls	r3, r7, #1
    5dcc:	1c31      	adds	r1, r6, #0
    5dce:	0d5b      	lsrs	r3, r3, #21
    5dd0:	9501      	str	r5, [sp, #4]
    5dd2:	d060      	beq.n	5e96 <__aeabi_ddiv+0x122>
    5dd4:	4a5c      	ldr	r2, [pc, #368]	; (5f48 <__aeabi_ddiv+0x1d4>)
    5dd6:	4293      	cmp	r3, r2
    5dd8:	d054      	beq.n	5e84 <__aeabi_ddiv+0x110>
    5dda:	2180      	movs	r1, #128	; 0x80
    5ddc:	4658      	mov	r0, fp
    5dde:	0349      	lsls	r1, r1, #13
    5de0:	4301      	orrs	r1, r0
    5de2:	0f72      	lsrs	r2, r6, #29
    5de4:	00c9      	lsls	r1, r1, #3
    5de6:	4311      	orrs	r1, r2
    5de8:	4a58      	ldr	r2, [pc, #352]	; (5f4c <__aeabi_ddiv+0x1d8>)
    5dea:	468b      	mov	fp, r1
    5dec:	189b      	adds	r3, r3, r2
    5dee:	00f1      	lsls	r1, r6, #3
    5df0:	2000      	movs	r0, #0
    5df2:	9a00      	ldr	r2, [sp, #0]
    5df4:	4304      	orrs	r4, r0
    5df6:	406a      	eors	r2, r5
    5df8:	9203      	str	r2, [sp, #12]
    5dfa:	2c0f      	cmp	r4, #15
    5dfc:	d900      	bls.n	5e00 <__aeabi_ddiv+0x8c>
    5dfe:	e0ad      	b.n	5f5c <__aeabi_ddiv+0x1e8>
    5e00:	4e53      	ldr	r6, [pc, #332]	; (5f50 <__aeabi_ddiv+0x1dc>)
    5e02:	00a4      	lsls	r4, r4, #2
    5e04:	5934      	ldr	r4, [r6, r4]
    5e06:	46a7      	mov	pc, r4
    5e08:	4640      	mov	r0, r8
    5e0a:	4304      	orrs	r4, r0
    5e0c:	d16e      	bne.n	5eec <__aeabi_ddiv+0x178>
    5e0e:	2100      	movs	r1, #0
    5e10:	2502      	movs	r5, #2
    5e12:	2408      	movs	r4, #8
    5e14:	4688      	mov	r8, r1
    5e16:	4689      	mov	r9, r1
    5e18:	9502      	str	r5, [sp, #8]
    5e1a:	e7d2      	b.n	5dc2 <__aeabi_ddiv+0x4e>
    5e1c:	9c00      	ldr	r4, [sp, #0]
    5e1e:	9802      	ldr	r0, [sp, #8]
    5e20:	46c3      	mov	fp, r8
    5e22:	4649      	mov	r1, r9
    5e24:	9401      	str	r4, [sp, #4]
    5e26:	2802      	cmp	r0, #2
    5e28:	d064      	beq.n	5ef4 <__aeabi_ddiv+0x180>
    5e2a:	2803      	cmp	r0, #3
    5e2c:	d100      	bne.n	5e30 <__aeabi_ddiv+0xbc>
    5e2e:	e2ab      	b.n	6388 <__aeabi_ddiv+0x614>
    5e30:	2801      	cmp	r0, #1
    5e32:	d000      	beq.n	5e36 <__aeabi_ddiv+0xc2>
    5e34:	e238      	b.n	62a8 <__aeabi_ddiv+0x534>
    5e36:	9a01      	ldr	r2, [sp, #4]
    5e38:	2400      	movs	r4, #0
    5e3a:	4002      	ands	r2, r0
    5e3c:	2500      	movs	r5, #0
    5e3e:	46a1      	mov	r9, r4
    5e40:	e060      	b.n	5f04 <__aeabi_ddiv+0x190>
    5e42:	4643      	mov	r3, r8
    5e44:	4323      	orrs	r3, r4
    5e46:	d04a      	beq.n	5ede <__aeabi_ddiv+0x16a>
    5e48:	4640      	mov	r0, r8
    5e4a:	2800      	cmp	r0, #0
    5e4c:	d100      	bne.n	5e50 <__aeabi_ddiv+0xdc>
    5e4e:	e1c0      	b.n	61d2 <__aeabi_ddiv+0x45e>
    5e50:	f001 fa64 	bl	731c <__clzsi2>
    5e54:	1e03      	subs	r3, r0, #0
    5e56:	2b27      	cmp	r3, #39	; 0x27
    5e58:	dd00      	ble.n	5e5c <__aeabi_ddiv+0xe8>
    5e5a:	e1b3      	b.n	61c4 <__aeabi_ddiv+0x450>
    5e5c:	2128      	movs	r1, #40	; 0x28
    5e5e:	1a0d      	subs	r5, r1, r0
    5e60:	1c21      	adds	r1, r4, #0
    5e62:	3b08      	subs	r3, #8
    5e64:	4642      	mov	r2, r8
    5e66:	40e9      	lsrs	r1, r5
    5e68:	409a      	lsls	r2, r3
    5e6a:	1c0d      	adds	r5, r1, #0
    5e6c:	4315      	orrs	r5, r2
    5e6e:	1c22      	adds	r2, r4, #0
    5e70:	409a      	lsls	r2, r3
    5e72:	46a8      	mov	r8, r5
    5e74:	4691      	mov	r9, r2
    5e76:	4b37      	ldr	r3, [pc, #220]	; (5f54 <__aeabi_ddiv+0x1e0>)
    5e78:	2500      	movs	r5, #0
    5e7a:	1a1b      	subs	r3, r3, r0
    5e7c:	469a      	mov	sl, r3
    5e7e:	2400      	movs	r4, #0
    5e80:	9502      	str	r5, [sp, #8]
    5e82:	e79e      	b.n	5dc2 <__aeabi_ddiv+0x4e>
    5e84:	465a      	mov	r2, fp
    5e86:	4316      	orrs	r6, r2
    5e88:	2003      	movs	r0, #3
    5e8a:	2e00      	cmp	r6, #0
    5e8c:	d1b1      	bne.n	5df2 <__aeabi_ddiv+0x7e>
    5e8e:	46b3      	mov	fp, r6
    5e90:	2100      	movs	r1, #0
    5e92:	2002      	movs	r0, #2
    5e94:	e7ad      	b.n	5df2 <__aeabi_ddiv+0x7e>
    5e96:	465a      	mov	r2, fp
    5e98:	4332      	orrs	r2, r6
    5e9a:	d01b      	beq.n	5ed4 <__aeabi_ddiv+0x160>
    5e9c:	465b      	mov	r3, fp
    5e9e:	2b00      	cmp	r3, #0
    5ea0:	d100      	bne.n	5ea4 <__aeabi_ddiv+0x130>
    5ea2:	e18a      	b.n	61ba <__aeabi_ddiv+0x446>
    5ea4:	4658      	mov	r0, fp
    5ea6:	f001 fa39 	bl	731c <__clzsi2>
    5eaa:	2827      	cmp	r0, #39	; 0x27
    5eac:	dd00      	ble.n	5eb0 <__aeabi_ddiv+0x13c>
    5eae:	e17d      	b.n	61ac <__aeabi_ddiv+0x438>
    5eb0:	2228      	movs	r2, #40	; 0x28
    5eb2:	1a17      	subs	r7, r2, r0
    5eb4:	1c01      	adds	r1, r0, #0
    5eb6:	1c32      	adds	r2, r6, #0
    5eb8:	3908      	subs	r1, #8
    5eba:	465b      	mov	r3, fp
    5ebc:	40fa      	lsrs	r2, r7
    5ebe:	408b      	lsls	r3, r1
    5ec0:	1c17      	adds	r7, r2, #0
    5ec2:	431f      	orrs	r7, r3
    5ec4:	1c33      	adds	r3, r6, #0
    5ec6:	408b      	lsls	r3, r1
    5ec8:	46bb      	mov	fp, r7
    5eca:	1c19      	adds	r1, r3, #0
    5ecc:	4b21      	ldr	r3, [pc, #132]	; (5f54 <__aeabi_ddiv+0x1e0>)
    5ece:	1a1b      	subs	r3, r3, r0
    5ed0:	2000      	movs	r0, #0
    5ed2:	e78e      	b.n	5df2 <__aeabi_ddiv+0x7e>
    5ed4:	2700      	movs	r7, #0
    5ed6:	46bb      	mov	fp, r7
    5ed8:	2100      	movs	r1, #0
    5eda:	2001      	movs	r0, #1
    5edc:	e789      	b.n	5df2 <__aeabi_ddiv+0x7e>
    5ede:	2000      	movs	r0, #0
    5ee0:	2501      	movs	r5, #1
    5ee2:	2404      	movs	r4, #4
    5ee4:	4680      	mov	r8, r0
    5ee6:	4681      	mov	r9, r0
    5ee8:	9502      	str	r5, [sp, #8]
    5eea:	e76a      	b.n	5dc2 <__aeabi_ddiv+0x4e>
    5eec:	2503      	movs	r5, #3
    5eee:	240c      	movs	r4, #12
    5ef0:	9502      	str	r5, [sp, #8]
    5ef2:	e766      	b.n	5dc2 <__aeabi_ddiv+0x4e>
    5ef4:	9c01      	ldr	r4, [sp, #4]
    5ef6:	9403      	str	r4, [sp, #12]
    5ef8:	9d03      	ldr	r5, [sp, #12]
    5efa:	2201      	movs	r2, #1
    5efc:	402a      	ands	r2, r5
    5efe:	2400      	movs	r4, #0
    5f00:	4d11      	ldr	r5, [pc, #68]	; (5f48 <__aeabi_ddiv+0x1d4>)
    5f02:	46a1      	mov	r9, r4
    5f04:	2000      	movs	r0, #0
    5f06:	2100      	movs	r1, #0
    5f08:	0324      	lsls	r4, r4, #12
    5f0a:	0b26      	lsrs	r6, r4, #12
    5f0c:	0d0c      	lsrs	r4, r1, #20
    5f0e:	0524      	lsls	r4, r4, #20
    5f10:	4b11      	ldr	r3, [pc, #68]	; (5f58 <__aeabi_ddiv+0x1e4>)
    5f12:	4334      	orrs	r4, r6
    5f14:	052d      	lsls	r5, r5, #20
    5f16:	4023      	ands	r3, r4
    5f18:	432b      	orrs	r3, r5
    5f1a:	005b      	lsls	r3, r3, #1
    5f1c:	085b      	lsrs	r3, r3, #1
    5f1e:	07d2      	lsls	r2, r2, #31
    5f20:	1c19      	adds	r1, r3, #0
    5f22:	4648      	mov	r0, r9
    5f24:	4311      	orrs	r1, r2
    5f26:	b007      	add	sp, #28
    5f28:	bc3c      	pop	{r2, r3, r4, r5}
    5f2a:	4690      	mov	r8, r2
    5f2c:	4699      	mov	r9, r3
    5f2e:	46a2      	mov	sl, r4
    5f30:	46ab      	mov	fp, r5
    5f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f34:	2200      	movs	r2, #0
    5f36:	2480      	movs	r4, #128	; 0x80
    5f38:	0324      	lsls	r4, r4, #12
    5f3a:	4691      	mov	r9, r2
    5f3c:	4d02      	ldr	r5, [pc, #8]	; (5f48 <__aeabi_ddiv+0x1d4>)
    5f3e:	e7e1      	b.n	5f04 <__aeabi_ddiv+0x190>
    5f40:	2400      	movs	r4, #0
    5f42:	2500      	movs	r5, #0
    5f44:	46a1      	mov	r9, r4
    5f46:	e7dd      	b.n	5f04 <__aeabi_ddiv+0x190>
    5f48:	000007ff 	.word	0x000007ff
    5f4c:	fffffc01 	.word	0xfffffc01
    5f50:	00008dec 	.word	0x00008dec
    5f54:	fffffc0d 	.word	0xfffffc0d
    5f58:	800fffff 	.word	0x800fffff
    5f5c:	4655      	mov	r5, sl
    5f5e:	1aed      	subs	r5, r5, r3
    5f60:	9504      	str	r5, [sp, #16]
    5f62:	45d8      	cmp	r8, fp
    5f64:	d900      	bls.n	5f68 <__aeabi_ddiv+0x1f4>
    5f66:	e153      	b.n	6210 <__aeabi_ddiv+0x49c>
    5f68:	d100      	bne.n	5f6c <__aeabi_ddiv+0x1f8>
    5f6a:	e14e      	b.n	620a <__aeabi_ddiv+0x496>
    5f6c:	9c04      	ldr	r4, [sp, #16]
    5f6e:	2500      	movs	r5, #0
    5f70:	3c01      	subs	r4, #1
    5f72:	464e      	mov	r6, r9
    5f74:	9404      	str	r4, [sp, #16]
    5f76:	4647      	mov	r7, r8
    5f78:	46a9      	mov	r9, r5
    5f7a:	4658      	mov	r0, fp
    5f7c:	0203      	lsls	r3, r0, #8
    5f7e:	0e0c      	lsrs	r4, r1, #24
    5f80:	431c      	orrs	r4, r3
    5f82:	0209      	lsls	r1, r1, #8
    5f84:	0c25      	lsrs	r5, r4, #16
    5f86:	0423      	lsls	r3, r4, #16
    5f88:	0c1b      	lsrs	r3, r3, #16
    5f8a:	9100      	str	r1, [sp, #0]
    5f8c:	1c38      	adds	r0, r7, #0
    5f8e:	1c29      	adds	r1, r5, #0
    5f90:	9301      	str	r3, [sp, #4]
    5f92:	f7ff fabd 	bl	5510 <__aeabi_uidiv>
    5f96:	9901      	ldr	r1, [sp, #4]
    5f98:	4683      	mov	fp, r0
    5f9a:	4341      	muls	r1, r0
    5f9c:	1c38      	adds	r0, r7, #0
    5f9e:	468a      	mov	sl, r1
    5fa0:	1c29      	adds	r1, r5, #0
    5fa2:	f7ff faf9 	bl	5598 <__aeabi_uidivmod>
    5fa6:	0c33      	lsrs	r3, r6, #16
    5fa8:	0409      	lsls	r1, r1, #16
    5faa:	4319      	orrs	r1, r3
    5fac:	458a      	cmp	sl, r1
    5fae:	d90c      	bls.n	5fca <__aeabi_ddiv+0x256>
    5fb0:	465b      	mov	r3, fp
    5fb2:	1909      	adds	r1, r1, r4
    5fb4:	3b01      	subs	r3, #1
    5fb6:	428c      	cmp	r4, r1
    5fb8:	d900      	bls.n	5fbc <__aeabi_ddiv+0x248>
    5fba:	e147      	b.n	624c <__aeabi_ddiv+0x4d8>
    5fbc:	458a      	cmp	sl, r1
    5fbe:	d800      	bhi.n	5fc2 <__aeabi_ddiv+0x24e>
    5fc0:	e144      	b.n	624c <__aeabi_ddiv+0x4d8>
    5fc2:	2202      	movs	r2, #2
    5fc4:	4252      	negs	r2, r2
    5fc6:	4493      	add	fp, r2
    5fc8:	1909      	adds	r1, r1, r4
    5fca:	4653      	mov	r3, sl
    5fcc:	1acb      	subs	r3, r1, r3
    5fce:	1c18      	adds	r0, r3, #0
    5fd0:	1c29      	adds	r1, r5, #0
    5fd2:	4698      	mov	r8, r3
    5fd4:	f7ff fa9c 	bl	5510 <__aeabi_uidiv>
    5fd8:	1c07      	adds	r7, r0, #0
    5fda:	9801      	ldr	r0, [sp, #4]
    5fdc:	1c29      	adds	r1, r5, #0
    5fde:	4378      	muls	r0, r7
    5fe0:	4682      	mov	sl, r0
    5fe2:	4640      	mov	r0, r8
    5fe4:	f7ff fad8 	bl	5598 <__aeabi_uidivmod>
    5fe8:	0436      	lsls	r6, r6, #16
    5fea:	040b      	lsls	r3, r1, #16
    5fec:	0c36      	lsrs	r6, r6, #16
    5fee:	4333      	orrs	r3, r6
    5ff0:	459a      	cmp	sl, r3
    5ff2:	d909      	bls.n	6008 <__aeabi_ddiv+0x294>
    5ff4:	191b      	adds	r3, r3, r4
    5ff6:	1e7a      	subs	r2, r7, #1
    5ff8:	429c      	cmp	r4, r3
    5ffa:	d900      	bls.n	5ffe <__aeabi_ddiv+0x28a>
    5ffc:	e124      	b.n	6248 <__aeabi_ddiv+0x4d4>
    5ffe:	459a      	cmp	sl, r3
    6000:	d800      	bhi.n	6004 <__aeabi_ddiv+0x290>
    6002:	e121      	b.n	6248 <__aeabi_ddiv+0x4d4>
    6004:	3f02      	subs	r7, #2
    6006:	191b      	adds	r3, r3, r4
    6008:	465e      	mov	r6, fp
    600a:	0432      	lsls	r2, r6, #16
    600c:	4317      	orrs	r7, r2
    600e:	0c38      	lsrs	r0, r7, #16
    6010:	46bb      	mov	fp, r7
    6012:	9e00      	ldr	r6, [sp, #0]
    6014:	9f00      	ldr	r7, [sp, #0]
    6016:	4651      	mov	r1, sl
    6018:	0c3f      	lsrs	r7, r7, #16
    601a:	0432      	lsls	r2, r6, #16
    601c:	1a5b      	subs	r3, r3, r1
    601e:	4659      	mov	r1, fp
    6020:	46ba      	mov	sl, r7
    6022:	0c12      	lsrs	r2, r2, #16
    6024:	040f      	lsls	r7, r1, #16
    6026:	0c3f      	lsrs	r7, r7, #16
    6028:	4690      	mov	r8, r2
    602a:	4651      	mov	r1, sl
    602c:	437a      	muls	r2, r7
    602e:	434f      	muls	r7, r1
    6030:	4641      	mov	r1, r8
    6032:	4341      	muls	r1, r0
    6034:	4656      	mov	r6, sl
    6036:	4370      	muls	r0, r6
    6038:	19cf      	adds	r7, r1, r7
    603a:	0c16      	lsrs	r6, r2, #16
    603c:	19be      	adds	r6, r7, r6
    603e:	42b1      	cmp	r1, r6
    6040:	d902      	bls.n	6048 <__aeabi_ddiv+0x2d4>
    6042:	2780      	movs	r7, #128	; 0x80
    6044:	027f      	lsls	r7, r7, #9
    6046:	19c0      	adds	r0, r0, r7
    6048:	0c31      	lsrs	r1, r6, #16
    604a:	0412      	lsls	r2, r2, #16
    604c:	0436      	lsls	r6, r6, #16
    604e:	0c12      	lsrs	r2, r2, #16
    6050:	1840      	adds	r0, r0, r1
    6052:	18b6      	adds	r6, r6, r2
    6054:	4283      	cmp	r3, r0
    6056:	d200      	bcs.n	605a <__aeabi_ddiv+0x2e6>
    6058:	e0c4      	b.n	61e4 <__aeabi_ddiv+0x470>
    605a:	d100      	bne.n	605e <__aeabi_ddiv+0x2ea>
    605c:	e0be      	b.n	61dc <__aeabi_ddiv+0x468>
    605e:	1a19      	subs	r1, r3, r0
    6060:	4648      	mov	r0, r9
    6062:	1b86      	subs	r6, r0, r6
    6064:	45b1      	cmp	r9, r6
    6066:	41bf      	sbcs	r7, r7
    6068:	427f      	negs	r7, r7
    606a:	1bcf      	subs	r7, r1, r7
    606c:	42a7      	cmp	r7, r4
    606e:	d100      	bne.n	6072 <__aeabi_ddiv+0x2fe>
    6070:	e113      	b.n	629a <__aeabi_ddiv+0x526>
    6072:	1c29      	adds	r1, r5, #0
    6074:	1c38      	adds	r0, r7, #0
    6076:	f7ff fa4b 	bl	5510 <__aeabi_uidiv>
    607a:	9901      	ldr	r1, [sp, #4]
    607c:	9002      	str	r0, [sp, #8]
    607e:	4341      	muls	r1, r0
    6080:	1c38      	adds	r0, r7, #0
    6082:	4689      	mov	r9, r1
    6084:	1c29      	adds	r1, r5, #0
    6086:	f7ff fa87 	bl	5598 <__aeabi_uidivmod>
    608a:	0c33      	lsrs	r3, r6, #16
    608c:	0409      	lsls	r1, r1, #16
    608e:	4319      	orrs	r1, r3
    6090:	4589      	cmp	r9, r1
    6092:	d90c      	bls.n	60ae <__aeabi_ddiv+0x33a>
    6094:	9b02      	ldr	r3, [sp, #8]
    6096:	1909      	adds	r1, r1, r4
    6098:	3b01      	subs	r3, #1
    609a:	428c      	cmp	r4, r1
    609c:	d900      	bls.n	60a0 <__aeabi_ddiv+0x32c>
    609e:	e0ff      	b.n	62a0 <__aeabi_ddiv+0x52c>
    60a0:	4589      	cmp	r9, r1
    60a2:	d800      	bhi.n	60a6 <__aeabi_ddiv+0x332>
    60a4:	e0fc      	b.n	62a0 <__aeabi_ddiv+0x52c>
    60a6:	9f02      	ldr	r7, [sp, #8]
    60a8:	1909      	adds	r1, r1, r4
    60aa:	3f02      	subs	r7, #2
    60ac:	9702      	str	r7, [sp, #8]
    60ae:	464f      	mov	r7, r9
    60b0:	1bcf      	subs	r7, r1, r7
    60b2:	1c38      	adds	r0, r7, #0
    60b4:	1c29      	adds	r1, r5, #0
    60b6:	9705      	str	r7, [sp, #20]
    60b8:	f7ff fa2a 	bl	5510 <__aeabi_uidiv>
    60bc:	1c07      	adds	r7, r0, #0
    60be:	9801      	ldr	r0, [sp, #4]
    60c0:	1c29      	adds	r1, r5, #0
    60c2:	4378      	muls	r0, r7
    60c4:	4681      	mov	r9, r0
    60c6:	9805      	ldr	r0, [sp, #20]
    60c8:	f7ff fa66 	bl	5598 <__aeabi_uidivmod>
    60cc:	0436      	lsls	r6, r6, #16
    60ce:	0409      	lsls	r1, r1, #16
    60d0:	0c36      	lsrs	r6, r6, #16
    60d2:	430e      	orrs	r6, r1
    60d4:	45b1      	cmp	r9, r6
    60d6:	d909      	bls.n	60ec <__aeabi_ddiv+0x378>
    60d8:	1936      	adds	r6, r6, r4
    60da:	1e7b      	subs	r3, r7, #1
    60dc:	42b4      	cmp	r4, r6
    60de:	d900      	bls.n	60e2 <__aeabi_ddiv+0x36e>
    60e0:	e0e0      	b.n	62a4 <__aeabi_ddiv+0x530>
    60e2:	45b1      	cmp	r9, r6
    60e4:	d800      	bhi.n	60e8 <__aeabi_ddiv+0x374>
    60e6:	e0dd      	b.n	62a4 <__aeabi_ddiv+0x530>
    60e8:	3f02      	subs	r7, #2
    60ea:	1936      	adds	r6, r6, r4
    60ec:	9d02      	ldr	r5, [sp, #8]
    60ee:	4649      	mov	r1, r9
    60f0:	1a76      	subs	r6, r6, r1
    60f2:	0429      	lsls	r1, r5, #16
    60f4:	4339      	orrs	r1, r7
    60f6:	040b      	lsls	r3, r1, #16
    60f8:	4657      	mov	r7, sl
    60fa:	0c0a      	lsrs	r2, r1, #16
    60fc:	0c1b      	lsrs	r3, r3, #16
    60fe:	4640      	mov	r0, r8
    6100:	4645      	mov	r5, r8
    6102:	4358      	muls	r0, r3
    6104:	4355      	muls	r5, r2
    6106:	437b      	muls	r3, r7
    6108:	437a      	muls	r2, r7
    610a:	18eb      	adds	r3, r5, r3
    610c:	0c07      	lsrs	r7, r0, #16
    610e:	19db      	adds	r3, r3, r7
    6110:	429d      	cmp	r5, r3
    6112:	d902      	bls.n	611a <__aeabi_ddiv+0x3a6>
    6114:	2580      	movs	r5, #128	; 0x80
    6116:	026d      	lsls	r5, r5, #9
    6118:	1952      	adds	r2, r2, r5
    611a:	0c1d      	lsrs	r5, r3, #16
    611c:	0400      	lsls	r0, r0, #16
    611e:	041b      	lsls	r3, r3, #16
    6120:	0c00      	lsrs	r0, r0, #16
    6122:	1952      	adds	r2, r2, r5
    6124:	181b      	adds	r3, r3, r0
    6126:	4296      	cmp	r6, r2
    6128:	d335      	bcc.n	6196 <__aeabi_ddiv+0x422>
    612a:	d100      	bne.n	612e <__aeabi_ddiv+0x3ba>
    612c:	e0fc      	b.n	6328 <__aeabi_ddiv+0x5b4>
    612e:	2301      	movs	r3, #1
    6130:	4319      	orrs	r1, r3
    6132:	9e04      	ldr	r6, [sp, #16]
    6134:	4f99      	ldr	r7, [pc, #612]	; (639c <__aeabi_ddiv+0x628>)
    6136:	19f5      	adds	r5, r6, r7
    6138:	2d00      	cmp	r5, #0
    613a:	dc00      	bgt.n	613e <__aeabi_ddiv+0x3ca>
    613c:	e0a1      	b.n	6282 <__aeabi_ddiv+0x50e>
    613e:	0748      	lsls	r0, r1, #29
    6140:	d009      	beq.n	6156 <__aeabi_ddiv+0x3e2>
    6142:	230f      	movs	r3, #15
    6144:	400b      	ands	r3, r1
    6146:	2b04      	cmp	r3, #4
    6148:	d005      	beq.n	6156 <__aeabi_ddiv+0x3e2>
    614a:	1d0b      	adds	r3, r1, #4
    614c:	428b      	cmp	r3, r1
    614e:	4189      	sbcs	r1, r1
    6150:	4249      	negs	r1, r1
    6152:	448b      	add	fp, r1
    6154:	1c19      	adds	r1, r3, #0
    6156:	465a      	mov	r2, fp
    6158:	01d2      	lsls	r2, r2, #7
    615a:	d507      	bpl.n	616c <__aeabi_ddiv+0x3f8>
    615c:	4b90      	ldr	r3, [pc, #576]	; (63a0 <__aeabi_ddiv+0x62c>)
    615e:	465c      	mov	r4, fp
    6160:	9e04      	ldr	r6, [sp, #16]
    6162:	2780      	movs	r7, #128	; 0x80
    6164:	401c      	ands	r4, r3
    6166:	00ff      	lsls	r7, r7, #3
    6168:	46a3      	mov	fp, r4
    616a:	19f5      	adds	r5, r6, r7
    616c:	4b8d      	ldr	r3, [pc, #564]	; (63a4 <__aeabi_ddiv+0x630>)
    616e:	429d      	cmp	r5, r3
    6170:	dd7a      	ble.n	6268 <__aeabi_ddiv+0x4f4>
    6172:	9c03      	ldr	r4, [sp, #12]
    6174:	2201      	movs	r2, #1
    6176:	4022      	ands	r2, r4
    6178:	2400      	movs	r4, #0
    617a:	4d8b      	ldr	r5, [pc, #556]	; (63a8 <__aeabi_ddiv+0x634>)
    617c:	46a1      	mov	r9, r4
    617e:	e6c1      	b.n	5f04 <__aeabi_ddiv+0x190>
    6180:	2480      	movs	r4, #128	; 0x80
    6182:	0324      	lsls	r4, r4, #12
    6184:	4647      	mov	r7, r8
    6186:	4227      	tst	r7, r4
    6188:	d14c      	bne.n	6224 <__aeabi_ddiv+0x4b0>
    618a:	433c      	orrs	r4, r7
    618c:	0324      	lsls	r4, r4, #12
    618e:	0b24      	lsrs	r4, r4, #12
    6190:	9a00      	ldr	r2, [sp, #0]
    6192:	4d85      	ldr	r5, [pc, #532]	; (63a8 <__aeabi_ddiv+0x634>)
    6194:	e6b6      	b.n	5f04 <__aeabi_ddiv+0x190>
    6196:	1936      	adds	r6, r6, r4
    6198:	1e48      	subs	r0, r1, #1
    619a:	42b4      	cmp	r4, r6
    619c:	d95e      	bls.n	625c <__aeabi_ddiv+0x4e8>
    619e:	1c01      	adds	r1, r0, #0
    61a0:	4296      	cmp	r6, r2
    61a2:	d1c4      	bne.n	612e <__aeabi_ddiv+0x3ba>
    61a4:	9e00      	ldr	r6, [sp, #0]
    61a6:	429e      	cmp	r6, r3
    61a8:	d1c1      	bne.n	612e <__aeabi_ddiv+0x3ba>
    61aa:	e7c2      	b.n	6132 <__aeabi_ddiv+0x3be>
    61ac:	1c03      	adds	r3, r0, #0
    61ae:	3b28      	subs	r3, #40	; 0x28
    61b0:	1c31      	adds	r1, r6, #0
    61b2:	4099      	lsls	r1, r3
    61b4:	468b      	mov	fp, r1
    61b6:	2100      	movs	r1, #0
    61b8:	e688      	b.n	5ecc <__aeabi_ddiv+0x158>
    61ba:	1c30      	adds	r0, r6, #0
    61bc:	f001 f8ae 	bl	731c <__clzsi2>
    61c0:	3020      	adds	r0, #32
    61c2:	e672      	b.n	5eaa <__aeabi_ddiv+0x136>
    61c4:	3b28      	subs	r3, #40	; 0x28
    61c6:	1c21      	adds	r1, r4, #0
    61c8:	4099      	lsls	r1, r3
    61ca:	2200      	movs	r2, #0
    61cc:	4688      	mov	r8, r1
    61ce:	4691      	mov	r9, r2
    61d0:	e651      	b.n	5e76 <__aeabi_ddiv+0x102>
    61d2:	1c20      	adds	r0, r4, #0
    61d4:	f001 f8a2 	bl	731c <__clzsi2>
    61d8:	3020      	adds	r0, #32
    61da:	e63b      	b.n	5e54 <__aeabi_ddiv+0xe0>
    61dc:	2100      	movs	r1, #0
    61de:	45b1      	cmp	r9, r6
    61e0:	d300      	bcc.n	61e4 <__aeabi_ddiv+0x470>
    61e2:	e73d      	b.n	6060 <__aeabi_ddiv+0x2ec>
    61e4:	9f00      	ldr	r7, [sp, #0]
    61e6:	465a      	mov	r2, fp
    61e8:	44b9      	add	r9, r7
    61ea:	45b9      	cmp	r9, r7
    61ec:	41bf      	sbcs	r7, r7
    61ee:	427f      	negs	r7, r7
    61f0:	193f      	adds	r7, r7, r4
    61f2:	18fb      	adds	r3, r7, r3
    61f4:	3a01      	subs	r2, #1
    61f6:	429c      	cmp	r4, r3
    61f8:	d21e      	bcs.n	6238 <__aeabi_ddiv+0x4c4>
    61fa:	4298      	cmp	r0, r3
    61fc:	d900      	bls.n	6200 <__aeabi_ddiv+0x48c>
    61fe:	e07e      	b.n	62fe <__aeabi_ddiv+0x58a>
    6200:	d100      	bne.n	6204 <__aeabi_ddiv+0x490>
    6202:	e0b5      	b.n	6370 <__aeabi_ddiv+0x5fc>
    6204:	1a19      	subs	r1, r3, r0
    6206:	4693      	mov	fp, r2
    6208:	e72a      	b.n	6060 <__aeabi_ddiv+0x2ec>
    620a:	4589      	cmp	r9, r1
    620c:	d800      	bhi.n	6210 <__aeabi_ddiv+0x49c>
    620e:	e6ad      	b.n	5f6c <__aeabi_ddiv+0x1f8>
    6210:	4648      	mov	r0, r9
    6212:	4646      	mov	r6, r8
    6214:	4642      	mov	r2, r8
    6216:	0877      	lsrs	r7, r6, #1
    6218:	07d3      	lsls	r3, r2, #31
    621a:	0846      	lsrs	r6, r0, #1
    621c:	07c0      	lsls	r0, r0, #31
    621e:	431e      	orrs	r6, r3
    6220:	4681      	mov	r9, r0
    6222:	e6aa      	b.n	5f7a <__aeabi_ddiv+0x206>
    6224:	4658      	mov	r0, fp
    6226:	4220      	tst	r0, r4
    6228:	d112      	bne.n	6250 <__aeabi_ddiv+0x4dc>
    622a:	4304      	orrs	r4, r0
    622c:	0324      	lsls	r4, r4, #12
    622e:	1c2a      	adds	r2, r5, #0
    6230:	0b24      	lsrs	r4, r4, #12
    6232:	4689      	mov	r9, r1
    6234:	4d5c      	ldr	r5, [pc, #368]	; (63a8 <__aeabi_ddiv+0x634>)
    6236:	e665      	b.n	5f04 <__aeabi_ddiv+0x190>
    6238:	42a3      	cmp	r3, r4
    623a:	d1e3      	bne.n	6204 <__aeabi_ddiv+0x490>
    623c:	9f00      	ldr	r7, [sp, #0]
    623e:	454f      	cmp	r7, r9
    6240:	d9db      	bls.n	61fa <__aeabi_ddiv+0x486>
    6242:	1a21      	subs	r1, r4, r0
    6244:	4693      	mov	fp, r2
    6246:	e70b      	b.n	6060 <__aeabi_ddiv+0x2ec>
    6248:	1c17      	adds	r7, r2, #0
    624a:	e6dd      	b.n	6008 <__aeabi_ddiv+0x294>
    624c:	469b      	mov	fp, r3
    624e:	e6bc      	b.n	5fca <__aeabi_ddiv+0x256>
    6250:	433c      	orrs	r4, r7
    6252:	0324      	lsls	r4, r4, #12
    6254:	0b24      	lsrs	r4, r4, #12
    6256:	9a00      	ldr	r2, [sp, #0]
    6258:	4d53      	ldr	r5, [pc, #332]	; (63a8 <__aeabi_ddiv+0x634>)
    625a:	e653      	b.n	5f04 <__aeabi_ddiv+0x190>
    625c:	42b2      	cmp	r2, r6
    625e:	d859      	bhi.n	6314 <__aeabi_ddiv+0x5a0>
    6260:	d100      	bne.n	6264 <__aeabi_ddiv+0x4f0>
    6262:	e08a      	b.n	637a <__aeabi_ddiv+0x606>
    6264:	1c01      	adds	r1, r0, #0
    6266:	e762      	b.n	612e <__aeabi_ddiv+0x3ba>
    6268:	465f      	mov	r7, fp
    626a:	08c9      	lsrs	r1, r1, #3
    626c:	077b      	lsls	r3, r7, #29
    626e:	9e03      	ldr	r6, [sp, #12]
    6270:	430b      	orrs	r3, r1
    6272:	027c      	lsls	r4, r7, #9
    6274:	056d      	lsls	r5, r5, #21
    6276:	2201      	movs	r2, #1
    6278:	4699      	mov	r9, r3
    627a:	0b24      	lsrs	r4, r4, #12
    627c:	0d6d      	lsrs	r5, r5, #21
    627e:	4032      	ands	r2, r6
    6280:	e640      	b.n	5f04 <__aeabi_ddiv+0x190>
    6282:	4b4a      	ldr	r3, [pc, #296]	; (63ac <__aeabi_ddiv+0x638>)
    6284:	9f04      	ldr	r7, [sp, #16]
    6286:	1bdb      	subs	r3, r3, r7
    6288:	2b38      	cmp	r3, #56	; 0x38
    628a:	dd10      	ble.n	62ae <__aeabi_ddiv+0x53a>
    628c:	9c03      	ldr	r4, [sp, #12]
    628e:	2201      	movs	r2, #1
    6290:	4022      	ands	r2, r4
    6292:	2400      	movs	r4, #0
    6294:	2500      	movs	r5, #0
    6296:	46a1      	mov	r9, r4
    6298:	e634      	b.n	5f04 <__aeabi_ddiv+0x190>
    629a:	2101      	movs	r1, #1
    629c:	4249      	negs	r1, r1
    629e:	e748      	b.n	6132 <__aeabi_ddiv+0x3be>
    62a0:	9302      	str	r3, [sp, #8]
    62a2:	e704      	b.n	60ae <__aeabi_ddiv+0x33a>
    62a4:	1c1f      	adds	r7, r3, #0
    62a6:	e721      	b.n	60ec <__aeabi_ddiv+0x378>
    62a8:	9c01      	ldr	r4, [sp, #4]
    62aa:	9403      	str	r4, [sp, #12]
    62ac:	e741      	b.n	6132 <__aeabi_ddiv+0x3be>
    62ae:	2b1f      	cmp	r3, #31
    62b0:	dc40      	bgt.n	6334 <__aeabi_ddiv+0x5c0>
    62b2:	483f      	ldr	r0, [pc, #252]	; (63b0 <__aeabi_ddiv+0x63c>)
    62b4:	9f04      	ldr	r7, [sp, #16]
    62b6:	1c0c      	adds	r4, r1, #0
    62b8:	183a      	adds	r2, r7, r0
    62ba:	4658      	mov	r0, fp
    62bc:	4091      	lsls	r1, r2
    62be:	40dc      	lsrs	r4, r3
    62c0:	4090      	lsls	r0, r2
    62c2:	4320      	orrs	r0, r4
    62c4:	1c0a      	adds	r2, r1, #0
    62c6:	1e51      	subs	r1, r2, #1
    62c8:	418a      	sbcs	r2, r1
    62ca:	1c01      	adds	r1, r0, #0
    62cc:	4311      	orrs	r1, r2
    62ce:	465a      	mov	r2, fp
    62d0:	40da      	lsrs	r2, r3
    62d2:	1c13      	adds	r3, r2, #0
    62d4:	0748      	lsls	r0, r1, #29
    62d6:	d009      	beq.n	62ec <__aeabi_ddiv+0x578>
    62d8:	220f      	movs	r2, #15
    62da:	400a      	ands	r2, r1
    62dc:	2a04      	cmp	r2, #4
    62de:	d005      	beq.n	62ec <__aeabi_ddiv+0x578>
    62e0:	1d0a      	adds	r2, r1, #4
    62e2:	428a      	cmp	r2, r1
    62e4:	4189      	sbcs	r1, r1
    62e6:	4249      	negs	r1, r1
    62e8:	185b      	adds	r3, r3, r1
    62ea:	1c11      	adds	r1, r2, #0
    62ec:	021a      	lsls	r2, r3, #8
    62ee:	d534      	bpl.n	635a <__aeabi_ddiv+0x5e6>
    62f0:	9c03      	ldr	r4, [sp, #12]
    62f2:	2201      	movs	r2, #1
    62f4:	4022      	ands	r2, r4
    62f6:	2400      	movs	r4, #0
    62f8:	2501      	movs	r5, #1
    62fa:	46a1      	mov	r9, r4
    62fc:	e602      	b.n	5f04 <__aeabi_ddiv+0x190>
    62fe:	9f00      	ldr	r7, [sp, #0]
    6300:	2102      	movs	r1, #2
    6302:	4249      	negs	r1, r1
    6304:	44b9      	add	r9, r7
    6306:	448b      	add	fp, r1
    6308:	45b9      	cmp	r9, r7
    630a:	4189      	sbcs	r1, r1
    630c:	4249      	negs	r1, r1
    630e:	1909      	adds	r1, r1, r4
    6310:	18cb      	adds	r3, r1, r3
    6312:	e6a4      	b.n	605e <__aeabi_ddiv+0x2ea>
    6314:	9d00      	ldr	r5, [sp, #0]
    6316:	1e88      	subs	r0, r1, #2
    6318:	0069      	lsls	r1, r5, #1
    631a:	42a9      	cmp	r1, r5
    631c:	41ad      	sbcs	r5, r5
    631e:	426d      	negs	r5, r5
    6320:	192c      	adds	r4, r5, r4
    6322:	1936      	adds	r6, r6, r4
    6324:	9100      	str	r1, [sp, #0]
    6326:	e73a      	b.n	619e <__aeabi_ddiv+0x42a>
    6328:	2b00      	cmp	r3, #0
    632a:	d000      	beq.n	632e <__aeabi_ddiv+0x5ba>
    632c:	e733      	b.n	6196 <__aeabi_ddiv+0x422>
    632e:	2400      	movs	r4, #0
    6330:	9400      	str	r4, [sp, #0]
    6332:	e737      	b.n	61a4 <__aeabi_ddiv+0x430>
    6334:	4a1f      	ldr	r2, [pc, #124]	; (63b4 <__aeabi_ddiv+0x640>)
    6336:	9c04      	ldr	r4, [sp, #16]
    6338:	465d      	mov	r5, fp
    633a:	1b12      	subs	r2, r2, r4
    633c:	40d5      	lsrs	r5, r2
    633e:	1c2a      	adds	r2, r5, #0
    6340:	2b20      	cmp	r3, #32
    6342:	d01f      	beq.n	6384 <__aeabi_ddiv+0x610>
    6344:	4e1c      	ldr	r6, [pc, #112]	; (63b8 <__aeabi_ddiv+0x644>)
    6346:	465f      	mov	r7, fp
    6348:	19a3      	adds	r3, r4, r6
    634a:	409f      	lsls	r7, r3
    634c:	1c3b      	adds	r3, r7, #0
    634e:	4319      	orrs	r1, r3
    6350:	1e4b      	subs	r3, r1, #1
    6352:	4199      	sbcs	r1, r3
    6354:	4311      	orrs	r1, r2
    6356:	2300      	movs	r3, #0
    6358:	e7bc      	b.n	62d4 <__aeabi_ddiv+0x560>
    635a:	075a      	lsls	r2, r3, #29
    635c:	08c9      	lsrs	r1, r1, #3
    635e:	430a      	orrs	r2, r1
    6360:	9f03      	ldr	r7, [sp, #12]
    6362:	4691      	mov	r9, r2
    6364:	025b      	lsls	r3, r3, #9
    6366:	2201      	movs	r2, #1
    6368:	0b1c      	lsrs	r4, r3, #12
    636a:	403a      	ands	r2, r7
    636c:	2500      	movs	r5, #0
    636e:	e5c9      	b.n	5f04 <__aeabi_ddiv+0x190>
    6370:	454e      	cmp	r6, r9
    6372:	d8c4      	bhi.n	62fe <__aeabi_ddiv+0x58a>
    6374:	4693      	mov	fp, r2
    6376:	2100      	movs	r1, #0
    6378:	e672      	b.n	6060 <__aeabi_ddiv+0x2ec>
    637a:	9f00      	ldr	r7, [sp, #0]
    637c:	429f      	cmp	r7, r3
    637e:	d3c9      	bcc.n	6314 <__aeabi_ddiv+0x5a0>
    6380:	1c01      	adds	r1, r0, #0
    6382:	e70f      	b.n	61a4 <__aeabi_ddiv+0x430>
    6384:	2300      	movs	r3, #0
    6386:	e7e2      	b.n	634e <__aeabi_ddiv+0x5da>
    6388:	2480      	movs	r4, #128	; 0x80
    638a:	0324      	lsls	r4, r4, #12
    638c:	465f      	mov	r7, fp
    638e:	433c      	orrs	r4, r7
    6390:	0324      	lsls	r4, r4, #12
    6392:	0b24      	lsrs	r4, r4, #12
    6394:	9a01      	ldr	r2, [sp, #4]
    6396:	4689      	mov	r9, r1
    6398:	4d03      	ldr	r5, [pc, #12]	; (63a8 <__aeabi_ddiv+0x634>)
    639a:	e5b3      	b.n	5f04 <__aeabi_ddiv+0x190>
    639c:	000003ff 	.word	0x000003ff
    63a0:	feffffff 	.word	0xfeffffff
    63a4:	000007fe 	.word	0x000007fe
    63a8:	000007ff 	.word	0x000007ff
    63ac:	fffffc02 	.word	0xfffffc02
    63b0:	0000041e 	.word	0x0000041e
    63b4:	fffffbe2 	.word	0xfffffbe2
    63b8:	0000043e 	.word	0x0000043e

000063bc <__eqdf2>:
    63bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    63be:	465f      	mov	r7, fp
    63c0:	4656      	mov	r6, sl
    63c2:	464d      	mov	r5, r9
    63c4:	4644      	mov	r4, r8
    63c6:	b4f0      	push	{r4, r5, r6, r7}
    63c8:	1c0d      	adds	r5, r1, #0
    63ca:	1c04      	adds	r4, r0, #0
    63cc:	4680      	mov	r8, r0
    63ce:	0fe8      	lsrs	r0, r5, #31
    63d0:	4681      	mov	r9, r0
    63d2:	0318      	lsls	r0, r3, #12
    63d4:	030f      	lsls	r7, r1, #12
    63d6:	0b00      	lsrs	r0, r0, #12
    63d8:	0b3f      	lsrs	r7, r7, #12
    63da:	b083      	sub	sp, #12
    63dc:	4684      	mov	ip, r0
    63de:	481b      	ldr	r0, [pc, #108]	; (644c <__eqdf2+0x90>)
    63e0:	9700      	str	r7, [sp, #0]
    63e2:	0049      	lsls	r1, r1, #1
    63e4:	005e      	lsls	r6, r3, #1
    63e6:	0fdf      	lsrs	r7, r3, #31
    63e8:	0d49      	lsrs	r1, r1, #21
    63ea:	4692      	mov	sl, r2
    63ec:	0d76      	lsrs	r6, r6, #21
    63ee:	46bb      	mov	fp, r7
    63f0:	4281      	cmp	r1, r0
    63f2:	d00c      	beq.n	640e <__eqdf2+0x52>
    63f4:	4815      	ldr	r0, [pc, #84]	; (644c <__eqdf2+0x90>)
    63f6:	4286      	cmp	r6, r0
    63f8:	d010      	beq.n	641c <__eqdf2+0x60>
    63fa:	2001      	movs	r0, #1
    63fc:	42b1      	cmp	r1, r6
    63fe:	d015      	beq.n	642c <__eqdf2+0x70>
    6400:	b003      	add	sp, #12
    6402:	bc3c      	pop	{r2, r3, r4, r5}
    6404:	4690      	mov	r8, r2
    6406:	4699      	mov	r9, r3
    6408:	46a2      	mov	sl, r4
    640a:	46ab      	mov	fp, r5
    640c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    640e:	9f00      	ldr	r7, [sp, #0]
    6410:	2001      	movs	r0, #1
    6412:	4327      	orrs	r7, r4
    6414:	d1f4      	bne.n	6400 <__eqdf2+0x44>
    6416:	480d      	ldr	r0, [pc, #52]	; (644c <__eqdf2+0x90>)
    6418:	4286      	cmp	r6, r0
    641a:	d1ee      	bne.n	63fa <__eqdf2+0x3e>
    641c:	4660      	mov	r0, ip
    641e:	4302      	orrs	r2, r0
    6420:	2001      	movs	r0, #1
    6422:	2a00      	cmp	r2, #0
    6424:	d1ec      	bne.n	6400 <__eqdf2+0x44>
    6426:	2001      	movs	r0, #1
    6428:	42b1      	cmp	r1, r6
    642a:	d1e9      	bne.n	6400 <__eqdf2+0x44>
    642c:	9b00      	ldr	r3, [sp, #0]
    642e:	4563      	cmp	r3, ip
    6430:	d1e6      	bne.n	6400 <__eqdf2+0x44>
    6432:	45d0      	cmp	r8, sl
    6434:	d1e4      	bne.n	6400 <__eqdf2+0x44>
    6436:	45d9      	cmp	r9, fp
    6438:	d006      	beq.n	6448 <__eqdf2+0x8c>
    643a:	2900      	cmp	r1, #0
    643c:	d1e0      	bne.n	6400 <__eqdf2+0x44>
    643e:	431c      	orrs	r4, r3
    6440:	1c20      	adds	r0, r4, #0
    6442:	1e44      	subs	r4, r0, #1
    6444:	41a0      	sbcs	r0, r4
    6446:	e7db      	b.n	6400 <__eqdf2+0x44>
    6448:	2000      	movs	r0, #0
    644a:	e7d9      	b.n	6400 <__eqdf2+0x44>
    644c:	000007ff 	.word	0x000007ff

00006450 <__gedf2>:
    6450:	b5f0      	push	{r4, r5, r6, r7, lr}
    6452:	465f      	mov	r7, fp
    6454:	4656      	mov	r6, sl
    6456:	464d      	mov	r5, r9
    6458:	4644      	mov	r4, r8
    645a:	b4f0      	push	{r4, r5, r6, r7}
    645c:	0fcd      	lsrs	r5, r1, #31
    645e:	0fde      	lsrs	r6, r3, #31
    6460:	46ac      	mov	ip, r5
    6462:	031d      	lsls	r5, r3, #12
    6464:	0b2d      	lsrs	r5, r5, #12
    6466:	46b1      	mov	r9, r6
    6468:	4e37      	ldr	r6, [pc, #220]	; (6548 <__gedf2+0xf8>)
    646a:	030f      	lsls	r7, r1, #12
    646c:	004c      	lsls	r4, r1, #1
    646e:	46ab      	mov	fp, r5
    6470:	005d      	lsls	r5, r3, #1
    6472:	4680      	mov	r8, r0
    6474:	0b3f      	lsrs	r7, r7, #12
    6476:	0d64      	lsrs	r4, r4, #21
    6478:	4692      	mov	sl, r2
    647a:	0d6d      	lsrs	r5, r5, #21
    647c:	42b4      	cmp	r4, r6
    647e:	d032      	beq.n	64e6 <__gedf2+0x96>
    6480:	4e31      	ldr	r6, [pc, #196]	; (6548 <__gedf2+0xf8>)
    6482:	42b5      	cmp	r5, r6
    6484:	d035      	beq.n	64f2 <__gedf2+0xa2>
    6486:	2c00      	cmp	r4, #0
    6488:	d10e      	bne.n	64a8 <__gedf2+0x58>
    648a:	4338      	orrs	r0, r7
    648c:	4241      	negs	r1, r0
    648e:	4141      	adcs	r1, r0
    6490:	1c08      	adds	r0, r1, #0
    6492:	2d00      	cmp	r5, #0
    6494:	d00b      	beq.n	64ae <__gedf2+0x5e>
    6496:	2900      	cmp	r1, #0
    6498:	d119      	bne.n	64ce <__gedf2+0x7e>
    649a:	45cc      	cmp	ip, r9
    649c:	d02d      	beq.n	64fa <__gedf2+0xaa>
    649e:	4665      	mov	r5, ip
    64a0:	4268      	negs	r0, r5
    64a2:	2301      	movs	r3, #1
    64a4:	4318      	orrs	r0, r3
    64a6:	e018      	b.n	64da <__gedf2+0x8a>
    64a8:	2d00      	cmp	r5, #0
    64aa:	d1f6      	bne.n	649a <__gedf2+0x4a>
    64ac:	1c28      	adds	r0, r5, #0
    64ae:	4659      	mov	r1, fp
    64b0:	430a      	orrs	r2, r1
    64b2:	4253      	negs	r3, r2
    64b4:	4153      	adcs	r3, r2
    64b6:	2800      	cmp	r0, #0
    64b8:	d106      	bne.n	64c8 <__gedf2+0x78>
    64ba:	2b00      	cmp	r3, #0
    64bc:	d0ed      	beq.n	649a <__gedf2+0x4a>
    64be:	4663      	mov	r3, ip
    64c0:	4258      	negs	r0, r3
    64c2:	2301      	movs	r3, #1
    64c4:	4318      	orrs	r0, r3
    64c6:	e008      	b.n	64da <__gedf2+0x8a>
    64c8:	2000      	movs	r0, #0
    64ca:	2b00      	cmp	r3, #0
    64cc:	d105      	bne.n	64da <__gedf2+0x8a>
    64ce:	464a      	mov	r2, r9
    64d0:	4250      	negs	r0, r2
    64d2:	4150      	adcs	r0, r2
    64d4:	4240      	negs	r0, r0
    64d6:	2301      	movs	r3, #1
    64d8:	4318      	orrs	r0, r3
    64da:	bc3c      	pop	{r2, r3, r4, r5}
    64dc:	4690      	mov	r8, r2
    64de:	4699      	mov	r9, r3
    64e0:	46a2      	mov	sl, r4
    64e2:	46ab      	mov	fp, r5
    64e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    64e6:	1c3e      	adds	r6, r7, #0
    64e8:	4306      	orrs	r6, r0
    64ea:	d0c9      	beq.n	6480 <__gedf2+0x30>
    64ec:	2002      	movs	r0, #2
    64ee:	4240      	negs	r0, r0
    64f0:	e7f3      	b.n	64da <__gedf2+0x8a>
    64f2:	465e      	mov	r6, fp
    64f4:	4316      	orrs	r6, r2
    64f6:	d0c6      	beq.n	6486 <__gedf2+0x36>
    64f8:	e7f8      	b.n	64ec <__gedf2+0x9c>
    64fa:	42ac      	cmp	r4, r5
    64fc:	dc07      	bgt.n	650e <__gedf2+0xbe>
    64fe:	da0b      	bge.n	6518 <__gedf2+0xc8>
    6500:	4661      	mov	r1, ip
    6502:	4248      	negs	r0, r1
    6504:	4148      	adcs	r0, r1
    6506:	4240      	negs	r0, r0
    6508:	2301      	movs	r3, #1
    650a:	4318      	orrs	r0, r3
    650c:	e7e5      	b.n	64da <__gedf2+0x8a>
    650e:	4666      	mov	r6, ip
    6510:	4270      	negs	r0, r6
    6512:	2301      	movs	r3, #1
    6514:	4318      	orrs	r0, r3
    6516:	e7e0      	b.n	64da <__gedf2+0x8a>
    6518:	455f      	cmp	r7, fp
    651a:	d80a      	bhi.n	6532 <__gedf2+0xe2>
    651c:	d00e      	beq.n	653c <__gedf2+0xec>
    651e:	2000      	movs	r0, #0
    6520:	455f      	cmp	r7, fp
    6522:	d2da      	bcs.n	64da <__gedf2+0x8a>
    6524:	4665      	mov	r5, ip
    6526:	4268      	negs	r0, r5
    6528:	4168      	adcs	r0, r5
    652a:	4240      	negs	r0, r0
    652c:	2301      	movs	r3, #1
    652e:	4318      	orrs	r0, r3
    6530:	e7d3      	b.n	64da <__gedf2+0x8a>
    6532:	4662      	mov	r2, ip
    6534:	4250      	negs	r0, r2
    6536:	2301      	movs	r3, #1
    6538:	4318      	orrs	r0, r3
    653a:	e7ce      	b.n	64da <__gedf2+0x8a>
    653c:	45d0      	cmp	r8, sl
    653e:	d8f8      	bhi.n	6532 <__gedf2+0xe2>
    6540:	2000      	movs	r0, #0
    6542:	45d0      	cmp	r8, sl
    6544:	d3ee      	bcc.n	6524 <__gedf2+0xd4>
    6546:	e7c8      	b.n	64da <__gedf2+0x8a>
    6548:	000007ff 	.word	0x000007ff

0000654c <__ledf2>:
    654c:	b5f0      	push	{r4, r5, r6, r7, lr}
    654e:	4656      	mov	r6, sl
    6550:	464d      	mov	r5, r9
    6552:	4644      	mov	r4, r8
    6554:	465f      	mov	r7, fp
    6556:	b4f0      	push	{r4, r5, r6, r7}
    6558:	1c0d      	adds	r5, r1, #0
    655a:	b083      	sub	sp, #12
    655c:	1c04      	adds	r4, r0, #0
    655e:	9001      	str	r0, [sp, #4]
    6560:	0fe8      	lsrs	r0, r5, #31
    6562:	4681      	mov	r9, r0
    6564:	0318      	lsls	r0, r3, #12
    6566:	030f      	lsls	r7, r1, #12
    6568:	0b00      	lsrs	r0, r0, #12
    656a:	0b3f      	lsrs	r7, r7, #12
    656c:	4684      	mov	ip, r0
    656e:	4835      	ldr	r0, [pc, #212]	; (6644 <__ledf2+0xf8>)
    6570:	9700      	str	r7, [sp, #0]
    6572:	0049      	lsls	r1, r1, #1
    6574:	005e      	lsls	r6, r3, #1
    6576:	0fdf      	lsrs	r7, r3, #31
    6578:	0d49      	lsrs	r1, r1, #21
    657a:	4692      	mov	sl, r2
    657c:	0d76      	lsrs	r6, r6, #21
    657e:	46b8      	mov	r8, r7
    6580:	4281      	cmp	r1, r0
    6582:	d034      	beq.n	65ee <__ledf2+0xa2>
    6584:	482f      	ldr	r0, [pc, #188]	; (6644 <__ledf2+0xf8>)
    6586:	4286      	cmp	r6, r0
    6588:	d036      	beq.n	65f8 <__ledf2+0xac>
    658a:	2900      	cmp	r1, #0
    658c:	d018      	beq.n	65c0 <__ledf2+0x74>
    658e:	2e00      	cmp	r6, #0
    6590:	d11f      	bne.n	65d2 <__ledf2+0x86>
    6592:	1c34      	adds	r4, r6, #0
    6594:	4667      	mov	r7, ip
    6596:	433a      	orrs	r2, r7
    6598:	4253      	negs	r3, r2
    659a:	4153      	adcs	r3, r2
    659c:	2c00      	cmp	r4, #0
    659e:	d01f      	beq.n	65e0 <__ledf2+0x94>
    65a0:	2000      	movs	r0, #0
    65a2:	2b00      	cmp	r3, #0
    65a4:	d105      	bne.n	65b2 <__ledf2+0x66>
    65a6:	4642      	mov	r2, r8
    65a8:	4250      	negs	r0, r2
    65aa:	4150      	adcs	r0, r2
    65ac:	4240      	negs	r0, r0
    65ae:	2301      	movs	r3, #1
    65b0:	4318      	orrs	r0, r3
    65b2:	b003      	add	sp, #12
    65b4:	bc3c      	pop	{r2, r3, r4, r5}
    65b6:	4690      	mov	r8, r2
    65b8:	4699      	mov	r9, r3
    65ba:	46a2      	mov	sl, r4
    65bc:	46ab      	mov	fp, r5
    65be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    65c0:	9800      	ldr	r0, [sp, #0]
    65c2:	4304      	orrs	r4, r0
    65c4:	4260      	negs	r0, r4
    65c6:	4160      	adcs	r0, r4
    65c8:	1c04      	adds	r4, r0, #0
    65ca:	2e00      	cmp	r6, #0
    65cc:	d0e2      	beq.n	6594 <__ledf2+0x48>
    65ce:	2800      	cmp	r0, #0
    65d0:	d1e9      	bne.n	65a6 <__ledf2+0x5a>
    65d2:	45c1      	cmp	r9, r8
    65d4:	d015      	beq.n	6602 <__ledf2+0xb6>
    65d6:	464f      	mov	r7, r9
    65d8:	4278      	negs	r0, r7
    65da:	2301      	movs	r3, #1
    65dc:	4318      	orrs	r0, r3
    65de:	e7e8      	b.n	65b2 <__ledf2+0x66>
    65e0:	2b00      	cmp	r3, #0
    65e2:	d0f6      	beq.n	65d2 <__ledf2+0x86>
    65e4:	464b      	mov	r3, r9
    65e6:	4258      	negs	r0, r3
    65e8:	2301      	movs	r3, #1
    65ea:	4318      	orrs	r0, r3
    65ec:	e7e1      	b.n	65b2 <__ledf2+0x66>
    65ee:	9f00      	ldr	r7, [sp, #0]
    65f0:	2002      	movs	r0, #2
    65f2:	4327      	orrs	r7, r4
    65f4:	d1dd      	bne.n	65b2 <__ledf2+0x66>
    65f6:	e7c5      	b.n	6584 <__ledf2+0x38>
    65f8:	4667      	mov	r7, ip
    65fa:	2002      	movs	r0, #2
    65fc:	4317      	orrs	r7, r2
    65fe:	d1d8      	bne.n	65b2 <__ledf2+0x66>
    6600:	e7c3      	b.n	658a <__ledf2+0x3e>
    6602:	42b1      	cmp	r1, r6
    6604:	dd04      	ble.n	6610 <__ledf2+0xc4>
    6606:	464a      	mov	r2, r9
    6608:	4250      	negs	r0, r2
    660a:	2301      	movs	r3, #1
    660c:	4318      	orrs	r0, r3
    660e:	e7d0      	b.n	65b2 <__ledf2+0x66>
    6610:	42b1      	cmp	r1, r6
    6612:	db07      	blt.n	6624 <__ledf2+0xd8>
    6614:	9800      	ldr	r0, [sp, #0]
    6616:	4560      	cmp	r0, ip
    6618:	d8e4      	bhi.n	65e4 <__ledf2+0x98>
    661a:	d00a      	beq.n	6632 <__ledf2+0xe6>
    661c:	9f00      	ldr	r7, [sp, #0]
    661e:	2000      	movs	r0, #0
    6620:	4567      	cmp	r7, ip
    6622:	d2c6      	bcs.n	65b2 <__ledf2+0x66>
    6624:	464f      	mov	r7, r9
    6626:	4278      	negs	r0, r7
    6628:	4178      	adcs	r0, r7
    662a:	4240      	negs	r0, r0
    662c:	2301      	movs	r3, #1
    662e:	4318      	orrs	r0, r3
    6630:	e7bf      	b.n	65b2 <__ledf2+0x66>
    6632:	9a01      	ldr	r2, [sp, #4]
    6634:	4552      	cmp	r2, sl
    6636:	d8d5      	bhi.n	65e4 <__ledf2+0x98>
    6638:	9a01      	ldr	r2, [sp, #4]
    663a:	2000      	movs	r0, #0
    663c:	4552      	cmp	r2, sl
    663e:	d3f1      	bcc.n	6624 <__ledf2+0xd8>
    6640:	e7b7      	b.n	65b2 <__ledf2+0x66>
    6642:	46c0      	nop			; (mov r8, r8)
    6644:	000007ff 	.word	0x000007ff

00006648 <__aeabi_dmul>:
    6648:	b5f0      	push	{r4, r5, r6, r7, lr}
    664a:	4656      	mov	r6, sl
    664c:	4644      	mov	r4, r8
    664e:	465f      	mov	r7, fp
    6650:	464d      	mov	r5, r9
    6652:	b4f0      	push	{r4, r5, r6, r7}
    6654:	1c1f      	adds	r7, r3, #0
    6656:	030b      	lsls	r3, r1, #12
    6658:	0b1b      	lsrs	r3, r3, #12
    665a:	469a      	mov	sl, r3
    665c:	004b      	lsls	r3, r1, #1
    665e:	b087      	sub	sp, #28
    6660:	1c04      	adds	r4, r0, #0
    6662:	4680      	mov	r8, r0
    6664:	0d5b      	lsrs	r3, r3, #21
    6666:	0fc8      	lsrs	r0, r1, #31
    6668:	1c16      	adds	r6, r2, #0
    666a:	9302      	str	r3, [sp, #8]
    666c:	4681      	mov	r9, r0
    666e:	2b00      	cmp	r3, #0
    6670:	d068      	beq.n	6744 <__aeabi_dmul+0xfc>
    6672:	4b69      	ldr	r3, [pc, #420]	; (6818 <__aeabi_dmul+0x1d0>)
    6674:	9902      	ldr	r1, [sp, #8]
    6676:	4299      	cmp	r1, r3
    6678:	d032      	beq.n	66e0 <__aeabi_dmul+0x98>
    667a:	2280      	movs	r2, #128	; 0x80
    667c:	4653      	mov	r3, sl
    667e:	0352      	lsls	r2, r2, #13
    6680:	431a      	orrs	r2, r3
    6682:	00d2      	lsls	r2, r2, #3
    6684:	0f63      	lsrs	r3, r4, #29
    6686:	431a      	orrs	r2, r3
    6688:	4692      	mov	sl, r2
    668a:	4a64      	ldr	r2, [pc, #400]	; (681c <__aeabi_dmul+0x1d4>)
    668c:	00e0      	lsls	r0, r4, #3
    668e:	1889      	adds	r1, r1, r2
    6690:	4680      	mov	r8, r0
    6692:	9102      	str	r1, [sp, #8]
    6694:	2400      	movs	r4, #0
    6696:	2500      	movs	r5, #0
    6698:	033b      	lsls	r3, r7, #12
    669a:	0b1b      	lsrs	r3, r3, #12
    669c:	469b      	mov	fp, r3
    669e:	0078      	lsls	r0, r7, #1
    66a0:	0ffb      	lsrs	r3, r7, #31
    66a2:	1c32      	adds	r2, r6, #0
    66a4:	0d40      	lsrs	r0, r0, #21
    66a6:	9303      	str	r3, [sp, #12]
    66a8:	d100      	bne.n	66ac <__aeabi_dmul+0x64>
    66aa:	e075      	b.n	6798 <__aeabi_dmul+0x150>
    66ac:	4b5a      	ldr	r3, [pc, #360]	; (6818 <__aeabi_dmul+0x1d0>)
    66ae:	4298      	cmp	r0, r3
    66b0:	d069      	beq.n	6786 <__aeabi_dmul+0x13e>
    66b2:	2280      	movs	r2, #128	; 0x80
    66b4:	4659      	mov	r1, fp
    66b6:	0352      	lsls	r2, r2, #13
    66b8:	430a      	orrs	r2, r1
    66ba:	0f73      	lsrs	r3, r6, #29
    66bc:	00d2      	lsls	r2, r2, #3
    66be:	431a      	orrs	r2, r3
    66c0:	4b56      	ldr	r3, [pc, #344]	; (681c <__aeabi_dmul+0x1d4>)
    66c2:	4693      	mov	fp, r2
    66c4:	18c0      	adds	r0, r0, r3
    66c6:	00f2      	lsls	r2, r6, #3
    66c8:	2300      	movs	r3, #0
    66ca:	9903      	ldr	r1, [sp, #12]
    66cc:	464e      	mov	r6, r9
    66ce:	4071      	eors	r1, r6
    66d0:	431c      	orrs	r4, r3
    66d2:	2c0f      	cmp	r4, #15
    66d4:	d900      	bls.n	66d8 <__aeabi_dmul+0x90>
    66d6:	e0a9      	b.n	682c <__aeabi_dmul+0x1e4>
    66d8:	4e51      	ldr	r6, [pc, #324]	; (6820 <__aeabi_dmul+0x1d8>)
    66da:	00a4      	lsls	r4, r4, #2
    66dc:	5934      	ldr	r4, [r6, r4]
    66de:	46a7      	mov	pc, r4
    66e0:	4653      	mov	r3, sl
    66e2:	431c      	orrs	r4, r3
    66e4:	d000      	beq.n	66e8 <__aeabi_dmul+0xa0>
    66e6:	e087      	b.n	67f8 <__aeabi_dmul+0x1b0>
    66e8:	2500      	movs	r5, #0
    66ea:	46aa      	mov	sl, r5
    66ec:	46a8      	mov	r8, r5
    66ee:	2408      	movs	r4, #8
    66f0:	2502      	movs	r5, #2
    66f2:	e7d1      	b.n	6698 <__aeabi_dmul+0x50>
    66f4:	4649      	mov	r1, r9
    66f6:	2d02      	cmp	r5, #2
    66f8:	d06c      	beq.n	67d4 <__aeabi_dmul+0x18c>
    66fa:	2d03      	cmp	r5, #3
    66fc:	d100      	bne.n	6700 <__aeabi_dmul+0xb8>
    66fe:	e217      	b.n	6b30 <__aeabi_dmul+0x4e8>
    6700:	2d01      	cmp	r5, #1
    6702:	d000      	beq.n	6706 <__aeabi_dmul+0xbe>
    6704:	e158      	b.n	69b8 <__aeabi_dmul+0x370>
    6706:	400d      	ands	r5, r1
    6708:	b2ed      	uxtb	r5, r5
    670a:	2400      	movs	r4, #0
    670c:	46a9      	mov	r9, r5
    670e:	2300      	movs	r3, #0
    6710:	46a0      	mov	r8, r4
    6712:	2000      	movs	r0, #0
    6714:	2100      	movs	r1, #0
    6716:	0325      	lsls	r5, r4, #12
    6718:	0d0a      	lsrs	r2, r1, #20
    671a:	051c      	lsls	r4, r3, #20
    671c:	0b2d      	lsrs	r5, r5, #12
    671e:	0512      	lsls	r2, r2, #20
    6720:	4b40      	ldr	r3, [pc, #256]	; (6824 <__aeabi_dmul+0x1dc>)
    6722:	432a      	orrs	r2, r5
    6724:	4013      	ands	r3, r2
    6726:	4323      	orrs	r3, r4
    6728:	005b      	lsls	r3, r3, #1
    672a:	464c      	mov	r4, r9
    672c:	085b      	lsrs	r3, r3, #1
    672e:	07e2      	lsls	r2, r4, #31
    6730:	1c19      	adds	r1, r3, #0
    6732:	4640      	mov	r0, r8
    6734:	4311      	orrs	r1, r2
    6736:	b007      	add	sp, #28
    6738:	bc3c      	pop	{r2, r3, r4, r5}
    673a:	4690      	mov	r8, r2
    673c:	4699      	mov	r9, r3
    673e:	46a2      	mov	sl, r4
    6740:	46ab      	mov	fp, r5
    6742:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6744:	4653      	mov	r3, sl
    6746:	4323      	orrs	r3, r4
    6748:	d050      	beq.n	67ec <__aeabi_dmul+0x1a4>
    674a:	4653      	mov	r3, sl
    674c:	2b00      	cmp	r3, #0
    674e:	d100      	bne.n	6752 <__aeabi_dmul+0x10a>
    6750:	e184      	b.n	6a5c <__aeabi_dmul+0x414>
    6752:	4650      	mov	r0, sl
    6754:	f000 fde2 	bl	731c <__clzsi2>
    6758:	1e03      	subs	r3, r0, #0
    675a:	2b27      	cmp	r3, #39	; 0x27
    675c:	dd00      	ble.n	6760 <__aeabi_dmul+0x118>
    675e:	e176      	b.n	6a4e <__aeabi_dmul+0x406>
    6760:	2128      	movs	r1, #40	; 0x28
    6762:	1a0d      	subs	r5, r1, r0
    6764:	1c21      	adds	r1, r4, #0
    6766:	3b08      	subs	r3, #8
    6768:	4652      	mov	r2, sl
    676a:	40e9      	lsrs	r1, r5
    676c:	409a      	lsls	r2, r3
    676e:	1c0d      	adds	r5, r1, #0
    6770:	4315      	orrs	r5, r2
    6772:	1c22      	adds	r2, r4, #0
    6774:	409a      	lsls	r2, r3
    6776:	46aa      	mov	sl, r5
    6778:	4690      	mov	r8, r2
    677a:	4b2b      	ldr	r3, [pc, #172]	; (6828 <__aeabi_dmul+0x1e0>)
    677c:	2400      	movs	r4, #0
    677e:	1a1b      	subs	r3, r3, r0
    6780:	9302      	str	r3, [sp, #8]
    6782:	2500      	movs	r5, #0
    6784:	e788      	b.n	6698 <__aeabi_dmul+0x50>
    6786:	465b      	mov	r3, fp
    6788:	431e      	orrs	r6, r3
    678a:	2303      	movs	r3, #3
    678c:	2e00      	cmp	r6, #0
    678e:	d19c      	bne.n	66ca <__aeabi_dmul+0x82>
    6790:	46b3      	mov	fp, r6
    6792:	2200      	movs	r2, #0
    6794:	2302      	movs	r3, #2
    6796:	e798      	b.n	66ca <__aeabi_dmul+0x82>
    6798:	465b      	mov	r3, fp
    679a:	4333      	orrs	r3, r6
    679c:	d021      	beq.n	67e2 <__aeabi_dmul+0x19a>
    679e:	4658      	mov	r0, fp
    67a0:	2800      	cmp	r0, #0
    67a2:	d100      	bne.n	67a6 <__aeabi_dmul+0x15e>
    67a4:	e14e      	b.n	6a44 <__aeabi_dmul+0x3fc>
    67a6:	f000 fdb9 	bl	731c <__clzsi2>
    67aa:	2827      	cmp	r0, #39	; 0x27
    67ac:	dd00      	ble.n	67b0 <__aeabi_dmul+0x168>
    67ae:	e142      	b.n	6a36 <__aeabi_dmul+0x3ee>
    67b0:	2128      	movs	r1, #40	; 0x28
    67b2:	1a0f      	subs	r7, r1, r0
    67b4:	1c02      	adds	r2, r0, #0
    67b6:	1c31      	adds	r1, r6, #0
    67b8:	3a08      	subs	r2, #8
    67ba:	465b      	mov	r3, fp
    67bc:	40f9      	lsrs	r1, r7
    67be:	4093      	lsls	r3, r2
    67c0:	1c0f      	adds	r7, r1, #0
    67c2:	431f      	orrs	r7, r3
    67c4:	1c33      	adds	r3, r6, #0
    67c6:	4093      	lsls	r3, r2
    67c8:	46bb      	mov	fp, r7
    67ca:	1c1a      	adds	r2, r3, #0
    67cc:	4b16      	ldr	r3, [pc, #88]	; (6828 <__aeabi_dmul+0x1e0>)
    67ce:	1a18      	subs	r0, r3, r0
    67d0:	2300      	movs	r3, #0
    67d2:	e77a      	b.n	66ca <__aeabi_dmul+0x82>
    67d4:	2301      	movs	r3, #1
    67d6:	400b      	ands	r3, r1
    67d8:	2400      	movs	r4, #0
    67da:	4699      	mov	r9, r3
    67dc:	46a0      	mov	r8, r4
    67de:	4b0e      	ldr	r3, [pc, #56]	; (6818 <__aeabi_dmul+0x1d0>)
    67e0:	e797      	b.n	6712 <__aeabi_dmul+0xca>
    67e2:	2700      	movs	r7, #0
    67e4:	46bb      	mov	fp, r7
    67e6:	2200      	movs	r2, #0
    67e8:	2301      	movs	r3, #1
    67ea:	e76e      	b.n	66ca <__aeabi_dmul+0x82>
    67ec:	2100      	movs	r1, #0
    67ee:	2404      	movs	r4, #4
    67f0:	468a      	mov	sl, r1
    67f2:	4688      	mov	r8, r1
    67f4:	2501      	movs	r5, #1
    67f6:	e74f      	b.n	6698 <__aeabi_dmul+0x50>
    67f8:	240c      	movs	r4, #12
    67fa:	2503      	movs	r5, #3
    67fc:	e74c      	b.n	6698 <__aeabi_dmul+0x50>
    67fe:	2500      	movs	r5, #0
    6800:	2480      	movs	r4, #128	; 0x80
    6802:	46a9      	mov	r9, r5
    6804:	0324      	lsls	r4, r4, #12
    6806:	46a8      	mov	r8, r5
    6808:	4b03      	ldr	r3, [pc, #12]	; (6818 <__aeabi_dmul+0x1d0>)
    680a:	e782      	b.n	6712 <__aeabi_dmul+0xca>
    680c:	46da      	mov	sl, fp
    680e:	4690      	mov	r8, r2
    6810:	9903      	ldr	r1, [sp, #12]
    6812:	1c1d      	adds	r5, r3, #0
    6814:	e76f      	b.n	66f6 <__aeabi_dmul+0xae>
    6816:	46c0      	nop			; (mov r8, r8)
    6818:	000007ff 	.word	0x000007ff
    681c:	fffffc01 	.word	0xfffffc01
    6820:	00008e2c 	.word	0x00008e2c
    6824:	800fffff 	.word	0x800fffff
    6828:	fffffc0d 	.word	0xfffffc0d
    682c:	9f02      	ldr	r7, [sp, #8]
    682e:	0c16      	lsrs	r6, r2, #16
    6830:	1838      	adds	r0, r7, r0
    6832:	9004      	str	r0, [sp, #16]
    6834:	4640      	mov	r0, r8
    6836:	0c07      	lsrs	r7, r0, #16
    6838:	0400      	lsls	r0, r0, #16
    683a:	0c00      	lsrs	r0, r0, #16
    683c:	0412      	lsls	r2, r2, #16
    683e:	0c12      	lsrs	r2, r2, #16
    6840:	1c03      	adds	r3, r0, #0
    6842:	4353      	muls	r3, r2
    6844:	1c04      	adds	r4, r0, #0
    6846:	1c3d      	adds	r5, r7, #0
    6848:	4374      	muls	r4, r6
    684a:	4355      	muls	r5, r2
    684c:	4698      	mov	r8, r3
    684e:	1c3b      	adds	r3, r7, #0
    6850:	4373      	muls	r3, r6
    6852:	1964      	adds	r4, r4, r5
    6854:	46a4      	mov	ip, r4
    6856:	4644      	mov	r4, r8
    6858:	9302      	str	r3, [sp, #8]
    685a:	0c23      	lsrs	r3, r4, #16
    685c:	4463      	add	r3, ip
    685e:	429d      	cmp	r5, r3
    6860:	d904      	bls.n	686c <__aeabi_dmul+0x224>
    6862:	9d02      	ldr	r5, [sp, #8]
    6864:	2480      	movs	r4, #128	; 0x80
    6866:	0264      	lsls	r4, r4, #9
    6868:	192d      	adds	r5, r5, r4
    686a:	9502      	str	r5, [sp, #8]
    686c:	0c1d      	lsrs	r5, r3, #16
    686e:	9503      	str	r5, [sp, #12]
    6870:	4645      	mov	r5, r8
    6872:	042c      	lsls	r4, r5, #16
    6874:	041b      	lsls	r3, r3, #16
    6876:	0c24      	lsrs	r4, r4, #16
    6878:	191c      	adds	r4, r3, r4
    687a:	9405      	str	r4, [sp, #20]
    687c:	465c      	mov	r4, fp
    687e:	0c23      	lsrs	r3, r4, #16
    6880:	1c05      	adds	r5, r0, #0
    6882:	4358      	muls	r0, r3
    6884:	0424      	lsls	r4, r4, #16
    6886:	0c24      	lsrs	r4, r4, #16
    6888:	4684      	mov	ip, r0
    688a:	1c38      	adds	r0, r7, #0
    688c:	4360      	muls	r0, r4
    688e:	4365      	muls	r5, r4
    6890:	435f      	muls	r7, r3
    6892:	4681      	mov	r9, r0
    6894:	44cc      	add	ip, r9
    6896:	0c28      	lsrs	r0, r5, #16
    6898:	4460      	add	r0, ip
    689a:	46bb      	mov	fp, r7
    689c:	4581      	cmp	r9, r0
    689e:	d902      	bls.n	68a6 <__aeabi_dmul+0x25e>
    68a0:	2780      	movs	r7, #128	; 0x80
    68a2:	027f      	lsls	r7, r7, #9
    68a4:	44bb      	add	fp, r7
    68a6:	042d      	lsls	r5, r5, #16
    68a8:	0c07      	lsrs	r7, r0, #16
    68aa:	0c2d      	lsrs	r5, r5, #16
    68ac:	0400      	lsls	r0, r0, #16
    68ae:	1940      	adds	r0, r0, r5
    68b0:	4655      	mov	r5, sl
    68b2:	46bc      	mov	ip, r7
    68b4:	042f      	lsls	r7, r5, #16
    68b6:	44e3      	add	fp, ip
    68b8:	4684      	mov	ip, r0
    68ba:	0c28      	lsrs	r0, r5, #16
    68bc:	0c3d      	lsrs	r5, r7, #16
    68be:	1c2f      	adds	r7, r5, #0
    68c0:	4357      	muls	r7, r2
    68c2:	46b8      	mov	r8, r7
    68c4:	1c2f      	adds	r7, r5, #0
    68c6:	4377      	muls	r7, r6
    68c8:	4342      	muls	r2, r0
    68ca:	46b9      	mov	r9, r7
    68cc:	4647      	mov	r7, r8
    68ce:	0c3f      	lsrs	r7, r7, #16
    68d0:	4491      	add	r9, r2
    68d2:	46ba      	mov	sl, r7
    68d4:	44d1      	add	r9, sl
    68d6:	4346      	muls	r6, r0
    68d8:	454a      	cmp	r2, r9
    68da:	d902      	bls.n	68e2 <__aeabi_dmul+0x29a>
    68dc:	2280      	movs	r2, #128	; 0x80
    68de:	0252      	lsls	r2, r2, #9
    68e0:	18b6      	adds	r6, r6, r2
    68e2:	464f      	mov	r7, r9
    68e4:	0c3a      	lsrs	r2, r7, #16
    68e6:	18b6      	adds	r6, r6, r2
    68e8:	043a      	lsls	r2, r7, #16
    68ea:	4647      	mov	r7, r8
    68ec:	043f      	lsls	r7, r7, #16
    68ee:	0c3f      	lsrs	r7, r7, #16
    68f0:	46b8      	mov	r8, r7
    68f2:	1c2f      	adds	r7, r5, #0
    68f4:	4367      	muls	r7, r4
    68f6:	435d      	muls	r5, r3
    68f8:	4344      	muls	r4, r0
    68fa:	4358      	muls	r0, r3
    68fc:	1965      	adds	r5, r4, r5
    68fe:	9001      	str	r0, [sp, #4]
    6900:	0c38      	lsrs	r0, r7, #16
    6902:	182d      	adds	r5, r5, r0
    6904:	4442      	add	r2, r8
    6906:	46b8      	mov	r8, r7
    6908:	42ac      	cmp	r4, r5
    690a:	d904      	bls.n	6916 <__aeabi_dmul+0x2ce>
    690c:	9801      	ldr	r0, [sp, #4]
    690e:	2380      	movs	r3, #128	; 0x80
    6910:	025b      	lsls	r3, r3, #9
    6912:	18c0      	adds	r0, r0, r3
    6914:	9001      	str	r0, [sp, #4]
    6916:	9c03      	ldr	r4, [sp, #12]
    6918:	9f02      	ldr	r7, [sp, #8]
    691a:	1c20      	adds	r0, r4, #0
    691c:	4460      	add	r0, ip
    691e:	19c0      	adds	r0, r0, r7
    6920:	4560      	cmp	r0, ip
    6922:	41a4      	sbcs	r4, r4
    6924:	4647      	mov	r7, r8
    6926:	4264      	negs	r4, r4
    6928:	46a4      	mov	ip, r4
    692a:	042b      	lsls	r3, r5, #16
    692c:	043c      	lsls	r4, r7, #16
    692e:	4699      	mov	r9, r3
    6930:	0c24      	lsrs	r4, r4, #16
    6932:	444c      	add	r4, r9
    6934:	46a0      	mov	r8, r4
    6936:	44d8      	add	r8, fp
    6938:	1880      	adds	r0, r0, r2
    693a:	46c2      	mov	sl, r8
    693c:	44e2      	add	sl, ip
    693e:	4290      	cmp	r0, r2
    6940:	4192      	sbcs	r2, r2
    6942:	4657      	mov	r7, sl
    6944:	4252      	negs	r2, r2
    6946:	4691      	mov	r9, r2
    6948:	19f2      	adds	r2, r6, r7
    694a:	45e2      	cmp	sl, ip
    694c:	41bf      	sbcs	r7, r7
    694e:	427f      	negs	r7, r7
    6950:	464b      	mov	r3, r9
    6952:	46bc      	mov	ip, r7
    6954:	45d8      	cmp	r8, fp
    6956:	41bf      	sbcs	r7, r7
    6958:	18d4      	adds	r4, r2, r3
    695a:	427f      	negs	r7, r7
    695c:	4663      	mov	r3, ip
    695e:	431f      	orrs	r7, r3
    6960:	0c2d      	lsrs	r5, r5, #16
    6962:	197f      	adds	r7, r7, r5
    6964:	42b2      	cmp	r2, r6
    6966:	4192      	sbcs	r2, r2
    6968:	454c      	cmp	r4, r9
    696a:	41ad      	sbcs	r5, r5
    696c:	4252      	negs	r2, r2
    696e:	426d      	negs	r5, r5
    6970:	4315      	orrs	r5, r2
    6972:	9e01      	ldr	r6, [sp, #4]
    6974:	197d      	adds	r5, r7, r5
    6976:	19ab      	adds	r3, r5, r6
    6978:	0de2      	lsrs	r2, r4, #23
    697a:	025b      	lsls	r3, r3, #9
    697c:	9f05      	ldr	r7, [sp, #20]
    697e:	4313      	orrs	r3, r2
    6980:	0242      	lsls	r2, r0, #9
    6982:	433a      	orrs	r2, r7
    6984:	469a      	mov	sl, r3
    6986:	1e53      	subs	r3, r2, #1
    6988:	419a      	sbcs	r2, r3
    698a:	0dc3      	lsrs	r3, r0, #23
    698c:	1c10      	adds	r0, r2, #0
    698e:	4318      	orrs	r0, r3
    6990:	0264      	lsls	r4, r4, #9
    6992:	4320      	orrs	r0, r4
    6994:	4680      	mov	r8, r0
    6996:	4650      	mov	r0, sl
    6998:	01c0      	lsls	r0, r0, #7
    699a:	d50d      	bpl.n	69b8 <__aeabi_dmul+0x370>
    699c:	4645      	mov	r5, r8
    699e:	2201      	movs	r2, #1
    69a0:	4656      	mov	r6, sl
    69a2:	9c04      	ldr	r4, [sp, #16]
    69a4:	086b      	lsrs	r3, r5, #1
    69a6:	402a      	ands	r2, r5
    69a8:	431a      	orrs	r2, r3
    69aa:	07f3      	lsls	r3, r6, #31
    69ac:	3401      	adds	r4, #1
    69ae:	431a      	orrs	r2, r3
    69b0:	0876      	lsrs	r6, r6, #1
    69b2:	9404      	str	r4, [sp, #16]
    69b4:	4690      	mov	r8, r2
    69b6:	46b2      	mov	sl, r6
    69b8:	9e04      	ldr	r6, [sp, #16]
    69ba:	4f63      	ldr	r7, [pc, #396]	; (6b48 <__aeabi_dmul+0x500>)
    69bc:	19f3      	adds	r3, r6, r7
    69be:	2b00      	cmp	r3, #0
    69c0:	dd61      	ble.n	6a86 <__aeabi_dmul+0x43e>
    69c2:	4640      	mov	r0, r8
    69c4:	0740      	lsls	r0, r0, #29
    69c6:	d00b      	beq.n	69e0 <__aeabi_dmul+0x398>
    69c8:	220f      	movs	r2, #15
    69ca:	4644      	mov	r4, r8
    69cc:	4022      	ands	r2, r4
    69ce:	2a04      	cmp	r2, #4
    69d0:	d006      	beq.n	69e0 <__aeabi_dmul+0x398>
    69d2:	4642      	mov	r2, r8
    69d4:	3204      	adds	r2, #4
    69d6:	4542      	cmp	r2, r8
    69d8:	4180      	sbcs	r0, r0
    69da:	4240      	negs	r0, r0
    69dc:	4482      	add	sl, r0
    69de:	4690      	mov	r8, r2
    69e0:	4655      	mov	r5, sl
    69e2:	01ed      	lsls	r5, r5, #7
    69e4:	d507      	bpl.n	69f6 <__aeabi_dmul+0x3ae>
    69e6:	4b59      	ldr	r3, [pc, #356]	; (6b4c <__aeabi_dmul+0x504>)
    69e8:	4656      	mov	r6, sl
    69ea:	9f04      	ldr	r7, [sp, #16]
    69ec:	2080      	movs	r0, #128	; 0x80
    69ee:	401e      	ands	r6, r3
    69f0:	00c0      	lsls	r0, r0, #3
    69f2:	46b2      	mov	sl, r6
    69f4:	183b      	adds	r3, r7, r0
    69f6:	4a56      	ldr	r2, [pc, #344]	; (6b50 <__aeabi_dmul+0x508>)
    69f8:	4293      	cmp	r3, r2
    69fa:	dd00      	ble.n	69fe <__aeabi_dmul+0x3b6>
    69fc:	e6ea      	b.n	67d4 <__aeabi_dmul+0x18c>
    69fe:	4644      	mov	r4, r8
    6a00:	4655      	mov	r5, sl
    6a02:	08e2      	lsrs	r2, r4, #3
    6a04:	0768      	lsls	r0, r5, #29
    6a06:	4310      	orrs	r0, r2
    6a08:	2201      	movs	r2, #1
    6a0a:	026c      	lsls	r4, r5, #9
    6a0c:	055b      	lsls	r3, r3, #21
    6a0e:	400a      	ands	r2, r1
    6a10:	4680      	mov	r8, r0
    6a12:	0b24      	lsrs	r4, r4, #12
    6a14:	0d5b      	lsrs	r3, r3, #21
    6a16:	4691      	mov	r9, r2
    6a18:	e67b      	b.n	6712 <__aeabi_dmul+0xca>
    6a1a:	46da      	mov	sl, fp
    6a1c:	4690      	mov	r8, r2
    6a1e:	1c1d      	adds	r5, r3, #0
    6a20:	e669      	b.n	66f6 <__aeabi_dmul+0xae>
    6a22:	2480      	movs	r4, #128	; 0x80
    6a24:	0324      	lsls	r4, r4, #12
    6a26:	4657      	mov	r7, sl
    6a28:	4227      	tst	r7, r4
    6a2a:	d11c      	bne.n	6a66 <__aeabi_dmul+0x41e>
    6a2c:	433c      	orrs	r4, r7
    6a2e:	0324      	lsls	r4, r4, #12
    6a30:	0b24      	lsrs	r4, r4, #12
    6a32:	4b48      	ldr	r3, [pc, #288]	; (6b54 <__aeabi_dmul+0x50c>)
    6a34:	e66d      	b.n	6712 <__aeabi_dmul+0xca>
    6a36:	1c03      	adds	r3, r0, #0
    6a38:	3b28      	subs	r3, #40	; 0x28
    6a3a:	1c31      	adds	r1, r6, #0
    6a3c:	4099      	lsls	r1, r3
    6a3e:	468b      	mov	fp, r1
    6a40:	2200      	movs	r2, #0
    6a42:	e6c3      	b.n	67cc <__aeabi_dmul+0x184>
    6a44:	1c30      	adds	r0, r6, #0
    6a46:	f000 fc69 	bl	731c <__clzsi2>
    6a4a:	3020      	adds	r0, #32
    6a4c:	e6ad      	b.n	67aa <__aeabi_dmul+0x162>
    6a4e:	3b28      	subs	r3, #40	; 0x28
    6a50:	1c21      	adds	r1, r4, #0
    6a52:	4099      	lsls	r1, r3
    6a54:	2200      	movs	r2, #0
    6a56:	468a      	mov	sl, r1
    6a58:	4690      	mov	r8, r2
    6a5a:	e68e      	b.n	677a <__aeabi_dmul+0x132>
    6a5c:	1c20      	adds	r0, r4, #0
    6a5e:	f000 fc5d 	bl	731c <__clzsi2>
    6a62:	3020      	adds	r0, #32
    6a64:	e678      	b.n	6758 <__aeabi_dmul+0x110>
    6a66:	4658      	mov	r0, fp
    6a68:	4220      	tst	r0, r4
    6a6a:	d107      	bne.n	6a7c <__aeabi_dmul+0x434>
    6a6c:	4304      	orrs	r4, r0
    6a6e:	9903      	ldr	r1, [sp, #12]
    6a70:	0324      	lsls	r4, r4, #12
    6a72:	0b24      	lsrs	r4, r4, #12
    6a74:	4689      	mov	r9, r1
    6a76:	4690      	mov	r8, r2
    6a78:	4b36      	ldr	r3, [pc, #216]	; (6b54 <__aeabi_dmul+0x50c>)
    6a7a:	e64a      	b.n	6712 <__aeabi_dmul+0xca>
    6a7c:	433c      	orrs	r4, r7
    6a7e:	0324      	lsls	r4, r4, #12
    6a80:	0b24      	lsrs	r4, r4, #12
    6a82:	4b34      	ldr	r3, [pc, #208]	; (6b54 <__aeabi_dmul+0x50c>)
    6a84:	e645      	b.n	6712 <__aeabi_dmul+0xca>
    6a86:	4b34      	ldr	r3, [pc, #208]	; (6b58 <__aeabi_dmul+0x510>)
    6a88:	9e04      	ldr	r6, [sp, #16]
    6a8a:	1b9b      	subs	r3, r3, r6
    6a8c:	2b38      	cmp	r3, #56	; 0x38
    6a8e:	dd06      	ble.n	6a9e <__aeabi_dmul+0x456>
    6a90:	2301      	movs	r3, #1
    6a92:	400b      	ands	r3, r1
    6a94:	2400      	movs	r4, #0
    6a96:	4699      	mov	r9, r3
    6a98:	46a0      	mov	r8, r4
    6a9a:	2300      	movs	r3, #0
    6a9c:	e639      	b.n	6712 <__aeabi_dmul+0xca>
    6a9e:	2b1f      	cmp	r3, #31
    6aa0:	dc25      	bgt.n	6aee <__aeabi_dmul+0x4a6>
    6aa2:	9c04      	ldr	r4, [sp, #16]
    6aa4:	4d2d      	ldr	r5, [pc, #180]	; (6b5c <__aeabi_dmul+0x514>)
    6aa6:	4646      	mov	r6, r8
    6aa8:	1960      	adds	r0, r4, r5
    6aaa:	4652      	mov	r2, sl
    6aac:	4644      	mov	r4, r8
    6aae:	4086      	lsls	r6, r0
    6ab0:	40dc      	lsrs	r4, r3
    6ab2:	4082      	lsls	r2, r0
    6ab4:	4657      	mov	r7, sl
    6ab6:	1c30      	adds	r0, r6, #0
    6ab8:	4322      	orrs	r2, r4
    6aba:	40df      	lsrs	r7, r3
    6abc:	1e44      	subs	r4, r0, #1
    6abe:	41a0      	sbcs	r0, r4
    6ac0:	4302      	orrs	r2, r0
    6ac2:	1c3b      	adds	r3, r7, #0
    6ac4:	0754      	lsls	r4, r2, #29
    6ac6:	d009      	beq.n	6adc <__aeabi_dmul+0x494>
    6ac8:	200f      	movs	r0, #15
    6aca:	4010      	ands	r0, r2
    6acc:	2804      	cmp	r0, #4
    6ace:	d005      	beq.n	6adc <__aeabi_dmul+0x494>
    6ad0:	1d10      	adds	r0, r2, #4
    6ad2:	4290      	cmp	r0, r2
    6ad4:	4192      	sbcs	r2, r2
    6ad6:	4252      	negs	r2, r2
    6ad8:	189b      	adds	r3, r3, r2
    6ada:	1c02      	adds	r2, r0, #0
    6adc:	021d      	lsls	r5, r3, #8
    6ade:	d51a      	bpl.n	6b16 <__aeabi_dmul+0x4ce>
    6ae0:	2301      	movs	r3, #1
    6ae2:	400b      	ands	r3, r1
    6ae4:	2400      	movs	r4, #0
    6ae6:	4699      	mov	r9, r3
    6ae8:	46a0      	mov	r8, r4
    6aea:	2301      	movs	r3, #1
    6aec:	e611      	b.n	6712 <__aeabi_dmul+0xca>
    6aee:	481c      	ldr	r0, [pc, #112]	; (6b60 <__aeabi_dmul+0x518>)
    6af0:	9c04      	ldr	r4, [sp, #16]
    6af2:	4655      	mov	r5, sl
    6af4:	1b00      	subs	r0, r0, r4
    6af6:	40c5      	lsrs	r5, r0
    6af8:	1c28      	adds	r0, r5, #0
    6afa:	2b20      	cmp	r3, #32
    6afc:	d016      	beq.n	6b2c <__aeabi_dmul+0x4e4>
    6afe:	4e19      	ldr	r6, [pc, #100]	; (6b64 <__aeabi_dmul+0x51c>)
    6b00:	4657      	mov	r7, sl
    6b02:	19a2      	adds	r2, r4, r6
    6b04:	4097      	lsls	r7, r2
    6b06:	1c3a      	adds	r2, r7, #0
    6b08:	4643      	mov	r3, r8
    6b0a:	431a      	orrs	r2, r3
    6b0c:	1e53      	subs	r3, r2, #1
    6b0e:	419a      	sbcs	r2, r3
    6b10:	4302      	orrs	r2, r0
    6b12:	2300      	movs	r3, #0
    6b14:	e7d6      	b.n	6ac4 <__aeabi_dmul+0x47c>
    6b16:	0758      	lsls	r0, r3, #29
    6b18:	025b      	lsls	r3, r3, #9
    6b1a:	08d2      	lsrs	r2, r2, #3
    6b1c:	0b1c      	lsrs	r4, r3, #12
    6b1e:	2301      	movs	r3, #1
    6b20:	400b      	ands	r3, r1
    6b22:	4310      	orrs	r0, r2
    6b24:	4699      	mov	r9, r3
    6b26:	4680      	mov	r8, r0
    6b28:	2300      	movs	r3, #0
    6b2a:	e5f2      	b.n	6712 <__aeabi_dmul+0xca>
    6b2c:	2200      	movs	r2, #0
    6b2e:	e7eb      	b.n	6b08 <__aeabi_dmul+0x4c0>
    6b30:	2480      	movs	r4, #128	; 0x80
    6b32:	0324      	lsls	r4, r4, #12
    6b34:	4650      	mov	r0, sl
    6b36:	2301      	movs	r3, #1
    6b38:	4304      	orrs	r4, r0
    6b3a:	4019      	ands	r1, r3
    6b3c:	0324      	lsls	r4, r4, #12
    6b3e:	0b24      	lsrs	r4, r4, #12
    6b40:	4689      	mov	r9, r1
    6b42:	4b04      	ldr	r3, [pc, #16]	; (6b54 <__aeabi_dmul+0x50c>)
    6b44:	e5e5      	b.n	6712 <__aeabi_dmul+0xca>
    6b46:	46c0      	nop			; (mov r8, r8)
    6b48:	000003ff 	.word	0x000003ff
    6b4c:	feffffff 	.word	0xfeffffff
    6b50:	000007fe 	.word	0x000007fe
    6b54:	000007ff 	.word	0x000007ff
    6b58:	fffffc02 	.word	0xfffffc02
    6b5c:	0000041e 	.word	0x0000041e
    6b60:	fffffbe2 	.word	0xfffffbe2
    6b64:	0000043e 	.word	0x0000043e

00006b68 <__aeabi_dsub>:
    6b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b6a:	465f      	mov	r7, fp
    6b6c:	4656      	mov	r6, sl
    6b6e:	4644      	mov	r4, r8
    6b70:	464d      	mov	r5, r9
    6b72:	b4f0      	push	{r4, r5, r6, r7}
    6b74:	030c      	lsls	r4, r1, #12
    6b76:	004d      	lsls	r5, r1, #1
    6b78:	0fcf      	lsrs	r7, r1, #31
    6b7a:	0a61      	lsrs	r1, r4, #9
    6b7c:	0f44      	lsrs	r4, r0, #29
    6b7e:	4321      	orrs	r1, r4
    6b80:	00c4      	lsls	r4, r0, #3
    6b82:	0318      	lsls	r0, r3, #12
    6b84:	0fde      	lsrs	r6, r3, #31
    6b86:	4680      	mov	r8, r0
    6b88:	46b4      	mov	ip, r6
    6b8a:	4646      	mov	r6, r8
    6b8c:	0058      	lsls	r0, r3, #1
    6b8e:	0a76      	lsrs	r6, r6, #9
    6b90:	0f53      	lsrs	r3, r2, #29
    6b92:	4333      	orrs	r3, r6
    6b94:	00d6      	lsls	r6, r2, #3
    6b96:	4ad1      	ldr	r2, [pc, #836]	; (6edc <__aeabi_dsub+0x374>)
    6b98:	0d6d      	lsrs	r5, r5, #21
    6b9a:	46ba      	mov	sl, r7
    6b9c:	0d40      	lsrs	r0, r0, #21
    6b9e:	46b3      	mov	fp, r6
    6ba0:	4290      	cmp	r0, r2
    6ba2:	d100      	bne.n	6ba6 <__aeabi_dsub+0x3e>
    6ba4:	e0f5      	b.n	6d92 <__aeabi_dsub+0x22a>
    6ba6:	4662      	mov	r2, ip
    6ba8:	2601      	movs	r6, #1
    6baa:	4072      	eors	r2, r6
    6bac:	4694      	mov	ip, r2
    6bae:	4567      	cmp	r7, ip
    6bb0:	d100      	bne.n	6bb4 <__aeabi_dsub+0x4c>
    6bb2:	e0ab      	b.n	6d0c <__aeabi_dsub+0x1a4>
    6bb4:	1a2f      	subs	r7, r5, r0
    6bb6:	2f00      	cmp	r7, #0
    6bb8:	dc00      	bgt.n	6bbc <__aeabi_dsub+0x54>
    6bba:	e111      	b.n	6de0 <__aeabi_dsub+0x278>
    6bbc:	2800      	cmp	r0, #0
    6bbe:	d13e      	bne.n	6c3e <__aeabi_dsub+0xd6>
    6bc0:	4658      	mov	r0, fp
    6bc2:	4318      	orrs	r0, r3
    6bc4:	d000      	beq.n	6bc8 <__aeabi_dsub+0x60>
    6bc6:	e0f1      	b.n	6dac <__aeabi_dsub+0x244>
    6bc8:	0760      	lsls	r0, r4, #29
    6bca:	d100      	bne.n	6bce <__aeabi_dsub+0x66>
    6bcc:	e097      	b.n	6cfe <__aeabi_dsub+0x196>
    6bce:	230f      	movs	r3, #15
    6bd0:	4023      	ands	r3, r4
    6bd2:	2b04      	cmp	r3, #4
    6bd4:	d100      	bne.n	6bd8 <__aeabi_dsub+0x70>
    6bd6:	e122      	b.n	6e1e <__aeabi_dsub+0x2b6>
    6bd8:	1d22      	adds	r2, r4, #4
    6bda:	42a2      	cmp	r2, r4
    6bdc:	41a4      	sbcs	r4, r4
    6bde:	4264      	negs	r4, r4
    6be0:	2380      	movs	r3, #128	; 0x80
    6be2:	1909      	adds	r1, r1, r4
    6be4:	041b      	lsls	r3, r3, #16
    6be6:	2701      	movs	r7, #1
    6be8:	4650      	mov	r0, sl
    6bea:	400b      	ands	r3, r1
    6bec:	4007      	ands	r7, r0
    6bee:	1c14      	adds	r4, r2, #0
    6bf0:	2b00      	cmp	r3, #0
    6bf2:	d100      	bne.n	6bf6 <__aeabi_dsub+0x8e>
    6bf4:	e079      	b.n	6cea <__aeabi_dsub+0x182>
    6bf6:	4bb9      	ldr	r3, [pc, #740]	; (6edc <__aeabi_dsub+0x374>)
    6bf8:	3501      	adds	r5, #1
    6bfa:	429d      	cmp	r5, r3
    6bfc:	d100      	bne.n	6c00 <__aeabi_dsub+0x98>
    6bfe:	e10b      	b.n	6e18 <__aeabi_dsub+0x2b0>
    6c00:	4bb7      	ldr	r3, [pc, #732]	; (6ee0 <__aeabi_dsub+0x378>)
    6c02:	08e4      	lsrs	r4, r4, #3
    6c04:	4019      	ands	r1, r3
    6c06:	0748      	lsls	r0, r1, #29
    6c08:	0249      	lsls	r1, r1, #9
    6c0a:	4304      	orrs	r4, r0
    6c0c:	0b0b      	lsrs	r3, r1, #12
    6c0e:	2000      	movs	r0, #0
    6c10:	2100      	movs	r1, #0
    6c12:	031b      	lsls	r3, r3, #12
    6c14:	0b1a      	lsrs	r2, r3, #12
    6c16:	0d0b      	lsrs	r3, r1, #20
    6c18:	056d      	lsls	r5, r5, #21
    6c1a:	051b      	lsls	r3, r3, #20
    6c1c:	4313      	orrs	r3, r2
    6c1e:	086a      	lsrs	r2, r5, #1
    6c20:	4db0      	ldr	r5, [pc, #704]	; (6ee4 <__aeabi_dsub+0x37c>)
    6c22:	07ff      	lsls	r7, r7, #31
    6c24:	401d      	ands	r5, r3
    6c26:	4315      	orrs	r5, r2
    6c28:	006d      	lsls	r5, r5, #1
    6c2a:	086d      	lsrs	r5, r5, #1
    6c2c:	1c29      	adds	r1, r5, #0
    6c2e:	4339      	orrs	r1, r7
    6c30:	1c20      	adds	r0, r4, #0
    6c32:	bc3c      	pop	{r2, r3, r4, r5}
    6c34:	4690      	mov	r8, r2
    6c36:	4699      	mov	r9, r3
    6c38:	46a2      	mov	sl, r4
    6c3a:	46ab      	mov	fp, r5
    6c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6c3e:	48a7      	ldr	r0, [pc, #668]	; (6edc <__aeabi_dsub+0x374>)
    6c40:	4285      	cmp	r5, r0
    6c42:	d0c1      	beq.n	6bc8 <__aeabi_dsub+0x60>
    6c44:	2080      	movs	r0, #128	; 0x80
    6c46:	0400      	lsls	r0, r0, #16
    6c48:	4303      	orrs	r3, r0
    6c4a:	2f38      	cmp	r7, #56	; 0x38
    6c4c:	dd00      	ble.n	6c50 <__aeabi_dsub+0xe8>
    6c4e:	e0fd      	b.n	6e4c <__aeabi_dsub+0x2e4>
    6c50:	2f1f      	cmp	r7, #31
    6c52:	dd00      	ble.n	6c56 <__aeabi_dsub+0xee>
    6c54:	e131      	b.n	6eba <__aeabi_dsub+0x352>
    6c56:	2020      	movs	r0, #32
    6c58:	1bc0      	subs	r0, r0, r7
    6c5a:	1c1a      	adds	r2, r3, #0
    6c5c:	465e      	mov	r6, fp
    6c5e:	4082      	lsls	r2, r0
    6c60:	40fe      	lsrs	r6, r7
    6c62:	4332      	orrs	r2, r6
    6c64:	4694      	mov	ip, r2
    6c66:	465a      	mov	r2, fp
    6c68:	4082      	lsls	r2, r0
    6c6a:	1c10      	adds	r0, r2, #0
    6c6c:	1e42      	subs	r2, r0, #1
    6c6e:	4190      	sbcs	r0, r2
    6c70:	40fb      	lsrs	r3, r7
    6c72:	4662      	mov	r2, ip
    6c74:	4302      	orrs	r2, r0
    6c76:	1c1f      	adds	r7, r3, #0
    6c78:	1aa2      	subs	r2, r4, r2
    6c7a:	4294      	cmp	r4, r2
    6c7c:	41a4      	sbcs	r4, r4
    6c7e:	4264      	negs	r4, r4
    6c80:	1bc9      	subs	r1, r1, r7
    6c82:	1b09      	subs	r1, r1, r4
    6c84:	1c14      	adds	r4, r2, #0
    6c86:	020a      	lsls	r2, r1, #8
    6c88:	d59e      	bpl.n	6bc8 <__aeabi_dsub+0x60>
    6c8a:	0249      	lsls	r1, r1, #9
    6c8c:	0a4f      	lsrs	r7, r1, #9
    6c8e:	2f00      	cmp	r7, #0
    6c90:	d100      	bne.n	6c94 <__aeabi_dsub+0x12c>
    6c92:	e0d6      	b.n	6e42 <__aeabi_dsub+0x2da>
    6c94:	1c38      	adds	r0, r7, #0
    6c96:	f000 fb41 	bl	731c <__clzsi2>
    6c9a:	1c02      	adds	r2, r0, #0
    6c9c:	3a08      	subs	r2, #8
    6c9e:	2a1f      	cmp	r2, #31
    6ca0:	dd00      	ble.n	6ca4 <__aeabi_dsub+0x13c>
    6ca2:	e0c3      	b.n	6e2c <__aeabi_dsub+0x2c4>
    6ca4:	2128      	movs	r1, #40	; 0x28
    6ca6:	1c23      	adds	r3, r4, #0
    6ca8:	1a09      	subs	r1, r1, r0
    6caa:	4097      	lsls	r7, r2
    6cac:	40cb      	lsrs	r3, r1
    6cae:	431f      	orrs	r7, r3
    6cb0:	4094      	lsls	r4, r2
    6cb2:	4295      	cmp	r5, r2
    6cb4:	dd00      	ble.n	6cb8 <__aeabi_dsub+0x150>
    6cb6:	e0c0      	b.n	6e3a <__aeabi_dsub+0x2d2>
    6cb8:	1b55      	subs	r5, r2, r5
    6cba:	1c69      	adds	r1, r5, #1
    6cbc:	291f      	cmp	r1, #31
    6cbe:	dd00      	ble.n	6cc2 <__aeabi_dsub+0x15a>
    6cc0:	e0ea      	b.n	6e98 <__aeabi_dsub+0x330>
    6cc2:	221f      	movs	r2, #31
    6cc4:	1b55      	subs	r5, r2, r5
    6cc6:	1c3b      	adds	r3, r7, #0
    6cc8:	1c22      	adds	r2, r4, #0
    6cca:	40ab      	lsls	r3, r5
    6ccc:	40ca      	lsrs	r2, r1
    6cce:	40ac      	lsls	r4, r5
    6cd0:	1e65      	subs	r5, r4, #1
    6cd2:	41ac      	sbcs	r4, r5
    6cd4:	4313      	orrs	r3, r2
    6cd6:	40cf      	lsrs	r7, r1
    6cd8:	431c      	orrs	r4, r3
    6cda:	1c39      	adds	r1, r7, #0
    6cdc:	2500      	movs	r5, #0
    6cde:	e773      	b.n	6bc8 <__aeabi_dsub+0x60>
    6ce0:	2180      	movs	r1, #128	; 0x80
    6ce2:	4d7e      	ldr	r5, [pc, #504]	; (6edc <__aeabi_dsub+0x374>)
    6ce4:	2700      	movs	r7, #0
    6ce6:	03c9      	lsls	r1, r1, #15
    6ce8:	2400      	movs	r4, #0
    6cea:	4b7c      	ldr	r3, [pc, #496]	; (6edc <__aeabi_dsub+0x374>)
    6cec:	0748      	lsls	r0, r1, #29
    6cee:	08e4      	lsrs	r4, r4, #3
    6cf0:	4304      	orrs	r4, r0
    6cf2:	08c9      	lsrs	r1, r1, #3
    6cf4:	429d      	cmp	r5, r3
    6cf6:	d050      	beq.n	6d9a <__aeabi_dsub+0x232>
    6cf8:	0309      	lsls	r1, r1, #12
    6cfa:	0b0b      	lsrs	r3, r1, #12
    6cfc:	e787      	b.n	6c0e <__aeabi_dsub+0xa6>
    6cfe:	2380      	movs	r3, #128	; 0x80
    6d00:	041b      	lsls	r3, r3, #16
    6d02:	2701      	movs	r7, #1
    6d04:	4652      	mov	r2, sl
    6d06:	400b      	ands	r3, r1
    6d08:	4017      	ands	r7, r2
    6d0a:	e771      	b.n	6bf0 <__aeabi_dsub+0x88>
    6d0c:	1a2a      	subs	r2, r5, r0
    6d0e:	4694      	mov	ip, r2
    6d10:	2a00      	cmp	r2, #0
    6d12:	dc00      	bgt.n	6d16 <__aeabi_dsub+0x1ae>
    6d14:	e0a1      	b.n	6e5a <__aeabi_dsub+0x2f2>
    6d16:	2800      	cmp	r0, #0
    6d18:	d054      	beq.n	6dc4 <__aeabi_dsub+0x25c>
    6d1a:	4870      	ldr	r0, [pc, #448]	; (6edc <__aeabi_dsub+0x374>)
    6d1c:	4285      	cmp	r5, r0
    6d1e:	d100      	bne.n	6d22 <__aeabi_dsub+0x1ba>
    6d20:	e752      	b.n	6bc8 <__aeabi_dsub+0x60>
    6d22:	2080      	movs	r0, #128	; 0x80
    6d24:	0400      	lsls	r0, r0, #16
    6d26:	4303      	orrs	r3, r0
    6d28:	4660      	mov	r0, ip
    6d2a:	2838      	cmp	r0, #56	; 0x38
    6d2c:	dd00      	ble.n	6d30 <__aeabi_dsub+0x1c8>
    6d2e:	e10e      	b.n	6f4e <__aeabi_dsub+0x3e6>
    6d30:	281f      	cmp	r0, #31
    6d32:	dd00      	ble.n	6d36 <__aeabi_dsub+0x1ce>
    6d34:	e157      	b.n	6fe6 <__aeabi_dsub+0x47e>
    6d36:	4662      	mov	r2, ip
    6d38:	2020      	movs	r0, #32
    6d3a:	1a80      	subs	r0, r0, r2
    6d3c:	1c1e      	adds	r6, r3, #0
    6d3e:	4086      	lsls	r6, r0
    6d40:	46b1      	mov	r9, r6
    6d42:	465e      	mov	r6, fp
    6d44:	40d6      	lsrs	r6, r2
    6d46:	464a      	mov	r2, r9
    6d48:	4332      	orrs	r2, r6
    6d4a:	465e      	mov	r6, fp
    6d4c:	4086      	lsls	r6, r0
    6d4e:	4690      	mov	r8, r2
    6d50:	1c30      	adds	r0, r6, #0
    6d52:	1e42      	subs	r2, r0, #1
    6d54:	4190      	sbcs	r0, r2
    6d56:	4642      	mov	r2, r8
    6d58:	4302      	orrs	r2, r0
    6d5a:	4660      	mov	r0, ip
    6d5c:	40c3      	lsrs	r3, r0
    6d5e:	1912      	adds	r2, r2, r4
    6d60:	42a2      	cmp	r2, r4
    6d62:	41a4      	sbcs	r4, r4
    6d64:	4264      	negs	r4, r4
    6d66:	1859      	adds	r1, r3, r1
    6d68:	1909      	adds	r1, r1, r4
    6d6a:	1c14      	adds	r4, r2, #0
    6d6c:	0208      	lsls	r0, r1, #8
    6d6e:	d400      	bmi.n	6d72 <__aeabi_dsub+0x20a>
    6d70:	e72a      	b.n	6bc8 <__aeabi_dsub+0x60>
    6d72:	4b5a      	ldr	r3, [pc, #360]	; (6edc <__aeabi_dsub+0x374>)
    6d74:	3501      	adds	r5, #1
    6d76:	429d      	cmp	r5, r3
    6d78:	d100      	bne.n	6d7c <__aeabi_dsub+0x214>
    6d7a:	e131      	b.n	6fe0 <__aeabi_dsub+0x478>
    6d7c:	4b58      	ldr	r3, [pc, #352]	; (6ee0 <__aeabi_dsub+0x378>)
    6d7e:	0860      	lsrs	r0, r4, #1
    6d80:	4019      	ands	r1, r3
    6d82:	2301      	movs	r3, #1
    6d84:	4023      	ands	r3, r4
    6d86:	1c1c      	adds	r4, r3, #0
    6d88:	4304      	orrs	r4, r0
    6d8a:	07cb      	lsls	r3, r1, #31
    6d8c:	431c      	orrs	r4, r3
    6d8e:	0849      	lsrs	r1, r1, #1
    6d90:	e71a      	b.n	6bc8 <__aeabi_dsub+0x60>
    6d92:	431e      	orrs	r6, r3
    6d94:	d000      	beq.n	6d98 <__aeabi_dsub+0x230>
    6d96:	e70a      	b.n	6bae <__aeabi_dsub+0x46>
    6d98:	e705      	b.n	6ba6 <__aeabi_dsub+0x3e>
    6d9a:	1c23      	adds	r3, r4, #0
    6d9c:	430b      	orrs	r3, r1
    6d9e:	d03b      	beq.n	6e18 <__aeabi_dsub+0x2b0>
    6da0:	2380      	movs	r3, #128	; 0x80
    6da2:	031b      	lsls	r3, r3, #12
    6da4:	430b      	orrs	r3, r1
    6da6:	031b      	lsls	r3, r3, #12
    6da8:	0b1b      	lsrs	r3, r3, #12
    6daa:	e730      	b.n	6c0e <__aeabi_dsub+0xa6>
    6dac:	3f01      	subs	r7, #1
    6dae:	2f00      	cmp	r7, #0
    6db0:	d16d      	bne.n	6e8e <__aeabi_dsub+0x326>
    6db2:	465e      	mov	r6, fp
    6db4:	1ba2      	subs	r2, r4, r6
    6db6:	4294      	cmp	r4, r2
    6db8:	41a4      	sbcs	r4, r4
    6dba:	4264      	negs	r4, r4
    6dbc:	1ac9      	subs	r1, r1, r3
    6dbe:	1b09      	subs	r1, r1, r4
    6dc0:	1c14      	adds	r4, r2, #0
    6dc2:	e760      	b.n	6c86 <__aeabi_dsub+0x11e>
    6dc4:	4658      	mov	r0, fp
    6dc6:	4318      	orrs	r0, r3
    6dc8:	d100      	bne.n	6dcc <__aeabi_dsub+0x264>
    6dca:	e6fd      	b.n	6bc8 <__aeabi_dsub+0x60>
    6dcc:	2601      	movs	r6, #1
    6dce:	4276      	negs	r6, r6
    6dd0:	44b4      	add	ip, r6
    6dd2:	4660      	mov	r0, ip
    6dd4:	2800      	cmp	r0, #0
    6dd6:	d000      	beq.n	6dda <__aeabi_dsub+0x272>
    6dd8:	e0d0      	b.n	6f7c <__aeabi_dsub+0x414>
    6dda:	465e      	mov	r6, fp
    6ddc:	1932      	adds	r2, r6, r4
    6dde:	e7bf      	b.n	6d60 <__aeabi_dsub+0x1f8>
    6de0:	2f00      	cmp	r7, #0
    6de2:	d000      	beq.n	6de6 <__aeabi_dsub+0x27e>
    6de4:	e080      	b.n	6ee8 <__aeabi_dsub+0x380>
    6de6:	1c68      	adds	r0, r5, #1
    6de8:	0540      	lsls	r0, r0, #21
    6dea:	0d40      	lsrs	r0, r0, #21
    6dec:	2801      	cmp	r0, #1
    6dee:	dc00      	bgt.n	6df2 <__aeabi_dsub+0x28a>
    6df0:	e0e8      	b.n	6fc4 <__aeabi_dsub+0x45c>
    6df2:	465a      	mov	r2, fp
    6df4:	1aa2      	subs	r2, r4, r2
    6df6:	4294      	cmp	r4, r2
    6df8:	41bf      	sbcs	r7, r7
    6dfa:	1ac8      	subs	r0, r1, r3
    6dfc:	427f      	negs	r7, r7
    6dfe:	1bc7      	subs	r7, r0, r7
    6e00:	023e      	lsls	r6, r7, #8
    6e02:	d400      	bmi.n	6e06 <__aeabi_dsub+0x29e>
    6e04:	e098      	b.n	6f38 <__aeabi_dsub+0x3d0>
    6e06:	4658      	mov	r0, fp
    6e08:	1b04      	subs	r4, r0, r4
    6e0a:	45a3      	cmp	fp, r4
    6e0c:	4192      	sbcs	r2, r2
    6e0e:	1a59      	subs	r1, r3, r1
    6e10:	4252      	negs	r2, r2
    6e12:	1a8f      	subs	r7, r1, r2
    6e14:	46e2      	mov	sl, ip
    6e16:	e73a      	b.n	6c8e <__aeabi_dsub+0x126>
    6e18:	2300      	movs	r3, #0
    6e1a:	2400      	movs	r4, #0
    6e1c:	e6f7      	b.n	6c0e <__aeabi_dsub+0xa6>
    6e1e:	2380      	movs	r3, #128	; 0x80
    6e20:	041b      	lsls	r3, r3, #16
    6e22:	2701      	movs	r7, #1
    6e24:	4656      	mov	r6, sl
    6e26:	400b      	ands	r3, r1
    6e28:	4037      	ands	r7, r6
    6e2a:	e6e1      	b.n	6bf0 <__aeabi_dsub+0x88>
    6e2c:	1c27      	adds	r7, r4, #0
    6e2e:	3828      	subs	r0, #40	; 0x28
    6e30:	4087      	lsls	r7, r0
    6e32:	2400      	movs	r4, #0
    6e34:	4295      	cmp	r5, r2
    6e36:	dc00      	bgt.n	6e3a <__aeabi_dsub+0x2d2>
    6e38:	e73e      	b.n	6cb8 <__aeabi_dsub+0x150>
    6e3a:	4929      	ldr	r1, [pc, #164]	; (6ee0 <__aeabi_dsub+0x378>)
    6e3c:	1aad      	subs	r5, r5, r2
    6e3e:	4039      	ands	r1, r7
    6e40:	e6c2      	b.n	6bc8 <__aeabi_dsub+0x60>
    6e42:	1c20      	adds	r0, r4, #0
    6e44:	f000 fa6a 	bl	731c <__clzsi2>
    6e48:	3020      	adds	r0, #32
    6e4a:	e726      	b.n	6c9a <__aeabi_dsub+0x132>
    6e4c:	465a      	mov	r2, fp
    6e4e:	431a      	orrs	r2, r3
    6e50:	1e53      	subs	r3, r2, #1
    6e52:	419a      	sbcs	r2, r3
    6e54:	b2d2      	uxtb	r2, r2
    6e56:	2700      	movs	r7, #0
    6e58:	e70e      	b.n	6c78 <__aeabi_dsub+0x110>
    6e5a:	2a00      	cmp	r2, #0
    6e5c:	d000      	beq.n	6e60 <__aeabi_dsub+0x2f8>
    6e5e:	e0de      	b.n	701e <__aeabi_dsub+0x4b6>
    6e60:	1c68      	adds	r0, r5, #1
    6e62:	0546      	lsls	r6, r0, #21
    6e64:	0d76      	lsrs	r6, r6, #21
    6e66:	2e01      	cmp	r6, #1
    6e68:	dc00      	bgt.n	6e6c <__aeabi_dsub+0x304>
    6e6a:	e090      	b.n	6f8e <__aeabi_dsub+0x426>
    6e6c:	4d1b      	ldr	r5, [pc, #108]	; (6edc <__aeabi_dsub+0x374>)
    6e6e:	42a8      	cmp	r0, r5
    6e70:	d100      	bne.n	6e74 <__aeabi_dsub+0x30c>
    6e72:	e0f5      	b.n	7060 <__aeabi_dsub+0x4f8>
    6e74:	465e      	mov	r6, fp
    6e76:	1932      	adds	r2, r6, r4
    6e78:	42a2      	cmp	r2, r4
    6e7a:	41a4      	sbcs	r4, r4
    6e7c:	4264      	negs	r4, r4
    6e7e:	1859      	adds	r1, r3, r1
    6e80:	1909      	adds	r1, r1, r4
    6e82:	07cc      	lsls	r4, r1, #31
    6e84:	0852      	lsrs	r2, r2, #1
    6e86:	4314      	orrs	r4, r2
    6e88:	0849      	lsrs	r1, r1, #1
    6e8a:	1c05      	adds	r5, r0, #0
    6e8c:	e69c      	b.n	6bc8 <__aeabi_dsub+0x60>
    6e8e:	4813      	ldr	r0, [pc, #76]	; (6edc <__aeabi_dsub+0x374>)
    6e90:	4285      	cmp	r5, r0
    6e92:	d000      	beq.n	6e96 <__aeabi_dsub+0x32e>
    6e94:	e6d9      	b.n	6c4a <__aeabi_dsub+0xe2>
    6e96:	e697      	b.n	6bc8 <__aeabi_dsub+0x60>
    6e98:	1c2b      	adds	r3, r5, #0
    6e9a:	3b1f      	subs	r3, #31
    6e9c:	1c3e      	adds	r6, r7, #0
    6e9e:	40de      	lsrs	r6, r3
    6ea0:	1c33      	adds	r3, r6, #0
    6ea2:	2920      	cmp	r1, #32
    6ea4:	d06f      	beq.n	6f86 <__aeabi_dsub+0x41e>
    6ea6:	223f      	movs	r2, #63	; 0x3f
    6ea8:	1b55      	subs	r5, r2, r5
    6eaa:	40af      	lsls	r7, r5
    6eac:	433c      	orrs	r4, r7
    6eae:	1e60      	subs	r0, r4, #1
    6eb0:	4184      	sbcs	r4, r0
    6eb2:	431c      	orrs	r4, r3
    6eb4:	2100      	movs	r1, #0
    6eb6:	2500      	movs	r5, #0
    6eb8:	e686      	b.n	6bc8 <__aeabi_dsub+0x60>
    6eba:	1c38      	adds	r0, r7, #0
    6ebc:	3820      	subs	r0, #32
    6ebe:	1c1e      	adds	r6, r3, #0
    6ec0:	40c6      	lsrs	r6, r0
    6ec2:	1c30      	adds	r0, r6, #0
    6ec4:	2f20      	cmp	r7, #32
    6ec6:	d060      	beq.n	6f8a <__aeabi_dsub+0x422>
    6ec8:	2240      	movs	r2, #64	; 0x40
    6eca:	1bd7      	subs	r7, r2, r7
    6ecc:	40bb      	lsls	r3, r7
    6ece:	465a      	mov	r2, fp
    6ed0:	431a      	orrs	r2, r3
    6ed2:	1e53      	subs	r3, r2, #1
    6ed4:	419a      	sbcs	r2, r3
    6ed6:	4302      	orrs	r2, r0
    6ed8:	2700      	movs	r7, #0
    6eda:	e6cd      	b.n	6c78 <__aeabi_dsub+0x110>
    6edc:	000007ff 	.word	0x000007ff
    6ee0:	ff7fffff 	.word	0xff7fffff
    6ee4:	800fffff 	.word	0x800fffff
    6ee8:	2d00      	cmp	r5, #0
    6eea:	d037      	beq.n	6f5c <__aeabi_dsub+0x3f4>
    6eec:	4db6      	ldr	r5, [pc, #728]	; (71c8 <__aeabi_dsub+0x660>)
    6eee:	42a8      	cmp	r0, r5
    6ef0:	d100      	bne.n	6ef4 <__aeabi_dsub+0x38c>
    6ef2:	e08f      	b.n	7014 <__aeabi_dsub+0x4ac>
    6ef4:	2580      	movs	r5, #128	; 0x80
    6ef6:	042d      	lsls	r5, r5, #16
    6ef8:	427f      	negs	r7, r7
    6efa:	4329      	orrs	r1, r5
    6efc:	2f38      	cmp	r7, #56	; 0x38
    6efe:	dd00      	ble.n	6f02 <__aeabi_dsub+0x39a>
    6f00:	e0a8      	b.n	7054 <__aeabi_dsub+0x4ec>
    6f02:	2f1f      	cmp	r7, #31
    6f04:	dd00      	ble.n	6f08 <__aeabi_dsub+0x3a0>
    6f06:	e124      	b.n	7152 <__aeabi_dsub+0x5ea>
    6f08:	2520      	movs	r5, #32
    6f0a:	1bed      	subs	r5, r5, r7
    6f0c:	1c0e      	adds	r6, r1, #0
    6f0e:	40ae      	lsls	r6, r5
    6f10:	46b0      	mov	r8, r6
    6f12:	1c26      	adds	r6, r4, #0
    6f14:	40fe      	lsrs	r6, r7
    6f16:	4642      	mov	r2, r8
    6f18:	40ac      	lsls	r4, r5
    6f1a:	4316      	orrs	r6, r2
    6f1c:	1e65      	subs	r5, r4, #1
    6f1e:	41ac      	sbcs	r4, r5
    6f20:	4334      	orrs	r4, r6
    6f22:	40f9      	lsrs	r1, r7
    6f24:	465a      	mov	r2, fp
    6f26:	1b14      	subs	r4, r2, r4
    6f28:	45a3      	cmp	fp, r4
    6f2a:	4192      	sbcs	r2, r2
    6f2c:	1a5b      	subs	r3, r3, r1
    6f2e:	4252      	negs	r2, r2
    6f30:	1a99      	subs	r1, r3, r2
    6f32:	1c05      	adds	r5, r0, #0
    6f34:	46e2      	mov	sl, ip
    6f36:	e6a6      	b.n	6c86 <__aeabi_dsub+0x11e>
    6f38:	1c13      	adds	r3, r2, #0
    6f3a:	433b      	orrs	r3, r7
    6f3c:	1c14      	adds	r4, r2, #0
    6f3e:	2b00      	cmp	r3, #0
    6f40:	d000      	beq.n	6f44 <__aeabi_dsub+0x3dc>
    6f42:	e6a4      	b.n	6c8e <__aeabi_dsub+0x126>
    6f44:	2700      	movs	r7, #0
    6f46:	2100      	movs	r1, #0
    6f48:	2500      	movs	r5, #0
    6f4a:	2400      	movs	r4, #0
    6f4c:	e6cd      	b.n	6cea <__aeabi_dsub+0x182>
    6f4e:	465a      	mov	r2, fp
    6f50:	431a      	orrs	r2, r3
    6f52:	1e53      	subs	r3, r2, #1
    6f54:	419a      	sbcs	r2, r3
    6f56:	b2d2      	uxtb	r2, r2
    6f58:	2300      	movs	r3, #0
    6f5a:	e700      	b.n	6d5e <__aeabi_dsub+0x1f6>
    6f5c:	1c0d      	adds	r5, r1, #0
    6f5e:	4325      	orrs	r5, r4
    6f60:	d058      	beq.n	7014 <__aeabi_dsub+0x4ac>
    6f62:	43ff      	mvns	r7, r7
    6f64:	2f00      	cmp	r7, #0
    6f66:	d151      	bne.n	700c <__aeabi_dsub+0x4a4>
    6f68:	465a      	mov	r2, fp
    6f6a:	1b14      	subs	r4, r2, r4
    6f6c:	45a3      	cmp	fp, r4
    6f6e:	4192      	sbcs	r2, r2
    6f70:	1a59      	subs	r1, r3, r1
    6f72:	4252      	negs	r2, r2
    6f74:	1a89      	subs	r1, r1, r2
    6f76:	1c05      	adds	r5, r0, #0
    6f78:	46e2      	mov	sl, ip
    6f7a:	e684      	b.n	6c86 <__aeabi_dsub+0x11e>
    6f7c:	4892      	ldr	r0, [pc, #584]	; (71c8 <__aeabi_dsub+0x660>)
    6f7e:	4285      	cmp	r5, r0
    6f80:	d000      	beq.n	6f84 <__aeabi_dsub+0x41c>
    6f82:	e6d1      	b.n	6d28 <__aeabi_dsub+0x1c0>
    6f84:	e620      	b.n	6bc8 <__aeabi_dsub+0x60>
    6f86:	2700      	movs	r7, #0
    6f88:	e790      	b.n	6eac <__aeabi_dsub+0x344>
    6f8a:	2300      	movs	r3, #0
    6f8c:	e79f      	b.n	6ece <__aeabi_dsub+0x366>
    6f8e:	1c08      	adds	r0, r1, #0
    6f90:	4320      	orrs	r0, r4
    6f92:	2d00      	cmp	r5, #0
    6f94:	d000      	beq.n	6f98 <__aeabi_dsub+0x430>
    6f96:	e0c2      	b.n	711e <__aeabi_dsub+0x5b6>
    6f98:	2800      	cmp	r0, #0
    6f9a:	d100      	bne.n	6f9e <__aeabi_dsub+0x436>
    6f9c:	e0ef      	b.n	717e <__aeabi_dsub+0x616>
    6f9e:	4658      	mov	r0, fp
    6fa0:	4318      	orrs	r0, r3
    6fa2:	d100      	bne.n	6fa6 <__aeabi_dsub+0x43e>
    6fa4:	e610      	b.n	6bc8 <__aeabi_dsub+0x60>
    6fa6:	4658      	mov	r0, fp
    6fa8:	1902      	adds	r2, r0, r4
    6faa:	42a2      	cmp	r2, r4
    6fac:	41a4      	sbcs	r4, r4
    6fae:	4264      	negs	r4, r4
    6fb0:	1859      	adds	r1, r3, r1
    6fb2:	1909      	adds	r1, r1, r4
    6fb4:	1c14      	adds	r4, r2, #0
    6fb6:	020a      	lsls	r2, r1, #8
    6fb8:	d400      	bmi.n	6fbc <__aeabi_dsub+0x454>
    6fba:	e605      	b.n	6bc8 <__aeabi_dsub+0x60>
    6fbc:	4b83      	ldr	r3, [pc, #524]	; (71cc <__aeabi_dsub+0x664>)
    6fbe:	2501      	movs	r5, #1
    6fc0:	4019      	ands	r1, r3
    6fc2:	e601      	b.n	6bc8 <__aeabi_dsub+0x60>
    6fc4:	1c08      	adds	r0, r1, #0
    6fc6:	4320      	orrs	r0, r4
    6fc8:	2d00      	cmp	r5, #0
    6fca:	d138      	bne.n	703e <__aeabi_dsub+0x4d6>
    6fcc:	2800      	cmp	r0, #0
    6fce:	d16f      	bne.n	70b0 <__aeabi_dsub+0x548>
    6fd0:	4659      	mov	r1, fp
    6fd2:	4319      	orrs	r1, r3
    6fd4:	d003      	beq.n	6fde <__aeabi_dsub+0x476>
    6fd6:	1c19      	adds	r1, r3, #0
    6fd8:	465c      	mov	r4, fp
    6fda:	46e2      	mov	sl, ip
    6fdc:	e5f4      	b.n	6bc8 <__aeabi_dsub+0x60>
    6fde:	2700      	movs	r7, #0
    6fe0:	2100      	movs	r1, #0
    6fe2:	2400      	movs	r4, #0
    6fe4:	e681      	b.n	6cea <__aeabi_dsub+0x182>
    6fe6:	4660      	mov	r0, ip
    6fe8:	3820      	subs	r0, #32
    6fea:	1c1a      	adds	r2, r3, #0
    6fec:	40c2      	lsrs	r2, r0
    6fee:	4666      	mov	r6, ip
    6ff0:	1c10      	adds	r0, r2, #0
    6ff2:	2e20      	cmp	r6, #32
    6ff4:	d100      	bne.n	6ff8 <__aeabi_dsub+0x490>
    6ff6:	e0aa      	b.n	714e <__aeabi_dsub+0x5e6>
    6ff8:	2240      	movs	r2, #64	; 0x40
    6ffa:	1b92      	subs	r2, r2, r6
    6ffc:	4093      	lsls	r3, r2
    6ffe:	465a      	mov	r2, fp
    7000:	431a      	orrs	r2, r3
    7002:	1e53      	subs	r3, r2, #1
    7004:	419a      	sbcs	r2, r3
    7006:	4302      	orrs	r2, r0
    7008:	2300      	movs	r3, #0
    700a:	e6a8      	b.n	6d5e <__aeabi_dsub+0x1f6>
    700c:	4d6e      	ldr	r5, [pc, #440]	; (71c8 <__aeabi_dsub+0x660>)
    700e:	42a8      	cmp	r0, r5
    7010:	d000      	beq.n	7014 <__aeabi_dsub+0x4ac>
    7012:	e773      	b.n	6efc <__aeabi_dsub+0x394>
    7014:	1c19      	adds	r1, r3, #0
    7016:	465c      	mov	r4, fp
    7018:	1c05      	adds	r5, r0, #0
    701a:	46e2      	mov	sl, ip
    701c:	e5d4      	b.n	6bc8 <__aeabi_dsub+0x60>
    701e:	2d00      	cmp	r5, #0
    7020:	d122      	bne.n	7068 <__aeabi_dsub+0x500>
    7022:	1c0d      	adds	r5, r1, #0
    7024:	4325      	orrs	r5, r4
    7026:	d076      	beq.n	7116 <__aeabi_dsub+0x5ae>
    7028:	43d5      	mvns	r5, r2
    702a:	2d00      	cmp	r5, #0
    702c:	d170      	bne.n	7110 <__aeabi_dsub+0x5a8>
    702e:	445c      	add	r4, fp
    7030:	455c      	cmp	r4, fp
    7032:	4192      	sbcs	r2, r2
    7034:	1859      	adds	r1, r3, r1
    7036:	4252      	negs	r2, r2
    7038:	1889      	adds	r1, r1, r2
    703a:	1c05      	adds	r5, r0, #0
    703c:	e696      	b.n	6d6c <__aeabi_dsub+0x204>
    703e:	2800      	cmp	r0, #0
    7040:	d14c      	bne.n	70dc <__aeabi_dsub+0x574>
    7042:	4659      	mov	r1, fp
    7044:	4319      	orrs	r1, r3
    7046:	d100      	bne.n	704a <__aeabi_dsub+0x4e2>
    7048:	e64a      	b.n	6ce0 <__aeabi_dsub+0x178>
    704a:	1c19      	adds	r1, r3, #0
    704c:	465c      	mov	r4, fp
    704e:	46e2      	mov	sl, ip
    7050:	4d5d      	ldr	r5, [pc, #372]	; (71c8 <__aeabi_dsub+0x660>)
    7052:	e5b9      	b.n	6bc8 <__aeabi_dsub+0x60>
    7054:	430c      	orrs	r4, r1
    7056:	1e61      	subs	r1, r4, #1
    7058:	418c      	sbcs	r4, r1
    705a:	b2e4      	uxtb	r4, r4
    705c:	2100      	movs	r1, #0
    705e:	e761      	b.n	6f24 <__aeabi_dsub+0x3bc>
    7060:	1c05      	adds	r5, r0, #0
    7062:	2100      	movs	r1, #0
    7064:	2400      	movs	r4, #0
    7066:	e640      	b.n	6cea <__aeabi_dsub+0x182>
    7068:	4d57      	ldr	r5, [pc, #348]	; (71c8 <__aeabi_dsub+0x660>)
    706a:	42a8      	cmp	r0, r5
    706c:	d053      	beq.n	7116 <__aeabi_dsub+0x5ae>
    706e:	4255      	negs	r5, r2
    7070:	2280      	movs	r2, #128	; 0x80
    7072:	0416      	lsls	r6, r2, #16
    7074:	4331      	orrs	r1, r6
    7076:	2d38      	cmp	r5, #56	; 0x38
    7078:	dc7b      	bgt.n	7172 <__aeabi_dsub+0x60a>
    707a:	2d1f      	cmp	r5, #31
    707c:	dd00      	ble.n	7080 <__aeabi_dsub+0x518>
    707e:	e08c      	b.n	719a <__aeabi_dsub+0x632>
    7080:	2220      	movs	r2, #32
    7082:	1b56      	subs	r6, r2, r5
    7084:	1c0a      	adds	r2, r1, #0
    7086:	46b4      	mov	ip, r6
    7088:	40b2      	lsls	r2, r6
    708a:	1c26      	adds	r6, r4, #0
    708c:	40ee      	lsrs	r6, r5
    708e:	4332      	orrs	r2, r6
    7090:	4690      	mov	r8, r2
    7092:	4662      	mov	r2, ip
    7094:	4094      	lsls	r4, r2
    7096:	1e66      	subs	r6, r4, #1
    7098:	41b4      	sbcs	r4, r6
    709a:	4642      	mov	r2, r8
    709c:	4314      	orrs	r4, r2
    709e:	40e9      	lsrs	r1, r5
    70a0:	445c      	add	r4, fp
    70a2:	455c      	cmp	r4, fp
    70a4:	4192      	sbcs	r2, r2
    70a6:	18cb      	adds	r3, r1, r3
    70a8:	4252      	negs	r2, r2
    70aa:	1899      	adds	r1, r3, r2
    70ac:	1c05      	adds	r5, r0, #0
    70ae:	e65d      	b.n	6d6c <__aeabi_dsub+0x204>
    70b0:	4658      	mov	r0, fp
    70b2:	4318      	orrs	r0, r3
    70b4:	d100      	bne.n	70b8 <__aeabi_dsub+0x550>
    70b6:	e587      	b.n	6bc8 <__aeabi_dsub+0x60>
    70b8:	465e      	mov	r6, fp
    70ba:	1ba7      	subs	r7, r4, r6
    70bc:	42bc      	cmp	r4, r7
    70be:	4192      	sbcs	r2, r2
    70c0:	1ac8      	subs	r0, r1, r3
    70c2:	4252      	negs	r2, r2
    70c4:	1a80      	subs	r0, r0, r2
    70c6:	0206      	lsls	r6, r0, #8
    70c8:	d560      	bpl.n	718c <__aeabi_dsub+0x624>
    70ca:	4658      	mov	r0, fp
    70cc:	1b04      	subs	r4, r0, r4
    70ce:	45a3      	cmp	fp, r4
    70d0:	4192      	sbcs	r2, r2
    70d2:	1a59      	subs	r1, r3, r1
    70d4:	4252      	negs	r2, r2
    70d6:	1a89      	subs	r1, r1, r2
    70d8:	46e2      	mov	sl, ip
    70da:	e575      	b.n	6bc8 <__aeabi_dsub+0x60>
    70dc:	4658      	mov	r0, fp
    70de:	4318      	orrs	r0, r3
    70e0:	d033      	beq.n	714a <__aeabi_dsub+0x5e2>
    70e2:	0748      	lsls	r0, r1, #29
    70e4:	08e4      	lsrs	r4, r4, #3
    70e6:	4304      	orrs	r4, r0
    70e8:	2080      	movs	r0, #128	; 0x80
    70ea:	08c9      	lsrs	r1, r1, #3
    70ec:	0300      	lsls	r0, r0, #12
    70ee:	4201      	tst	r1, r0
    70f0:	d008      	beq.n	7104 <__aeabi_dsub+0x59c>
    70f2:	08dd      	lsrs	r5, r3, #3
    70f4:	4205      	tst	r5, r0
    70f6:	d105      	bne.n	7104 <__aeabi_dsub+0x59c>
    70f8:	4659      	mov	r1, fp
    70fa:	08ca      	lsrs	r2, r1, #3
    70fc:	075c      	lsls	r4, r3, #29
    70fe:	4314      	orrs	r4, r2
    7100:	1c29      	adds	r1, r5, #0
    7102:	46e2      	mov	sl, ip
    7104:	0f63      	lsrs	r3, r4, #29
    7106:	00c9      	lsls	r1, r1, #3
    7108:	4319      	orrs	r1, r3
    710a:	00e4      	lsls	r4, r4, #3
    710c:	4d2e      	ldr	r5, [pc, #184]	; (71c8 <__aeabi_dsub+0x660>)
    710e:	e55b      	b.n	6bc8 <__aeabi_dsub+0x60>
    7110:	4a2d      	ldr	r2, [pc, #180]	; (71c8 <__aeabi_dsub+0x660>)
    7112:	4290      	cmp	r0, r2
    7114:	d1af      	bne.n	7076 <__aeabi_dsub+0x50e>
    7116:	1c19      	adds	r1, r3, #0
    7118:	465c      	mov	r4, fp
    711a:	1c05      	adds	r5, r0, #0
    711c:	e554      	b.n	6bc8 <__aeabi_dsub+0x60>
    711e:	2800      	cmp	r0, #0
    7120:	d030      	beq.n	7184 <__aeabi_dsub+0x61c>
    7122:	4658      	mov	r0, fp
    7124:	4318      	orrs	r0, r3
    7126:	d010      	beq.n	714a <__aeabi_dsub+0x5e2>
    7128:	2580      	movs	r5, #128	; 0x80
    712a:	0748      	lsls	r0, r1, #29
    712c:	08e4      	lsrs	r4, r4, #3
    712e:	08c9      	lsrs	r1, r1, #3
    7130:	032d      	lsls	r5, r5, #12
    7132:	4304      	orrs	r4, r0
    7134:	4229      	tst	r1, r5
    7136:	d0e5      	beq.n	7104 <__aeabi_dsub+0x59c>
    7138:	08d8      	lsrs	r0, r3, #3
    713a:	4228      	tst	r0, r5
    713c:	d1e2      	bne.n	7104 <__aeabi_dsub+0x59c>
    713e:	465d      	mov	r5, fp
    7140:	08ea      	lsrs	r2, r5, #3
    7142:	075c      	lsls	r4, r3, #29
    7144:	4314      	orrs	r4, r2
    7146:	1c01      	adds	r1, r0, #0
    7148:	e7dc      	b.n	7104 <__aeabi_dsub+0x59c>
    714a:	4d1f      	ldr	r5, [pc, #124]	; (71c8 <__aeabi_dsub+0x660>)
    714c:	e53c      	b.n	6bc8 <__aeabi_dsub+0x60>
    714e:	2300      	movs	r3, #0
    7150:	e755      	b.n	6ffe <__aeabi_dsub+0x496>
    7152:	1c3d      	adds	r5, r7, #0
    7154:	3d20      	subs	r5, #32
    7156:	1c0e      	adds	r6, r1, #0
    7158:	40ee      	lsrs	r6, r5
    715a:	1c35      	adds	r5, r6, #0
    715c:	2f20      	cmp	r7, #32
    715e:	d02e      	beq.n	71be <__aeabi_dsub+0x656>
    7160:	2640      	movs	r6, #64	; 0x40
    7162:	1bf7      	subs	r7, r6, r7
    7164:	40b9      	lsls	r1, r7
    7166:	430c      	orrs	r4, r1
    7168:	1e61      	subs	r1, r4, #1
    716a:	418c      	sbcs	r4, r1
    716c:	432c      	orrs	r4, r5
    716e:	2100      	movs	r1, #0
    7170:	e6d8      	b.n	6f24 <__aeabi_dsub+0x3bc>
    7172:	430c      	orrs	r4, r1
    7174:	1e61      	subs	r1, r4, #1
    7176:	418c      	sbcs	r4, r1
    7178:	b2e4      	uxtb	r4, r4
    717a:	2100      	movs	r1, #0
    717c:	e790      	b.n	70a0 <__aeabi_dsub+0x538>
    717e:	1c19      	adds	r1, r3, #0
    7180:	465c      	mov	r4, fp
    7182:	e521      	b.n	6bc8 <__aeabi_dsub+0x60>
    7184:	1c19      	adds	r1, r3, #0
    7186:	465c      	mov	r4, fp
    7188:	4d0f      	ldr	r5, [pc, #60]	; (71c8 <__aeabi_dsub+0x660>)
    718a:	e51d      	b.n	6bc8 <__aeabi_dsub+0x60>
    718c:	1c03      	adds	r3, r0, #0
    718e:	433b      	orrs	r3, r7
    7190:	d100      	bne.n	7194 <__aeabi_dsub+0x62c>
    7192:	e724      	b.n	6fde <__aeabi_dsub+0x476>
    7194:	1c01      	adds	r1, r0, #0
    7196:	1c3c      	adds	r4, r7, #0
    7198:	e516      	b.n	6bc8 <__aeabi_dsub+0x60>
    719a:	2620      	movs	r6, #32
    719c:	4276      	negs	r6, r6
    719e:	1976      	adds	r6, r6, r5
    71a0:	1c0a      	adds	r2, r1, #0
    71a2:	40f2      	lsrs	r2, r6
    71a4:	4690      	mov	r8, r2
    71a6:	2d20      	cmp	r5, #32
    71a8:	d00b      	beq.n	71c2 <__aeabi_dsub+0x65a>
    71aa:	2640      	movs	r6, #64	; 0x40
    71ac:	1b75      	subs	r5, r6, r5
    71ae:	40a9      	lsls	r1, r5
    71b0:	430c      	orrs	r4, r1
    71b2:	1e61      	subs	r1, r4, #1
    71b4:	418c      	sbcs	r4, r1
    71b6:	4645      	mov	r5, r8
    71b8:	432c      	orrs	r4, r5
    71ba:	2100      	movs	r1, #0
    71bc:	e770      	b.n	70a0 <__aeabi_dsub+0x538>
    71be:	2100      	movs	r1, #0
    71c0:	e7d1      	b.n	7166 <__aeabi_dsub+0x5fe>
    71c2:	2100      	movs	r1, #0
    71c4:	e7f4      	b.n	71b0 <__aeabi_dsub+0x648>
    71c6:	46c0      	nop			; (mov r8, r8)
    71c8:	000007ff 	.word	0x000007ff
    71cc:	ff7fffff 	.word	0xff7fffff

000071d0 <__aeabi_d2iz>:
    71d0:	b570      	push	{r4, r5, r6, lr}
    71d2:	1c0b      	adds	r3, r1, #0
    71d4:	4c12      	ldr	r4, [pc, #72]	; (7220 <__aeabi_d2iz+0x50>)
    71d6:	0309      	lsls	r1, r1, #12
    71d8:	0b0e      	lsrs	r6, r1, #12
    71da:	0059      	lsls	r1, r3, #1
    71dc:	1c02      	adds	r2, r0, #0
    71de:	0d49      	lsrs	r1, r1, #21
    71e0:	0fdd      	lsrs	r5, r3, #31
    71e2:	2000      	movs	r0, #0
    71e4:	42a1      	cmp	r1, r4
    71e6:	dd11      	ble.n	720c <__aeabi_d2iz+0x3c>
    71e8:	480e      	ldr	r0, [pc, #56]	; (7224 <__aeabi_d2iz+0x54>)
    71ea:	4281      	cmp	r1, r0
    71ec:	dc0f      	bgt.n	720e <__aeabi_d2iz+0x3e>
    71ee:	2080      	movs	r0, #128	; 0x80
    71f0:	0340      	lsls	r0, r0, #13
    71f2:	4306      	orrs	r6, r0
    71f4:	480c      	ldr	r0, [pc, #48]	; (7228 <__aeabi_d2iz+0x58>)
    71f6:	1a40      	subs	r0, r0, r1
    71f8:	281f      	cmp	r0, #31
    71fa:	dd0b      	ble.n	7214 <__aeabi_d2iz+0x44>
    71fc:	4a0b      	ldr	r2, [pc, #44]	; (722c <__aeabi_d2iz+0x5c>)
    71fe:	1a52      	subs	r2, r2, r1
    7200:	40d6      	lsrs	r6, r2
    7202:	1c32      	adds	r2, r6, #0
    7204:	4250      	negs	r0, r2
    7206:	2d00      	cmp	r5, #0
    7208:	d100      	bne.n	720c <__aeabi_d2iz+0x3c>
    720a:	1c10      	adds	r0, r2, #0
    720c:	bd70      	pop	{r4, r5, r6, pc}
    720e:	4b08      	ldr	r3, [pc, #32]	; (7230 <__aeabi_d2iz+0x60>)
    7210:	18e8      	adds	r0, r5, r3
    7212:	e7fb      	b.n	720c <__aeabi_d2iz+0x3c>
    7214:	4b07      	ldr	r3, [pc, #28]	; (7234 <__aeabi_d2iz+0x64>)
    7216:	40c2      	lsrs	r2, r0
    7218:	18c9      	adds	r1, r1, r3
    721a:	408e      	lsls	r6, r1
    721c:	4332      	orrs	r2, r6
    721e:	e7f1      	b.n	7204 <__aeabi_d2iz+0x34>
    7220:	000003fe 	.word	0x000003fe
    7224:	0000041d 	.word	0x0000041d
    7228:	00000433 	.word	0x00000433
    722c:	00000413 	.word	0x00000413
    7230:	7fffffff 	.word	0x7fffffff
    7234:	fffffbed 	.word	0xfffffbed

00007238 <__aeabi_i2d>:
    7238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    723a:	1e04      	subs	r4, r0, #0
    723c:	d031      	beq.n	72a2 <__aeabi_i2d+0x6a>
    723e:	0fc7      	lsrs	r7, r0, #31
    7240:	d000      	beq.n	7244 <__aeabi_i2d+0xc>
    7242:	4244      	negs	r4, r0
    7244:	1c20      	adds	r0, r4, #0
    7246:	f000 f869 	bl	731c <__clzsi2>
    724a:	4d18      	ldr	r5, [pc, #96]	; (72ac <__aeabi_i2d+0x74>)
    724c:	1a2d      	subs	r5, r5, r0
    724e:	280a      	cmp	r0, #10
    7250:	dd19      	ble.n	7286 <__aeabi_i2d+0x4e>
    7252:	380b      	subs	r0, #11
    7254:	4084      	lsls	r4, r0
    7256:	0324      	lsls	r4, r4, #12
    7258:	056d      	lsls	r5, r5, #21
    725a:	0b24      	lsrs	r4, r4, #12
    725c:	0d6d      	lsrs	r5, r5, #21
    725e:	1c3a      	adds	r2, r7, #0
    7260:	2600      	movs	r6, #0
    7262:	2000      	movs	r0, #0
    7264:	2100      	movs	r1, #0
    7266:	0d0b      	lsrs	r3, r1, #20
    7268:	0324      	lsls	r4, r4, #12
    726a:	0b24      	lsrs	r4, r4, #12
    726c:	051b      	lsls	r3, r3, #20
    726e:	4323      	orrs	r3, r4
    7270:	4c0f      	ldr	r4, [pc, #60]	; (72b0 <__aeabi_i2d+0x78>)
    7272:	052d      	lsls	r5, r5, #20
    7274:	401c      	ands	r4, r3
    7276:	432c      	orrs	r4, r5
    7278:	0064      	lsls	r4, r4, #1
    727a:	0864      	lsrs	r4, r4, #1
    727c:	07d3      	lsls	r3, r2, #31
    727e:	1c21      	adds	r1, r4, #0
    7280:	1c30      	adds	r0, r6, #0
    7282:	4319      	orrs	r1, r3
    7284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7286:	1c06      	adds	r6, r0, #0
    7288:	3615      	adds	r6, #21
    728a:	1c23      	adds	r3, r4, #0
    728c:	40b3      	lsls	r3, r6
    728e:	1c1e      	adds	r6, r3, #0
    7290:	230b      	movs	r3, #11
    7292:	1a18      	subs	r0, r3, r0
    7294:	40c4      	lsrs	r4, r0
    7296:	0324      	lsls	r4, r4, #12
    7298:	056d      	lsls	r5, r5, #21
    729a:	0b24      	lsrs	r4, r4, #12
    729c:	0d6d      	lsrs	r5, r5, #21
    729e:	1c3a      	adds	r2, r7, #0
    72a0:	e7df      	b.n	7262 <__aeabi_i2d+0x2a>
    72a2:	2200      	movs	r2, #0
    72a4:	2500      	movs	r5, #0
    72a6:	2400      	movs	r4, #0
    72a8:	2600      	movs	r6, #0
    72aa:	e7da      	b.n	7262 <__aeabi_i2d+0x2a>
    72ac:	0000041e 	.word	0x0000041e
    72b0:	800fffff 	.word	0x800fffff

000072b4 <__aeabi_ui2d>:
    72b4:	b510      	push	{r4, lr}
    72b6:	1e04      	subs	r4, r0, #0
    72b8:	d028      	beq.n	730c <__aeabi_ui2d+0x58>
    72ba:	f000 f82f 	bl	731c <__clzsi2>
    72be:	4a15      	ldr	r2, [pc, #84]	; (7314 <__aeabi_ui2d+0x60>)
    72c0:	1a12      	subs	r2, r2, r0
    72c2:	280a      	cmp	r0, #10
    72c4:	dd15      	ble.n	72f2 <__aeabi_ui2d+0x3e>
    72c6:	380b      	subs	r0, #11
    72c8:	4084      	lsls	r4, r0
    72ca:	0324      	lsls	r4, r4, #12
    72cc:	0552      	lsls	r2, r2, #21
    72ce:	0b24      	lsrs	r4, r4, #12
    72d0:	0d52      	lsrs	r2, r2, #21
    72d2:	2300      	movs	r3, #0
    72d4:	2000      	movs	r0, #0
    72d6:	2100      	movs	r1, #0
    72d8:	0324      	lsls	r4, r4, #12
    72da:	1c18      	adds	r0, r3, #0
    72dc:	0d0b      	lsrs	r3, r1, #20
    72de:	0b24      	lsrs	r4, r4, #12
    72e0:	051b      	lsls	r3, r3, #20
    72e2:	4323      	orrs	r3, r4
    72e4:	4c0c      	ldr	r4, [pc, #48]	; (7318 <__aeabi_ui2d+0x64>)
    72e6:	0512      	lsls	r2, r2, #20
    72e8:	401c      	ands	r4, r3
    72ea:	4314      	orrs	r4, r2
    72ec:	0064      	lsls	r4, r4, #1
    72ee:	0861      	lsrs	r1, r4, #1
    72f0:	bd10      	pop	{r4, pc}
    72f2:	1c03      	adds	r3, r0, #0
    72f4:	3315      	adds	r3, #21
    72f6:	1c21      	adds	r1, r4, #0
    72f8:	4099      	lsls	r1, r3
    72fa:	1c0b      	adds	r3, r1, #0
    72fc:	210b      	movs	r1, #11
    72fe:	1a08      	subs	r0, r1, r0
    7300:	40c4      	lsrs	r4, r0
    7302:	0324      	lsls	r4, r4, #12
    7304:	0552      	lsls	r2, r2, #21
    7306:	0b24      	lsrs	r4, r4, #12
    7308:	0d52      	lsrs	r2, r2, #21
    730a:	e7e3      	b.n	72d4 <__aeabi_ui2d+0x20>
    730c:	2200      	movs	r2, #0
    730e:	2400      	movs	r4, #0
    7310:	2300      	movs	r3, #0
    7312:	e7df      	b.n	72d4 <__aeabi_ui2d+0x20>
    7314:	0000041e 	.word	0x0000041e
    7318:	800fffff 	.word	0x800fffff

0000731c <__clzsi2>:
    731c:	211c      	movs	r1, #28
    731e:	2301      	movs	r3, #1
    7320:	041b      	lsls	r3, r3, #16
    7322:	4298      	cmp	r0, r3
    7324:	d301      	bcc.n	732a <__clzsi2+0xe>
    7326:	0c00      	lsrs	r0, r0, #16
    7328:	3910      	subs	r1, #16
    732a:	0a1b      	lsrs	r3, r3, #8
    732c:	4298      	cmp	r0, r3
    732e:	d301      	bcc.n	7334 <__clzsi2+0x18>
    7330:	0a00      	lsrs	r0, r0, #8
    7332:	3908      	subs	r1, #8
    7334:	091b      	lsrs	r3, r3, #4
    7336:	4298      	cmp	r0, r3
    7338:	d301      	bcc.n	733e <__clzsi2+0x22>
    733a:	0900      	lsrs	r0, r0, #4
    733c:	3904      	subs	r1, #4
    733e:	a202      	add	r2, pc, #8	; (adr r2, 7348 <__clzsi2+0x2c>)
    7340:	5c10      	ldrb	r0, [r2, r0]
    7342:	1840      	adds	r0, r0, r1
    7344:	4770      	bx	lr
    7346:	46c0      	nop			; (mov r8, r8)
    7348:	02020304 	.word	0x02020304
    734c:	01010101 	.word	0x01010101
	...

00007358 <lucidaSansUnicode_56ptBitmaps>:
    7358:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    7368:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    7378:	000080c0 00000000 f8e00000 fffffffe     ................
    7388:	01073fff 00000000 00000000 00000000     .?..............
    7398:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    73a8:	ffffffff 07ffffff 00000000 00000000     ................
	...
    73c4:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    73d4:	0000ffff 00000000 00000000 00000000     ................
	...
    73ec:	ffffffff ffffffff ffff0700 ffffffff     ................
    73fc:	0000e0ff 00000000 00000000 00000000     ................
    740c:	00000000 ffe00000 ffffffff 0007ffff     ................
    741c:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    7434:	e0800000 fffffffc 071f7fff 00000000     ................
    7444:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    7454:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    7470:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    74a0:	ffffffff 00ffffff 00000000 00000000     ................
	...
    74c4:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    74ec:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    7514:	ffffff00 ffffffff 00000000 00000000     ................
	...
    753c:	ffffffff 00ffffff 00000000 00000000     ................
	...
    7560:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    757c:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    758c:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    75a4:	00000001 00000000 00000000 00000000     ................
    75b4:	00000000 07010000 ffffffff f8ffffff     ................
	...
    75e0:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    75fc:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    760c:	00010307 00000000 00000000 00000000     ................
    761c:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    762c:	00000103 00000000 00000000 00000000     ................
    763c:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    7664:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    7674:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    7684:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    7694:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    76a4:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    76cc:	ffffff03 feffffff 00000000 00000000     ................
	...
    76e8:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    76f8:	0000070f 00000000 00000000 00000000     ................
    7708:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    7718:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    7740:	ff1f0301 ffffffff 00f0feff 00000000     ................
    7750:	00800000 00000000 00000000 00000000     ................
    7760:	00000000 80000000 fffff0c0 ffffffff     ................
    7770:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    7780:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    7790:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    77ac:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    77d0:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    77e0:	0000ffff 00000000 00000000 00000000     ................
    77f0:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    7800:	ffff0000 ffffffff 000000ff 00000000     ................
    7810:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    7828:	ffffff00 ffffffff 00000000 00000000     ................
    7838:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    7848:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    7858:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    7874:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    789c:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    78ac:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    78bc:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    78cc:	00007e7e 00000000 00000000 ffff0000     ~~..............
    78dc:	ffffffff 00000000 00000000 00000000     ................
	...
    7900:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    7910:	808080c0 00000000 00000000 00000000     ................
	...
    7928:	03030303 03030303 07070703 1f0f0f07     ................
    7938:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    7960:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    7984:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    799c:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    79ac:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    79c4:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    79d4:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    79e4:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    7a0c:	fffec000 ffffffff 000007ff e0c0c080     ................
    7a1c:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    7a34:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    7a44:	01010101 03010101 1f0f0703 ffffff7f     ................
    7a54:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    7a78:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    7a88:	f0feffff 000080c0 00000000 00000000     ................
    7a98:	00000000 f8c08000 ffffffff 00031f7f     ................
    7aa8:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    7ab8:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    7ac8:	00010307 00000000 fe000000 fefefefe     ................
    7ad8:	fefefefe fefefefe fefefefe fefefefe     ................
    7ae8:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    7b10:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    7b30:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    7b54:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    7b74:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    7b98:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    7bc0:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    7be4:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    7bf4:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    7c0c:	fffffffc 81ffffff 00000000 00000000     ................
    7c1c:	00000000 03000000 ffffffff 007fffff     ................
    7c2c:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    7c3c:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    7c4c:	070f1f3f 00000001 00000000 80000000     ?...............
    7c5c:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    7c6c:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    7c7c:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    7c94:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    7ca4:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    7cc0:	ffffe080 7fffffff 0000001f 07030000     ................
    7cd0:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    7ce0:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    7cf0:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    7d00:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    7d10:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    7d20:	01031fff 00000000 00000000 00000000     ................
    7d30:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    7d40:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    7d5c:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    7d6c:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    7d7c:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    7d8c:	000000ff 00000000 03010100 0f070703     ................
    7d9c:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    7dac:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    7dcc:	e0c08000 fffffff8 071f7fff 00000001     ................
    7ddc:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    7dec:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    7e08:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    7e18:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    7e28:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    7e54:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    7e7c:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    7e8c:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    7ea4:	ffffffff ffffffff 00000000 00000000     ................
	...
    7ec8:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    7ef0:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    7f00:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    7f10:	00007e7e 42002c00 42003000 42003400     ~~...,.B.0.B.4.B
    7f20:	001c1c1b 10000800 00002000              ......... ..

00007f2c <tc_interrupt_vectors.13120>:
    7f2c:	00141312                                ....

00007f30 <arrow_right_data>:
    7f30:	80c0e0f0 070f0000 00000103              ............

00007f3c <sysfont_glyphs>:
	...
    7f60:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    7f70:	00300000 00000030 00000000 00000000     ..0.0...........
    7f80:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    7fa4:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    7fb4:	00000048 00000000 00000000 00100000     H...............
    7fc4:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    7fd4:	00000010 00000000 00000000 00000000     ................
    7fe4:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    7ff4:	00000044 00000000 00000000 00700000     D.............p.
    8004:	00880088 00700088 008a0088 008c008a     ......p.........
    8014:	00000070 00000000 00000000 00100000     p...............
    8024:	00100010 00000000 00000000 00000000     ................
	...
    8040:	00100008 00200010 00200020 00200020     ...... . . . . .
    8050:	00100020 00080010 00000000 00000000      ...............
    8060:	00100020 00080010 00080008 00080008      ...............
    8070:	00100008 00200010 00000000 00000000     ...... .........
    8080:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    80a8:	00100010 00fe0010 00100010 00000010     ................
	...
    80d0:	00180000 00300018 00000020 00000000     ......0. .......
	...
    80ec:	00fe0000 00000000 00000000 00000000     ................
	...
    8110:	00180000 00000018 00000000 00000000     ................
    8120:	00000000 00080004 00100008 00200010     .............. .
    8130:	00400020 00000040 00000000 00000000      .@.@...........
    8140:	00780000 00840084 0094008c 00c400a4     ..x.............
    8150:	00840084 00000078 00000000 00000000     ....x...........
    8160:	00100000 00500030 00100010 00100010     ....0.P.........
    8170:	00100010 0000007c 00000000 00000000     ....|...........
    8180:	00700000 00080088 00100008 00200010     ..p........... .
    8190:	00400020 000000fc 00000000 00000000      .@.............
    81a0:	00700000 00080088 00300008 00080008     ..p.......0.....
    81b0:	00880008 00000070 00000000 00000000     ....p...........
    81c0:	00080000 00280018 00480028 00880088     ......(.(.H.....
    81d0:	000800fc 00000008 00000000 00000000     ................
    81e0:	007c0000 00800080 00c400b8 00040004     ..|.............
    81f0:	00840004 00000078 00000000 00000000     ....x...........
    8200:	00380000 00800040 00b00080 008400c8     ..8.@...........
    8210:	00480084 00000030 00000000 00000000     ..H.0...........
    8220:	00fc0000 00040004 00080008 00100010     ................
    8230:	00200020 00000040 00000000 00000000      . .@...........
    8240:	00780000 00840084 00780084 00840084     ..x.......x.....
    8250:	00840084 00000078 00000000 00000000     ....x...........
    8260:	00780000 00840084 008c0084 00040074     ..x.........t...
    8270:	00100008 000000e0 00000000 00000000     ................
	...
    8288:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    82a8:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    82b8:	00000080 00000000 00000000 00000000     ................
    82c8:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    82e8:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    8308:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    8320:	00700000 00080088 00100008 00200020     ..p......... . .
    8330:	00200000 00000020 00000000 00000000     .. . ...........
    8340:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    8350:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    8360:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    8370:	00820044 00000082 00000000 00000000     D...............
    8380:	00f00000 00880088 00f00088 00880088     ................
    8390:	00880088 000000f0 00000000 00000000     ................
    83a0:	00380000 00800044 00800080 00800080     ..8.D...........
    83b0:	00440080 00000038 00000000 00000000     ..D.8...........
    83c0:	00f00000 00840088 00840084 00840084     ................
    83d0:	00880084 000000f0 00000000 00000000     ................
    83e0:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    83f0:	00400040 0000007c 00000000 00000000     @.@.|...........
    8400:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    8410:	00400040 00000040 00000000 00000000     @.@.@...........
    8420:	00380000 00800044 00800080 0084009c     ..8.D...........
    8430:	00440084 0000003c 00000000 00000000     ..D.<...........
    8440:	00840000 00840084 00fc0084 00840084     ................
    8450:	00840084 00000084 00000000 00000000     ................
    8460:	007c0000 00100010 00100010 00100010     ..|.............
    8470:	00100010 0000007c 00000000 00000000     ....|...........
    8480:	00f80000 00080008 00080008 00080008     ................
    8490:	00100008 000000e0 00000000 00000000     ................
    84a0:	00840000 00880084 00a00090 008800d0     ................
    84b0:	00840088 00000084 00000000 00000000     ................
    84c0:	00800000 00800080 00800080 00800080     ................
    84d0:	00800080 000000fc 00000000 00000000     ................
    84e0:	00840000 00cc0084 00b400cc 008400b4     ................
    84f0:	00840084 00000084 00000000 00000000     ................
    8500:	00840000 00c400c4 00a400a4 00940094     ................
    8510:	008c008c 00000084 00000000 00000000     ................
    8520:	00300000 00840048 00840084 00840084     ..0.H...........
    8530:	00480084 00000030 00000000 00000000     ..H.0...........
    8540:	00f00000 00840088 00840084 00f00088     ................
    8550:	00800080 00000080 00000000 00000000     ................
    8560:	00300000 00840048 00840084 00840084     ..0.H...........
    8570:	00480084 00200030 0000001c 00000000     ..H.0. .........
    8580:	00f00000 00840088 00880084 009000f0     ................
    8590:	00840088 00000084 00000000 00000000     ................
    85a0:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    85b0:	00840004 00000078 00000000 00000000     ....x...........
    85c0:	00fe0000 00100010 00100010 00100010     ................
    85d0:	00100010 00000010 00000000 00000000     ................
    85e0:	00840000 00840084 00840084 00840084     ................
    85f0:	00840084 00000078 00000000 00000000     ....x...........
    8600:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    8610:	00280028 00000010 00000000 00000000     (.(.............
    8620:	00840000 00840084 00b40084 00b400b4     ................
    8630:	00480078 00000048 00000000 00000000     x.H.H...........
    8640:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    8650:	00440044 00000082 00000000 00000000     D.D.............
    8660:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    8670:	00100010 00000010 00000000 00000000     ................
    8680:	00fc0000 00080004 00100008 00200010     .............. .
    8690:	00400040 000000fe 00000000 00000000     @.@.............
    86a0:	008000e0 00800080 00800080 00800080     ................
    86b0:	00800080 00e00080 00000000 00000000     ................
    86c0:	00400000 00200040 00100020 00080010     ..@.@. . .......
    86d0:	00040008 00000004 00000000 00000000     ................
    86e0:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    86f0:	00200020 00e00020 00000000 00000000      . . ...........
    8700:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    8734:	0000007c 00000000 00000000 00200000     |............. .
    8744:	00080010 00000000 00000000 00000000     ................
	...
    8768:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    8780:	00800080 00800080 00c400b8 00840084     ................
    8790:	00880084 000000f0 00000000 00000000     ................
	...
    87a8:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    87c0:	00020002 00020002 0042003e 00820082     ........>.B.....
    87d0:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    87e8:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    8800:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    8810:	00200020 000000fc 00000000 00000000      . .............
	...
    8828:	0084007c 00840084 008c0084 00040074     |...........t...
    8838:	00380044 00000000 00800080 00800080     D.8.............
    8848:	00c400b8 00840084 00840084 00000084     ................
	...
    8860:	00100000 00000000 00100070 00100010     ........p.......
    8870:	00100010 0000007c 00000000 00000000     ....|...........
    8880:	00080000 00000000 00080078 00080008     ........x.......
    8890:	00080008 00080008 00e00010 00000000     ................
    88a0:	00800080 00800080 00900088 00e000a0     ................
    88b0:	00880090 00000084 00000000 00000000     ................
    88c0:	00f00000 00100010 00100010 00100010     ................
    88d0:	00100010 000000fe 00000000 00000000     ................
	...
    88e8:	00d400ac 00940094 00940094 00000094     ................
	...
    8908:	00c400b8 00840084 00840084 00000084     ................
	...
    8928:	00840078 00840084 00840084 00000078     x...........x...
	...
    8948:	00c400b8 00840084 00840084 008000f8     ................
    8958:	00800080 00000000 00000000 00000000     ................
    8968:	0084007c 00840084 00840084 0004007c     |...........|...
    8978:	00040004 00000000 00000000 00000000     ................
    8988:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    89a8:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    89c4:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    89d4:	0000001c 00000000 00000000 00000000     ................
    89e4:	00000000 00880088 00880088 00880088     ................
    89f4:	00000074 00000000 00000000 00000000     t...............
    8a04:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    8a14:	00000010 00000000 00000000 00000000     ................
    8a24:	00000000 00840084 00b400b4 00480048     ............H.H.
    8a34:	00000048 00000000 00000000 00000000     H...............
    8a44:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    8a54:	00000044 00000000 00000000 00000000     D...............
    8a64:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    8a74:	00100010 00200020 00000000 00000000     .... . .........
    8a84:	00000000 000400fc 00100008 00400020     ............ .@.
    8a94:	000000fc 00000000 00000000 00100008     ................
    8aa4:	00080010 00100008 00080010 00100008     ................
    8ab4:	00080010 00000000 00000000 00100010     ................
    8ac4:	00100010 00000010 00100000 00100010     ................
    8ad4:	00100010 00000000 00000000 00100020     ............ ...
    8ae4:	00200010 00100020 00200010 00100020     .. . ..... . ...
    8af4:	00200010 00000000 42000800 42000c00     .. ........B...B
    8b04:	42001000 42001400 0c0b0a09 0000221c     ...B...B....."..
    8b14:	00002278 00002278 00002216 00002216     x"..x"..."..."..
    8b24:	00002232 00002222 00002238 00002266     2"..""..8"..f"..
    8b34:	00002370 000023d0 000023d0 00002350     p#...#...#..P#..
    8b44:	00002362 0000237e 00002354 0000238c     b#..~#..T#...#..
    8b54:	000023c0 2077654e 6d6d6f43 3a646e61     .#..New Command:
    8b64:	0d732520 0000000a 74746553 73676e69      %s.....Settings
    8b74:	00000000 004d5347 204d5347 75646f4d     ....GSM.GSM Modu
    8b84:	0000656c 67676f4c 20676e69 71657266     le..Logging freq
    8b94:	0000002e 656c6449 646f4d20 00000065     ....Idle Mode...
    8ba4:	70736944 0079616c 65656c53 6f6d2070     Display.Sleep mo
    8bb4:	00006564 65776f50 00000072 6b636142     de..Power...Back
    8bc4:	00000000 73203031 00006365 73203033     ....10 sec..30 s
    8bd4:	00006365 696d2031 0000006e 696d2035     ec..1 min...5 mi
    8be4:	0000006e 6d203031 00006e69 6d203033     n...10 min..30 m
    8bf4:	00006e69 6f682031 00007275 6e727554     in..1 hour..Turn
    8c04:	66666f20 00000000 656c6449 646f6d20      off....Idle mod
    8c14:	00000065 67676f4c 00676e69 74697845     e...Logging.Exit
    8c24:	00000000 00000043                       ....C...

00008c2c <_global_impure_ptr>:
    8c2c:	20000108 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    8c3c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    8c4c:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    8c5c:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    8c6c:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
    8c7c:	614e0079 0000004e                       y.NaN...

00008c84 <__sf_fake_stdin>:
	...

00008ca4 <__sf_fake_stdout>:
	...

00008cc4 <__sf_fake_stderr>:
	...
    8ce4:	49534f50 002e0058 00000000              POSIX.......

00008cf0 <__mprec_tens>:
    8cf0:	00000000 3ff00000 00000000 40240000     .......?......$@
    8d00:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    8d10:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8d20:	00000000 412e8480 00000000 416312d0     .......A......cA
    8d30:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    8d40:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8d50:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8d60:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8d70:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8d80:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    8d90:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    8da0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    8db0:	79d99db4 44ea7843                       ...yCx.D

00008db8 <__mprec_bigtens>:
    8db8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    8dc8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    8dd8:	7f73bf3c 75154fdd                       <.s..O.u

00008de0 <p05.5281>:
    8de0:	00000005 00000019 0000007d 00005f5c     ........}...\_..
    8df0:	00005ef8 00005f40 00005e26 00005f40     .^..@_..&^..@_..
    8e00:	00005f34 00005f40 00005e26 00005ef8     4_..@_..&^...^..
    8e10:	00005ef8 00005f34 00005e26 00005e1c     .^..4_..&^...^..
    8e20:	00005e1c 00005e1c 00006180 0000682c     .^...^...a..,h..
    8e30:	00006a1a 00006a1a 0000680c 000066f6     .j...j...h...f..
    8e40:	000066f6 000067fe 0000680c 000066f6     .f...g...h...f..
    8e50:	000067fe 000066f6 0000680c 000066f4     .g...f...h...f..
    8e60:	000066f4 000066f4 00006a22              .f...f.."j..

00008e6c <_init>:
    8e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e6e:	46c0      	nop			; (mov r8, r8)
    8e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8e72:	bc08      	pop	{r3}
    8e74:	469e      	mov	lr, r3
    8e76:	4770      	bx	lr

00008e78 <__init_array_start>:
    8e78:	000000d9 	.word	0x000000d9

00008e7c <_fini>:
    8e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e7e:	46c0      	nop			; (mov r8, r8)
    8e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8e82:	bc08      	pop	{r3}
    8e84:	469e      	mov	lr, r3
    8e86:	4770      	bx	lr

00008e88 <__fini_array_start>:
    8e88:	000000b1 	.word	0x000000b1
