;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/30/2023 3:30:04 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x09590000  	2393
0x0008	0x08FD0000  	2301
0x000C	0x08FD0000  	2301
0x0010	0x08FD0000  	2301
0x0014	0x08FD0000  	2301
0x0018	0x08FD0000  	2301
0x001C	0x08FD0000  	2301
0x0020	0x08FD0000  	2301
0x0024	0x08FD0000  	2301
0x0028	0x08FD0000  	2301
0x002C	0x08FD0000  	2301
0x0030	0x08FD0000  	2301
0x0034	0x08FD0000  	2301
0x0038	0x08FD0000  	2301
0x003C	0x08FD0000  	2301
0x0040	0x08FD0000  	2301
0x0044	0x08FD0000  	2301
0x0048	0x08FD0000  	2301
0x004C	0x08FD0000  	2301
0x0050	0x08FD0000  	2301
0x0054	0x08FD0000  	2301
0x0058	0x08FD0000  	2301
0x005C	0x08FD0000  	2301
0x0060	0x08FD0000  	2301
0x0064	0x08FD0000  	2301
0x0068	0x08FD0000  	2301
0x006C	0x08FD0000  	2301
0x0070	0x08FD0000  	2301
0x0074	0x08FD0000  	2301
0x0078	0x08FD0000  	2301
0x007C	0x08FD0000  	2301
0x0080	0x08FD0000  	2301
0x0084	0x08FD0000  	2301
0x0088	0x08FD0000  	2301
0x008C	0x08FD0000  	2301
0x0090	0x08FD0000  	2301
0x0094	0x08FD0000  	2301
0x0098	0x08FD0000  	2301
0x009C	0x08FD0000  	2301
0x00A0	0x08FD0000  	2301
0x00A4	0x08FD0000  	2301
0x00A8	0x08FD0000  	2301
0x00AC	0x08FD0000  	2301
0x00B0	0x08FD0000  	2301
0x00B4	0x08FD0000  	2301
0x00B8	0x08FD0000  	2301
0x00BC	0x08FD0000  	2301
0x00C0	0x08FD0000  	2301
0x00C4	0x08FD0000  	2301
0x00C8	0x08FD0000  	2301
0x00CC	0x08FD0000  	2301
0x00D0	0x08FD0000  	2301
0x00D4	0x08FD0000  	2301
0x00D8	0x08FD0000  	2301
0x00DC	0x08FD0000  	2301
0x00E0	0x08FD0000  	2301
0x00E4	0x08FD0000  	2301
0x00E8	0x08FD0000  	2301
0x00EC	0x08FD0000  	2301
0x00F0	0x08FD0000  	2301
0x00F4	0x08FD0000  	2301
0x00F8	0x08FD0000  	2301
0x00FC	0x08FD0000  	2301
0x0100	0x08FD0000  	2301
0x0104	0x08FD0000  	2301
0x0108	0x08FD0000  	2301
0x010C	0x08FD0000  	2301
0x0110	0x08FD0000  	2301
0x0114	0x08FD0000  	2301
0x0118	0x08FD0000  	2301
0x011C	0x08FD0000  	2301
0x0120	0x08FD0000  	2301
0x0124	0x08FD0000  	2301
0x0128	0x08FD0000  	2301
0x012C	0x08FD0000  	2301
0x0130	0x08FD0000  	2301
0x0134	0x08FD0000  	2301
0x0138	0x08FD0000  	2301
0x013C	0x08FD0000  	2301
0x0140	0x08FD0000  	2301
0x0144	0x08FD0000  	2301
0x0148	0x08FD0000  	2301
0x014C	0x08FD0000  	2301
0x0150	0x08FD0000  	2301
0x0154	0x08FD0000  	2301
0x0158	0x08FD0000  	2301
0x015C	0x08FD0000  	2301
0x0160	0x08FD0000  	2301
0x0164	0x08FD0000  	2301
0x0168	0x08FD0000  	2301
0x016C	0x08FD0000  	2301
0x0170	0x08FD0000  	2301
0x0174	0x08FD0000  	2301
0x0178	0x08FD0000  	2301
0x017C	0x08FD0000  	2301
0x0180	0x08FD0000  	2301
0x0184	0x08FD0000  	2301
; end of ____SysVT
_main:
;req3.c, 5 :: 		void main(){
0x0958	0xF000F8FE  BL	2904
0x095C	0xF7FFFFD2  BL	2308
0x0960	0xF000FBC2  BL	4328
0x0964	0xF7FFFFE4  BL	2352
0x0968	0xF000FB7E  BL	4200
;req3.c, 10 :: 		period = PWM_TIM4_Init(4000);
0x096C	0xF64070A0  MOVW	R0, #4000
0x0970	0xF7FFFFB6  BL	_PWM_TIM4_Init+0
0x0974	0x4972    LDR	R1, [PC, #456]
0x0976	0x8008    STRH	R0, [R1, #0]
;req3.c, 12 :: 		while(1){
L_main0:
;req3.c, 14 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x0978	0x2100    MOVS	R1, #0
0x097A	0xB209    SXTH	R1, R1
0x097C	0x4871    LDR	R0, [PC, #452]
0x097E	0x8001    STRH	R1, [R0, #0]
L_main2:
0x0980	0x486F    LDR	R0, [PC, #444]
0x0982	0x8801    LDRH	R1, [R0, #0]
0x0984	0x486F    LDR	R0, [PC, #444]
0x0986	0xF9B00000  LDRSH	R0, [R0, #0]
0x098A	0x4288    CMP	R0, R1
0x098C	0xD210    BCS	L_main3
;req3.c, 16 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x098E	0x486D    LDR	R0, [PC, #436]
0x0990	0xF9B00000  LDRSH	R0, [R0, #0]
0x0994	0x2200    MOVS	R2, #0
0x0996	0x2100    MOVS	R1, #0
0x0998	0xF7FFFF84  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 17 :: 		PWM_TIM4_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM4_CH1_PD12);
0x099C	0x496A    LDR	R1, [PC, #424]
0x099E	0x2000    MOVS	R0, #0
0x09A0	0xF7FFFF90  BL	_PWM_TIM4_Start+0
;req3.c, 14 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x09A4	0x4967    LDR	R1, [PC, #412]
0x09A6	0xF9B10000  LDRSH	R0, [R1, #0]
0x09AA	0x1C40    ADDS	R0, R0, #1
0x09AC	0x8008    STRH	R0, [R1, #0]
;req3.c, 18 :: 		}
0x09AE	0xE7E7    B	L_main2
L_main3:
;req3.c, 20 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x09B0	0x2100    MOVS	R1, #0
0x09B2	0xB209    SXTH	R1, R1
0x09B4	0x4863    LDR	R0, [PC, #396]
0x09B6	0x8001    STRH	R1, [R0, #0]
L_main5:
0x09B8	0x4861    LDR	R0, [PC, #388]
0x09BA	0x8801    LDRH	R1, [R0, #0]
0x09BC	0x4861    LDR	R0, [PC, #388]
0x09BE	0xF9B00000  LDRSH	R0, [R0, #0]
0x09C2	0x4288    CMP	R0, R1
0x09C4	0xD210    BCS	L_main6
;req3.c, 22 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x09C6	0x485F    LDR	R0, [PC, #380]
0x09C8	0xF9B00000  LDRSH	R0, [R0, #0]
0x09CC	0x2201    MOVS	R2, #1
0x09CE	0x2100    MOVS	R1, #0
0x09D0	0xF7FFFF68  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 23 :: 		PWM_TIM4_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM4_CH2_PD13);
0x09D4	0x495D    LDR	R1, [PC, #372]
0x09D6	0x2001    MOVS	R0, #1
0x09D8	0xF7FFFF74  BL	_PWM_TIM4_Start+0
;req3.c, 20 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x09DC	0x4959    LDR	R1, [PC, #356]
0x09DE	0xF9B10000  LDRSH	R0, [R1, #0]
0x09E2	0x1C40    ADDS	R0, R0, #1
0x09E4	0x8008    STRH	R0, [R1, #0]
;req3.c, 24 :: 		}
0x09E6	0xE7E7    B	L_main5
L_main6:
;req3.c, 26 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x09E8	0x2100    MOVS	R1, #0
0x09EA	0xB209    SXTH	R1, R1
0x09EC	0x4855    LDR	R0, [PC, #340]
0x09EE	0x8001    STRH	R1, [R0, #0]
L_main8:
0x09F0	0x4853    LDR	R0, [PC, #332]
0x09F2	0x8801    LDRH	R1, [R0, #0]
0x09F4	0x4853    LDR	R0, [PC, #332]
0x09F6	0xF9B00000  LDRSH	R0, [R0, #0]
0x09FA	0x4288    CMP	R0, R1
0x09FC	0xD210    BCS	L_main9
;req3.c, 28 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL3);
0x09FE	0x4851    LDR	R0, [PC, #324]
0x0A00	0xF9B00000  LDRSH	R0, [R0, #0]
0x0A04	0x2202    MOVS	R2, #2
0x0A06	0x2100    MOVS	R1, #0
0x0A08	0xF7FFFF4C  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 29 :: 		PWM_TIM4_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM4_CH3_PD14);
0x0A0C	0x4950    LDR	R1, [PC, #320]
0x0A0E	0x2002    MOVS	R0, #2
0x0A10	0xF7FFFF58  BL	_PWM_TIM4_Start+0
;req3.c, 26 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x0A14	0x494B    LDR	R1, [PC, #300]
0x0A16	0xF9B10000  LDRSH	R0, [R1, #0]
0x0A1A	0x1C40    ADDS	R0, R0, #1
0x0A1C	0x8008    STRH	R0, [R1, #0]
;req3.c, 30 :: 		}
0x0A1E	0xE7E7    B	L_main8
L_main9:
;req3.c, 33 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x0A20	0x2100    MOVS	R1, #0
0x0A22	0xB209    SXTH	R1, R1
0x0A24	0x4847    LDR	R0, [PC, #284]
0x0A26	0x8001    STRH	R1, [R0, #0]
L_main11:
0x0A28	0x4845    LDR	R0, [PC, #276]
0x0A2A	0x8801    LDRH	R1, [R0, #0]
0x0A2C	0x4845    LDR	R0, [PC, #276]
0x0A2E	0xF9B00000  LDRSH	R0, [R0, #0]
0x0A32	0x4288    CMP	R0, R1
0x0A34	0xD210    BCS	L_main12
;req3.c, 35 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0A36	0x4843    LDR	R0, [PC, #268]
0x0A38	0xF9B00000  LDRSH	R0, [R0, #0]
0x0A3C	0x2203    MOVS	R2, #3
0x0A3E	0x2100    MOVS	R1, #0
0x0A40	0xF7FFFF30  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 36 :: 		PWM_TIM4_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM4_CH4_PD15);
0x0A44	0x4943    LDR	R1, [PC, #268]
0x0A46	0x2003    MOVS	R0, #3
0x0A48	0xF7FFFF3C  BL	_PWM_TIM4_Start+0
;req3.c, 33 :: 		for( dutyCycle =0; dutyCycle<period ;dutyCycle++)
0x0A4C	0x493D    LDR	R1, [PC, #244]
0x0A4E	0xF9B10000  LDRSH	R0, [R1, #0]
0x0A52	0x1C40    ADDS	R0, R0, #1
0x0A54	0x8008    STRH	R0, [R1, #0]
;req3.c, 37 :: 		}
0x0A56	0xE7E7    B	L_main11
L_main12:
;req3.c, 39 :: 		Delay_us(50);
0x0A58	0xF2401709  MOVW	R7, #265
0x0A5C	0xF2C00700  MOVT	R7, #0
L_main14:
0x0A60	0x1E7F    SUBS	R7, R7, #1
0x0A62	0xD1FD    BNE	L_main14
0x0A64	0xBF00    NOP
0x0A66	0xBF00    NOP
0x0A68	0xBF00    NOP
0x0A6A	0xBF00    NOP
;req3.c, 41 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0A6C	0x4834    LDR	R0, [PC, #208]
0x0A6E	0x8801    LDRH	R1, [R0, #0]
0x0A70	0x4834    LDR	R0, [PC, #208]
0x0A72	0x8001    STRH	R1, [R0, #0]
L_main16:
0x0A74	0x4833    LDR	R0, [PC, #204]
0x0A76	0xF9B00000  LDRSH	R0, [R0, #0]
0x0A7A	0x2800    CMP	R0, #0
0x0A7C	0xDD10    BLE	L_main17
;req3.c, 43 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0A7E	0x4831    LDR	R0, [PC, #196]
0x0A80	0xF9B00000  LDRSH	R0, [R0, #0]
0x0A84	0x2200    MOVS	R2, #0
0x0A86	0x2100    MOVS	R1, #0
0x0A88	0xF7FFFF0C  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 44 :: 		PWM_TIM4_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM4_CH1_PD12);
0x0A8C	0x492E    LDR	R1, [PC, #184]
0x0A8E	0x2000    MOVS	R0, #0
0x0A90	0xF7FFFF18  BL	_PWM_TIM4_Start+0
;req3.c, 41 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0A94	0x492B    LDR	R1, [PC, #172]
0x0A96	0xF9B10000  LDRSH	R0, [R1, #0]
0x0A9A	0x1E40    SUBS	R0, R0, #1
0x0A9C	0x8008    STRH	R0, [R1, #0]
;req3.c, 45 :: 		}
0x0A9E	0xE7E9    B	L_main16
L_main17:
;req3.c, 46 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0AA0	0x4827    LDR	R0, [PC, #156]
0x0AA2	0x8801    LDRH	R1, [R0, #0]
0x0AA4	0x4827    LDR	R0, [PC, #156]
0x0AA6	0x8001    STRH	R1, [R0, #0]
L_main19:
0x0AA8	0x4826    LDR	R0, [PC, #152]
0x0AAA	0xF9B00000  LDRSH	R0, [R0, #0]
0x0AAE	0x2800    CMP	R0, #0
0x0AB0	0xDD10    BLE	L_main20
;req3.c, 48 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x0AB2	0x4824    LDR	R0, [PC, #144]
0x0AB4	0xF9B00000  LDRSH	R0, [R0, #0]
0x0AB8	0x2201    MOVS	R2, #1
0x0ABA	0x2100    MOVS	R1, #0
0x0ABC	0xF7FFFEF2  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 49 :: 		PWM_TIM4_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM4_CH2_PD13);
0x0AC0	0x4922    LDR	R1, [PC, #136]
0x0AC2	0x2001    MOVS	R0, #1
0x0AC4	0xF7FFFEFE  BL	_PWM_TIM4_Start+0
;req3.c, 46 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0AC8	0x491E    LDR	R1, [PC, #120]
0x0ACA	0xF9B10000  LDRSH	R0, [R1, #0]
0x0ACE	0x1E40    SUBS	R0, R0, #1
0x0AD0	0x8008    STRH	R0, [R1, #0]
;req3.c, 50 :: 		}
0x0AD2	0xE7E9    B	L_main19
L_main20:
;req3.c, 51 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0AD4	0x481A    LDR	R0, [PC, #104]
0x0AD6	0x8801    LDRH	R1, [R0, #0]
0x0AD8	0x481A    LDR	R0, [PC, #104]
0x0ADA	0x8001    STRH	R1, [R0, #0]
L_main22:
0x0ADC	0x4819    LDR	R0, [PC, #100]
0x0ADE	0xF9B00000  LDRSH	R0, [R0, #0]
0x0AE2	0x2800    CMP	R0, #0
0x0AE4	0xDD10    BLE	L_main23
;req3.c, 53 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0AE6	0x4817    LDR	R0, [PC, #92]
0x0AE8	0xF9B00000  LDRSH	R0, [R0, #0]
0x0AEC	0x2202    MOVS	R2, #2
0x0AEE	0x2100    MOVS	R1, #0
0x0AF0	0xF7FFFED8  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 54 :: 		PWM_TIM4_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM4_CH3_PD14);
0x0AF4	0x4916    LDR	R1, [PC, #88]
0x0AF6	0x2002    MOVS	R0, #2
0x0AF8	0xF7FFFEE4  BL	_PWM_TIM4_Start+0
;req3.c, 51 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0AFC	0x4911    LDR	R1, [PC, #68]
0x0AFE	0xF9B10000  LDRSH	R0, [R1, #0]
0x0B02	0x1E40    SUBS	R0, R0, #1
0x0B04	0x8008    STRH	R0, [R1, #0]
;req3.c, 55 :: 		}
0x0B06	0xE7E9    B	L_main22
L_main23:
;req3.c, 56 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0B08	0x480D    LDR	R0, [PC, #52]
0x0B0A	0x8801    LDRH	R1, [R0, #0]
0x0B0C	0x480D    LDR	R0, [PC, #52]
0x0B0E	0x8001    STRH	R1, [R0, #0]
L_main25:
0x0B10	0x480C    LDR	R0, [PC, #48]
0x0B12	0xF9B00000  LDRSH	R0, [R0, #0]
0x0B16	0x2800    CMP	R0, #0
0x0B18	0xDD10    BLE	L_main26
;req3.c, 58 :: 		PWM_TIM4_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0B1A	0x480A    LDR	R0, [PC, #40]
0x0B1C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0B20	0x2203    MOVS	R2, #3
0x0B22	0x2100    MOVS	R1, #0
0x0B24	0xF7FFFEBE  BL	_PWM_TIM4_Set_Duty+0
;req3.c, 59 :: 		PWM_TIM4_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM4_CH4_PD15);
0x0B28	0x490A    LDR	R1, [PC, #40]
0x0B2A	0x2003    MOVS	R0, #3
0x0B2C	0xF7FFFECA  BL	_PWM_TIM4_Start+0
;req3.c, 56 :: 		for( dutyCycle =period; dutyCycle>0 ;dutyCycle--)
0x0B30	0x4904    LDR	R1, [PC, #16]
0x0B32	0xF9B10000  LDRSH	R0, [R1, #0]
0x0B36	0x1E40    SUBS	R0, R0, #1
0x0B38	0x8008    STRH	R0, [R1, #0]
;req3.c, 60 :: 		}
0x0B3A	0xE7E9    B	L_main25
L_main26:
;req3.c, 61 :: 		}
0x0B3C	0xE71C    B	L_main0
;req3.c, 62 :: 		}
L_end_main:
L__main_end_loop:
0x0B3E	0xE7FE    B	L__main_end_loop
0x0B40	0x00002000  	_period+0
0x0B44	0x00022000  	_dutyCycle+0
0x0B48	0x0F900000  	__GPIO_MODULE_TIM4_CH1_PD12+0
0x0B4C	0x0FFC0000  	__GPIO_MODULE_TIM4_CH2_PD13+0
0x0B50	0x0EB80000  	__GPIO_MODULE_TIM4_CH3_PD14+0
0x0B54	0x0F240000  	__GPIO_MODULE_TIM4_CH4_PD15+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0890	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x0892	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x0896	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x089A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x089E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x08A0	0xB001    ADD	SP, SP, #4
0x08A2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0808	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x080A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x080E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x0812	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x0816	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0818	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x081C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x081E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0820	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x0822	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x0826	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x082A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x082C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0830	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x0832	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x0834	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0838	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x083C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x083E	0xB001    ADD	SP, SP, #4
0x0840	0x4770    BX	LR
; end of ___FillZeros
_PWM_TIM4_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 254 :: 		
; freq_hz start address is: 0 (R0)
0x08E0	0xB081    SUB	SP, SP, #4
0x08E2	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 255 :: 		
0x08E6	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x08E8	0x4803    LDR	R0, [PC, #12]
0x08EA	0xF7FFFECF  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 256 :: 		
L_end_PWM_TIM4_Init:
0x08EE	0xF8DDE000  LDR	LR, [SP, #0]
0x08F2	0xB001    ADD	SP, SP, #4
0x08F4	0x4770    BX	LR
0x08F6	0xBF00    NOP
0x08F8	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x068C	0xB081    SUB	SP, SP, #4
0x068E	0xF8CDE000  STR	LR, [SP, #0]
0x0692	0x460C    MOV	R4, R1
0x0694	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x0696	0xF06F02FF  MVN	R2, #255
0x069A	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x069E	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x06A0	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x06A2	0x2301    MOVS	R3, #1
0x06A4	0xB25B    SXTB	R3, R3
0x06A6	0x4A41    LDR	R2, [PC, #260]
0x06A8	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x06AA	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x06AC	0x2301    MOVS	R3, #1
0x06AE	0xB25B    SXTB	R3, R3
0x06B0	0x4A3F    LDR	R2, [PC, #252]
0x06B2	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x06B4	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x06B6	0x2301    MOVS	R3, #1
0x06B8	0xB25B    SXTB	R3, R3
0x06BA	0x4A3E    LDR	R2, [PC, #248]
0x06BC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x06BE	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x06C0	0x2301    MOVS	R3, #1
0x06C2	0xB25B    SXTB	R3, R3
0x06C4	0x4A3C    LDR	R2, [PC, #240]
0x06C6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x06C8	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x06CA	0x2301    MOVS	R3, #1
0x06CC	0xB25B    SXTB	R3, R3
0x06CE	0x4A3B    LDR	R2, [PC, #236]
0x06D0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x06D2	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x06D4	0x2301    MOVS	R3, #1
0x06D6	0xB25B    SXTB	R3, R3
0x06D8	0x4A39    LDR	R2, [PC, #228]
0x06DA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x06DC	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x06DE	0x2301    MOVS	R3, #1
0x06E0	0xB25B    SXTB	R3, R3
0x06E2	0x4A38    LDR	R2, [PC, #224]
0x06E4	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x06E6	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x06E8	0x2301    MOVS	R3, #1
0x06EA	0xB25B    SXTB	R3, R3
0x06EC	0x4A36    LDR	R2, [PC, #216]
0x06EE	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x06F0	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x06F2	0x2301    MOVS	R3, #1
0x06F4	0xB25B    SXTB	R3, R3
0x06F6	0x4A35    LDR	R2, [PC, #212]
0x06F8	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x06FA	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x06FC	0x2301    MOVS	R3, #1
0x06FE	0xB25B    SXTB	R3, R3
0x0700	0x4A33    LDR	R2, [PC, #204]
0x0702	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x0704	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x0706	0x2301    MOVS	R3, #1
0x0708	0xB25B    SXTB	R3, R3
0x070A	0x4A32    LDR	R2, [PC, #200]
0x070C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x070E	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x0710	0x2301    MOVS	R3, #1
0x0712	0xB25B    SXTB	R3, R3
0x0714	0x4A30    LDR	R2, [PC, #192]
0x0716	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x0718	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x071A	0x4A30    LDR	R2, [PC, #192]
0x071C	0x4290    CMP	R0, R2
0x071E	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x0720	0xF1B04F80  CMP	R0, #1073741824
0x0724	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x0726	0x4A2E    LDR	R2, [PC, #184]
0x0728	0x4290    CMP	R0, R2
0x072A	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x072C	0x4A2D    LDR	R2, [PC, #180]
0x072E	0x4290    CMP	R0, R2
0x0730	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x0732	0x4A2D    LDR	R2, [PC, #180]
0x0734	0x4290    CMP	R0, R2
0x0736	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x0738	0x4A2C    LDR	R2, [PC, #176]
0x073A	0x4290    CMP	R0, R2
0x073C	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x073E	0x4A2C    LDR	R2, [PC, #176]
0x0740	0x4290    CMP	R0, R2
0x0742	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x0744	0x4A2B    LDR	R2, [PC, #172]
0x0746	0x4290    CMP	R0, R2
0x0748	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x074A	0x4A2B    LDR	R2, [PC, #172]
0x074C	0x4290    CMP	R0, R2
0x074E	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x0750	0x4A2A    LDR	R2, [PC, #168]
0x0752	0x4290    CMP	R0, R2
0x0754	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x0756	0x4A2A    LDR	R2, [PC, #168]
0x0758	0x4290    CMP	R0, R2
0x075A	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x075C	0x4A29    LDR	R2, [PC, #164]
0x075E	0x4290    CMP	R0, R2
0x0760	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x0762	0xF7FFFEFD  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x0766	0x680B    LDR	R3, [R1, #0]
0x0768	0xF06F0210  MVN	R2, #16
0x076C	0xEA030202  AND	R2, R3, R2, LSL #0
0x0770	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x0772	0xF24032E8  MOVW	R2, #1000
0x0776	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x0778	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x077C	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x077E	0xF64F72FF  MOVW	R2, #65535
0x0782	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x0786	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x0788	0xF2010328  ADDW	R3, R1, #40
0x078C	0xB292    UXTH	R2, R2
0x078E	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x0790	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x0792	0xFBB0F2F2  UDIV	R2, R0, R2
0x0796	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x0798	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x079C	0xB292    UXTH	R2, R2
0x079E	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x07A0	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x07A2	0xF8DDE000  LDR	LR, [SP, #0]
0x07A6	0xB001    ADD	SP, SP, #4
0x07A8	0x4770    BX	LR
0x07AA	0xBF00    NOP
0x07AC	0x08804247  	RCC_APB2ENR+0
0x07B0	0x08004247  	RCC_APB1ENR+0
0x07B4	0x08044247  	RCC_APB1ENR+0
0x07B8	0x08084247  	RCC_APB1ENR+0
0x07BC	0x080C4247  	RCC_APB1ENR+0
0x07C0	0x08844247  	RCC_APB2ENR+0
0x07C4	0x08C04247  	RCC_APB2ENR+0
0x07C8	0x08C44247  	RCC_APB2ENR+0
0x07CC	0x08C84247  	RCC_APB2ENR+0
0x07D0	0x08184247  	RCC_APB1ENR+0
0x07D4	0x081C4247  	RCC_APB1ENR+0
0x07D8	0x08204247  	RCC_APB1ENR+0
0x07DC	0x00004001  	#1073807360
0x07E0	0x04004000  	#1073742848
0x07E4	0x08004000  	#1073743872
0x07E8	0x0C004000  	#1073744896
0x07EC	0x04004001  	#1073808384
0x07F0	0x40004001  	#1073823744
0x07F4	0x44004001  	#1073824768
0x07F8	0x48004001  	#1073825792
0x07FC	0x18004000  	#1073747968
0x0800	0x1C004000  	#1073748992
0x0804	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0560	0x4801    LDR	R0, [PC, #4]
0x0562	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0564	0x4770    BX	LR
0x0566	0xBF00    NOP
0x0568	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM4_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 258 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x08A4	0xB081    SUB	SP, SP, #4
0x08A6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 259 :: 		
0x08AA	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x08AC	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x08AE	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x08B0	0x4803    LDR	R0, [PC, #12]
0x08B2	0xF7FFFE7F  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 260 :: 		
L_end_PWM_TIM4_Set_Duty:
0x08B6	0xF8DDE000  LDR	LR, [SP, #0]
0x08BA	0xB001    ADD	SP, SP, #4
0x08BC	0x4770    BX	LR
0x08BE	0xBF00    NOP
0x08C0	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x05B4	0xB081    SUB	SP, SP, #4
0x05B6	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x05B8	0xF2000420  ADDW	R4, R0, #32
0x05BC	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x05BE	0x2D01    CMP	R5, #1
0x05C0	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x05C2	0x009C    LSLS	R4, R3, #2
0x05C4	0xB224    SXTH	R4, R4
0x05C6	0x1C65    ADDS	R5, R4, #1
0x05C8	0xB22D    SXTH	R5, R5
0x05CA	0xF04F0401  MOV	R4, #1
0x05CE	0x40AC    LSLS	R4, R5
0x05D0	0x4322    ORRS	R2, R4
0x05D2	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x05D4	0x009C    LSLS	R4, R3, #2
0x05D6	0xB224    SXTH	R4, R4
0x05D8	0x1C65    ADDS	R5, R4, #1
0x05DA	0xB22D    SXTH	R5, R5
0x05DC	0xF04F0401  MOV	R4, #1
0x05E0	0x40AC    LSLS	R4, R5
0x05E2	0x43E4    MVN	R4, R4
0x05E4	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x05E6	0xF2000420  ADDW	R4, R0, #32
0x05EA	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x05EC	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x05F0	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x05F2	0x192C    ADDS	R4, R5, R4
0x05F4	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x05F6	0xB001    ADD	SP, SP, #4
0x05F8	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_PWM_TIM4_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 262 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x08C4	0xB081    SUB	SP, SP, #4
0x08C6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 263 :: 		
0x08CA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x08CC	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x08CE	0x4803    LDR	R0, [PC, #12]
0x08D0	0xF7FFFE94  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 264 :: 		
L_end_PWM_TIM4_Start:
0x08D4	0xF8DDE000  LDR	LR, [SP, #0]
0x08D8	0xB001    ADD	SP, SP, #4
0x08DA	0x4770    BX	LR
0x08DC	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x05FC	0xB083    SUB	SP, SP, #12
0x05FE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x0602	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x0606	0x9002    STR	R0, [SP, #8]
0x0608	0x4610    MOV	R0, R2
0x060A	0xF7FFFFAF  BL	_GPIO_Alternate_Function_Enable+0
0x060E	0x9802    LDR	R0, [SP, #8]
0x0610	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x0614	0xF2000320  ADDW	R3, R0, #32
0x0618	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x061A	0x008C    LSLS	R4, R1, #2
0x061C	0xB224    SXTH	R4, R4
0x061E	0xF04F0301  MOV	R3, #1
0x0622	0x40A3    LSLS	R3, R4
0x0624	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x0626	0xF2000320  ADDW	R3, R0, #32
0x062A	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x062C	0xF2000444  ADDW	R4, R0, #68
0x0630	0x6823    LDR	R3, [R4, #0]
0x0632	0xF4434300  ORR	R3, R3, #32768
0x0636	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x0638	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x063C	0x2901    CMP	R1, #1
0x063E	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x0640	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x0642	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0644	0x084B    LSRS	R3, R1, #1
0x0646	0xB2DB    UXTB	R3, R3
0x0648	0x005B    LSLS	R3, R3, #1
0x064A	0xB21B    SXTH	R3, R3
0x064C	0x428B    CMP	R3, R1
0x064E	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x0650	0x6814    LDR	R4, [R2, #0]
0x0652	0xF46F53D8  MVN	R3, #6912
0x0656	0xEA040303  AND	R3, R4, R3, LSL #0
0x065A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x065C	0x6813    LDR	R3, [R2, #0]
0x065E	0xF44343C0  ORR	R3, R3, #24576
0x0662	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x0664	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0666	0x6814    LDR	R4, [R2, #0]
0x0668	0xF06F031B  MVN	R3, #27
0x066C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0670	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x0672	0x6813    LDR	R3, [R2, #0]
0x0674	0xF0430360  ORR	R3, R3, #96
0x0678	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x067A	0x6803    LDR	R3, [R0, #0]
0x067C	0xF0430301  ORR	R3, R3, #1
0x0680	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0682	0xF8DDE000  LDR	LR, [SP, #0]
0x0686	0xB003    ADD	SP, SP, #12
0x0688	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x056C	0xB083    SUB	SP, SP, #12
0x056E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0572	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0574	0x00A1    LSLS	R1, R4, #2
0x0576	0x1841    ADDS	R1, R0, R1
0x0578	0x6809    LDR	R1, [R1, #0]
0x057A	0xF1B13FFF  CMP	R1, #-1
0x057E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0580	0xF2000134  ADDW	R1, R0, #52
0x0584	0x00A3    LSLS	R3, R4, #2
0x0586	0x18C9    ADDS	R1, R1, R3
0x0588	0x6809    LDR	R1, [R1, #0]
0x058A	0x460A    MOV	R2, R1
0x058C	0x18C1    ADDS	R1, R0, R3
0x058E	0x6809    LDR	R1, [R1, #0]
0x0590	0x9001    STR	R0, [SP, #4]
0x0592	0xF8AD4008  STRH	R4, [SP, #8]
0x0596	0x4608    MOV	R0, R1
0x0598	0x4611    MOV	R1, R2
0x059A	0xF7FFFF65  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x059E	0xF8BD4008  LDRH	R4, [SP, #8]
0x05A2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x05A4	0x1C64    ADDS	R4, R4, #1
0x05A6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x05A8	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05AA	0xF8DDE000  LDR	LR, [SP, #0]
0x05AE	0xB003    ADD	SP, SP, #12
0x05B0	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0468	0xB083    SUB	SP, SP, #12
0x046A	0xF8CDE000  STR	LR, [SP, #0]
0x046E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0470	0xF00403FF  AND	R3, R4, #255
0x0474	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0476	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0478	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x047C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x047E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0480	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0484	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x0486	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0488	0x4A2C    LDR	R2, [PC, #176]
0x048A	0x9202    STR	R2, [SP, #8]
0x048C	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x048E	0x4A2C    LDR	R2, [PC, #176]
0x0490	0x9202    STR	R2, [SP, #8]
0x0492	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0494	0x4A2B    LDR	R2, [PC, #172]
0x0496	0x9202    STR	R2, [SP, #8]
0x0498	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x049A	0x4A2B    LDR	R2, [PC, #172]
0x049C	0x9202    STR	R2, [SP, #8]
0x049E	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x04A0	0x4A2A    LDR	R2, [PC, #168]
0x04A2	0x9202    STR	R2, [SP, #8]
0x04A4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x04A6	0x4A2A    LDR	R2, [PC, #168]
0x04A8	0x9202    STR	R2, [SP, #8]
0x04AA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x04AC	0x4A29    LDR	R2, [PC, #164]
0x04AE	0x9202    STR	R2, [SP, #8]
0x04B0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x04B2	0x4A29    LDR	R2, [PC, #164]
0x04B4	0x9202    STR	R2, [SP, #8]
0x04B6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x04B8	0x4A28    LDR	R2, [PC, #160]
0x04BA	0x9202    STR	R2, [SP, #8]
0x04BC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x04BE	0x2800    CMP	R0, #0
0x04C0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x04C2	0x2801    CMP	R0, #1
0x04C4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x04C6	0x2802    CMP	R0, #2
0x04C8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x04CA	0x2803    CMP	R0, #3
0x04CC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x04CE	0x2804    CMP	R0, #4
0x04D0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x04D2	0x2805    CMP	R0, #5
0x04D4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x04D6	0x2806    CMP	R0, #6
0x04D8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x04DA	0x2807    CMP	R0, #7
0x04DC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x04DE	0x2808    CMP	R0, #8
0x04E0	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x04E2	0x2201    MOVS	R2, #1
0x04E4	0xFA02F20C  LSL	R2, R2, R12
0x04E8	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x04EC	0x9802    LDR	R0, [SP, #8]
0x04EE	0x460A    MOV	R2, R1
0x04F0	0xF8BD1004  LDRH	R1, [SP, #4]
0x04F4	0xF7FFFE9C  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x04F8	0x9A02    LDR	R2, [SP, #8]
0x04FA	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x04FE	0xF1BC0F07  CMP	R12, #7
0x0502	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0504	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0506	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0508	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x050C	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x050E	0x9101    STR	R1, [SP, #4]
0x0510	0x4601    MOV	R1, R0
0x0512	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0514	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0516	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0518	0x0083    LSLS	R3, R0, #2
0x051A	0xF04F020F  MOV	R2, #15
0x051E	0x409A    LSLS	R2, R3
0x0520	0x43D3    MVN	R3, R2
0x0522	0x680A    LDR	R2, [R1, #0]
0x0524	0x401A    ANDS	R2, R3
0x0526	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0528	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x052A	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x052E	0x680A    LDR	R2, [R1, #0]
0x0530	0x431A    ORRS	R2, R3
0x0532	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0534	0xF8DDE000  LDR	LR, [SP, #0]
0x0538	0xB003    ADD	SP, SP, #12
0x053A	0x4770    BX	LR
0x053C	0x00004002  	#1073872896
0x0540	0x04004002  	#1073873920
0x0544	0x08004002  	#1073874944
0x0548	0x0C004002  	#1073875968
0x054C	0x10004002  	#1073876992
0x0550	0x14004002  	#1073878016
0x0554	0x18004002  	#1073879040
0x0558	0x1C004002  	#1073880064
0x055C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0x4B73    LDR	R3, [PC, #460]
0x0292	0x429D    CMP	R5, R3
0x0294	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0296	0x4B71    LDR	R3, [PC, #452]
0x0298	0x429E    CMP	R6, R3
0x029A	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029C	0xF04F3355  MOV	R3, #1431655765
0x02A0	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A2	0x1D3C    ADDS	R4, R7, #4
0x02A4	0x2300    MOVS	R3, #0
0x02A6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02A8	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AC	0xF04F33FF  MOV	R3, #-1
0x02B0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B2	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B4	0x2E42    CMP	R6, #66
0x02B6	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02B8	0x2300    MOVS	R3, #0
0x02BA	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BC	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02BE	0xF0060301  AND	R3, R6, #1
0x02C2	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C4	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C6	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02C8	0xF0060308  AND	R3, R6, #8
0x02CC	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02CE	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D0	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D2	0xF0060304  AND	R3, R6, #4
0x02D6	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02D8	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DA	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DC	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02DE	0x4B61    LDR	R3, [PC, #388]
0x02E0	0xEA060303  AND	R3, R6, R3, LSL #0
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066380  AND	R3, R6, #1024
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4067300  AND	R3, R6, #512
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
0x0460	0xFFFF0000  	#65535
0x0464	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x0B58	0xB082    SUB	SP, SP, #8
0x0B5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0B5E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0B60	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0B62	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0B64	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B66	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x0B68	0x2803    CMP	R0, #3
0x0B6A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x0B6E	0x4893    LDR	R0, [PC, #588]
0x0B70	0x4281    CMP	R1, R0
0x0B72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x0B74	0x4892    LDR	R0, [PC, #584]
0x0B76	0x6800    LDR	R0, [R0, #0]
0x0B78	0xF0400105  ORR	R1, R0, #5
0x0B7C	0x4890    LDR	R0, [PC, #576]
0x0B7E	0x6001    STR	R1, [R0, #0]
0x0B80	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B82	0x4890    LDR	R0, [PC, #576]
0x0B84	0x4281    CMP	R1, R0
0x0B86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x0B88	0x488D    LDR	R0, [PC, #564]
0x0B8A	0x6800    LDR	R0, [R0, #0]
0x0B8C	0xF0400104  ORR	R1, R0, #4
0x0B90	0x488B    LDR	R0, [PC, #556]
0x0B92	0x6001    STR	R1, [R0, #0]
0x0B94	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B96	0x488C    LDR	R0, [PC, #560]
0x0B98	0x4281    CMP	R1, R0
0x0B9A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x0B9C	0x4888    LDR	R0, [PC, #544]
0x0B9E	0x6800    LDR	R0, [R0, #0]
0x0BA0	0xF0400103  ORR	R1, R0, #3
0x0BA4	0x4886    LDR	R0, [PC, #536]
0x0BA6	0x6001    STR	R1, [R0, #0]
0x0BA8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BAA	0xF64E2060  MOVW	R0, #60000
0x0BAE	0x4281    CMP	R1, R0
0x0BB0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x0BB2	0x4883    LDR	R0, [PC, #524]
0x0BB4	0x6800    LDR	R0, [R0, #0]
0x0BB6	0xF0400102  ORR	R1, R0, #2
0x0BBA	0x4881    LDR	R0, [PC, #516]
0x0BBC	0x6001    STR	R1, [R0, #0]
0x0BBE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BC0	0xF2475030  MOVW	R0, #30000
0x0BC4	0x4281    CMP	R1, R0
0x0BC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x0BC8	0x487D    LDR	R0, [PC, #500]
0x0BCA	0x6800    LDR	R0, [R0, #0]
0x0BCC	0xF0400101  ORR	R1, R0, #1
0x0BD0	0x487B    LDR	R0, [PC, #492]
0x0BD2	0x6001    STR	R1, [R0, #0]
0x0BD4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x0BD6	0x487A    LDR	R0, [PC, #488]
0x0BD8	0x6801    LDR	R1, [R0, #0]
0x0BDA	0xF06F0007  MVN	R0, #7
0x0BDE	0x4001    ANDS	R1, R0
0x0BE0	0x4877    LDR	R0, [PC, #476]
0x0BE2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x0BE4	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0BE6	0x2802    CMP	R0, #2
0x0BE8	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x0BEC	0x4877    LDR	R0, [PC, #476]
0x0BEE	0x4281    CMP	R1, R0
0x0BF0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x0BF2	0x4873    LDR	R0, [PC, #460]
0x0BF4	0x6800    LDR	R0, [R0, #0]
0x0BF6	0xF0400106  ORR	R1, R0, #6
0x0BFA	0x4871    LDR	R0, [PC, #452]
0x0BFC	0x6001    STR	R1, [R0, #0]
0x0BFE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C00	0x4870    LDR	R0, [PC, #448]
0x0C02	0x4281    CMP	R1, R0
0x0C04	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x0C06	0x486E    LDR	R0, [PC, #440]
0x0C08	0x6800    LDR	R0, [R0, #0]
0x0C0A	0xF0400105  ORR	R1, R0, #5
0x0C0E	0x486C    LDR	R0, [PC, #432]
0x0C10	0x6001    STR	R1, [R0, #0]
0x0C12	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C14	0x486E    LDR	R0, [PC, #440]
0x0C16	0x4281    CMP	R1, R0
0x0C18	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x0C1A	0x4869    LDR	R0, [PC, #420]
0x0C1C	0x6800    LDR	R0, [R0, #0]
0x0C1E	0xF0400104  ORR	R1, R0, #4
0x0C22	0x4867    LDR	R0, [PC, #412]
0x0C24	0x6001    STR	R1, [R0, #0]
0x0C26	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C28	0x486A    LDR	R0, [PC, #424]
0x0C2A	0x4281    CMP	R1, R0
0x0C2C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x0C2E	0x4864    LDR	R0, [PC, #400]
0x0C30	0x6800    LDR	R0, [R0, #0]
0x0C32	0xF0400103  ORR	R1, R0, #3
0x0C36	0x4862    LDR	R0, [PC, #392]
0x0C38	0x6001    STR	R1, [R0, #0]
0x0C3A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C3C	0xF64B3080  MOVW	R0, #48000
0x0C40	0x4281    CMP	R1, R0
0x0C42	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x0C44	0x485E    LDR	R0, [PC, #376]
0x0C46	0x6800    LDR	R0, [R0, #0]
0x0C48	0xF0400102  ORR	R1, R0, #2
0x0C4C	0x485C    LDR	R0, [PC, #368]
0x0C4E	0x6001    STR	R1, [R0, #0]
0x0C50	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C52	0xF64550C0  MOVW	R0, #24000
0x0C56	0x4281    CMP	R1, R0
0x0C58	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x0C5A	0x4859    LDR	R0, [PC, #356]
0x0C5C	0x6800    LDR	R0, [R0, #0]
0x0C5E	0xF0400101  ORR	R1, R0, #1
0x0C62	0x4857    LDR	R0, [PC, #348]
0x0C64	0x6001    STR	R1, [R0, #0]
0x0C66	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x0C68	0x4855    LDR	R0, [PC, #340]
0x0C6A	0x6801    LDR	R1, [R0, #0]
0x0C6C	0xF06F0007  MVN	R0, #7
0x0C70	0x4001    ANDS	R1, R0
0x0C72	0x4853    LDR	R0, [PC, #332]
0x0C74	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x0C76	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0C78	0x2801    CMP	R0, #1
0x0C7A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x0C7E	0x4851    LDR	R0, [PC, #324]
0x0C80	0x4281    CMP	R1, R0
0x0C82	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x0C84	0x484E    LDR	R0, [PC, #312]
0x0C86	0x6800    LDR	R0, [R0, #0]
0x0C88	0xF0400107  ORR	R1, R0, #7
0x0C8C	0x484C    LDR	R0, [PC, #304]
0x0C8E	0x6001    STR	R1, [R0, #0]
0x0C90	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C92	0x4851    LDR	R0, [PC, #324]
0x0C94	0x4281    CMP	R1, R0
0x0C96	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x0C98	0x4849    LDR	R0, [PC, #292]
0x0C9A	0x6800    LDR	R0, [R0, #0]
0x0C9C	0xF0400106  ORR	R1, R0, #6
0x0CA0	0x4847    LDR	R0, [PC, #284]
0x0CA2	0x6001    STR	R1, [R0, #0]
0x0CA4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CA6	0x4848    LDR	R0, [PC, #288]
0x0CA8	0x4281    CMP	R1, R0
0x0CAA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x0CAC	0x4844    LDR	R0, [PC, #272]
0x0CAE	0x6800    LDR	R0, [R0, #0]
0x0CB0	0xF0400105  ORR	R1, R0, #5
0x0CB4	0x4842    LDR	R0, [PC, #264]
0x0CB6	0x6001    STR	R1, [R0, #0]
0x0CB8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CBA	0x4846    LDR	R0, [PC, #280]
0x0CBC	0x4281    CMP	R1, R0
0x0CBE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x0CC0	0x483F    LDR	R0, [PC, #252]
0x0CC2	0x6800    LDR	R0, [R0, #0]
0x0CC4	0xF0400104  ORR	R1, R0, #4
0x0CC8	0x483D    LDR	R0, [PC, #244]
0x0CCA	0x6001    STR	R1, [R0, #0]
0x0CCC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CCE	0xF24D20F0  MOVW	R0, #54000
0x0CD2	0x4281    CMP	R1, R0
0x0CD4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x0CD6	0x483A    LDR	R0, [PC, #232]
0x0CD8	0x6800    LDR	R0, [R0, #0]
0x0CDA	0xF0400103  ORR	R1, R0, #3
0x0CDE	0x4838    LDR	R0, [PC, #224]
0x0CE0	0x6001    STR	R1, [R0, #0]
0x0CE2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CE4	0xF64840A0  MOVW	R0, #36000
0x0CE8	0x4281    CMP	R1, R0
0x0CEA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x0CEC	0x4834    LDR	R0, [PC, #208]
0x0CEE	0x6800    LDR	R0, [R0, #0]
0x0CF0	0xF0400102  ORR	R1, R0, #2
0x0CF4	0x4832    LDR	R0, [PC, #200]
0x0CF6	0x6001    STR	R1, [R0, #0]
0x0CF8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CFA	0xF2446050  MOVW	R0, #18000
0x0CFE	0x4281    CMP	R1, R0
0x0D00	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x0D02	0x482F    LDR	R0, [PC, #188]
0x0D04	0x6800    LDR	R0, [R0, #0]
0x0D06	0xF0400101  ORR	R1, R0, #1
0x0D0A	0x482D    LDR	R0, [PC, #180]
0x0D0C	0x6001    STR	R1, [R0, #0]
0x0D0E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x0D10	0x482B    LDR	R0, [PC, #172]
0x0D12	0x6801    LDR	R1, [R0, #0]
0x0D14	0xF06F0007  MVN	R0, #7
0x0D18	0x4001    ANDS	R1, R0
0x0D1A	0x4829    LDR	R0, [PC, #164]
0x0D1C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x0D1E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0D20	0x2800    CMP	R0, #0
0x0D22	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x0D26	0x482D    LDR	R0, [PC, #180]
0x0D28	0x4281    CMP	R1, R0
0x0D2A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x0D2C	0x4824    LDR	R0, [PC, #144]
0x0D2E	0x6800    LDR	R0, [R0, #0]
0x0D30	0xF0400107  ORR	R1, R0, #7
0x0D34	0x4822    LDR	R0, [PC, #136]
0x0D36	0x6001    STR	R1, [R0, #0]
0x0D38	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D3A	0x4825    LDR	R0, [PC, #148]
0x0D3C	0x4281    CMP	R1, R0
0x0D3E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x0D40	0x481F    LDR	R0, [PC, #124]
0x0D42	0x6800    LDR	R0, [R0, #0]
0x0D44	0xF0400106  ORR	R1, R0, #6
0x0D48	0x481D    LDR	R0, [PC, #116]
0x0D4A	0x6001    STR	R1, [R0, #0]
0x0D4C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D4E	0x4824    LDR	R0, [PC, #144]
0x0D50	0x4281    CMP	R1, R0
0x0D52	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x0D54	0x481A    LDR	R0, [PC, #104]
0x0D56	0x6800    LDR	R0, [R0, #0]
0x0D58	0xF0400105  ORR	R1, R0, #5
0x0D5C	0x4818    LDR	R0, [PC, #96]
0x0D5E	0x6001    STR	R1, [R0, #0]
0x0D60	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D62	0xF5B14F7A  CMP	R1, #64000
0x0D66	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x0D68	0x4815    LDR	R0, [PC, #84]
0x0D6A	0x6800    LDR	R0, [R0, #0]
0x0D6C	0xF0400104  ORR	R1, R0, #4
0x0D70	0x4813    LDR	R0, [PC, #76]
0x0D72	0x6001    STR	R1, [R0, #0]
0x0D74	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D76	0xF64B3080  MOVW	R0, #48000
0x0D7A	0x4281    CMP	R1, R0
0x0D7C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x0D7E	0x4810    LDR	R0, [PC, #64]
0x0D80	0x6800    LDR	R0, [R0, #0]
0x0D82	0xF0400103  ORR	R1, R0, #3
0x0D86	0x480E    LDR	R0, [PC, #56]
0x0D88	0x6001    STR	R1, [R0, #0]
0x0D8A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D8C	0xF5B14FFA  CMP	R1, #32000
0x0D90	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x0D92	0x480B    LDR	R0, [PC, #44]
0x0D94	0x6800    LDR	R0, [R0, #0]
0x0D96	0xF0400102  ORR	R1, R0, #2
0x0D9A	0x4809    LDR	R0, [PC, #36]
0x0D9C	0x6001    STR	R1, [R0, #0]
0x0D9E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DA0	0xF5B15F7A  CMP	R1, #16000
0x0DA4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x0DA6	0xE01D    B	#58
0x0DA8	0x00810000  	#129
0x0DAC	0x00100400  	#67108880
0x0DB0	0x00000000  	#0
0x0DB4	0x00030000  	#3
0x0DB8	0x3E800000  	#16000
0x0DBC	0x49F00002  	#150000
0x0DC0	0x3C004002  	FLASH_ACR+0
0x0DC4	0xD4C00001  	#120000
0x0DC8	0x5F900001  	#90000
0x0DCC	0x32800002  	#144000
0x0DD0	0x77000001  	#96000
0x0DD4	0x19400001  	#72000
0x0DD8	0xA5E00001  	#108000
0x0DDC	0xB5800001  	#112000
0x0DE0	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x0DE4	0x482D    LDR	R0, [PC, #180]
0x0DE6	0x6800    LDR	R0, [R0, #0]
0x0DE8	0xF0400101  ORR	R1, R0, #1
0x0DEC	0x482B    LDR	R0, [PC, #172]
0x0DEE	0x6001    STR	R1, [R0, #0]
0x0DF0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x0DF2	0x482A    LDR	R0, [PC, #168]
0x0DF4	0x6801    LDR	R1, [R0, #0]
0x0DF6	0xF06F0007  MVN	R0, #7
0x0DFA	0x4001    ANDS	R1, R0
0x0DFC	0x4827    LDR	R0, [PC, #156]
0x0DFE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x0E00	0x2101    MOVS	R1, #1
0x0E02	0xB249    SXTB	R1, R1
0x0E04	0x4826    LDR	R0, [PC, #152]
0x0E06	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x0E08	0x4826    LDR	R0, [PC, #152]
0x0E0A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x0E0C	0xF7FFFD1A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x0E10	0x4825    LDR	R0, [PC, #148]
0x0E12	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x0E14	0x4825    LDR	R0, [PC, #148]
0x0E16	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x0E18	0x4825    LDR	R0, [PC, #148]
0x0E1A	0xEA020100  AND	R1, R2, R0, LSL #0
0x0E1E	0x4825    LDR	R0, [PC, #148]
0x0E20	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x0E22	0xF0020001  AND	R0, R2, #1
0x0E26	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0E28	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E2A	0x4822    LDR	R0, [PC, #136]
0x0E2C	0x6800    LDR	R0, [R0, #0]
0x0E2E	0xF0000002  AND	R0, R0, #2
0x0E32	0x2800    CMP	R0, #0
0x0E34	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x0E36	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0E38	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x0E3A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E3C	0xF4023080  AND	R0, R2, #65536
0x0E40	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0E42	0x481C    LDR	R0, [PC, #112]
0x0E44	0x6800    LDR	R0, [R0, #0]
0x0E46	0xF4003000  AND	R0, R0, #131072
0x0E4A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x0E4C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x0E4E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0E50	0x460A    MOV	R2, R1
0x0E52	0x9901    LDR	R1, [SP, #4]
0x0E54	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x0E56	0x9101    STR	R1, [SP, #4]
0x0E58	0x4611    MOV	R1, R2
0x0E5A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0E5C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0E60	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x0E62	0x4814    LDR	R0, [PC, #80]
0x0E64	0x6800    LDR	R0, [R0, #0]
0x0E66	0xF0407180  ORR	R1, R0, #16777216
0x0E6A	0x4812    LDR	R0, [PC, #72]
0x0E6C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0E6E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x0E70	0x4810    LDR	R0, [PC, #64]
0x0E72	0x6800    LDR	R0, [R0, #0]
0x0E74	0xF0007000  AND	R0, R0, #33554432
0x0E78	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x0E7A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x0E7C	0x460A    MOV	R2, R1
0x0E7E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x0E80	0x480A    LDR	R0, [PC, #40]
0x0E82	0x6800    LDR	R0, [R0, #0]
0x0E84	0xF000010C  AND	R1, R0, #12
0x0E88	0x0090    LSLS	R0, R2, #2
0x0E8A	0xF000000C  AND	R0, R0, #12
0x0E8E	0x4281    CMP	R1, R0
0x0E90	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0E92	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x0E94	0xF8DDE000  LDR	LR, [SP, #0]
0x0E98	0xB002    ADD	SP, SP, #8
0x0E9A	0x4770    BX	LR
0x0E9C	0x3C004002  	FLASH_ACR+0
0x0EA0	0x80204247  	FLASH_ACR+0
0x0EA4	0x80244247  	FLASH_ACR+0
0x0EA8	0x38044002  	RCC_PLLCFGR+0
0x0EAC	0x38084002  	RCC_CFGR+0
0x0EB0	0xFFFF000F  	#1048575
0x0EB4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x0844	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x0846	0x480D    LDR	R0, [PC, #52]
0x0848	0x6800    LDR	R0, [R0, #0]
0x084A	0xF0400101  ORR	R1, R0, #1
0x084E	0x480B    LDR	R0, [PC, #44]
0x0850	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x0852	0x2100    MOVS	R1, #0
0x0854	0x480A    LDR	R0, [PC, #40]
0x0856	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x0858	0x4808    LDR	R0, [PC, #32]
0x085A	0x6801    LDR	R1, [R0, #0]
0x085C	0x4809    LDR	R0, [PC, #36]
0x085E	0x4001    ANDS	R1, R0
0x0860	0x4806    LDR	R0, [PC, #24]
0x0862	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x0864	0x4908    LDR	R1, [PC, #32]
0x0866	0x4809    LDR	R0, [PC, #36]
0x0868	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x086A	0x4804    LDR	R0, [PC, #16]
0x086C	0x6801    LDR	R1, [R0, #0]
0x086E	0xF46F2080  MVN	R0, #262144
0x0872	0x4001    ANDS	R1, R0
0x0874	0x4801    LDR	R0, [PC, #4]
0x0876	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x0878	0xB001    ADD	SP, SP, #4
0x087A	0x4770    BX	LR
0x087C	0x38004002  	RCC_CR+0
0x0880	0x38084002  	RCC_CFGR+0
0x0884	0xFFFFFEF6  	#-17367041
0x0888	0x30102400  	#603992080
0x088C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x0930	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x0932	0x4904    LDR	R1, [PC, #16]
0x0934	0x4804    LDR	R0, [PC, #16]
0x0936	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x0938	0x4904    LDR	R1, [PC, #16]
0x093A	0x4805    LDR	R0, [PC, #20]
0x093C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x093E	0xB001    ADD	SP, SP, #4
0x0940	0x4770    BX	LR
0x0942	0xBF00    NOP
0x0944	0x3E800000  	#16000
0x0948	0x00042000  	___System_CLOCK_IN_KHZ+0
0x094C	0x00030000  	#3
0x0950	0x00082000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x08FC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x08FE	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x0900	0xB001    ADD	SP, SP, #4
0x0902	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x0904	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x0906	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x090A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x090E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x0910	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x0914	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x0916	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x0918	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x091A	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x091C	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x091E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x0922	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x0926	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
; end of ___EnableFPU
0x1068	0xB500    PUSH	(R14)
0x106A	0xF8DFB014  LDR	R11, [PC, #20]
0x106E	0xF8DFA014  LDR	R10, [PC, #20]
0x1072	0xF8DFC014  LDR	R12, [PC, #20]
0x1076	0xF7FFFC0B  BL	2192
0x107A	0xBD00    POP	(R15)
0x107C	0x4770    BX	LR
0x107E	0xBF00    NOP
0x1080	0x00002000  	#536870912
0x1084	0x00042000  	#536870916
0x1088	0x09540000  	#2388
0x10E8	0xB500    PUSH	(R14)
0x10EA	0xF8DFB010  LDR	R11, [PC, #16]
0x10EE	0xF8DFA010  LDR	R10, [PC, #16]
0x10F2	0xF7FFFB89  BL	2056
0x10F6	0xBD00    POP	(R15)
0x10F8	0x4770    BX	LR
0x10FA	0xBF00    NOP
0x10FC	0x00002000  	#536870912
0x1100	0x000C2000  	#536870924
;req3.c,0 :: ?ICS_period [2]
0x0954	0x0000 ;?ICS_period+0
; end of ?ICS_period
;req3.c,0 :: ?ICS_dutyCycle [2]
0x0956	0x0000 ;?ICS_dutyCycle+0
; end of ?ICS_dutyCycle
;__Lib_GPIO_32F4xx_Defs.c,568 :: __GPIO_MODULE_TIM4_CH3_PD14 [108]
0x0EB8	0x0000023E ;__GPIO_MODULE_TIM4_CH3_PD14+0
0x0EBC	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PD14+4
0x0EC0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+8
0x0EC4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+12
0x0EC8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+16
0x0ECC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+20
0x0ED0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+24
0x0ED4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+28
0x0ED8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+32
0x0EDC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+36
0x0EE0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+40
0x0EE4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+44
0x0EE8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+48
0x0EEC	0x00000818 ;__GPIO_MODULE_TIM4_CH3_PD14+52
0x0EF0	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PD14+56
0x0EF4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+60
0x0EF8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+64
0x0EFC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+68
0x0F00	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+72
0x0F04	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+76
0x0F08	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+80
0x0F0C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+84
0x0F10	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+88
0x0F14	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+92
0x0F18	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+96
0x0F1C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+100
0x0F20	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PD14+104
; end of __GPIO_MODULE_TIM4_CH3_PD14
;__Lib_GPIO_32F4xx_Defs.c,572 :: __GPIO_MODULE_TIM4_CH4_PD15 [108]
0x0F24	0x0000023F ;__GPIO_MODULE_TIM4_CH4_PD15+0
0x0F28	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PD15+4
0x0F2C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+8
0x0F30	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+12
0x0F34	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+16
0x0F38	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+20
0x0F3C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+24
0x0F40	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+28
0x0F44	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+32
0x0F48	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+36
0x0F4C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+40
0x0F50	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+44
0x0F54	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+48
0x0F58	0x00000818 ;__GPIO_MODULE_TIM4_CH4_PD15+52
0x0F5C	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PD15+56
0x0F60	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+60
0x0F64	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+64
0x0F68	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+68
0x0F6C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+72
0x0F70	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+76
0x0F74	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+80
0x0F78	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+84
0x0F7C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+88
0x0F80	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+92
0x0F84	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+96
0x0F88	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+100
0x0F8C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PD15+104
; end of __GPIO_MODULE_TIM4_CH4_PD15
;__Lib_GPIO_32F4xx_Defs.c,560 :: __GPIO_MODULE_TIM4_CH1_PD12 [108]
0x0F90	0x0000023C ;__GPIO_MODULE_TIM4_CH1_PD12+0
0x0F94	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PD12+4
0x0F98	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+8
0x0F9C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+12
0x0FA0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+16
0x0FA4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+20
0x0FA8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+24
0x0FAC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+28
0x0FB0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+32
0x0FB4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+36
0x0FB8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+40
0x0FBC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+44
0x0FC0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+48
0x0FC4	0x00000818 ;__GPIO_MODULE_TIM4_CH1_PD12+52
0x0FC8	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PD12+56
0x0FCC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+60
0x0FD0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+64
0x0FD4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+68
0x0FD8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+72
0x0FDC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+76
0x0FE0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+80
0x0FE4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+84
0x0FE8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+88
0x0FEC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+92
0x0FF0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+96
0x0FF4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+100
0x0FF8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PD12+104
; end of __GPIO_MODULE_TIM4_CH1_PD12
;__Lib_GPIO_32F4xx_Defs.c,564 :: __GPIO_MODULE_TIM4_CH2_PD13 [108]
0x0FFC	0x0000023D ;__GPIO_MODULE_TIM4_CH2_PD13+0
0x1000	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH2_PD13+4
0x1004	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+8
0x1008	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+12
0x100C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+16
0x1010	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+20
0x1014	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+24
0x1018	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+28
0x101C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+32
0x1020	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+36
0x1024	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+40
0x1028	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+44
0x102C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+48
0x1030	0x00000818 ;__GPIO_MODULE_TIM4_CH2_PD13+52
0x1034	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH2_PD13+56
0x1038	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+60
0x103C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+64
0x1040	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+68
0x1044	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+72
0x1048	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+76
0x104C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+80
0x1050	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+84
0x1054	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+88
0x1058	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+92
0x105C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+96
0x1060	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+100
0x1064	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PD13+104
; end of __GPIO_MODULE_TIM4_CH2_PD13
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [568]    _GPIO_Config
0x0468     [248]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0560      [12]    _Get_Fosc_kHz
0x056C      [70]    _GPIO_Alternate_Function_Enable
0x05B4      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x05FC     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x068C     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x0808      [58]    ___FillZeros
0x0844      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0890      [20]    ___CC2DW
0x08A4      [32]    _PWM_TIM4_Set_Duty
0x08C4      [28]    _PWM_TIM4_Start
0x08E0      [28]    _PWM_TIM4_Init
0x08FC       [8]    ___GenExcept
0x0904      [42]    ___EnableFPU
0x0930      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0958     [512]    _main
0x0B58     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _period
0x20000002       [2]    _dutyCycle
0x20000004       [4]    ___System_CLOCK_IN_KHZ
0x20000008       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0954       [2]    ?ICS_period
0x0956       [2]    ?ICS_dutyCycle
0x0EB8     [108]    __GPIO_MODULE_TIM4_CH3_PD14
0x0F24     [108]    __GPIO_MODULE_TIM4_CH4_PD15
0x0F90     [108]    __GPIO_MODULE_TIM4_CH1_PD12
0x0FFC     [108]    __GPIO_MODULE_TIM4_CH2_PD13
