

================================================================
== Vitis HLS Report for 'exec_pipeline_Pipeline_VITIS_LOOP_6_1'
================================================================
* Date:           Tue Mar 19 21:35:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  1.865 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.159 us|  0.159 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |       49|       49|        14|         12|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 12, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 17 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V = alloca i32 1"   --->   Operation 18 'alloca' 'st1_m_fifo_b_m_size_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V = alloca i32 1"   --->   Operation 19 'alloca' 'st1_m_fifo_a_m_size_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 20 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_1 = alloca i32 1"   --->   Operation 21 'alloca' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %lhs_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %lhs"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.41ns)   --->   "%store_ln0 = store i8 0, i8 %st1_m_fifo_a_m_size_V"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%store_ln0 = store i8 0, i8 %st1_m_fifo_b_m_size_V"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_V_1 = load i3 %i_V"   --->   Operation 28 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_size_V_2 = load i8 %st1_m_fifo_a_m_size_V"   --->   Operation 29 'load' 'st1_m_fifo_a_m_size_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.49ns)   --->   "%icmp_ln1027 = icmp_eq  i3 %i_V_1, i3 4"   --->   Operation 30 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.57ns)   --->   "%i_V_2 = add i3 %i_V_1, i3 1"   --->   Operation 31 'add' 'i_V_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln1027, void %for.inc.i.split, void %for.body.preheader.exitStub" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:6]   --->   Operation 32 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17]   --->   Operation 33 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %st1_m_fifo_a_m_size_V_2, i8 10"   --->   Operation 34 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln1027)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1019, void %if.end.i.i, void %for.inc.i.split._ZN9FifoSaHls7enqueueE1W.exit.i_crit_edge" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 35 'br' 'br_ln12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_1_load_1 = load i8 %lhs_1"   --->   Operation 36 'load' 'lhs_1_load_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1495 = sext i8 %lhs_1_load_1"   --->   Operation 37 'sext' 'sext_ln1495' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%ret_V = add i9 %sext_ln1495, i9 1"   --->   Operation 38 'add' 'ret_V' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [13/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 39 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%store_ln12 = store i8 10, i8 %st1_m_fifo_a_m_size_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 40 'store' 'store_ln12' <Predicate = (!icmp_ln1027 & icmp_ln1019)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln12 = br void %_ZN9FifoSaHls7enqueueE1W.exit.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 41 'br' 'br_ln12' <Predicate = (!icmp_ln1027 & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln6 = store i3 %i_V_2, i3 %i_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:6]   --->   Operation 42 'store' 'store_ln6' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:6]   --->   Operation 43 'br' 'br_ln6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_size_V_1 = load i8 %st1_m_fifo_b_m_size_V"   --->   Operation 44 'load' 'st1_m_fifo_b_m_size_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [12/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 47 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.58ns)   --->   "%icmp_ln1019_1 = icmp_eq  i8 %st1_m_fifo_b_m_size_V_1, i8 10"   --->   Operation 48 'icmp' 'icmp_ln1019_1' <Predicate = (!icmp_ln1027)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1019_1, void %if.end.i29.i, void %_ZN9FifoSaHls7enqueueE1W.exit.i._ZN9FifoSaHls7enqueueE1W.exit30.i_crit_edge" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 49 'br' 'br_ln12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i8 %lhs"   --->   Operation 50 'load' 'lhs_load_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1495_1 = sext i8 %lhs_load_1"   --->   Operation 51 'sext' 'sext_ln1495_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%ret_V_1 = add i9 %sext_ln1495_1, i9 1"   --->   Operation 52 'add' 'ret_V_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [13/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 53 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln12 = store i8 10, i8 %st1_m_fifo_b_m_size_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 54 'store' 'store_ln12' <Predicate = (!icmp_ln1027 & icmp_ln1019_1)> <Delay = 0.41>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln12 = br void %_ZN9FifoSaHls7enqueueE1W.exit30.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:12]   --->   Operation 55 'br' 'br_ln12' <Predicate = (!icmp_ln1027 & icmp_ln1019_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_load = load i8 %lhs"   --->   Operation 105 'load' 'lhs_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_1_load = load i8 %lhs_1"   --->   Operation 106 'load' 'lhs_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln840 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_a_m_size_V_out, i8 %st1_m_fifo_a_m_size_V_2"   --->   Operation 107 'write' 'write_ln840' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_a_m_rear_V_7_out, i8 %lhs_1_load"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln840 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_b_m_size_V_out, i8 %st1_m_fifo_b_m_size_V_1"   --->   Operation 109 'write' 'write_ln840' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %st1_m_fifo_b_m_rear_V_7_out, i8 %lhs_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 56 [11/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 56 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [12/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 57 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 58 [10/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 58 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [11/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 59 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 60 [9/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 60 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [10/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 61 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 62 [8/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 62 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [9/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 63 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 64 [7/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 64 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [8/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 65 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 66 [6/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 66 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [7/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 67 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 68 [5/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 68 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [6/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 69 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 70 [4/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 70 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [5/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 71 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 72 [3/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 72 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [4/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 73 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 74 [2/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 74 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.70ns)   --->   "%st1_m_fifo_a_m_size_V_3 = add i8 %st1_m_fifo_a_m_size_V_2, i8 1"   --->   Operation 75 'add' 'st1_m_fifo_a_m_size_V_3' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.41ns)   --->   "%store_ln19 = store i8 %st1_m_fifo_a_m_size_V_3, i8 %st1_m_fifo_a_m_size_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 76 'store' 'store_ln19' <Predicate = (!icmp_ln1027 & !icmp_ln1019)> <Delay = 0.41>
ST_12 : Operation 77 [3/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 77 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 78 [1/13] (1.15ns)   --->   "%srem_ln1514 = srem i9 %ret_V, i9 10"   --->   Operation 78 'srem' 'srem_ln1514' <Predicate = (!icmp_ln1019)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_rear_V = trunc i5 %srem_ln1514" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 79 'trunc' 'st1_m_fifo_a_m_rear_V' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %st1_m_fifo_a_m_rear_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 80 'sext' 'sext_ln16' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %st1_m_fifo_a_m_rear_V"   --->   Operation 81 'zext' 'zext_ln541' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_th_idx_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_th_idx_V, i64 0, i64 %zext_ln541" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 82 'getelementptr' 'st1_m_fifo_a_m_arr_th_idx_V_addr' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_cell_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_cell_V, i64 0, i64 %zext_ln541" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 83 'getelementptr' 'st1_m_fifo_a_m_arr_cell_V_addr' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%st1_m_fifo_a_m_arr_node_V_addr = getelementptr i8 %st1_m_fifo_a_m_arr_node_V, i64 0, i64 %zext_ln541" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 84 'getelementptr' 'st1_m_fifo_a_m_arr_node_V_addr' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 0, i4 %st1_m_fifo_a_m_arr_th_idx_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 85 'store' 'store_ln17' <Predicate = (!icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 86 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 0, i4 %st1_m_fifo_a_m_arr_cell_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 86 'store' 'store_ln17' <Predicate = (!icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 87 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 255, i4 %st1_m_fifo_a_m_arr_node_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 87 'store' 'store_ln17' <Predicate = (!icmp_ln1019)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_13 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %sext_ln16, i8 %lhs_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 88 'store' 'store_ln19' <Predicate = (!icmp_ln1019)> <Delay = 0.38>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN9FifoSaHls7enqueueE1W.exit.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 89 'br' 'br_ln19' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_13 : Operation 90 [2/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 90 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.70ns)   --->   "%st1_m_fifo_b_m_size_V_2 = add i8 %st1_m_fifo_b_m_size_V_1, i8 1"   --->   Operation 91 'add' 'st1_m_fifo_b_m_size_V_2' <Predicate = (!icmp_ln1019_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.41ns)   --->   "%store_ln19 = store i8 %st1_m_fifo_b_m_size_V_2, i8 %st1_m_fifo_b_m_size_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 92 'store' 'store_ln19' <Predicate = (!icmp_ln1019_1)> <Delay = 0.41>

State 14 <SV = 13> <Delay = 1.82>
ST_14 : Operation 93 [1/13] (1.15ns)   --->   "%srem_ln1514_1 = srem i9 %ret_V_1, i9 10"   --->   Operation 93 'srem' 'srem_ln1514_1' <Predicate = (!icmp_ln1019_1)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_rear_V = trunc i5 %srem_ln1514_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 94 'trunc' 'st1_m_fifo_b_m_rear_V' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i5 %st1_m_fifo_b_m_rear_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16]   --->   Operation 95 'sext' 'sext_ln16_1' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %st1_m_fifo_b_m_rear_V"   --->   Operation 96 'zext' 'zext_ln541_1' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_th_idx_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_th_idx_V, i64 0, i64 %zext_ln541_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 97 'getelementptr' 'st1_m_fifo_b_m_arr_th_idx_V_addr' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_cell_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_cell_V, i64 0, i64 %zext_ln541_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 98 'getelementptr' 'st1_m_fifo_b_m_arr_cell_V_addr' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%st1_m_fifo_b_m_arr_node_V_addr = getelementptr i8 %st1_m_fifo_b_m_arr_node_V, i64 0, i64 %zext_ln541_1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 99 'getelementptr' 'st1_m_fifo_b_m_arr_node_V_addr' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 0, i4 %st1_m_fifo_b_m_arr_th_idx_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 100 'store' 'store_ln17' <Predicate = (!icmp_ln1019_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 101 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 0, i4 %st1_m_fifo_b_m_arr_cell_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 101 'store' 'store_ln17' <Predicate = (!icmp_ln1019_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 102 [1/1] (0.66ns)   --->   "%store_ln17 = store i8 255, i4 %st1_m_fifo_b_m_arr_node_V_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17]   --->   Operation 102 'store' 'store_ln17' <Predicate = (!icmp_ln1019_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_14 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %sext_ln16_1, i8 %lhs" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 103 'store' 'store_ln19' <Predicate = (!icmp_ln1019_1)> <Delay = 0.38>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN9FifoSaHls7enqueueE1W.exit30.i" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19]   --->   Operation 104 'br' 'br_ln19' <Predicate = (!icmp_ln1019_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ st1_m_fifo_a_m_arr_th_idx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ st1_m_fifo_a_m_arr_cell_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ st1_m_fifo_a_m_arr_node_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ st1_m_fifo_b_m_arr_th_idx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ st1_m_fifo_b_m_arr_cell_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ st1_m_fifo_b_m_arr_node_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ st1_m_fifo_a_m_size_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ st1_m_fifo_a_m_rear_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ st1_m_fifo_b_m_size_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ st1_m_fifo_b_m_rear_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                              (alloca           ) [ 010000000000000]
st1_m_fifo_b_m_size_V            (alloca           ) [ 011111111111110]
st1_m_fifo_a_m_size_V            (alloca           ) [ 011111111111100]
lhs                              (alloca           ) [ 011111111111111]
lhs_1                            (alloca           ) [ 011111111111110]
store_ln0                        (store            ) [ 000000000000000]
store_ln0                        (store            ) [ 000000000000000]
store_ln0                        (store            ) [ 000000000000000]
store_ln0                        (store            ) [ 000000000000000]
store_ln0                        (store            ) [ 000000000000000]
br_ln0                           (br               ) [ 000000000000000]
i_V_1                            (load             ) [ 000000000000000]
st1_m_fifo_a_m_size_V_2          (load             ) [ 001111111111100]
icmp_ln1027                      (icmp             ) [ 011111111111100]
i_V_2                            (add              ) [ 000000000000000]
br_ln6                           (br               ) [ 000000000000000]
specloopname_ln17                (specloopname     ) [ 000000000000000]
icmp_ln1019                      (icmp             ) [ 011111111111110]
br_ln12                          (br               ) [ 000000000000000]
lhs_1_load_1                     (load             ) [ 000000000000000]
sext_ln1495                      (sext             ) [ 000000000000000]
ret_V                            (add              ) [ 011111111111110]
store_ln12                       (store            ) [ 000000000000000]
br_ln12                          (br               ) [ 000000000000000]
store_ln6                        (store            ) [ 000000000000000]
br_ln6                           (br               ) [ 000000000000000]
st1_m_fifo_b_m_size_V_1          (load             ) [ 010111111111110]
specpipeline_ln0                 (specpipeline     ) [ 000000000000000]
empty                            (speclooptripcount) [ 000000000000000]
icmp_ln1019_1                    (icmp             ) [ 011111111111111]
br_ln12                          (br               ) [ 000000000000000]
lhs_load_1                       (load             ) [ 000000000000000]
sext_ln1495_1                    (sext             ) [ 000000000000000]
ret_V_1                          (add              ) [ 011111111111111]
store_ln12                       (store            ) [ 000000000000000]
br_ln12                          (br               ) [ 000000000000000]
st1_m_fifo_a_m_size_V_3          (add              ) [ 000000000000000]
store_ln19                       (store            ) [ 000000000000000]
srem_ln1514                      (srem             ) [ 000000000000000]
st1_m_fifo_a_m_rear_V            (trunc            ) [ 000000000000000]
sext_ln16                        (sext             ) [ 000000000000000]
zext_ln541                       (zext             ) [ 000000000000000]
st1_m_fifo_a_m_arr_th_idx_V_addr (getelementptr    ) [ 000000000000000]
st1_m_fifo_a_m_arr_cell_V_addr   (getelementptr    ) [ 000000000000000]
st1_m_fifo_a_m_arr_node_V_addr   (getelementptr    ) [ 000000000000000]
store_ln17                       (store            ) [ 000000000000000]
store_ln17                       (store            ) [ 000000000000000]
store_ln17                       (store            ) [ 000000000000000]
store_ln19                       (store            ) [ 000000000000000]
br_ln19                          (br               ) [ 000000000000000]
st1_m_fifo_b_m_size_V_2          (add              ) [ 000000000000000]
store_ln19                       (store            ) [ 000000000000000]
srem_ln1514_1                    (srem             ) [ 000000000000000]
st1_m_fifo_b_m_rear_V            (trunc            ) [ 000000000000000]
sext_ln16_1                      (sext             ) [ 000000000000000]
zext_ln541_1                     (zext             ) [ 000000000000000]
st1_m_fifo_b_m_arr_th_idx_V_addr (getelementptr    ) [ 000000000000000]
st1_m_fifo_b_m_arr_cell_V_addr   (getelementptr    ) [ 000000000000000]
st1_m_fifo_b_m_arr_node_V_addr   (getelementptr    ) [ 000000000000000]
store_ln17                       (store            ) [ 000000000000000]
store_ln17                       (store            ) [ 000000000000000]
store_ln17                       (store            ) [ 000000000000000]
store_ln19                       (store            ) [ 000000000000000]
br_ln19                          (br               ) [ 000000000000000]
lhs_load                         (load             ) [ 000000000000000]
lhs_1_load                       (load             ) [ 000000000000000]
write_ln840                      (write            ) [ 000000000000000]
write_ln0                        (write            ) [ 000000000000000]
write_ln840                      (write            ) [ 000000000000000]
write_ln0                        (write            ) [ 000000000000000]
ret_ln0                          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="st1_m_fifo_a_m_arr_th_idx_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_a_m_arr_th_idx_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="st1_m_fifo_a_m_arr_cell_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_a_m_arr_cell_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="st1_m_fifo_a_m_arr_node_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_a_m_arr_node_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="st1_m_fifo_b_m_arr_th_idx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_b_m_arr_th_idx_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="st1_m_fifo_b_m_arr_cell_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_b_m_arr_cell_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="st1_m_fifo_b_m_arr_node_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_b_m_arr_node_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="st1_m_fifo_a_m_size_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_a_m_size_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="st1_m_fifo_a_m_rear_V_7_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_a_m_rear_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="st1_m_fifo_b_m_size_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_b_m_size_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="st1_m_fifo_b_m_rear_V_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_fifo_b_m_rear_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="st1_m_fifo_b_m_size_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_b_m_size_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="st1_m_fifo_a_m_size_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st1_m_fifo_a_m_size_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="lhs_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="lhs_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln840_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln840/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln840_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln840/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="st1_m_fifo_a_m_arr_th_idx_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="st1_m_fifo_a_m_arr_th_idx_V_addr/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="st1_m_fifo_a_m_arr_cell_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="st1_m_fifo_a_m_arr_cell_V_addr/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="st1_m_fifo_a_m_arr_node_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="st1_m_fifo_a_m_arr_node_V_addr/13 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln17_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln17_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln17_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/13 "/>
</bind>
</comp>

<comp id="150" class="1004" name="st1_m_fifo_b_m_arr_th_idx_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="st1_m_fifo_b_m_arr_th_idx_V_addr/14 "/>
</bind>
</comp>

<comp id="157" class="1004" name="st1_m_fifo_b_m_arr_cell_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="st1_m_fifo_b_m_arr_cell_V_addr/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="st1_m_fifo_b_m_arr_node_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="st1_m_fifo_b_m_arr_node_V_addr/14 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln17_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/14 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln17_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/14 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln17_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_V_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="st1_m_fifo_a_m_size_V_2_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="st1_m_fifo_a_m_size_V_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln1027_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_V_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln1019_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="lhs_1_load_1_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_1_load_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln1495_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1495/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="ret_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln1514/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln12_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln6_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="st1_m_fifo_b_m_size_V_1_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="st1_m_fifo_b_m_size_V_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln1019_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lhs_load_1_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln1495_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1495_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ret_V_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln1514_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln12_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="1"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="st1_m_fifo_a_m_size_V_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="11"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="st1_m_fifo_a_m_size_V_3/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln19_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="11"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="st1_m_fifo_a_m_rear_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="st1_m_fifo_a_m_rear_V/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln16_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/13 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln541_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln19_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="12"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="st1_m_fifo_b_m_size_V_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="11"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="st1_m_fifo_b_m_size_V_2/13 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln19_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="12"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="st1_m_fifo_b_m_rear_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="st1_m_fifo_b_m_rear_V/14 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln16_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/14 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln541_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/14 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln19_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="13"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lhs_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lhs_1_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_1_load/2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="379" class="1005" name="st1_m_fifo_b_m_size_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="st1_m_fifo_b_m_size_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="st1_m_fifo_a_m_size_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="st1_m_fifo_a_m_size_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="lhs_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="403" class="1005" name="lhs_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="st1_m_fifo_a_m_size_V_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="st1_m_fifo_a_m_size_V_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="icmp_ln1027_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln1019_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="425" class="1005" name="ret_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="1"/>
<pin id="427" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="st1_m_fifo_b_m_size_V_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="11"/>
<pin id="432" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="st1_m_fifo_b_m_size_V_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln1019_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="ret_V_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="1"/>
<pin id="441" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="56" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="108" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="115" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="122" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="150" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="157" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="164" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="220" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="229" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="254" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="333"><net_src comp="318" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="293" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="363"><net_src comp="348" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="375"><net_src comp="60" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="382"><net_src comp="64" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="390"><net_src comp="68" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="398"><net_src comp="72" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="402"><net_src comp="395" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="406"><net_src comp="76" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="414"><net_src comp="220" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="420"><net_src comp="223" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="235" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="248" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="433"><net_src comp="270" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="438"><net_src comp="274" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="287" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="293" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: st1_m_fifo_a_m_arr_th_idx_V | {13 }
	Port: st1_m_fifo_a_m_arr_cell_V | {13 }
	Port: st1_m_fifo_a_m_arr_node_V | {13 }
	Port: st1_m_fifo_b_m_arr_th_idx_V | {14 }
	Port: st1_m_fifo_b_m_arr_cell_V | {14 }
	Port: st1_m_fifo_b_m_arr_node_V | {14 }
	Port: st1_m_fifo_a_m_size_V_out | {2 }
	Port: st1_m_fifo_a_m_rear_V_7_out | {2 }
	Port: st1_m_fifo_b_m_size_V_out | {2 }
	Port: st1_m_fifo_b_m_rear_V_7_out | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_1 : 1
		st1_m_fifo_a_m_size_V_2 : 1
		icmp_ln1027 : 2
		i_V_2 : 2
		br_ln6 : 3
		icmp_ln1019 : 2
		br_ln12 : 3
		lhs_1_load_1 : 1
		sext_ln1495 : 2
		ret_V : 3
		srem_ln1514 : 4
		store_ln12 : 1
		store_ln6 : 3
	State 2
		icmp_ln1019_1 : 1
		br_ln12 : 2
		sext_ln1495_1 : 1
		ret_V_1 : 2
		srem_ln1514_1 : 3
		write_ln0 : 1
		write_ln840 : 1
		write_ln0 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln19 : 1
	State 13
		st1_m_fifo_a_m_rear_V : 1
		sext_ln16 : 2
		zext_ln541 : 2
		st1_m_fifo_a_m_arr_th_idx_V_addr : 3
		st1_m_fifo_a_m_arr_cell_V_addr : 3
		st1_m_fifo_a_m_arr_node_V_addr : 3
		store_ln17 : 4
		store_ln17 : 4
		store_ln17 : 4
		store_ln19 : 3
		store_ln19 : 1
	State 14
		st1_m_fifo_b_m_rear_V : 1
		sext_ln16_1 : 2
		zext_ln541_1 : 2
		st1_m_fifo_b_m_arr_th_idx_V_addr : 3
		st1_m_fifo_b_m_arr_cell_V_addr : 3
		st1_m_fifo_b_m_arr_node_V_addr : 3
		store_ln17 : 4
		store_ln17 : 4
		store_ln17 : 4
		store_ln19 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   srem   |           grp_fu_254           |   235   |   150   |
|          |           grp_fu_293           |   235   |   150   |
|----------|--------------------------------|---------|---------|
|          |          i_V_2_fu_229          |    0    |    10   |
|          |          ret_V_fu_248          |    0    |    15   |
|    add   |         ret_V_1_fu_287         |    0    |    15   |
|          | st1_m_fifo_a_m_size_V_3_fu_304 |    0    |    15   |
|          | st1_m_fifo_b_m_size_V_2_fu_334 |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |       icmp_ln1027_fu_223       |    0    |    8    |
|   icmp   |       icmp_ln1019_fu_235       |    0    |    11   |
|          |      icmp_ln1019_1_fu_274      |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |     write_ln840_write_fu_80    |    0    |    0    |
|   write  |      write_ln0_write_fu_87     |    0    |    0    |
|          |     write_ln840_write_fu_94    |    0    |    0    |
|          |     write_ln0_write_fu_101     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       sext_ln1495_fu_244       |    0    |    0    |
|   sext   |      sext_ln1495_1_fu_283      |    0    |    0    |
|          |        sext_ln16_fu_318        |    0    |    0    |
|          |       sext_ln16_1_fu_348       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |  st1_m_fifo_a_m_rear_V_fu_314  |    0    |    0    |
|          |  st1_m_fifo_b_m_rear_V_fu_344  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln541_fu_322       |    0    |    0    |
|          |       zext_ln541_1_fu_352      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |   470   |   400   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i_V_reg_372          |    3   |
|     icmp_ln1019_1_reg_435     |    1   |
|      icmp_ln1019_reg_421      |    1   |
|      icmp_ln1027_reg_417      |    1   |
|         lhs_1_reg_403         |    8   |
|          lhs_reg_395          |    8   |
|        ret_V_1_reg_439        |    9   |
|         ret_V_reg_425         |    9   |
|st1_m_fifo_a_m_size_V_2_reg_411|    8   |
| st1_m_fifo_a_m_size_V_reg_387 |    8   |
|st1_m_fifo_b_m_size_V_1_reg_430|    8   |
| st1_m_fifo_b_m_size_V_reg_379 |    8   |
+-------------------------------+--------+
|             Total             |   72   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_254 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_293 |  p0  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   36   ||  0.774  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   470  |   400  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   542  |   418  |
+-----------+--------+--------+--------+
