<<<<<<< HEAD
-f /mnt/hgfs/xsc/pro/git_pro/pythonToolsForVerilog/sim/testTest/filelist_uvm_base.f
-f /mnt/hgfs/xsc/pro/git_pro/pythonToolsForVerilog/sim/testTest/filelist_uvm_case.f
=======
-f /home/IC/xsc/pythonToolsForVerilog/sim/testTest/filelist_uvm_base.f
-f /home/IC/xsc/pythonToolsForVerilog/sim/testTest/filelist_uvm_case.f
>>>>>>> 51f05884d12d5605490827a74c95fc41601c853c
