name=> chiptop/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0 loc=>  SLICE_X116Y384 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 loc=>  SLICE_X116Y384 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_size_reg_0_1_0_0 loc=>  SLICE_X133Y373 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_size_reg_0_1_1_1 loc=>  SLICE_X133Y373 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_size_reg_0_1_0_0 loc=>  SLICE_X133Y367 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_size_reg_0_1_1_1 loc=>  SLICE_X133Y367 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/ram_size_reg_0_1_0_0 loc=>  SLICE_X133Y368 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/ram_size_reg_0_1_1_1 loc=>  SLICE_X133Y368 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_size_reg_0_1_0_0 loc=>  SLICE_X133Y366 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_size_reg_0_1_1_1 loc=>  SLICE_X133Y366 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0 loc=>  SLICE_X139Y376 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_control_reg_0_15_0_0 loc=>  SLICE_X101Y361 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_control_reg_0_15_0_0__0 loc=>  SLICE_X101Y362 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_prio_0_reg_0_15_0_0 loc=>  SLICE_X101Y361 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_prio_0_reg_0_15_0_0__0 loc=>  SLICE_X101Y362 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_prio_2_reg_0_15_0_0 loc=>  SLICE_X101Y361 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_prio_2_reg_0_15_0_0__0 loc=>  SLICE_X101Y362 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0 loc=>  SLICE_X115Y354 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__0 loc=>  SLICE_X115Y354 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__1 loc=>  SLICE_X115Y354 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__2 loc=>  SLICE_X115Y354 bel=>  SLICEM.E5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__3 loc=>  SLICE_X115Y354 bel=>  SLICEM.C6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_31_0_0 loc=>  SLICE_X115Y355 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_31_0_0__0 loc=>  SLICE_X115Y355 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_31_0_0__1 loc=>  SLICE_X115Y355 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_31_0_0__2 loc=>  SLICE_X115Y355 bel=>  SLICEM.E5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_31_0_0__3 loc=>  SLICE_X115Y355 bel=>  SLICEM.C6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0 loc=>  SLICE_X115Y345 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__0 loc=>  SLICE_X115Y345 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__1 loc=>  SLICE_X115Y345 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__2 loc=>  SLICE_X115Y345 bel=>  SLICEM.E5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__3 loc=>  SLICE_X115Y345 bel=>  SLICEM.C6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__4 loc=>  SLICE_X115Y345 bel=>  SLICEM.C5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0 loc=>  SLICE_X115Y346 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__0 loc=>  SLICE_X115Y346 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__1 loc=>  SLICE_X115Y346 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__2 loc=>  SLICE_X115Y346 bel=>  SLICEM.E5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__3 loc=>  SLICE_X115Y346 bel=>  SLICEM.C6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__4 loc=>  SLICE_X115Y346 bel=>  SLICEM.C5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_data_reg_0_7_126_127 loc=>  SLICE_X101Y364 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_data_reg_0_7_126_127__0 loc=>  SLICE_X101Y364 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_0_0 loc=>  SLICE_X110Y366 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_1_1 loc=>  SLICE_X110Y366 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_2_2 loc=>  SLICE_X110Y366 bel=>  SLICEM.E6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_denied_reg_0_1_0_0 loc=>  SLICE_X101Y357 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/ram_data_reg_0_3_126_127 loc=>  SLICE_X92Y352 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/ram_data_reg_0_3_126_127__0 loc=>  SLICE_X92Y352 bel=>  SLICEM.G5LUT
name=> chiptop/system/subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 loc=>  SLICE_X115Y336 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_data_reg_0_1_126_127 loc=>  SLICE_X85Y367 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_data_reg_0_1_126_127__0 loc=>  SLICE_X85Y367 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_param_reg_0_1_0_0 loc=>  SLICE_X110Y379 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_param_reg_0_1_1_1 loc=>  SLICE_X110Y379 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_corrupt_reg_0_1_0_0 loc=>  SLICE_X101Y399 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_denied_reg_0_1_0_0 loc=>  SLICE_X101Y399 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_param_reg_0_1_0_0 loc=>  SLICE_X101Y399 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_source_reg_0_1_0_0 loc=>  SLICE_X101Y399 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_source_reg_0_1_1_1 loc=>  SLICE_X101Y399 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_source_reg_0_1_0_0 loc=>  SLICE_X101Y394 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_source_reg_0_1_1_1 loc=>  SLICE_X101Y394 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/ram_status_mxr_reg_0_1_0_0 loc=>  SLICE_X110Y430 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_bank_acc_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_bank_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_bank_reg_0_7_1_1 loc=>  SLICE_X9Y438 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_fire_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_garbage_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_read_from_acc_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_a_transpose_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_accumulate_zeros_reg_0_7_0_0 loc=>  SLICE_X9Y438 bel=>  SLICEM.A5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_b_bank_acc_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_b_bank_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_b_bank_reg_0_7_1_1 loc=>  SLICE_X9Y437 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_b_fire_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_b_garbage_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_b_read_from_acc_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_bd_transpose_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_c_addr_accumulate_reg_0_7_0_0 loc=>  SLICE_X9Y437 bel=>  SLICEM.A5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_c_addr_garbage_bit_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_c_addr_is_acc_addr_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_c_addr_read_full_acc_row_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_d_bank_acc_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_d_bank_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_d_bank_reg_0_7_1_1 loc=>  SLICE_X9Y453 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_d_fire_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_d_garbage_reg_0_7_0_0 loc=>  SLICE_X9Y453 bel=>  SLICEM.A5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_d_read_from_acc_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_dataflow_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_first_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_perform_single_mul_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_perform_single_preload_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_preload_zeros_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_prop_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_rob_id_valid_reg_0_7_0_0 loc=>  SLICE_X9Y458 bel=>  SLICEM.A5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/load_controller/cmd/ram_cmd_status_mxr_reg_0_7_0_0 loc=>  SLICE_X32Y437 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/mod/cmd/ram_cmd_status_mxr_reg_0_1_0_0 loc=>  SLICE_X85Y450 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/mod_1/cmd/ram_cmd_status_mxr_reg_0_1_0_0 loc=>  SLICE_X62Y446 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/mod_1/cmd/ram_from_conv_fsm_reg_0_1_0_0 loc=>  SLICE_X62Y446 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/raw_cmd_q/ram_cmd_status_mxr_reg_0_1_0_0 loc=>  SLICE_X85Y449 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_data_reg_0_1_126_127 loc=>  SLICE_X71Y366 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_data_reg_0_1_126_127__0 loc=>  SLICE_X71Y366 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/read_issue_q/ram_has_acc_bitwidth_reg_0_7_0_0 loc=>  SLICE_X25Y436 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/read_issue_q/ram_laddr_accumulate_reg_0_7_0_0 loc=>  SLICE_X25Y436 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/read_issue_q/ram_laddr_is_acc_addr_reg_0_7_0_0 loc=>  SLICE_X25Y436 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/read_issue_q/ram_status_mxr_reg_0_7_0_0 loc=>  SLICE_X25Y436 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_acc_act_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_acc_act_reg_0_1_1_1 loc=>  SLICE_X50Y421 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_laddr_accumulate_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_laddr_garbage_bit_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_laddr_is_acc_addr_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_laddr_read_full_acc_row_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_pool_en_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_status_mxr_reg_0_1_0_0 loc=>  SLICE_X50Y421 bel=>  SLICEM.A5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_dispatch_q/ram_store_en_reg_0_1_0_0 loc=>  SLICE_X50Y419 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_laddr_accumulate_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_laddr_garbage_bit_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_laddr_is_acc_addr_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_laddr_read_full_acc_row_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_pool_en_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_status_mxr_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_issue_q/ram_store_en_reg_0_7_0_0 loc=>  SLICE_X50Y393 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_laddr_accumulate_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_laddr_garbage_bit_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_laddr_is_acc_addr_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_laddr_read_full_acc_row_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.E5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_pool_en_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.C6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_status_mxr_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.C5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/write_scale_q/ram_store_en_reg_0_3_0_0 loc=>  SLICE_X50Y403 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/store_controller/cmd/ram_cmd_status_mxr_reg_0_1_0_0 loc=>  SLICE_X50Y422 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/unrolled_cmd/ram_cmd_status_mxr_reg_0_1_0_0 loc=>  SLICE_X50Y443 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/unrolled_cmd/ram_from_conv_fsm_reg_0_1_0_0 loc=>  SLICE_X50Y443 bel=>  SLICEM.G5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/unrolled_cmd/ram_from_matmul_fsm_reg_0_1_0_0 loc=>  SLICE_X50Y443 bel=>  SLICEM.E6LUT
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15 loc=>  SLICE_X71Y297 bel=>  SLICEM.G6LUT
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0 loc=>  SLICE_X71Y297 bel=>  SLICEM.G5LUT
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15 loc=>  SLICE_X80Y298 bel=>  SLICEM.G6LUT
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0 loc=>  SLICE_X80Y298 bel=>  SLICEM.G5LUT
name=> mig/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 loc=>  SLICE_X110Y324 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_0/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y303 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_0/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y303 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_0/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y303 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_1/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y307 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_1/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y307 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_1/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y307 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_10/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y300 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_10/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y300 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_10/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y300 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_11/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y299 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_11/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y299 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_11/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y299 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_12/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y308 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_12/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y308 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_12/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y308 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_13/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y305 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_13/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y305 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_13/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y305 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_14/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y302 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_14/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y302 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_14/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y302 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_15/ram_last_reg_0_7_0_0 loc=>  SLICE_X80Y302 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_15/ram_resp_reg_0_7_0_0 loc=>  SLICE_X80Y302 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_15/ram_resp_reg_0_7_1_1 loc=>  SLICE_X80Y302 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_2/ram_last_reg_0_7_0_0 loc=>  SLICE_X80Y305 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_2/ram_resp_reg_0_7_0_0 loc=>  SLICE_X80Y305 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_2/ram_resp_reg_0_7_1_1 loc=>  SLICE_X80Y305 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_3/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y306 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_3/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y306 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_3/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y306 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_4/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y298 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_4/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y298 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_4/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y298 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_5/ram_last_reg_0_7_0_0 loc=>  SLICE_X80Y303 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_5/ram_resp_reg_0_7_0_0 loc=>  SLICE_X80Y303 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_5/ram_resp_reg_0_7_1_1 loc=>  SLICE_X80Y303 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_6/ram_last_reg_0_7_0_0 loc=>  SLICE_X80Y304 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_6/ram_resp_reg_0_7_0_0 loc=>  SLICE_X80Y304 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_6/ram_resp_reg_0_7_1_1 loc=>  SLICE_X80Y304 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_7/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y304 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_7/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y304 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_7/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y304 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_8/ram_last_reg_0_7_0_0 loc=>  SLICE_X71Y301 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_8/ram_resp_reg_0_7_0_0 loc=>  SLICE_X71Y301 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_8/ram_resp_reg_0_7_1_1 loc=>  SLICE_X71Y301 bel=>  SLICEM.E6LUT
name=> mig/deint/qs_queue_9/ram_last_reg_0_7_0_0 loc=>  SLICE_X62Y304 bel=>  SLICEM.G6LUT
name=> mig/deint/qs_queue_9/ram_resp_reg_0_7_0_0 loc=>  SLICE_X62Y304 bel=>  SLICEM.G5LUT
name=> mig/deint/qs_queue_9/ram_resp_reg_0_7_1_1 loc=>  SLICE_X62Y304 bel=>  SLICEM.E6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg_0_63_7_7 loc=>  SLICE_X139Y420 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg_128_191_7_7 loc=>  SLICE_X133Y413 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg_192_255_7_7 loc=>  SLICE_X133Y410 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg_64_127_7_7 loc=>  SLICE_X133Y416 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg_0_63_7_7 loc=>  SLICE_X116Y431 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg_128_191_7_7 loc=>  SLICE_X115Y444 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg_192_255_7_7 loc=>  SLICE_X116Y435 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg_64_127_7_7 loc=>  SLICE_X115Y432 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg_0_63_7_7 loc=>  SLICE_X115Y395 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg_128_191_7_7 loc=>  SLICE_X116Y394 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg_192_255_7_7 loc=>  SLICE_X115Y385 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg_64_127_7_7 loc=>  SLICE_X116Y385 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg_0_63_7_7 loc=>  SLICE_X85Y429 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg_128_191_7_7 loc=>  SLICE_X85Y432 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg_192_255_7_7 loc=>  SLICE_X85Y428 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg_64_127_7_7 loc=>  SLICE_X85Y431 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg_0_63_7_7 loc=>  SLICE_X85Y466 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg_128_191_7_7 loc=>  SLICE_X85Y465 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg_192_255_7_7 loc=>  SLICE_X92Y465 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg_64_127_7_7 loc=>  SLICE_X85Y467 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg_0_63_7_7 loc=>  SLICE_X116Y468 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg_128_191_7_7 loc=>  SLICE_X101Y470 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg_192_255_7_7 loc=>  SLICE_X101Y471 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg_64_127_7_7 loc=>  SLICE_X101Y472 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg_0_63_7_7 loc=>  SLICE_X116Y461 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg_128_191_7_7 loc=>  SLICE_X115Y446 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg_192_255_7_7 loc=>  SLICE_X115Y458 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg_64_127_7_7 loc=>  SLICE_X115Y453 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg_0_63_7_7 loc=>  SLICE_X139Y396 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg_128_191_7_7 loc=>  SLICE_X139Y394 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg_192_255_7_7 loc=>  SLICE_X133Y396 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg_64_127_7_7 loc=>  SLICE_X139Y393 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg_0_63_7_7 loc=>  SLICE_X133Y411 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg_128_191_7_7 loc=>  SLICE_X139Y413 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg_192_255_7_7 loc=>  SLICE_X139Y410 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg_64_127_7_7 loc=>  SLICE_X139Y412 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg_0_63_7_7 loc=>  SLICE_X139Y448 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg_128_191_7_7 loc=>  SLICE_X123Y450 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg_192_255_7_7 loc=>  SLICE_X123Y444 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg_64_127_7_7 loc=>  SLICE_X123Y445 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg_0_63_7_7 loc=>  SLICE_X110Y427 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg_128_191_7_7 loc=>  SLICE_X110Y426 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg_192_255_7_7 loc=>  SLICE_X115Y394 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg_64_127_7_7 loc=>  SLICE_X115Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg_0_63_7_7 loc=>  SLICE_X85Y454 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg_128_191_7_7 loc=>  SLICE_X85Y453 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg_192_255_7_7 loc=>  SLICE_X85Y455 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg_64_127_7_7 loc=>  SLICE_X85Y447 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg_0_63_7_7 loc=>  SLICE_X116Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg_128_191_7_7 loc=>  SLICE_X116Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg_192_255_7_7 loc=>  SLICE_X115Y387 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg_64_127_7_7 loc=>  SLICE_X115Y386 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg_0_63_7_7 loc=>  SLICE_X80Y470 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg_128_191_7_7 loc=>  SLICE_X80Y466 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg_192_255_7_7 loc=>  SLICE_X85Y468 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg_64_127_7_7 loc=>  SLICE_X80Y469 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg_0_63_7_7 loc=>  SLICE_X110Y476 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg_128_191_7_7 loc=>  SLICE_X110Y470 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg_192_255_7_7 loc=>  SLICE_X110Y474 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg_64_127_7_7 loc=>  SLICE_X110Y475 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg_0_63_7_7 loc=>  SLICE_X116Y473 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg_128_191_7_7 loc=>  SLICE_X116Y472 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg_192_255_7_7 loc=>  SLICE_X116Y464 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg_64_127_7_7 loc=>  SLICE_X110Y473 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg_0_63_7_7 loc=>  SLICE_X116Y392 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg_128_191_7_7 loc=>  SLICE_X123Y394 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg_192_255_7_7 loc=>  SLICE_X123Y393 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg_64_127_7_7 loc=>  SLICE_X123Y400 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg_0_63_7_7 loc=>  SLICE_X139Y414 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg_128_191_7_7 loc=>  SLICE_X139Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg_192_255_7_7 loc=>  SLICE_X139Y415 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg_64_127_7_7 loc=>  SLICE_X139Y416 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg_0_63_7_7 loc=>  SLICE_X115Y434 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg_128_191_7_7 loc=>  SLICE_X115Y433 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg_192_255_7_7 loc=>  SLICE_X116Y428 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg_64_127_7_7 loc=>  SLICE_X116Y434 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg_0_63_7_7 loc=>  SLICE_X115Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg_128_191_7_7 loc=>  SLICE_X110Y424 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg_192_255_7_7 loc=>  SLICE_X110Y425 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg_64_127_7_7 loc=>  SLICE_X115Y396 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg_0_63_7_7 loc=>  SLICE_X85Y445 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg_128_191_7_7 loc=>  SLICE_X85Y424 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg_192_255_7_7 loc=>  SLICE_X85Y420 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg_64_127_7_7 loc=>  SLICE_X85Y427 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg_0_63_7_7 loc=>  SLICE_X92Y473 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg_128_191_7_7 loc=>  SLICE_X92Y471 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg_192_255_7_7 loc=>  SLICE_X92Y472 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg_64_127_7_7 loc=>  SLICE_X85Y470 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg_0_63_7_7 loc=>  SLICE_X116Y460 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg_128_191_7_7 loc=>  SLICE_X115Y462 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg_192_255_7_7 loc=>  SLICE_X115Y461 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg_64_127_7_7 loc=>  SLICE_X110Y469 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg_0_63_7_7 loc=>  SLICE_X85Y442 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg_128_191_7_7 loc=>  SLICE_X85Y441 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg_192_255_7_7 loc=>  SLICE_X85Y443 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg_64_127_7_7 loc=>  SLICE_X85Y444 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg_0_63_7_7 loc=>  SLICE_X116Y463 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg_128_191_7_7 loc=>  SLICE_X116Y462 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg_192_255_7_7 loc=>  SLICE_X116Y466 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg_64_127_7_7 loc=>  SLICE_X116Y465 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg_0_63_7_7 loc=>  SLICE_X116Y387 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg_128_191_7_7 loc=>  SLICE_X139Y395 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg_192_255_7_7 loc=>  SLICE_X123Y391 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg_64_127_7_7 loc=>  SLICE_X123Y395 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg_0_63_7_7 loc=>  SLICE_X92Y460 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg_128_191_7_7 loc=>  SLICE_X92Y466 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg_192_255_7_7 loc=>  SLICE_X92Y469 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg_64_127_7_7 loc=>  SLICE_X92Y470 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg_0_63_7_7 loc=>  SLICE_X110Y472 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg_128_191_7_7 loc=>  SLICE_X110Y471 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg_192_255_7_7 loc=>  SLICE_X110Y477 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg_64_127_7_7 loc=>  SLICE_X116Y469 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg_0_63_7_7 loc=>  SLICE_X116Y467 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg_128_191_7_7 loc=>  SLICE_X116Y470 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg_192_255_7_7 loc=>  SLICE_X116Y474 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg_64_127_7_7 loc=>  SLICE_X116Y471 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg_0_63_7_7 loc=>  SLICE_X123Y390 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg_128_191_7_7 loc=>  SLICE_X139Y392 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg_192_255_7_7 loc=>  SLICE_X123Y392 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg_64_127_7_7 loc=>  SLICE_X116Y395 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg_0_63_7_7 loc=>  SLICE_X139Y401 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg_128_191_7_7 loc=>  SLICE_X139Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg_192_255_7_7 loc=>  SLICE_X139Y419 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg_64_127_7_7 loc=>  SLICE_X139Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg_0_63_7_7 loc=>  SLICE_X116Y441 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg_128_191_7_7 loc=>  SLICE_X116Y451 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg_192_255_7_7 loc=>  SLICE_X116Y452 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg_64_127_7_7 loc=>  SLICE_X110Y431 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_0/ram_reg_0_63_7_7 loc=>  SLICE_X116Y410 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_0/ram_reg_128_191_7_7 loc=>  SLICE_X133Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_0/ram_reg_192_255_7_7 loc=>  SLICE_X133Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_0/ram_reg_64_127_7_7 loc=>  SLICE_X116Y411 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_1/ram_reg_0_63_7_7 loc=>  SLICE_X101Y422 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_1/ram_reg_128_191_7_7 loc=>  SLICE_X101Y423 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_1/ram_reg_192_255_7_7 loc=>  SLICE_X101Y424 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_1/ram_reg_64_127_7_7 loc=>  SLICE_X92Y434 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_10/ram_reg_0_63_7_7 loc=>  SLICE_X110Y405 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_10/ram_reg_128_191_7_7 loc=>  SLICE_X110Y412 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_10/ram_reg_192_255_7_7 loc=>  SLICE_X110Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_10/ram_reg_64_127_7_7 loc=>  SLICE_X115Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_11/ram_reg_0_63_7_7 loc=>  SLICE_X115Y422 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_11/ram_reg_128_191_7_7 loc=>  SLICE_X116Y426 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_11/ram_reg_192_255_7_7 loc=>  SLICE_X116Y429 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_11/ram_reg_64_127_7_7 loc=>  SLICE_X116Y427 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_12/ram_reg_0_63_7_7 loc=>  SLICE_X71Y432 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_12/ram_reg_128_191_7_7 loc=>  SLICE_X71Y427 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_12/ram_reg_192_255_7_7 loc=>  SLICE_X71Y430 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_12/ram_reg_64_127_7_7 loc=>  SLICE_X71Y429 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_13/ram_reg_0_63_7_7 loc=>  SLICE_X101Y465 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_13/ram_reg_128_191_7_7 loc=>  SLICE_X110Y467 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_13/ram_reg_192_255_7_7 loc=>  SLICE_X110Y466 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_13/ram_reg_64_127_7_7 loc=>  SLICE_X110Y468 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_14/ram_reg_0_63_7_7 loc=>  SLICE_X116Y459 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_14/ram_reg_128_191_7_7 loc=>  SLICE_X116Y432 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_14/ram_reg_192_255_7_7 loc=>  SLICE_X116Y455 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_14/ram_reg_64_127_7_7 loc=>  SLICE_X116Y456 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_15/ram_reg_0_63_7_7 loc=>  SLICE_X71Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_15/ram_reg_128_191_7_7 loc=>  SLICE_X62Y406 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_15/ram_reg_192_255_7_7 loc=>  SLICE_X62Y409 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_15/ram_reg_64_127_7_7 loc=>  SLICE_X85Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_16/ram_reg_0_63_7_7 loc=>  SLICE_X133Y415 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_16/ram_reg_128_191_7_7 loc=>  SLICE_X133Y412 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_16/ram_reg_192_255_7_7 loc=>  SLICE_X133Y414 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_16/ram_reg_64_127_7_7 loc=>  SLICE_X123Y412 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_17/ram_reg_0_63_7_7 loc=>  SLICE_X92Y455 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_17/ram_reg_128_191_7_7 loc=>  SLICE_X92Y432 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_17/ram_reg_192_255_7_7 loc=>  SLICE_X92Y433 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_17/ram_reg_64_127_7_7 loc=>  SLICE_X92Y454 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_18/ram_reg_0_63_7_7 loc=>  SLICE_X110Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_18/ram_reg_128_191_7_7 loc=>  SLICE_X115Y397 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_18/ram_reg_192_255_7_7 loc=>  SLICE_X115Y398 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_18/ram_reg_64_127_7_7 loc=>  SLICE_X115Y405 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_19/ram_reg_0_63_7_7 loc=>  SLICE_X123Y433 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_19/ram_reg_128_191_7_7 loc=>  SLICE_X123Y434 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_19/ram_reg_192_255_7_7 loc=>  SLICE_X115Y426 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_19/ram_reg_64_127_7_7 loc=>  SLICE_X116Y430 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_2/ram_reg_0_63_7_7 loc=>  SLICE_X110Y420 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_2/ram_reg_128_191_7_7 loc=>  SLICE_X115Y416 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_2/ram_reg_192_255_7_7 loc=>  SLICE_X101Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_2/ram_reg_64_127_7_7 loc=>  SLICE_X115Y404 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_20/ram_reg_0_63_7_7 loc=>  SLICE_X85Y434 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_20/ram_reg_128_191_7_7 loc=>  SLICE_X80Y437 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_20/ram_reg_192_255_7_7 loc=>  SLICE_X80Y436 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_20/ram_reg_64_127_7_7 loc=>  SLICE_X85Y438 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_21/ram_reg_0_63_7_7 loc=>  SLICE_X101Y469 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_21/ram_reg_128_191_7_7 loc=>  SLICE_X101Y466 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_21/ram_reg_192_255_7_7 loc=>  SLICE_X101Y468 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_21/ram_reg_64_127_7_7 loc=>  SLICE_X101Y467 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_22/ram_reg_0_63_7_7 loc=>  SLICE_X116Y453 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_22/ram_reg_128_191_7_7 loc=>  SLICE_X115Y437 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_22/ram_reg_192_255_7_7 loc=>  SLICE_X116Y443 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_22/ram_reg_64_127_7_7 loc=>  SLICE_X116Y450 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_23/ram_reg_0_63_7_7 loc=>  SLICE_X71Y398 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_23/ram_reg_128_191_7_7 loc=>  SLICE_X71Y397 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_23/ram_reg_192_255_7_7 loc=>  SLICE_X71Y399 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_23/ram_reg_64_127_7_7 loc=>  SLICE_X62Y397 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_24/ram_reg_0_63_7_7 loc=>  SLICE_X123Y416 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_24/ram_reg_128_191_7_7 loc=>  SLICE_X123Y417 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_24/ram_reg_192_255_7_7 loc=>  SLICE_X123Y415 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_24/ram_reg_64_127_7_7 loc=>  SLICE_X123Y413 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_25/ram_reg_0_63_7_7 loc=>  SLICE_X92Y436 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_25/ram_reg_128_191_7_7 loc=>  SLICE_X92Y437 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_25/ram_reg_192_255_7_7 loc=>  SLICE_X85Y415 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_25/ram_reg_64_127_7_7 loc=>  SLICE_X92Y435 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_26/ram_reg_0_63_7_7 loc=>  SLICE_X110Y419 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_26/ram_reg_128_191_7_7 loc=>  SLICE_X110Y413 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_26/ram_reg_192_255_7_7 loc=>  SLICE_X110Y421 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_26/ram_reg_64_127_7_7 loc=>  SLICE_X115Y415 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_27/ram_reg_0_63_7_7 loc=>  SLICE_X110Y423 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_27/ram_reg_128_191_7_7 loc=>  SLICE_X115Y424 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_27/ram_reg_192_255_7_7 loc=>  SLICE_X123Y430 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_27/ram_reg_64_127_7_7 loc=>  SLICE_X116Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_28/ram_reg_0_63_7_7 loc=>  SLICE_X71Y439 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_28/ram_reg_128_191_7_7 loc=>  SLICE_X71Y444 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_28/ram_reg_192_255_7_7 loc=>  SLICE_X71Y440 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_28/ram_reg_64_127_7_7 loc=>  SLICE_X80Y454 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_29/ram_reg_0_63_7_7 loc=>  SLICE_X101Y458 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_29/ram_reg_128_191_7_7 loc=>  SLICE_X101Y455 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_29/ram_reg_192_255_7_7 loc=>  SLICE_X101Y456 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_29/ram_reg_64_127_7_7 loc=>  SLICE_X101Y457 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_3/ram_reg_0_63_7_7 loc=>  SLICE_X123Y431 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_3/ram_reg_128_191_7_7 loc=>  SLICE_X115Y425 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_3/ram_reg_192_255_7_7 loc=>  SLICE_X115Y423 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_3/ram_reg_64_127_7_7 loc=>  SLICE_X110Y422 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_30/ram_reg_0_63_7_7 loc=>  SLICE_X115Y460 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_30/ram_reg_128_191_7_7 loc=>  SLICE_X115Y457 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_30/ram_reg_192_255_7_7 loc=>  SLICE_X115Y454 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_30/ram_reg_64_127_7_7 loc=>  SLICE_X116Y458 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_31/ram_reg_0_63_7_7 loc=>  SLICE_X62Y403 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_31/ram_reg_128_191_7_7 loc=>  SLICE_X62Y405 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_31/ram_reg_192_255_7_7 loc=>  SLICE_X62Y401 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_31/ram_reg_64_127_7_7 loc=>  SLICE_X62Y404 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_4/ram_reg_0_63_7_7 loc=>  SLICE_X85Y426 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_4/ram_reg_128_191_7_7 loc=>  SLICE_X71Y425 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_4/ram_reg_192_255_7_7 loc=>  SLICE_X71Y433 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_4/ram_reg_64_127_7_7 loc=>  SLICE_X71Y426 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_5/ram_reg_0_63_7_7 loc=>  SLICE_X110Y464 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_5/ram_reg_128_191_7_7 loc=>  SLICE_X101Y464 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_5/ram_reg_192_255_7_7 loc=>  SLICE_X101Y459 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_5/ram_reg_64_127_7_7 loc=>  SLICE_X110Y465 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_6/ram_reg_0_63_7_7 loc=>  SLICE_X116Y433 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_6/ram_reg_128_191_7_7 loc=>  SLICE_X116Y445 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_6/ram_reg_192_255_7_7 loc=>  SLICE_X116Y444 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_6/ram_reg_64_127_7_7 loc=>  SLICE_X116Y454 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_7/ram_reg_0_63_7_7 loc=>  SLICE_X85Y402 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_7/ram_reg_128_191_7_7 loc=>  SLICE_X71Y401 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_7/ram_reg_192_255_7_7 loc=>  SLICE_X85Y401 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_7/ram_reg_64_127_7_7 loc=>  SLICE_X71Y400 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_8/ram_reg_0_63_7_7 loc=>  SLICE_X123Y419 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_8/ram_reg_128_191_7_7 loc=>  SLICE_X123Y414 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_8/ram_reg_192_255_7_7 loc=>  SLICE_X123Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_8/ram_reg_64_127_7_7 loc=>  SLICE_X116Y416 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_9/ram_reg_0_63_7_7 loc=>  SLICE_X101Y419 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_9/ram_reg_128_191_7_7 loc=>  SLICE_X101Y420 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_9/ram_reg_192_255_7_7 loc=>  SLICE_X101Y421 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_9/ram_reg_64_127_7_7 loc=>  SLICE_X101Y418 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_0/ram_reg_0_63_21_21 loc=>  SLICE_X115Y389 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_1/ram_reg_0_63_21_21 loc=>  SLICE_X116Y389 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_2/ram_reg_0_63_21_21 loc=>  SLICE_X115Y393 bel=>  SLICEM.G6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array/tag_array_ext/mem_0_3/ram_reg_0_63_21_21 loc=>  SLICE_X115Y390 bel=>  SLICEM.G6LUT
name=> chiptop/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_size_reg_0_1_0_3 loc=>  SLICE_X115Y376 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_opcode_reg_0_1_0_2 loc=>  SLICE_X133Y366 bel=>  SLICEM.D5LUT
name=> chiptop/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_size_reg_0_1_0_3 loc=>  SLICE_X139Y381 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/ram_size_reg_0_1_0_3 loc=>  SLICE_X139Y380 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/data_size_reg_0_31_0_2 loc=>  SLICE_X101Y363 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/requests/next_reg_0_31_0_4 loc=>  SLICE_X115Y352 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/next_reg_0_7_0_2 loc=>  SLICE_X110Y365 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_source_reg_0_1_0_3 loc=>  SLICE_X101Y346 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q/ram_sink_reg_0_1_0_2 loc=>  SLICE_X101Y340 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/bundleIn_0_d_q/ram_source_reg_0_1_0_3 loc=>  SLICE_X115Y338 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/shrinker/sourceIdMap_reg_0_15_0_4 loc=>  SLICE_X101Y343 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_size_reg_0_1_0_2 loc=>  SLICE_X116Y368 bel=>  SLICEM.H5LUT
name=> chiptop/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_size_reg_0_1_0_2 loc=>  SLICE_X123Y371 bel=>  SLICEM.H5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_mask_reg_0_1_14_15 loc=>  SLICE_X101Y394 bel=>  SLICEM.D5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_size_reg_0_1_0_3 loc=>  SLICE_X115Y380 bel=>  SLICEM.H5LUT
name=> chiptop/system/tile_prci_domain/buffer_1/bundleOut_1_e_q/ram_sink_reg_0_1_0_3 loc=>  SLICE_X101Y383 bel=>  SLICEM.H5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_source_reg_0_1_0_3 loc=>  SLICE_X92Y427 bel=>  SLICEM.H5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_opcode_reg_0_1_0_2 loc=>  SLICE_X71Y372 bel=>  SLICEM.H5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/gemmini/spad/read_issue_q/ram_scale_reg_0_7_28_31 loc=>  SLICE_X25Y436 bel=>  SLICEM.D5LUT
name=> mig/buffer/bundleIn_0_d_q/ram_source_reg_0_1_0_3 loc=>  SLICE_X115Y334 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y343 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y343 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y337 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y337 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y340 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y340 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y347 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y347 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y346 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native loc=>  SLICE_X80Y346 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native loc=>  SLICE_X85Y347 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native loc=>  SLICE_X85Y347 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native loc=>  SLICE_X85Y342 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native loc=>  SLICE_X85Y342 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native loc=>  SLICE_X85Y339 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native loc=>  SLICE_X85Y339 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0 loc=>  SLICE_X71Y360 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0 loc=>  SLICE_X80Y388 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0 loc=>  SLICE_X80Y359 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0 loc=>  SLICE_X71Y340 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0 loc=>  SLICE_X62Y347 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0 loc=>  SLICE_X71Y363 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0 loc=>  SLICE_X85Y378 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0 loc=>  SLICE_X80Y387 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0 loc=>  SLICE_X71Y387 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0 loc=>  SLICE_X71Y409 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0 loc=>  SLICE_X80Y422 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0 loc=>  SLICE_X62Y345 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0 loc=>  SLICE_X85Y425 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0 loc=>  SLICE_X80Y374 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0 loc=>  SLICE_X71Y351 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0 loc=>  SLICE_X62Y344 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0 loc=>  SLICE_X71Y342 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0 loc=>  SLICE_X80Y370 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0 loc=>  SLICE_X85Y388 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0 loc=>  SLICE_X80Y385 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0 loc=>  SLICE_X62Y390 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0 loc=>  SLICE_X80Y415 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0 loc=>  SLICE_X62Y350 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0 loc=>  SLICE_X80Y421 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0 loc=>  SLICE_X85Y423 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0 loc=>  SLICE_X71Y367 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0 loc=>  SLICE_X71Y350 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0 loc=>  SLICE_X62Y354 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0 loc=>  SLICE_X62Y360 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0 loc=>  SLICE_X80Y372 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0 loc=>  SLICE_X80Y397 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0 loc=>  SLICE_X71Y378 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0 loc=>  SLICE_X62Y402 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0 loc=>  SLICE_X62Y357 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0 loc=>  SLICE_X80Y416 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0 loc=>  SLICE_X80Y428 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0 loc=>  SLICE_X85Y414 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0 loc=>  SLICE_X62Y375 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0 loc=>  SLICE_X62Y362 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0 loc=>  SLICE_X62Y364 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0 loc=>  SLICE_X62Y385 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0 loc=>  SLICE_X80Y407 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0 loc=>  SLICE_X80Y410 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0 loc=>  SLICE_X62Y396 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0 loc=>  SLICE_X80Y369 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0 loc=>  SLICE_X71Y417 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0 loc=>  SLICE_X80Y431 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0 loc=>  SLICE_X85Y433 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0 loc=>  SLICE_X80Y401 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0 loc=>  SLICE_X62Y367 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0 loc=>  SLICE_X62Y369 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0 loc=>  SLICE_X62Y377 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0 loc=>  SLICE_X80Y378 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0 loc=>  SLICE_X85Y413 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0 loc=>  SLICE_X80Y406 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0 loc=>  SLICE_X80Y402 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0 loc=>  SLICE_X71Y408 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0 loc=>  SLICE_X80Y426 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0 loc=>  SLICE_X80Y439 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0 loc=>  SLICE_X80Y440 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0 loc=>  SLICE_X71Y374 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0 loc=>  SLICE_X62Y374 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0 loc=>  SLICE_X62Y363 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0 loc=>  SLICE_X62Y380 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0 loc=>  SLICE_X80Y382 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0 loc=>  SLICE_X85Y418 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0 loc=>  SLICE_X80Y381 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0 loc=>  SLICE_X71Y404 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0 loc=>  SLICE_X71Y414 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0 loc=>  SLICE_X80Y441 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0 loc=>  SLICE_X80Y446 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0 loc=>  SLICE_X85Y430 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0 loc=>  SLICE_X71Y377 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0 loc=>  SLICE_X62Y373 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0 loc=>  SLICE_X62Y378 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0 loc=>  SLICE_X62Y387 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0 loc=>  SLICE_X80Y408 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0 loc=>  SLICE_X62Y400 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0 loc=>  SLICE_X80Y412 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0 loc=>  SLICE_X62Y399 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0 loc=>  SLICE_X71Y420 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0 loc=>  SLICE_X80Y434 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0 loc=>  SLICE_X85Y448 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0 loc=>  SLICE_X80Y443 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0 loc=>  SLICE_X80Y418 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0 loc=>  SLICE_X80Y425 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0 loc=>  SLICE_X80Y450 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1 loc=>  SLICE_X80Y423 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1 loc=>  SLICE_X80Y435 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1 loc=>  SLICE_X71Y431 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rams[0].RAM32M0 loc=>  SLICE_X80Y430 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rams[1].RAM32M0 loc=>  SLICE_X80Y430 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[0].RAM32M0 loc=>  SLICE_X71Y353 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[10].RAM32M0 loc=>  SLICE_X71Y353 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[11].RAM32M0 loc=>  SLICE_X71Y343 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[12].RAM32M0 loc=>  SLICE_X71Y343 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[13].RAM32M0 loc=>  SLICE_X71Y361 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[14].RAM32M0 loc=>  SLICE_X71Y361 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[15].RAM32M0 loc=>  SLICE_X71Y309 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[16].RAM32M0 loc=>  SLICE_X71Y309 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[17].RAM32M0 loc=>  SLICE_X71Y359 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[18].RAM32M0 loc=>  SLICE_X71Y359 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0 loc=>  SLICE_X71Y379 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[1].RAM32M0 loc=>  SLICE_X71Y379 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[20].RAM32M0 loc=>  SLICE_X71Y313 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[21].RAM32M0 loc=>  SLICE_X71Y313 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[22].RAM32M0 loc=>  SLICE_X71Y348 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[23].RAM32M0 loc=>  SLICE_X71Y348 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[24].RAM32M0 loc=>  SLICE_X71Y327 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[25].RAM32M0 loc=>  SLICE_X71Y327 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[26].RAM32M0 loc=>  SLICE_X62Y324 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[27].RAM32M0 loc=>  SLICE_X62Y324 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[28].RAM32M0 loc=>  SLICE_X71Y328 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[29].RAM32M0 loc=>  SLICE_X71Y328 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[2].RAM32M0 loc=>  SLICE_X62Y323 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[30].RAM32M0 loc=>  SLICE_X62Y323 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[31].RAM32M0 loc=>  SLICE_X62Y330 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[32].RAM32M0 loc=>  SLICE_X62Y330 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[33].RAM32M0 loc=>  SLICE_X62Y332 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[34].RAM32M0 loc=>  SLICE_X62Y332 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[35].RAM32M0 loc=>  SLICE_X62Y335 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[36].RAM32M0 loc=>  SLICE_X62Y335 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[37].RAM32M0 loc=>  SLICE_X62Y334 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[38].RAM32M0 loc=>  SLICE_X62Y334 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[39].RAM32M0 loc=>  SLICE_X62Y331 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[3].RAM32M0 loc=>  SLICE_X62Y331 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[40].RAM32M0 loc=>  SLICE_X62Y336 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[41].RAM32M0 loc=>  SLICE_X62Y336 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[42].RAM32M0 loc=>  SLICE_X62Y417 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[43].RAM32M0 loc=>  SLICE_X62Y417 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[44].RAM32M0 loc=>  SLICE_X62Y425 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[45].RAM32M0 loc=>  SLICE_X62Y425 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[46].RAM32M0 loc=>  SLICE_X71Y428 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[47].RAM32M0 loc=>  SLICE_X71Y428 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[48].RAM32M0 loc=>  SLICE_X62Y424 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[49].RAM32M0 loc=>  SLICE_X62Y424 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[4].RAM32M0 loc=>  SLICE_X62Y419 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[50].RAM32M0 loc=>  SLICE_X62Y419 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[51].RAM32M0 loc=>  SLICE_X62Y429 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[52].RAM32M0 loc=>  SLICE_X62Y429 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[53].RAM32M0 loc=>  SLICE_X62Y433 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[54].RAM32M0 loc=>  SLICE_X62Y433 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[55].RAM32M0 loc=>  SLICE_X71Y438 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[56].RAM32M0 loc=>  SLICE_X71Y438 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[57].RAM32M0 loc=>  SLICE_X71Y437 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[58].RAM32M0 loc=>  SLICE_X71Y437 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[59].RAM32M0 loc=>  SLICE_X62Y427 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[5].RAM32M0 loc=>  SLICE_X62Y427 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[60].RAM32M0 loc=>  SLICE_X71Y436 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[61].RAM32M0 loc=>  SLICE_X71Y436 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[62].RAM32M0 loc=>  SLICE_X71Y435 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[63].RAM32M0 loc=>  SLICE_X71Y435 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[64].RAM32M0 loc=>  SLICE_X62Y448 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[65].RAM32M0 loc=>  SLICE_X62Y448 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[66].RAM32M0 loc=>  SLICE_X71Y448 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[67].RAM32M0 loc=>  SLICE_X71Y448 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[68].RAM32M0 loc=>  SLICE_X71Y449 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[69].RAM32M0 loc=>  SLICE_X71Y449 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[6].RAM32M0 loc=>  SLICE_X62Y432 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[70].RAM32M0 loc=>  SLICE_X62Y432 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[71].RAM32M0 loc=>  SLICE_X71Y447 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[72].RAM32M0 loc=>  SLICE_X71Y447 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[73].RAM32M0 loc=>  SLICE_X71Y450 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[74].RAM32M0 loc=>  SLICE_X71Y450 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[75].RAM32M0 loc=>  SLICE_X71Y446 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[76].RAM32M0 loc=>  SLICE_X71Y446 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[77].RAM32M0 loc=>  SLICE_X71Y442 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[78].RAM32M0 loc=>  SLICE_X71Y442 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[79].RAM32M0 loc=>  SLICE_X62Y430 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[7].RAM32M0 loc=>  SLICE_X62Y430 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[80].RAM32M0 loc=>  SLICE_X62Y444 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[81].RAM32M0 loc=>  SLICE_X62Y444 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0 loc=>  SLICE_X71Y443 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[83].RAM32M0 loc=>  SLICE_X71Y443 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[84].RAM32M0 loc=>  SLICE_X71Y434 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[85].RAM32M0 loc=>  SLICE_X71Y434 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[86].RAM32M0 loc=>  SLICE_X62Y407 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[87].RAM32M0 loc=>  SLICE_X62Y407 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[88].RAM32M0 loc=>  SLICE_X62Y338 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[89].RAM32M0 loc=>  SLICE_X62Y338 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[8].RAM32M0 loc=>  SLICE_X62Y339 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[90].RAM32M0 loc=>  SLICE_X62Y339 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[91].RAM32M0 loc=>  SLICE_X62Y420 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[92].RAM32M0 loc=>  SLICE_X62Y420 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[93].RAM32M0 loc=>  SLICE_X62Y426 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[94].RAM32M0 loc=>  SLICE_X62Y426 bel=>  SLICEM.D5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[95].RAM32M0 loc=>  SLICE_X62Y343 bel=>  SLICEM.H5LUT
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[9].RAM32M0 loc=>  SLICE_X62Y343 bel=>  SLICEM.D5LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/table__reg_0_255_0_0 loc=>  SLICE_X133Y402 bel=>  SLICEM.A6LUT
name=> chiptop/system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/table__reg_256_511_0_0 loc=>  SLICE_X133Y401 bel=>  SLICEM.A6LUT
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg loc=>  SLICE_X71Y294 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg loc=>  SLICE_X71Y294 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg loc=>  SLICE_X72Y295 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg loc=>  SLICE_X72Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0] loc=>  SLICE_X62Y293 bel=>  SLICEM.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1] loc=>  SLICE_X62Y293 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0] loc=>  SLICE_X57Y308 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1] loc=>  SLICE_X57Y308 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0] loc=>  SLICE_X62Y294 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1] loc=>  SLICE_X62Y294 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0] loc=>  SLICE_X50Y346 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1] loc=>  SLICE_X53Y339 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2] loc=>  SLICE_X52Y339 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3] loc=>  SLICE_X55Y312 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] loc=>  SLICE_X50Y346 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] loc=>  SLICE_X51Y347 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] loc=>  SLICE_X53Y339 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] loc=>  SLICE_X52Y341 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0] loc=>  SLICE_X50Y346 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1] loc=>  SLICE_X51Y347 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2] loc=>  SLICE_X53Y339 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3] loc=>  SLICE_X52Y341 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0] loc=>  SLICE_X54Y341 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1] loc=>  SLICE_X54Y341 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] loc=>  SLICE_X50Y345 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] loc=>  SLICE_X51Y346 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] loc=>  SLICE_X53Y338 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] loc=>  SLICE_X52Y340 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0] loc=>  SLICE_X63Y300 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1] loc=>  SLICE_X63Y300 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2] loc=>  SLICE_X61Y299 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] loc=>  SLICE_X54Y303 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] loc=>  SLICE_X53Y303 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] loc=>  SLICE_X53Y311 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[0] loc=>  SLICE_X54Y303 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1] loc=>  SLICE_X53Y303 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2] loc=>  SLICE_X53Y311 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0] loc=>  SLICE_X52Y312 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1] loc=>  SLICE_X52Y312 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] loc=>  SLICE_X54Y302 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] loc=>  SLICE_X53Y302 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] loc=>  SLICE_X53Y310 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0] loc=>  SLICE_X66Y288 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1] loc=>  SLICE_X66Y288 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0] loc=>  SLICE_X67Y285 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1] loc=>  SLICE_X67Y285 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0] loc=>  SLICE_X65Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10] loc=>  SLICE_X65Y291 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] loc=>  SLICE_X65Y291 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] loc=>  SLICE_X65Y290 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13] loc=>  SLICE_X65Y290 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14] loc=>  SLICE_X65Y290 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15] loc=>  SLICE_X65Y290 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16] loc=>  SLICE_X65Y290 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17] loc=>  SLICE_X65Y290 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18] loc=>  SLICE_X65Y290 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] loc=>  SLICE_X65Y290 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1] loc=>  SLICE_X65Y291 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] loc=>  SLICE_X65Y290 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21] loc=>  SLICE_X65Y290 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22] loc=>  SLICE_X65Y290 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23] loc=>  SLICE_X65Y290 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24] loc=>  SLICE_X65Y290 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25] loc=>  SLICE_X65Y290 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26] loc=>  SLICE_X65Y290 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27] loc=>  SLICE_X65Y290 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2] loc=>  SLICE_X65Y291 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] loc=>  SLICE_X65Y291 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] loc=>  SLICE_X65Y291 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5] loc=>  SLICE_X65Y291 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6] loc=>  SLICE_X65Y291 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7] loc=>  SLICE_X65Y291 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8] loc=>  SLICE_X65Y291 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9] loc=>  SLICE_X65Y291 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0] loc=>  SLICE_X66Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1] loc=>  SLICE_X66Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[0] loc=>  SLICE_X53Y325 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[1] loc=>  SLICE_X53Y325 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0] loc=>  SLICE_X68Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] loc=>  SLICE_X68Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11] loc=>  SLICE_X68Y295 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12] loc=>  SLICE_X68Y295 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13] loc=>  SLICE_X68Y295 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14] loc=>  SLICE_X68Y295 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15] loc=>  SLICE_X68Y295 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16] loc=>  SLICE_X68Y295 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17] loc=>  SLICE_X68Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] loc=>  SLICE_X68Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] loc=>  SLICE_X68Y295 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3] loc=>  SLICE_X68Y295 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4] loc=>  SLICE_X68Y295 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5] loc=>  SLICE_X68Y295 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6] loc=>  SLICE_X68Y295 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7] loc=>  SLICE_X68Y295 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8] loc=>  SLICE_X68Y295 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] loc=>  SLICE_X68Y295 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X65Y297 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X65Y297 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X67Y298 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X58Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X67Y298 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X71Y300 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X69Y300 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X71Y298 bel=>  SLICEM.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X65Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X65Y297 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X67Y298 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X58Y295 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X67Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X71Y300 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X69Y300 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X71Y298 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg loc=>  SLICE_X58Y292 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg loc=>  SLICE_X58Y292 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg loc=>  SLICE_X58Y294 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg loc=>  SLICE_X58Y294 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X59Y292 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X53Y308 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X59Y292 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X53Y308 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X78Y292 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y292 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X88Y300 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X86Y288 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X79Y301 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y301 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X86Y285 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X88Y302 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X78Y292 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y292 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X88Y300 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X86Y288 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X79Y301 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y301 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X86Y285 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X88Y302 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg loc=>  SLICE_X78Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg loc=>  SLICE_X78Y295 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg loc=>  SLICE_X81Y291 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg loc=>  SLICE_X81Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X78Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X86Y290 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X78Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X86Y290 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0] loc=>  SLICE_X66Y296 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1] loc=>  SLICE_X66Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0] loc=>  SLICE_X65Y298 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[1] loc=>  SLICE_X65Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] loc=>  SLICE_X64Y294 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1] loc=>  SLICE_X64Y294 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2] loc=>  SLICE_X64Y294 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0] loc=>  SLICE_X70Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1] loc=>  SLICE_X70Y296 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2] loc=>  SLICE_X56Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] loc=>  SLICE_X64Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] loc=>  SLICE_X71Y296 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] loc=>  SLICE_X73Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0] loc=>  SLICE_X64Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1] loc=>  SLICE_X71Y296 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2] loc=>  SLICE_X73Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0] loc=>  SLICE_X55Y295 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1] loc=>  SLICE_X55Y295 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] loc=>  SLICE_X64Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] loc=>  SLICE_X71Y295 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] loc=>  SLICE_X73Y295 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_async_mb_reg loc=>  SLICE_X83Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_reg loc=>  SLICE_X83Y355 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[0] loc=>  SLICE_X84Y309 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[1] loc=>  SLICE_X84Y309 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[2] loc=>  SLICE_X84Y309 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] loc=>  SLICE_X83Y356 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[1] loc=>  SLICE_X83Y356 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[0] loc=>  SLICE_X81Y364 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1] loc=>  SLICE_X81Y364 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0] loc=>  SLICE_X81Y365 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1] loc=>  SLICE_X81Y365 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2] loc=>  SLICE_X81Y365 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3] loc=>  SLICE_X81Y365 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0] loc=>  SLICE_X83Y318 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[1] loc=>  SLICE_X83Y318 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[2] loc=>  SLICE_X83Y318 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] loc=>  SLICE_X83Y358 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[1] loc=>  SLICE_X83Y358 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[0] loc=>  SLICE_X85Y317 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[1] loc=>  SLICE_X85Y317 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[2] loc=>  SLICE_X85Y317 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0] loc=>  SLICE_X83Y357 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[1] loc=>  SLICE_X83Y357 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X83Y313 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X83Y313 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_0.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X85Y319 bel=>  SLICEM.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_0.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X85Y319 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X85Y319 bel=>  SLICEM.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X85Y319 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to loc=>  SLICE_X85Y314 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 loc=>  SLICE_X85Y314 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 loc=>  SLICE_X85Y314 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 loc=>  SLICE_X85Y314 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X78Y306 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X78Y306 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X77Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X77Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X78Y312 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X78Y312 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X78Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X78Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y307 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X76Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X76Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X78Y307 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X78Y307 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X78Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X78Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X74Y307 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X74Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X75Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X75Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X77Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X77Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X77Y311 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X77Y311 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X78Y312 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X78Y312 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X76Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X76Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X76Y313 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X76Y313 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X78Y308 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X78Y308 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X82Y308 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X82Y308 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X75Y310 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X75Y310 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X76Y311 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X76Y311 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X78Y310 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X78Y310 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X77Y308 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X77Y308 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X78Y306 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X78Y306 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X74Y312 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X74Y312 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X75Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X75Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X74Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X74Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X76Y310 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X76Y310 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X75Y302 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X75Y302 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X77Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X77Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X76Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X76Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X73Y306 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X73Y306 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X73Y306 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X73Y306 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X73Y301 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X73Y301 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X75Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X75Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X73Y311 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X73Y311 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X73Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X73Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X74Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X74Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X58Y389 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X58Y389 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X83Y314 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X83Y314 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X77Y346 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X77Y346 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X76Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X76Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X76Y384 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X76Y384 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X79Y357 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X79Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X75Y379 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X75Y379 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y347 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y347 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X79Y355 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X79Y355 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X77Y359 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X77Y359 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X81Y357 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X81Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X76Y381 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X76Y381 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X78Y367 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X78Y367 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X78Y365 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X78Y365 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X77Y358 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X77Y358 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X78Y377 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X78Y377 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X68Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X68Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X67Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X67Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X69Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X69Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X77Y377 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X77Y377 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X79Y355 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X79Y355 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X79Y355 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X79Y355 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X79Y351 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X79Y351 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X77Y377 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X77Y377 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X77Y373 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X77Y373 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X77Y358 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X77Y358 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X76Y361 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X76Y361 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X79Y356 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X79Y356 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X78Y358 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X78Y358 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X76Y384 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X76Y384 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X77Y346 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X77Y346 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X60Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X60Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X63Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X63Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X66Y363 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X66Y363 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X62Y363 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X62Y363 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X65Y383 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X65Y383 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X65Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X65Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X63Y380 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X63Y380 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X65Y363 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X65Y363 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X65Y359 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X65Y359 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X72Y358 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X72Y358 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X71Y346 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X71Y346 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X66Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X66Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X73Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X73Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X75Y354 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X75Y354 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X67Y381 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X67Y381 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X69Y361 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X69Y361 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X72Y354 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X72Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X65Y359 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X65Y359 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X77Y349 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X77Y349 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X77Y354 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X77Y354 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X75Y354 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X75Y354 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X77Y354 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X77Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X63Y365 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X63Y365 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X73Y379 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X73Y379 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X76Y354 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X76Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X57Y357 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X57Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X65Y383 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X65Y383 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X63Y365 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X63Y365 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X63Y351 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X63Y351 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X63Y351 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X63Y351 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X65Y363 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X65Y363 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X66Y378 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X66Y378 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X76Y354 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X76Y354 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X80Y333 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X80Y333 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X81Y315 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X81Y315 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X75Y319 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X75Y319 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X77Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X77Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X76Y315 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X76Y315 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X76Y315 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X76Y315 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X77Y320 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X77Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X82Y309 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X82Y309 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X77Y321 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X77Y321 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X82Y314 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X82Y314 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X84Y314 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X84Y314 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X69Y387 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X69Y387 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X82Y322 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X82Y322 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X81Y319 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X81Y319 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X81Y326 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X81Y326 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X77Y319 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X77Y319 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X82Y318 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X82Y318 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X81Y320 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X81Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X82Y309 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X82Y309 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X84Y314 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X84Y314 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X82Y314 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X82Y314 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X77Y319 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X77Y319 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X82Y308 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X82Y308 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X81Y316 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X81Y316 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X81Y319 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X81Y319 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X81Y315 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X81Y315 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X81Y316 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X81Y316 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X74Y406 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X74Y406 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X81Y312 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X81Y312 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X82Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X82Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X77Y310 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X77Y310 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X75Y320 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X75Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X75Y401 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X75Y401 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[0] loc=>  SLICE_X58Y369 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[1] loc=>  SLICE_X58Y369 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_bisc_complete_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X57Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_bisc_complete_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X57Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X56Y303 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X56Y303 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y450 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y450 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y460 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y460 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X83Y306 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X83Y306 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X56Y324 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X56Y324 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X58Y334 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X58Y334 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y347 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y347 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X78Y303 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X78Y303 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X56Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X56Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X56Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X56Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X57Y395 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X57Y395 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X57Y404 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X57Y404 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X56Y415 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X56Y415 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X56Y316 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X56Y316 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y456 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y456 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y469 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y469 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X77Y301 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X77Y301 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X84Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X84Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X57Y338 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X57Y338 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X56Y341 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X56Y341 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y355 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y355 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X56Y378 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X56Y378 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X56Y396 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X56Y396 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X56Y396 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X56Y396 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X56Y410 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X56Y410 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X56Y438 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X56Y438 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X56Y303 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X56Y303 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y452 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y452 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y460 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y460 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X83Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X83Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X84Y307 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X84Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X84Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X84Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X57Y320 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X57Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X56Y332 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X56Y332 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y332 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y332 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X56Y335 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X56Y335 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X57Y421 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X57Y421 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X56Y411 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X56Y411 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X57Y421 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X57Y421 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X57Y430 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X57Y430 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X57Y312 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X57Y312 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y456 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y456 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y354 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y354 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X78Y303 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X78Y303 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X77Y301 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X77Y301 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X84Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X84Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X57Y324 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X57Y324 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X57Y340 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X57Y340 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y354 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y354 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X57Y386 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X57Y386 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X56Y402 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X56Y402 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X57Y405 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X57Y405 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X57Y411 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X57Y411 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X56Y432 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X56Y432 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_ready_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X57Y386 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_ready_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X57Y386 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X66Y364 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X66Y364 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X60Y390 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X60Y390 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X60Y390 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X60Y390 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X75Y404 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X75Y404 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X63Y406 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X63Y406 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X69Y391 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X69Y391 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X69Y391 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X69Y391 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X66Y383 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X66Y383 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X65Y378 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X65Y378 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X64Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X64Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X70Y391 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X70Y391 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X63Y359 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X63Y359 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X59Y362 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X59Y362 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X59Y362 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X59Y362 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X68Y390 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X68Y390 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X58Y369 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X58Y369 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X60Y385 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X60Y385 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X59Y387 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X59Y387 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X65Y378 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X65Y378 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X59Y387 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X59Y387 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0] loc=>  SLICE_X76Y264 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10] loc=>  SLICE_X76Y261 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11] loc=>  SLICE_X76Y261 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12] loc=>  SLICE_X75Y264 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13] loc=>  SLICE_X75Y264 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14] loc=>  SLICE_X75Y264 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15] loc=>  SLICE_X75Y263 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16] loc=>  SLICE_X77Y265 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17] loc=>  SLICE_X80Y265 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18] loc=>  SLICE_X83Y261 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19] loc=>  SLICE_X83Y261 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1] loc=>  SLICE_X79Y266 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20] loc=>  SLICE_X85Y261 bel=>  SLICEM.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21] loc=>  SLICE_X88Y261 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22] loc=>  SLICE_X88Y261 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23] loc=>  SLICE_X88Y261 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24] loc=>  SLICE_X85Y261 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25] loc=>  SLICE_X85Y261 bel=>  SLICEM.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26] loc=>  SLICE_X82Y261 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27] loc=>  SLICE_X82Y261 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28] loc=>  SLICE_X81Y266 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29] loc=>  SLICE_X82Y268 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2] loc=>  SLICE_X79Y266 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30] loc=>  SLICE_X82Y268 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31] loc=>  SLICE_X82Y268 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3] loc=>  SLICE_X77Y263 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4] loc=>  SLICE_X77Y263 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5] loc=>  SLICE_X76Y264 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6] loc=>  SLICE_X76Y264 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7] loc=>  SLICE_X76Y264 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8] loc=>  SLICE_X76Y261 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9] loc=>  SLICE_X76Y261 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0] loc=>  SLICE_X88Y261 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1] loc=>  SLICE_X88Y261 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg loc=>  SLICE_X71Y294 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg loc=>  SLICE_X71Y294 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg loc=>  SLICE_X72Y295 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg loc=>  SLICE_X72Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg loc=>  SLICE_X71Y294 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg loc=>  SLICE_X72Y295 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0] loc=>  SLICE_X62Y293 bel=>  SLICEM.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1] loc=>  SLICE_X62Y293 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0] loc=>  SLICE_X57Y308 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1] loc=>  SLICE_X57Y308 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0] loc=>  SLICE_X62Y296 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1] loc=>  SLICE_X62Y297 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg loc=>  SLICE_X62Y294 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg loc=>  SLICE_X62Y294 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0] loc=>  SLICE_X62Y294 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1] loc=>  SLICE_X62Y294 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0] loc=>  SLICE_X50Y346 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1] loc=>  SLICE_X53Y339 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2] loc=>  SLICE_X52Y339 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3] loc=>  SLICE_X55Y312 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] loc=>  SLICE_X50Y346 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] loc=>  SLICE_X51Y347 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] loc=>  SLICE_X53Y339 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] loc=>  SLICE_X52Y341 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0] loc=>  SLICE_X50Y346 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1] loc=>  SLICE_X51Y347 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2] loc=>  SLICE_X53Y339 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3] loc=>  SLICE_X52Y341 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0] loc=>  SLICE_X54Y341 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1] loc=>  SLICE_X54Y341 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] loc=>  SLICE_X50Y345 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] loc=>  SLICE_X51Y346 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] loc=>  SLICE_X53Y338 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] loc=>  SLICE_X52Y340 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0] loc=>  SLICE_X63Y300 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1] loc=>  SLICE_X63Y300 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2] loc=>  SLICE_X61Y299 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] loc=>  SLICE_X54Y303 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] loc=>  SLICE_X53Y303 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] loc=>  SLICE_X53Y311 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[0] loc=>  SLICE_X54Y303 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1] loc=>  SLICE_X53Y303 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2] loc=>  SLICE_X53Y311 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0] loc=>  SLICE_X52Y312 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1] loc=>  SLICE_X52Y312 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] loc=>  SLICE_X54Y302 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] loc=>  SLICE_X53Y302 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] loc=>  SLICE_X53Y310 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0] loc=>  SLICE_X66Y288 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1] loc=>  SLICE_X66Y288 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0] loc=>  SLICE_X67Y285 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1] loc=>  SLICE_X67Y285 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0] loc=>  SLICE_X66Y294 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10] loc=>  SLICE_X67Y291 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11] loc=>  SLICE_X67Y291 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12] loc=>  SLICE_X65Y292 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13] loc=>  SLICE_X67Y291 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14] loc=>  SLICE_X67Y291 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15] loc=>  SLICE_X67Y291 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16] loc=>  SLICE_X64Y291 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17] loc=>  SLICE_X64Y292 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18] loc=>  SLICE_X61Y292 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19] loc=>  SLICE_X61Y289 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1] loc=>  SLICE_X65Y292 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20] loc=>  SLICE_X61Y289 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21] loc=>  SLICE_X64Y289 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22] loc=>  SLICE_X61Y289 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23] loc=>  SLICE_X64Y289 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24] loc=>  SLICE_X66Y289 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25] loc=>  SLICE_X61Y289 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26] loc=>  SLICE_X61Y289 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27] loc=>  SLICE_X66Y289 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2] loc=>  SLICE_X64Y291 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3] loc=>  SLICE_X64Y291 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4] loc=>  SLICE_X65Y292 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5] loc=>  SLICE_X67Y291 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6] loc=>  SLICE_X64Y291 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7] loc=>  SLICE_X64Y291 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8] loc=>  SLICE_X65Y292 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9] loc=>  SLICE_X65Y292 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg loc=>  SLICE_X66Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg loc=>  SLICE_X67Y295 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0] loc=>  SLICE_X65Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10] loc=>  SLICE_X65Y291 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] loc=>  SLICE_X65Y291 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] loc=>  SLICE_X65Y290 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13] loc=>  SLICE_X65Y290 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14] loc=>  SLICE_X65Y290 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15] loc=>  SLICE_X65Y290 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16] loc=>  SLICE_X65Y290 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17] loc=>  SLICE_X65Y290 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18] loc=>  SLICE_X65Y290 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] loc=>  SLICE_X65Y290 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1] loc=>  SLICE_X65Y291 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] loc=>  SLICE_X65Y290 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21] loc=>  SLICE_X65Y290 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22] loc=>  SLICE_X65Y290 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23] loc=>  SLICE_X65Y290 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24] loc=>  SLICE_X65Y290 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25] loc=>  SLICE_X65Y290 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26] loc=>  SLICE_X65Y290 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27] loc=>  SLICE_X65Y290 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2] loc=>  SLICE_X65Y291 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] loc=>  SLICE_X65Y291 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] loc=>  SLICE_X65Y291 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5] loc=>  SLICE_X65Y291 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6] loc=>  SLICE_X65Y291 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7] loc=>  SLICE_X65Y291 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8] loc=>  SLICE_X65Y291 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9] loc=>  SLICE_X65Y291 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0] loc=>  SLICE_X66Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1] loc=>  SLICE_X66Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[0] loc=>  SLICE_X53Y325 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[1] loc=>  SLICE_X53Y325 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0] loc=>  SLICE_X69Y298 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10] loc=>  SLICE_X69Y299 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11] loc=>  SLICE_X69Y298 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12] loc=>  SLICE_X71Y299 bel=>  SLICEM.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13] loc=>  SLICE_X71Y296 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14] loc=>  SLICE_X71Y296 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15] loc=>  SLICE_X68Y296 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16] loc=>  SLICE_X68Y296 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17] loc=>  SLICE_X55Y312 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1] loc=>  SLICE_X71Y296 bel=>  SLICEM.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2] loc=>  SLICE_X71Y296 bel=>  SLICEM.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3] loc=>  SLICE_X71Y296 bel=>  SLICEM.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4] loc=>  SLICE_X68Y296 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5] loc=>  SLICE_X71Y296 bel=>  SLICEM.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6] loc=>  SLICE_X71Y296 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7] loc=>  SLICE_X68Y296 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8] loc=>  SLICE_X71Y299 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9] loc=>  SLICE_X68Y296 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg loc=>  SLICE_X67Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg loc=>  SLICE_X68Y294 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0] loc=>  SLICE_X68Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] loc=>  SLICE_X68Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11] loc=>  SLICE_X68Y295 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12] loc=>  SLICE_X68Y295 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13] loc=>  SLICE_X68Y295 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14] loc=>  SLICE_X68Y295 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15] loc=>  SLICE_X68Y295 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16] loc=>  SLICE_X68Y295 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17] loc=>  SLICE_X68Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] loc=>  SLICE_X68Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] loc=>  SLICE_X68Y295 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3] loc=>  SLICE_X68Y295 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4] loc=>  SLICE_X68Y295 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5] loc=>  SLICE_X68Y295 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6] loc=>  SLICE_X68Y295 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7] loc=>  SLICE_X68Y295 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8] loc=>  SLICE_X68Y295 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] loc=>  SLICE_X68Y295 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X65Y297 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X65Y297 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X67Y298 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X58Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X67Y298 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X71Y300 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X69Y300 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X71Y298 bel=>  SLICEM.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X65Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X65Y297 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X67Y298 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X58Y295 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X67Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X71Y300 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X69Y300 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X71Y298 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg loc=>  SLICE_X83Y293 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg loc=>  SLICE_X83Y293 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg loc=>  SLICE_X72Y301 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg loc=>  SLICE_X70Y299 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg loc=>  SLICE_X72Y301 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0] loc=>  SLICE_X83Y293 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1] loc=>  SLICE_X83Y293 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg loc=>  SLICE_X77Y301 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg loc=>  SLICE_X70Y301 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg loc=>  SLICE_X70Y301 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg loc=>  SLICE_X72Y299 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg loc=>  SLICE_X60Y309 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] loc=>  SLICE_X59Y294 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] loc=>  SLICE_X59Y294 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] loc=>  SLICE_X59Y294 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg loc=>  SLICE_X58Y292 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg loc=>  SLICE_X58Y292 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg loc=>  SLICE_X58Y294 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg loc=>  SLICE_X58Y294 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] loc=>  SLICE_X53Y309 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] loc=>  SLICE_X53Y306 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] loc=>  SLICE_X53Y309 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X59Y292 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X53Y308 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X59Y292 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X53Y308 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X78Y292 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y292 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X88Y300 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X86Y288 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X79Y301 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y301 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X86Y285 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X88Y302 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X78Y292 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y292 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X88Y300 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X86Y288 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X79Y301 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X78Y301 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X86Y285 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X88Y302 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg loc=>  SLICE_X79Y304 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg loc=>  SLICE_X79Y304 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg loc=>  SLICE_X83Y304 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg loc=>  SLICE_X83Y304 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] loc=>  SLICE_X82Y296 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] loc=>  SLICE_X82Y297 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] loc=>  SLICE_X81Y298 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg loc=>  SLICE_X78Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg loc=>  SLICE_X78Y295 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg loc=>  SLICE_X81Y291 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg loc=>  SLICE_X81Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] loc=>  SLICE_X84Y288 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] loc=>  SLICE_X86Y292 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] loc=>  SLICE_X84Y290 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X78Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X86Y290 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X78Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X86Y290 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0] loc=>  SLICE_X66Y296 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1] loc=>  SLICE_X66Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0] loc=>  SLICE_X65Y298 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[1] loc=>  SLICE_X65Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0] loc=>  SLICE_X63Y296 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1] loc=>  SLICE_X63Y296 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2] loc=>  SLICE_X63Y296 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg loc=>  SLICE_X62Y294 bel=>  SLICEM.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg loc=>  SLICE_X66Y295 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] loc=>  SLICE_X64Y294 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1] loc=>  SLICE_X64Y294 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2] loc=>  SLICE_X64Y294 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0] loc=>  SLICE_X70Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1] loc=>  SLICE_X70Y296 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2] loc=>  SLICE_X56Y295 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] loc=>  SLICE_X64Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] loc=>  SLICE_X71Y296 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] loc=>  SLICE_X73Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0] loc=>  SLICE_X64Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1] loc=>  SLICE_X71Y296 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2] loc=>  SLICE_X73Y296 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0] loc=>  SLICE_X55Y295 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1] loc=>  SLICE_X55Y295 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] loc=>  SLICE_X64Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] loc=>  SLICE_X71Y295 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] loc=>  SLICE_X73Y295 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg loc=>  SLICE_X85Y264 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0] loc=>  SLICE_X85Y264 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[1] loc=>  SLICE_X78Y263 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[2] loc=>  SLICE_X77Y263 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[3] loc=>  SLICE_X77Y264 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[4] loc=>  SLICE_X77Y264 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5] loc=>  SLICE_X77Y264 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[6] loc=>  SLICE_X85Y263 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7] loc=>  SLICE_X85Y263 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0] loc=>  SLICE_X68Y278 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1] loc=>  SLICE_X68Y278 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0] loc=>  SLICE_X70Y261 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1] loc=>  SLICE_X70Y261 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2] loc=>  SLICE_X70Y261 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3] loc=>  SLICE_X70Y261 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4] loc=>  SLICE_X70Y261 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5] loc=>  SLICE_X70Y261 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0] loc=>  SLICE_X70Y262 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1] loc=>  SLICE_X70Y262 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2] loc=>  SLICE_X70Y263 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3] loc=>  SLICE_X70Y262 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4] loc=>  SLICE_X70Y262 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5] loc=>  SLICE_X70Y262 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0] loc=>  SLICE_X77Y262 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10] loc=>  SLICE_X79Y265 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11] loc=>  SLICE_X78Y265 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12] loc=>  SLICE_X78Y265 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13] loc=>  SLICE_X78Y265 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14] loc=>  SLICE_X78Y265 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15] loc=>  SLICE_X78Y265 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16] loc=>  SLICE_X78Y265 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17] loc=>  SLICE_X79Y265 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18] loc=>  SLICE_X79Y264 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19] loc=>  SLICE_X79Y264 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1] loc=>  SLICE_X77Y262 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20] loc=>  SLICE_X79Y264 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21] loc=>  SLICE_X79Y264 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22] loc=>  SLICE_X79Y265 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23] loc=>  SLICE_X79Y265 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24] loc=>  SLICE_X80Y264 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25] loc=>  SLICE_X78Y263 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26] loc=>  SLICE_X78Y263 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27] loc=>  SLICE_X79Y264 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28] loc=>  SLICE_X79Y264 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29] loc=>  SLICE_X77Y264 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2] loc=>  SLICE_X80Y263 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30] loc=>  SLICE_X77Y264 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31] loc=>  SLICE_X78Y263 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3] loc=>  SLICE_X80Y263 bel=>  SLICEM.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4] loc=>  SLICE_X80Y263 bel=>  SLICEM.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5] loc=>  SLICE_X79Y261 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6] loc=>  SLICE_X77Y260 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7] loc=>  SLICE_X80Y263 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8] loc=>  SLICE_X80Y264 bel=>  SLICEM.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9] loc=>  SLICE_X78Y265 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0] loc=>  SLICE_X80Y260 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1] loc=>  SLICE_X79Y260 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2] loc=>  SLICE_X80Y260 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0] loc=>  SLICE_X80Y260 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1] loc=>  SLICE_X80Y260 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2] loc=>  SLICE_X80Y260 bel=>  SLICEM.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0] loc=>  SLICE_X77Y261 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10] loc=>  SLICE_X78Y262 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11] loc=>  SLICE_X78Y262 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12] loc=>  SLICE_X78Y261 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13] loc=>  SLICE_X77Y261 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14] loc=>  SLICE_X77Y261 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15] loc=>  SLICE_X77Y261 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16] loc=>  SLICE_X78Y262 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17] loc=>  SLICE_X81Y264 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18] loc=>  SLICE_X83Y263 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19] loc=>  SLICE_X83Y263 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1] loc=>  SLICE_X79Y263 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20] loc=>  SLICE_X80Y265 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21] loc=>  SLICE_X77Y265 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22] loc=>  SLICE_X75Y264 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23] loc=>  SLICE_X75Y264 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24] loc=>  SLICE_X77Y261 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25] loc=>  SLICE_X77Y261 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26] loc=>  SLICE_X78Y262 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27] loc=>  SLICE_X78Y262 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28] loc=>  SLICE_X77Y262 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29] loc=>  SLICE_X78Y262 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2] loc=>  SLICE_X81Y264 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30] loc=>  SLICE_X78Y262 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31] loc=>  SLICE_X78Y262 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3] loc=>  SLICE_X81Y264 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4] loc=>  SLICE_X81Y264 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5] loc=>  SLICE_X79Y263 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6] loc=>  SLICE_X79Y263 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7] loc=>  SLICE_X78Y262 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8] loc=>  SLICE_X78Y262 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9] loc=>  SLICE_X78Y262 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/div_clk_rst_r1_reg loc=>  SLICE_X84Y309 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg loc=>  SLICE_X84Y362 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_async_mb_reg loc=>  SLICE_X83Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_reg loc=>  SLICE_X83Y355 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[0] loc=>  SLICE_X84Y309 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[1] loc=>  SLICE_X84Y309 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[2] loc=>  SLICE_X84Y309 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] loc=>  SLICE_X83Y356 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[1] loc=>  SLICE_X83Y356 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0] loc=>  SLICE_X81Y365 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1] loc=>  SLICE_X81Y365 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2] loc=>  SLICE_X81Y365 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3] loc=>  SLICE_X81Y365 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0] loc=>  SLICE_X83Y318 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[1] loc=>  SLICE_X83Y318 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[2] loc=>  SLICE_X83Y318 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] loc=>  SLICE_X83Y358 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[1] loc=>  SLICE_X83Y358 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[0] loc=>  SLICE_X85Y317 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[1] loc=>  SLICE_X85Y317 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[2] loc=>  SLICE_X85Y317 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0] loc=>  SLICE_X83Y357 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[1] loc=>  SLICE_X83Y357 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/en_vtc_in_reg loc=>  SLICE_X58Y389 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/rst_r1_reg loc=>  SLICE_X83Y314 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg loc=>  SLICE_X77Y346 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0] loc=>  SLICE_X80Y350 bel=>  SLICEM.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10] loc=>  SLICE_X83Y346 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11] loc=>  SLICE_X83Y346 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12] loc=>  SLICE_X79Y346 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[13] loc=>  SLICE_X78Y347 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14] loc=>  SLICE_X80Y350 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15] loc=>  SLICE_X78Y347 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16] loc=>  SLICE_X80Y350 bel=>  SLICEM.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[17] loc=>  SLICE_X78Y352 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[18] loc=>  SLICE_X78Y352 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[19] loc=>  SLICE_X81Y354 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1] loc=>  SLICE_X80Y350 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[20] loc=>  SLICE_X78Y352 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21] loc=>  SLICE_X78Y347 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22] loc=>  SLICE_X80Y350 bel=>  SLICEM.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23] loc=>  SLICE_X77Y347 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24] loc=>  SLICE_X81Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[25] loc=>  SLICE_X78Y352 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[26] loc=>  SLICE_X78Y352 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[27] loc=>  SLICE_X80Y350 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2] loc=>  SLICE_X80Y350 bel=>  SLICEM.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3] loc=>  SLICE_X80Y350 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4] loc=>  SLICE_X83Y346 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5] loc=>  SLICE_X83Y346 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6] loc=>  SLICE_X83Y346 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7] loc=>  SLICE_X83Y346 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8] loc=>  SLICE_X83Y346 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9] loc=>  SLICE_X83Y346 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[0] loc=>  SLICE_X82Y319 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[10] loc=>  SLICE_X83Y309 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[11] loc=>  SLICE_X81Y317 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[12] loc=>  SLICE_X77Y310 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[13] loc=>  SLICE_X82Y317 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[14] loc=>  SLICE_X84Y316 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[15] loc=>  SLICE_X82Y319 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[16] loc=>  SLICE_X83Y309 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[17] loc=>  SLICE_X82Y321 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[18] loc=>  SLICE_X82Y314 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[19] loc=>  SLICE_X84Y314 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[1] loc=>  SLICE_X83Y309 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[20] loc=>  SLICE_X82Y317 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[21] loc=>  SLICE_X82Y319 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[22] loc=>  SLICE_X80Y326 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[23] loc=>  SLICE_X78Y319 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[24] loc=>  SLICE_X82Y317 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[25] loc=>  SLICE_X82Y317 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[26] loc=>  SLICE_X83Y309 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[27] loc=>  SLICE_X84Y314 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[28] loc=>  SLICE_X82Y314 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[29] loc=>  SLICE_X81Y317 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[2] loc=>  SLICE_X81Y307 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[30] loc=>  SLICE_X81Y316 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[31] loc=>  SLICE_X82Y319 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[3] loc=>  SLICE_X82Y315 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[4] loc=>  SLICE_X82Y317 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5] loc=>  SLICE_X81Y307 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[6] loc=>  SLICE_X82Y310 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[7] loc=>  SLICE_X83Y310 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[8] loc=>  SLICE_X82Y312 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[9] loc=>  SLICE_X82Y319 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg loc=>  SLICE_X78Y334 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[0] loc=>  SLICE_X63Y351 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[10] loc=>  SLICE_X60Y390 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[11] loc=>  SLICE_X60Y390 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[12] loc=>  SLICE_X75Y404 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[13] loc=>  SLICE_X63Y406 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[14] loc=>  SLICE_X69Y391 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[15] loc=>  SLICE_X69Y391 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[16] loc=>  SLICE_X66Y383 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[17] loc=>  SLICE_X65Y378 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[18] loc=>  SLICE_X63Y380 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[19] loc=>  SLICE_X70Y391 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[1] loc=>  SLICE_X63Y351 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[2] loc=>  SLICE_X59Y362 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[3] loc=>  SLICE_X59Y362 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[4] loc=>  SLICE_X68Y390 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[5] loc=>  SLICE_X58Y369 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[6] loc=>  SLICE_X60Y385 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[7] loc=>  SLICE_X59Y387 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[8] loc=>  SLICE_X65Y378 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[9] loc=>  SLICE_X59Y387 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu_clk_rst_r1_reg loc=>  SLICE_X84Y317 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_jump_reg loc=>  SLICE_X83Y354 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X83Y313 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X83Y313 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_0.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X85Y319 bel=>  SLICEM.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_0.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X85Y319 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X85Y319 bel=>  SLICEM.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X85Y319 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[0] loc=>  SLICE_X56Y304 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[100] loc=>  SLICE_X56Y473 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[101] loc=>  SLICE_X56Y473 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[102] loc=>  SLICE_X56Y473 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[10] loc=>  SLICE_X56Y309 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[11] loc=>  SLICE_X56Y309 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[13] loc=>  SLICE_X56Y315 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[15] loc=>  SLICE_X56Y317 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[16] loc=>  SLICE_X56Y319 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[17] loc=>  SLICE_X56Y320 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[18] loc=>  SLICE_X56Y321 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[19] loc=>  SLICE_X57Y322 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[21] loc=>  SLICE_X56Y322 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[22] loc=>  SLICE_X56Y329 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[23] loc=>  SLICE_X56Y329 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[24] loc=>  SLICE_X56Y329 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[26] loc=>  SLICE_X56Y330 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[28] loc=>  SLICE_X56Y333 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[29] loc=>  SLICE_X56Y334 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[2] loc=>  SLICE_X56Y304 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[30] loc=>  SLICE_X56Y335 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[31] loc=>  SLICE_X56Y335 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[32] loc=>  SLICE_X56Y339 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[34] loc=>  SLICE_X56Y339 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[35] loc=>  SLICE_X56Y342 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[36] loc=>  SLICE_X56Y342 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[37] loc=>  SLICE_X56Y342 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[39] loc=>  SLICE_X56Y345 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[3] loc=>  SLICE_X56Y304 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[41] loc=>  SLICE_X56Y349 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[42] loc=>  SLICE_X56Y349 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[43] loc=>  SLICE_X56Y349 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[44] loc=>  SLICE_X56Y352 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[45] loc=>  SLICE_X56Y353 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[47] loc=>  SLICE_X56Y355 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[48] loc=>  SLICE_X56Y356 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[49] loc=>  SLICE_X56Y356 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[4] loc=>  SLICE_X56Y305 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[50] loc=>  SLICE_X56Y356 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[52] loc=>  SLICE_X56Y421 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[54] loc=>  SLICE_X56Y422 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[55] loc=>  SLICE_X56Y425 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[56] loc=>  SLICE_X56Y425 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[57] loc=>  SLICE_X56Y422 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[58] loc=>  SLICE_X56Y428 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[5] loc=>  SLICE_X56Y306 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[60] loc=>  SLICE_X56Y429 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[61] loc=>  SLICE_X56Y431 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[62] loc=>  SLICE_X56Y431 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[63] loc=>  SLICE_X56Y431 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[65] loc=>  SLICE_X56Y435 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[67] loc=>  SLICE_X58Y438 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[68] loc=>  SLICE_X56Y439 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[69] loc=>  SLICE_X56Y440 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[6] loc=>  SLICE_X56Y308 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[70] loc=>  SLICE_X56Y441 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[71] loc=>  SLICE_X56Y443 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[73] loc=>  SLICE_X56Y444 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[74] loc=>  SLICE_X56Y444 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[75] loc=>  SLICE_X56Y449 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[76] loc=>  SLICE_X56Y449 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[78] loc=>  SLICE_X56Y449 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[80] loc=>  SLICE_X56Y453 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[81] loc=>  SLICE_X56Y454 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[82] loc=>  SLICE_X56Y455 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[83] loc=>  SLICE_X56Y457 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[84] loc=>  SLICE_X56Y458 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[86] loc=>  SLICE_X56Y458 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[87] loc=>  SLICE_X56Y461 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[88] loc=>  SLICE_X56Y461 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[89] loc=>  SLICE_X56Y461 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[8] loc=>  SLICE_X56Y309 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[91] loc=>  SLICE_X56Y466 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[93] loc=>  SLICE_X56Y468 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[94] loc=>  SLICE_X56Y468 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[95] loc=>  SLICE_X56Y470 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[96] loc=>  SLICE_X56Y471 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[97] loc=>  SLICE_X56Y473 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[99] loc=>  SLICE_X56Y473 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[9] loc=>  SLICE_X56Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1_reg loc=>  SLICE_X64Y409 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg loc=>  SLICE_X78Y355 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[0] loc=>  SLICE_X74Y307 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[100] loc=>  SLICE_X75Y302 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[101] loc=>  SLICE_X76Y308 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[102] loc=>  SLICE_X73Y306 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[103] loc=>  SLICE_X76Y308 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[104] loc=>  SLICE_X74Y302 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[105] loc=>  SLICE_X73Y302 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[106] loc=>  SLICE_X72Y300 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[107] loc=>  SLICE_X76Y302 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[108] loc=>  SLICE_X77Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109] loc=>  SLICE_X74Y303 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[10] loc=>  SLICE_X70Y305 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[110] loc=>  SLICE_X75Y301 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111] loc=>  SLICE_X77Y303 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[112] loc=>  SLICE_X74Y308 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[113] loc=>  SLICE_X76Y306 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114] loc=>  SLICE_X75Y305 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[115] loc=>  SLICE_X73Y305 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[116] loc=>  SLICE_X75Y302 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[117] loc=>  SLICE_X76Y308 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[118] loc=>  SLICE_X73Y306 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[119] loc=>  SLICE_X76Y308 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[11] loc=>  SLICE_X80Y300 bel=>  SLICEM.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[120] loc=>  SLICE_X74Y302 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[121] loc=>  SLICE_X73Y302 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[122] loc=>  SLICE_X72Y300 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[123] loc=>  SLICE_X76Y302 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[124] loc=>  SLICE_X77Y305 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[125] loc=>  SLICE_X74Y303 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[126] loc=>  SLICE_X75Y301 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[127] loc=>  SLICE_X77Y303 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[12] loc=>  SLICE_X67Y301 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[13] loc=>  SLICE_X75Y302 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[14] loc=>  SLICE_X80Y301 bel=>  SLICEM.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[15] loc=>  SLICE_X75Y301 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[16] loc=>  SLICE_X74Y307 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[17] loc=>  SLICE_X77Y303 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[18] loc=>  SLICE_X75Y302 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[19] loc=>  SLICE_X70Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[1] loc=>  SLICE_X77Y303 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20] loc=>  SLICE_X75Y309 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[21] loc=>  SLICE_X75Y306 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22] loc=>  SLICE_X73Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[23] loc=>  SLICE_X76Y308 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[24] loc=>  SLICE_X73Y302 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[25] loc=>  SLICE_X73Y302 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[26] loc=>  SLICE_X70Y305 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[27] loc=>  SLICE_X80Y300 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[28] loc=>  SLICE_X67Y301 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[29] loc=>  SLICE_X75Y302 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[2] loc=>  SLICE_X75Y302 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[30] loc=>  SLICE_X80Y301 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[31] loc=>  SLICE_X75Y301 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[32] loc=>  SLICE_X74Y307 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[33] loc=>  SLICE_X77Y303 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[34] loc=>  SLICE_X75Y302 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[35] loc=>  SLICE_X70Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[36] loc=>  SLICE_X75Y309 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[37] loc=>  SLICE_X75Y306 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[38] loc=>  SLICE_X73Y307 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[39] loc=>  SLICE_X76Y308 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[3] loc=>  SLICE_X70Y305 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[40] loc=>  SLICE_X74Y302 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[41] loc=>  SLICE_X73Y302 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[42] loc=>  SLICE_X70Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[43] loc=>  SLICE_X80Y300 bel=>  SLICEM.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[44] loc=>  SLICE_X70Y304 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[45] loc=>  SLICE_X75Y302 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[46] loc=>  SLICE_X80Y301 bel=>  SLICEM.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[47] loc=>  SLICE_X75Y301 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[48] loc=>  SLICE_X74Y307 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[49] loc=>  SLICE_X77Y303 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[4] loc=>  SLICE_X75Y309 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[50] loc=>  SLICE_X75Y302 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[51] loc=>  SLICE_X70Y305 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[52] loc=>  SLICE_X75Y309 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[53] loc=>  SLICE_X75Y306 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[54] loc=>  SLICE_X73Y307 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[55] loc=>  SLICE_X76Y308 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[56] loc=>  SLICE_X74Y302 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[57] loc=>  SLICE_X73Y302 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[58] loc=>  SLICE_X70Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[59] loc=>  SLICE_X80Y300 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[5] loc=>  SLICE_X75Y306 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[60] loc=>  SLICE_X70Y304 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61] loc=>  SLICE_X75Y302 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[62] loc=>  SLICE_X80Y301 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[63] loc=>  SLICE_X75Y301 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[64] loc=>  SLICE_X74Y308 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[65] loc=>  SLICE_X76Y306 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[66] loc=>  SLICE_X75Y304 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[67] loc=>  SLICE_X73Y305 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[68] loc=>  SLICE_X75Y302 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69] loc=>  SLICE_X76Y308 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[6] loc=>  SLICE_X73Y307 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[70] loc=>  SLICE_X73Y306 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[71] loc=>  SLICE_X76Y308 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[72] loc=>  SLICE_X73Y302 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[73] loc=>  SLICE_X73Y302 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74] loc=>  SLICE_X72Y300 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75] loc=>  SLICE_X76Y302 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[76] loc=>  SLICE_X77Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[77] loc=>  SLICE_X74Y303 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78] loc=>  SLICE_X75Y301 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79] loc=>  SLICE_X77Y303 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[7] loc=>  SLICE_X76Y308 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80] loc=>  SLICE_X74Y308 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[81] loc=>  SLICE_X76Y306 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[82] loc=>  SLICE_X75Y304 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[83] loc=>  SLICE_X73Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[84] loc=>  SLICE_X75Y302 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85] loc=>  SLICE_X76Y308 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[86] loc=>  SLICE_X73Y306 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[87] loc=>  SLICE_X76Y308 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[88] loc=>  SLICE_X73Y302 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[89] loc=>  SLICE_X73Y302 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[8] loc=>  SLICE_X73Y302 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[90] loc=>  SLICE_X72Y300 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[91] loc=>  SLICE_X76Y302 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[92] loc=>  SLICE_X77Y305 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[93] loc=>  SLICE_X74Y303 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[94] loc=>  SLICE_X75Y301 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[95] loc=>  SLICE_X77Y303 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[96] loc=>  SLICE_X74Y308 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[97] loc=>  SLICE_X76Y306 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[98] loc=>  SLICE_X75Y304 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[99] loc=>  SLICE_X73Y305 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[9] loc=>  SLICE_X73Y302 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg loc=>  SLICE_X72Y396 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0] loc=>  SLICE_X78Y306 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10] loc=>  SLICE_X77Y311 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11] loc=>  SLICE_X78Y312 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12] loc=>  SLICE_X74Y307 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13] loc=>  SLICE_X78Y307 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14] loc=>  SLICE_X77Y311 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15] loc=>  SLICE_X78Y307 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1] loc=>  SLICE_X77Y303 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2] loc=>  SLICE_X76Y308 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3] loc=>  SLICE_X74Y307 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4] loc=>  SLICE_X76Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[5] loc=>  SLICE_X77Y305 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6] loc=>  SLICE_X77Y311 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7] loc=>  SLICE_X78Y312 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8] loc=>  SLICE_X76Y310 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9] loc=>  SLICE_X75Y313 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0] loc=>  SLICE_X83Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1] loc=>  SLICE_X83Y308 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2] loc=>  SLICE_X76Y303 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3] loc=>  SLICE_X73Y309 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4] loc=>  SLICE_X79Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5] loc=>  SLICE_X80Y305 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6] loc=>  SLICE_X77Y308 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7] loc=>  SLICE_X80Y305 bel=>  SLICEM.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[8] loc=>  SLICE_X74Y311 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0] loc=>  SLICE_X77Y311 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1] loc=>  SLICE_X74Y311 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2] loc=>  SLICE_X74Y310 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3] loc=>  SLICE_X74Y311 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4] loc=>  SLICE_X77Y311 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5] loc=>  SLICE_X74Y311 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6] loc=>  SLICE_X73Y310 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7] loc=>  SLICE_X73Y310 bel=>  SLICEL.GFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8] loc=>  SLICE_X74Y311 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg loc=>  SLICE_X74Y311 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg loc=>  SLICE_X73Y311 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg loc=>  SLICE_X72Y311 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg loc=>  SLICE_X74Y309 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X78Y306 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X78Y306 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X77Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X77Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X78Y312 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X78Y312 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X78Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X78Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y307 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X76Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X76Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X78Y307 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X78Y307 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X78Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X78Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X74Y307 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X74Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X75Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X75Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X77Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X77Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X77Y311 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X77Y311 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X78Y312 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X78Y312 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X76Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X76Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X76Y313 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X76Y313 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X78Y308 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X78Y308 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X82Y308 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X82Y308 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X75Y310 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X75Y310 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X76Y311 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X76Y311 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X78Y310 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X78Y310 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X77Y308 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X77Y308 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X78Y306 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X78Y306 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X74Y312 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X74Y312 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X75Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X75Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X74Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X74Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X76Y310 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X76Y310 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X75Y302 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X75Y302 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X77Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X77Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X76Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X76Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X73Y306 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X73Y306 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X73Y306 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X73Y306 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X73Y301 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X73Y301 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X75Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X75Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X73Y311 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X73Y311 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X73Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X73Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X74Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X74Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg loc=>  SLICE_X79Y446 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1_reg loc=>  SLICE_X68Y452 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg loc=>  SLICE_X84Y456 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1_reg loc=>  SLICE_X83Y459 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg loc=>  SLICE_X72Y454 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_reg loc=>  SLICE_X68Y437 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg loc=>  SLICE_X77Y418 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_cpy_r_reg loc=>  SLICE_X81Y447 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1_reg loc=>  SLICE_X79Y451 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][0] loc=>  SLICE_X80Y423 bel=>  SLICEM.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][1] loc=>  SLICE_X80Y423 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][2] loc=>  SLICE_X80Y423 bel=>  SLICEM.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3] loc=>  SLICE_X80Y423 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][4] loc=>  SLICE_X80Y423 bel=>  SLICEM.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[1][0] loc=>  SLICE_X80Y435 bel=>  SLICEM.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[1][1] loc=>  SLICE_X80Y435 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[1][2] loc=>  SLICE_X80Y435 bel=>  SLICEM.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[1][3] loc=>  SLICE_X80Y435 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[1][4] loc=>  SLICE_X80Y435 bel=>  SLICEM.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][0] loc=>  SLICE_X71Y431 bel=>  SLICEM.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][1] loc=>  SLICE_X71Y431 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][2] loc=>  SLICE_X71Y431 bel=>  SLICEM.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][3] loc=>  SLICE_X71Y431 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4] loc=>  SLICE_X71Y431 bel=>  SLICEM.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[0][0] loc=>  SLICE_X80Y423 bel=>  SLICEM.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[0][1] loc=>  SLICE_X80Y423 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[1][0] loc=>  SLICE_X80Y435 bel=>  SLICEM.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[1][1] loc=>  SLICE_X80Y435 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][0] loc=>  SLICE_X72Y431 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1] loc=>  SLICE_X72Y431 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[0] loc=>  SLICE_X76Y429 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[1] loc=>  SLICE_X76Y430 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[2] loc=>  SLICE_X79Y433 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[3] loc=>  SLICE_X76Y429 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[4] loc=>  SLICE_X81Y447 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[5] loc=>  SLICE_X81Y447 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl_reg[7] loc=>  SLICE_X81Y447 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_reg loc=>  SLICE_X77Y429 bel=>  SLICEL.HFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_reg loc=>  SLICE_X69Y425 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3_reg loc=>  SLICE_X78Y432 bel=>  SLICEL.FFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4_reg loc=>  SLICE_X76Y429 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5_reg loc=>  SLICE_X77Y371 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6_reg loc=>  SLICE_X78Y427 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7_reg loc=>  SLICE_X78Y425 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_reg loc=>  SLICE_X75Y429 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rd_data_upd_indx_cpy_r_reg loc=>  SLICE_X76Y430 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rd_data_upd_indx_r_reg loc=>  SLICE_X76Y431 bel=>  SLICEL.EFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X58Y389 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X58Y389 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X83Y314 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X83Y314 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X77Y346 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X77Y346 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X76Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X76Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X76Y384 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X76Y384 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X79Y357 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X79Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X75Y379 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X75Y379 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y347 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y347 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X79Y355 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X79Y355 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X77Y359 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X77Y359 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X81Y357 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X81Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X76Y381 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X76Y381 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X78Y367 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X78Y367 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X78Y365 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X78Y365 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X77Y358 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X77Y358 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X78Y377 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X78Y377 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X68Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X68Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X67Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X67Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X69Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X69Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X77Y377 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X77Y377 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X79Y355 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X79Y355 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X79Y355 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X79Y355 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X79Y351 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X79Y351 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X77Y377 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X77Y377 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X79Y317 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X79Y317 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X77Y373 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X77Y373 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X77Y358 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X77Y358 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X76Y361 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X76Y361 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X79Y356 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X79Y356 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X78Y358 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X78Y358 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X76Y384 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X76Y384 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X77Y346 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X77Y346 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X60Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X60Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X63Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X63Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X66Y363 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X66Y363 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X62Y363 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X62Y363 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X65Y383 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X65Y383 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X65Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X65Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X63Y380 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X63Y380 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X65Y363 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X65Y363 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X65Y359 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X65Y359 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X72Y358 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X72Y358 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X71Y346 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X71Y346 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X66Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X66Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X73Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X73Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X75Y354 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X75Y354 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X67Y381 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X67Y381 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X69Y361 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X69Y361 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X72Y354 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X72Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X65Y359 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X65Y359 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X77Y349 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X77Y349 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X77Y354 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X77Y354 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X75Y354 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X75Y354 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X77Y354 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X77Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X63Y365 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X63Y365 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X73Y379 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X73Y379 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X76Y354 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X76Y354 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X57Y357 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X57Y357 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X65Y383 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X65Y383 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X63Y365 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X63Y365 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X63Y351 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X63Y351 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X63Y351 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X63Y351 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X65Y363 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X65Y363 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X66Y378 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X66Y378 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X76Y354 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X76Y354 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X80Y333 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X80Y333 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X81Y315 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X81Y315 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X75Y319 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X75Y319 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X77Y310 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X77Y310 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X76Y315 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X76Y315 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X76Y315 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X76Y315 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X77Y320 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X77Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X82Y309 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X82Y309 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X77Y321 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X77Y321 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X82Y314 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X82Y314 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X84Y314 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X84Y314 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X69Y387 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X69Y387 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X82Y322 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X82Y322 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X81Y319 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X81Y319 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X81Y326 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X81Y326 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X77Y319 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X77Y319 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X82Y318 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X82Y318 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X81Y320 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X81Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X82Y309 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X82Y309 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X84Y314 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X84Y314 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X82Y314 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X82Y314 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X77Y319 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X77Y319 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X82Y308 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X82Y308 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X81Y316 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X81Y316 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X81Y319 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X81Y319 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X81Y315 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X81Y315 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X81Y316 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X81Y316 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X74Y406 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X74Y406 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X81Y312 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X81Y312 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X82Y311 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X82Y311 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X77Y310 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X77Y310 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X75Y320 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X75Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X75Y401 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X75Y401 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[0] loc=>  SLICE_X58Y369 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[1] loc=>  SLICE_X58Y369 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0] loc=>  SLICE_X56Y378 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1] loc=>  SLICE_X56Y378 bel=>  SLICEL.BFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2] loc=>  SLICE_X56Y378 bel=>  SLICEL.CFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3] loc=>  SLICE_X56Y378 bel=>  SLICEL.DFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_riuclk_reg loc=>  SLICE_X58Y369 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1_reg loc=>  SLICE_X60Y450 bel=>  SLICEL.AFF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1_reg loc=>  SLICE_X84Y317 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_bisc_complete_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X57Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_bisc_complete_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X57Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X56Y303 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X56Y303 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y450 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y450 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y460 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y460 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X83Y306 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X83Y306 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X78Y304 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X78Y304 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X56Y324 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X56Y324 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X58Y334 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X58Y334 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y347 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y347 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X78Y303 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X78Y303 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X56Y378 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X56Y378 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X56Y379 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X56Y379 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X57Y395 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X57Y395 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X57Y404 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X57Y404 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X56Y415 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X56Y415 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X56Y316 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X56Y316 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y456 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y456 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y469 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y469 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X77Y301 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X77Y301 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X84Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X84Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X57Y338 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X57Y338 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X56Y341 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X56Y341 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y355 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y355 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X85Y305 bel=>  SLICEM.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X85Y305 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X56Y378 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X56Y378 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X56Y396 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X56Y396 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X56Y396 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X56Y396 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X56Y410 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X56Y410 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X56Y438 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X56Y438 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X56Y303 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X56Y303 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y452 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y452 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y460 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y460 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X83Y308 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X83Y308 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X84Y307 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X84Y307 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X81Y305 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X81Y305 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X84Y305 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X84Y305 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X57Y320 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X57Y320 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X56Y332 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X56Y332 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y332 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y332 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X56Y335 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X56Y335 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X57Y421 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X57Y421 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X56Y411 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X56Y411 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X57Y421 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X57Y421 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X57Y430 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X57Y430 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X57Y312 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X57Y312 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X56Y456 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X56Y456 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X56Y354 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X56Y354 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X78Y303 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X78Y303 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X77Y301 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X77Y301 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X78Y302 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X78Y302 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X83Y305 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X83Y305 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X81Y304 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X81Y304 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X84Y305 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X84Y305 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X57Y324 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X57Y324 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X57Y340 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X57Y340 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X56Y354 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X56Y354 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X85Y306 bel=>  SLICEM.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X85Y306 bel=>  SLICEM.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X57Y386 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X57Y386 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X56Y402 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X56Y402 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X57Y405 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X57Y405 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X57Y411 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X57Y411 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X56Y432 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X56Y432 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_ready_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X57Y386 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_phy2clb_phy_ready_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X57Y386 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X66Y364 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X66Y364 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X60Y390 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X60Y390 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X60Y390 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X60Y390 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X75Y404 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X75Y404 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X63Y406 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X63Y406 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X69Y391 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X69Y391 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X69Y391 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X69Y391 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X66Y383 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X66Y383 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X65Y378 bel=>  SLICEL.HFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X65Y378 bel=>  SLICEL.EFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X64Y380 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X64Y380 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X70Y391 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X70Y391 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X63Y359 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X63Y359 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X59Y362 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X59Y362 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X59Y362 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X59Y362 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X68Y390 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X68Y390 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X58Y369 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X58Y369 bel=>  SLICEL.BFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X60Y385 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X60Y385 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X59Y387 bel=>  SLICEL.DFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X59Y387 bel=>  SLICEL.AFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X65Y378 bel=>  SLICEL.GFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X65Y378 bel=>  SLICEL.FFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X59Y387 bel=>  SLICEL.CFF2
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X59Y387 bel=>  SLICEL.BFF2
