#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xef29f30 .scope module, "tb_pipelined_multiplier_3stage" "tb_pipelined_multiplier_3stage" 2 3;
 .timescale -9 -12;
v0xef7d030_0 .var "a", 7 0;
v0xef7d110_0 .var "b", 7 0;
v0xef7d1e0_0 .var "clk", 0 0;
v0xef7d2e0_0 .net "product", 15 0, v0xef7cdf0_0;  1 drivers
v0xef7d3b0_0 .var "reset", 0 0;
S_0xef2a0c0 .scope module, "uut" "pipelined_multiplier_3stage" 2 12, 3 1 0, S_0xef29f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 16 "product";
v0xef2a2c0_0 .net "a", 7 0, v0xef7d030_0;  1 drivers
v0xef7c870_0 .var "a_reg1", 7 0;
v0xef7c950_0 .net "b", 7 0, v0xef7d110_0;  1 drivers
v0xef7ca40_0 .var "b_reg1", 7 0;
v0xef7cb20_0 .net "clk", 0 0, v0xef7d1e0_0;  1 drivers
v0xef7cc30_0 .var "final_result", 15 0;
v0xef7cd10_0 .var "partial_result", 15 0;
v0xef7cdf0_0 .var "product", 15 0;
v0xef7ced0_0 .net "reset", 0 0, v0xef7d3b0_0;  1 drivers
E_0xef68540 .event posedge, v0xef7ced0_0, v0xef7cb20_0;
    .scope S_0xef2a0c0;
T_0 ;
    %wait E_0xef68540;
    %load/vec4 v0xef7ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xef7c870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xef7ca40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xef7cd10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xef7cc30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xef7cdf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xef2a2c0_0;
    %assign/vec4 v0xef7c870_0, 0;
    %load/vec4 v0xef7c950_0;
    %assign/vec4 v0xef7ca40_0, 0;
    %load/vec4 v0xef7c870_0;
    %pad/u 16;
    %load/vec4 v0xef7ca40_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0xef7cd10_0, 0;
    %load/vec4 v0xef7cd10_0;
    %assign/vec4 v0xef7cc30_0, 0;
    %load/vec4 v0xef7cc30_0;
    %assign/vec4 v0xef7cdf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xef29f30;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0xef7d1e0_0;
    %inv;
    %store/vec4 v0xef7d1e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xef29f30;
T_2 ;
    %vpi_call 2 25 "$dumpfile", "output/tb_pipelined_multiplier_3stage.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xef29f30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xef29f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef7d1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xef7d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xef7d030_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xef7d110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef7d3b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0xef7d030_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0xef7d110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0xef7d030_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0xef7d110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0xef7d030_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0xef7d110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0xef7d030_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0xef7d110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0xef7d030_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0xef7d110_0, 0, 8;
    %delay 50000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xef29f30;
T_4 ;
    %vpi_call 2 56 "$monitor", "Time: %0t | a: %d, b: %d, product: %d", $time, v0xef7d030_0, v0xef7d110_0, v0xef7d2e0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/src/testbench.v";
    "/src/your_design.v";
