+-------------------------+----------+------+----------+---------+---------------+
|                    Name | Instance | Type |   Values | Default | Documentation |
+=========================+==========+======+==========+=========+===============+
|                 ADDI_EN |          | Bool |      t/f |       f |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|                CO_DELAY |          |  Ram |      0-3 |       3 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|                 DLL_SEL |          |  Ram |      0-1 |       0 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|            FBOUT0_DELAY |          |  Ram |      0-3 |       0 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
| FBOUT0_DELAY_PWR_SVG_EN |          | Bool |      t/f |       t |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|            FBOUT1_DELAY |          |  Ram |      0-3 |       0 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
| FBOUT1_DELAY_PWR_SVG_EN |          | Bool |      t/f |       t |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|       PHYCLK_GATING_DIS |          | Bool |      t/f |       f |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|              PHYCLK_SEL |          |  Ram |      0-3 |       0 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|       PHYCLK_SEL_INV_EN |          | Bool |      t/f |       f |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|               CLK_DELAY |      0-3 |  Ram |      0-3 |       0 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|    CLK_DELAY_PWR_SVG_EN |      0-3 | Bool |      t/f |       f |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|          CLK_GATING_DIS |      0-3 | Bool |      t/f |       f |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|             CORE_INV_EN |      0-3 | Bool |      t/f |       f |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
|           DELAY_CLK_SEL |      0-3 |  Mux | - core   |    core |          TODO |
|                         |          |      | - pll    |         |               |
+-------------------------+----------+------+----------+---------+---------------+
|                 PLL_SEL |      0-3 |  Num | - 1-3    |       1 |          TODO |
+-------------------------+----------+------+----------+---------+---------------+
