Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "C:/Users/lic9/Desktop/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
