// Seed: 2440566259
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
    , id_16,
    input tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output wor id_8,
    input supply0 module_0,
    input wire id_10,
    input supply0 id_11
    , id_17,
    output wand id_12,
    input supply0 id_13,
    output uwire id_14
);
  generate
    assign id_16 = 1'b0;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    input  wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
