// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights7_m_weights_V_address0,
        weights7_m_weights_V_ce0,
        weights7_m_weights_V_q0,
        threshs7_m_threshold_address0,
        threshs7_m_threshold_ce0,
        threshs7_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [0:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights7_m_weights_V_address0;
output   weights7_m_weights_V_ce0;
input  [7:0] weights7_m_weights_V_q0;
output  [8:0] threshs7_m_threshold_address0;
output   threshs7_m_threshold_ce0;
input  [15:0] threshs7_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights7_m_weights_V_ce0;
reg threshs7_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_2205;
reg   [0:0] tmp_i_reg_2214;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] tmp_28_i_reg_2232;
reg   [0:0] tmp_28_i_reg_2232_pp0_iter3_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_i_reg_527;
wire   [31:0] tmp_1317_fu_678_p2;
reg   [31:0] tmp_1317_reg_2200;
reg    ap_block_state1;
wire   [0:0] exitcond_i_fu_694_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op183_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_699_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_708_p2;
wire   [5:0] tmp_1319_fu_717_p1;
reg   [5:0] tmp_1319_reg_2218;
wire   [5:0] tmp_1318_fu_721_p1;
reg   [5:0] tmp_1318_reg_2223;
wire   [0:0] tmp_26_i_fu_728_p2;
reg   [0:0] tmp_26_i_reg_2227;
reg   [0:0] tmp_26_i_reg_2227_pp0_iter1_reg;
reg   [0:0] tmp_26_i_reg_2227_pp0_iter2_reg;
wire   [0:0] tmp_28_i_fu_740_p2;
reg   [0:0] tmp_28_i_reg_2232_pp0_iter1_reg;
reg   [0:0] tmp_28_i_reg_2232_pp0_iter2_reg;
wire   [0:0] tmp_30_i_fu_765_p2;
reg   [0:0] tmp_30_i_reg_2241;
wire   [7:0] inElem_V_4_fu_976_p66;
reg   [15:0] threshs7_m_threshold_2_reg_2324;
reg   [15:0] threshs7_m_threshold_2_reg_2324_pp0_iter2_reg;
reg   [15:0] threshs7_m_threshold_2_reg_2324_pp0_iter3_reg;
wire   [0:0] tmp_91_i_fu_1474_p2;
reg   [0:0] tmp_91_i_reg_2329;
wire   [0:0] tmp_91_3_i_fu_1566_p2;
reg   [0:0] tmp_91_3_i_reg_2334;
wire   [0:0] tmp_91_4_i_fu_1594_p2;
reg   [0:0] tmp_91_4_i_reg_2339;
wire   [0:0] tmp_91_5_i_fu_1622_p2;
reg   [0:0] tmp_91_5_i_reg_2344;
wire   [0:0] tmp_91_6_i_fu_1650_p2;
reg   [0:0] tmp_91_6_i_reg_2349;
wire   [1:0] tmp83_fu_1694_p2;
reg   [1:0] tmp83_reg_2354;
wire   [15:0] accu_0_V_fu_1770_p2;
reg   [15:0] accu_0_V_reg_2359;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [7:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_538;
reg   [7:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_538;
reg   [7:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_538;
wire   [63:0] tmp_29_i_fu_754_p1;
wire   [63:0] tmp_27_i_fu_1432_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] accu_V_0_i_fu_202;
reg   [31:0] tile_assign_fu_206;
wire   [31:0] tile_fu_1437_p2;
wire   [31:0] tile_1_fu_1448_p3;
reg   [31:0] sf_6_fu_210;
wire   [31:0] sf_fu_734_p2;
reg   [7:0] tmp_V_fu_214;
reg   [7:0] tmp_V_242_fu_218;
reg   [7:0] tmp_V_243_fu_222;
reg   [7:0] tmp_V_244_fu_226;
reg   [7:0] tmp_V_245_fu_230;
reg   [7:0] tmp_V_246_fu_234;
reg   [7:0] tmp_V_247_fu_238;
reg   [7:0] tmp_V_248_fu_242;
reg   [7:0] tmp_V_249_fu_246;
reg   [7:0] tmp_V_250_fu_250;
reg   [7:0] tmp_V_251_fu_254;
reg   [7:0] tmp_V_252_fu_258;
reg   [7:0] tmp_V_253_fu_262;
reg   [7:0] tmp_V_254_fu_266;
reg   [7:0] tmp_V_255_fu_270;
reg   [7:0] tmp_V_256_fu_274;
reg   [7:0] tmp_V_257_fu_278;
reg   [7:0] tmp_V_258_fu_282;
reg   [7:0] tmp_V_259_fu_286;
reg   [7:0] tmp_V_260_fu_290;
reg   [7:0] tmp_V_261_fu_294;
reg   [7:0] tmp_V_262_fu_298;
reg   [7:0] tmp_V_263_fu_302;
reg   [7:0] tmp_V_264_fu_306;
reg   [7:0] tmp_V_265_fu_310;
reg   [7:0] tmp_V_266_fu_314;
reg   [7:0] tmp_V_267_fu_318;
reg   [7:0] tmp_V_268_fu_322;
reg   [7:0] tmp_V_269_fu_326;
reg   [7:0] tmp_V_270_fu_330;
reg   [7:0] tmp_V_271_fu_334;
reg   [7:0] tmp_V_272_fu_338;
reg   [7:0] tmp_V_273_fu_342;
reg   [7:0] tmp_V_274_fu_346;
reg   [7:0] tmp_V_275_fu_350;
reg   [7:0] tmp_V_276_fu_354;
reg   [7:0] tmp_V_277_fu_358;
reg   [7:0] tmp_V_278_fu_362;
reg   [7:0] tmp_V_279_fu_366;
reg   [7:0] tmp_V_280_fu_370;
reg   [7:0] tmp_V_281_fu_374;
reg   [7:0] tmp_V_282_fu_378;
reg   [7:0] tmp_V_283_fu_382;
reg   [7:0] tmp_V_284_fu_386;
reg   [7:0] tmp_V_285_fu_390;
reg   [7:0] tmp_V_286_fu_394;
reg   [7:0] tmp_V_287_fu_398;
reg   [7:0] tmp_V_288_fu_402;
reg   [7:0] tmp_V_289_fu_406;
reg   [7:0] tmp_V_290_fu_410;
reg   [7:0] tmp_V_291_fu_414;
reg   [7:0] tmp_V_292_fu_418;
reg   [7:0] tmp_V_293_fu_422;
reg   [7:0] tmp_V_294_fu_426;
reg   [7:0] tmp_V_295_fu_430;
reg   [7:0] tmp_V_296_fu_434;
reg   [7:0] tmp_V_297_fu_438;
reg   [7:0] tmp_V_298_fu_442;
reg   [7:0] tmp_V_299_fu_446;
reg   [7:0] tmp_V_300_fu_450;
reg   [7:0] tmp_V_301_fu_454;
reg   [7:0] tmp_V_302_fu_458;
reg   [7:0] tmp_V_303_fu_462;
reg   [7:0] tmp_V_304_fu_466;
reg   [31:0] nf_assign_fu_470;
wire   [31:0] nf_1_fu_771_p3;
wire   [31:0] nf_fu_759_p2;
wire   [0:0] tmp_1321_fu_1464_p1;
wire   [0:0] tmp_1320_fu_1460_p1;
wire   [0:0] tmp_fu_1468_p2;
wire   [0:0] tmp_1323_fu_1488_p3;
wire   [0:0] tmp_1322_fu_1480_p3;
wire   [0:0] tmp65_fu_1496_p2;
wire   [0:0] tmp_91_1_i_fu_1502_p2;
wire   [0:0] tmp_1325_fu_1520_p3;
wire   [0:0] tmp_1324_fu_1512_p3;
wire   [0:0] tmp66_fu_1528_p2;
wire   [0:0] tmp_91_2_i_fu_1534_p2;
wire   [0:0] tmp_1327_fu_1552_p3;
wire   [0:0] tmp_1326_fu_1544_p3;
wire   [0:0] tmp67_fu_1560_p2;
wire   [0:0] tmp_1329_fu_1580_p3;
wire   [0:0] tmp_1328_fu_1572_p3;
wire   [0:0] tmp68_fu_1588_p2;
wire   [0:0] tmp_1331_fu_1608_p3;
wire   [0:0] tmp_1330_fu_1600_p3;
wire   [0:0] tmp69_fu_1616_p2;
wire   [0:0] tmp_1333_fu_1636_p3;
wire   [0:0] tmp_1332_fu_1628_p3;
wire   [0:0] tmp70_fu_1644_p2;
wire   [0:0] tmp_1335_fu_1664_p3;
wire   [0:0] tmp_1334_fu_1656_p3;
wire   [0:0] tmp77_fu_1672_p2;
wire   [0:0] tmp_91_7_i_fu_1678_p2;
wire   [1:0] tmp_92_7_i_cast_fu_1684_p1;
wire   [1:0] tmp_92_1_i_cast_fu_1508_p1;
wire   [1:0] tmp_92_2_i_cast_fu_1540_p1;
wire   [1:0] tmp84_fu_1688_p2;
wire   [15:0] tmp_92_5_i_fu_1719_p1;
wire   [15:0] res_V_fu_1703_p3;
wire   [1:0] tmp_92_4_i_cast_fu_1716_p1;
wire   [1:0] tmp_92_6_i_cast_fu_1722_p1;
wire   [1:0] tmp80_fu_1731_p2;
wire   [15:0] tmp79_fu_1725_p2;
wire   [15:0] tmp80_cast_fu_1737_p1;
wire   [1:0] tmp_92_i_cast_fu_1710_p1;
wire   [1:0] tmp_92_3_i_cast_fu_1713_p1;
wire   [1:0] tmp82_fu_1747_p2;
wire   [2:0] tmp82_cast_fu_1753_p1;
wire   [2:0] tmp83_cast_fu_1757_p1;
wire   [2:0] tmp81_fu_1760_p2;
wire   [15:0] tmp78_fu_1741_p2;
wire   [15:0] tmp81_cast_fu_1766_p1;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

BBJ_u96_cnvW1A1_mPgM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
BBJ_u96_cnvW1A1_mPgM_U377(
    .din0(tmp_V_fu_214),
    .din1(tmp_V_242_fu_218),
    .din2(tmp_V_243_fu_222),
    .din3(tmp_V_244_fu_226),
    .din4(tmp_V_245_fu_230),
    .din5(tmp_V_246_fu_234),
    .din6(tmp_V_247_fu_238),
    .din7(tmp_V_248_fu_242),
    .din8(tmp_V_249_fu_246),
    .din9(tmp_V_250_fu_250),
    .din10(tmp_V_251_fu_254),
    .din11(tmp_V_252_fu_258),
    .din12(tmp_V_253_fu_262),
    .din13(tmp_V_254_fu_266),
    .din14(tmp_V_255_fu_270),
    .din15(tmp_V_256_fu_274),
    .din16(tmp_V_257_fu_278),
    .din17(tmp_V_258_fu_282),
    .din18(tmp_V_259_fu_286),
    .din19(tmp_V_260_fu_290),
    .din20(tmp_V_261_fu_294),
    .din21(tmp_V_262_fu_298),
    .din22(tmp_V_263_fu_302),
    .din23(tmp_V_264_fu_306),
    .din24(tmp_V_265_fu_310),
    .din25(tmp_V_266_fu_314),
    .din26(tmp_V_267_fu_318),
    .din27(tmp_V_268_fu_322),
    .din28(tmp_V_269_fu_326),
    .din29(tmp_V_270_fu_330),
    .din30(tmp_V_271_fu_334),
    .din31(tmp_V_272_fu_338),
    .din32(tmp_V_273_fu_342),
    .din33(tmp_V_274_fu_346),
    .din34(tmp_V_275_fu_350),
    .din35(tmp_V_276_fu_354),
    .din36(tmp_V_277_fu_358),
    .din37(tmp_V_278_fu_362),
    .din38(tmp_V_279_fu_366),
    .din39(tmp_V_280_fu_370),
    .din40(tmp_V_281_fu_374),
    .din41(tmp_V_282_fu_378),
    .din42(tmp_V_283_fu_382),
    .din43(tmp_V_284_fu_386),
    .din44(tmp_V_285_fu_390),
    .din45(tmp_V_286_fu_394),
    .din46(tmp_V_287_fu_398),
    .din47(tmp_V_288_fu_402),
    .din48(tmp_V_289_fu_406),
    .din49(tmp_V_290_fu_410),
    .din50(tmp_V_291_fu_414),
    .din51(tmp_V_292_fu_418),
    .din52(tmp_V_293_fu_422),
    .din53(tmp_V_294_fu_426),
    .din54(tmp_V_295_fu_430),
    .din55(tmp_V_296_fu_434),
    .din56(tmp_V_297_fu_438),
    .din57(tmp_V_298_fu_442),
    .din58(tmp_V_299_fu_446),
    .din59(tmp_V_300_fu_450),
    .din60(tmp_V_301_fu_454),
    .din61(tmp_V_302_fu_458),
    .din62(tmp_V_303_fu_462),
    .din63(tmp_V_304_fu_466),
    .din64(tmp_1319_reg_2218),
    .dout(inElem_V_4_fu_976_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd0) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_538 <= inElem_V_4_fu_976_p66;
    end else if ((((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_538 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_538 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_527 <= i_fu_699_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_527 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_i_fu_740_p2 == 1'd1) & (exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_470 <= nf_1_fu_771_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_470 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_i_fu_740_p2 == 1'd0) & (exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_6_fu_210 <= sf_fu_734_p2;
    end else if ((((tmp_28_i_fu_740_p2 == 1'd1) & (exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_6_fu_210 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_i_reg_2232 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_206 <= tile_1_fu_1448_p3;
    end else if (((tmp_28_i_reg_2232 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_206 <= tile_fu_1437_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_206 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        accu_0_V_reg_2359 <= accu_0_V_fu_1770_p2;
        threshs7_m_threshold_2_reg_2324_pp0_iter2_reg <= threshs7_m_threshold_2_reg_2324;
        threshs7_m_threshold_2_reg_2324_pp0_iter3_reg <= threshs7_m_threshold_2_reg_2324_pp0_iter2_reg;
        tmp83_reg_2354 <= tmp83_fu_1694_p2;
        tmp_26_i_reg_2227_pp0_iter2_reg <= tmp_26_i_reg_2227_pp0_iter1_reg;
        tmp_28_i_reg_2232_pp0_iter2_reg <= tmp_28_i_reg_2232_pp0_iter1_reg;
        tmp_28_i_reg_2232_pp0_iter3_reg <= tmp_28_i_reg_2232_pp0_iter2_reg;
        tmp_91_3_i_reg_2334 <= tmp_91_3_i_fu_1566_p2;
        tmp_91_4_i_reg_2339 <= tmp_91_4_i_fu_1594_p2;
        tmp_91_5_i_reg_2344 <= tmp_91_5_i_fu_1622_p2;
        tmp_91_6_i_reg_2349 <= tmp_91_6_i_fu_1650_p2;
        tmp_91_i_reg_2329 <= tmp_91_i_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_i_fu_202 <= accu_0_V_fu_1770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_538 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_2205 <= exitcond_i_fu_694_p2;
        tmp_26_i_reg_2227_pp0_iter1_reg <= tmp_26_i_reg_2227;
        tmp_28_i_reg_2232_pp0_iter1_reg <= tmp_28_i_reg_2232;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_i_reg_2232 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs7_m_threshold_2_reg_2324 <= threshs7_m_threshold_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_1317_reg_2200[31 : 15] <= tmp_1317_fu_678_p2[31 : 15];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_708_p2 == 1'd1) & (exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1318_reg_2223 <= tmp_1318_fu_721_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_708_p2 == 1'd0) & (exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1319_reg_2218 <= tmp_1319_fu_717_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_26_i_reg_2227 <= tmp_26_i_fu_728_p2;
        tmp_28_i_reg_2232 <= tmp_28_i_fu_740_p2;
        tmp_i_reg_2214 <= tmp_i_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_i_fu_740_p2 == 1'd1) & (exitcond_i_fu_694_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_30_i_reg_2241 <= tmp_30_i_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_242_fu_218 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_243_fu_222 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_244_fu_226 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_245_fu_230 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_246_fu_234 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_247_fu_238 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_248_fu_242 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_249_fu_246 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_250_fu_250 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_251_fu_254 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_252_fu_258 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_253_fu_262 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_254_fu_266 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_255_fu_270 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_256_fu_274 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_257_fu_278 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_258_fu_282 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_259_fu_286 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_260_fu_290 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_261_fu_294 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_262_fu_298 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_263_fu_302 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_264_fu_306 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_265_fu_310 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_266_fu_314 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_267_fu_318 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_268_fu_322 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_269_fu_326 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_270_fu_330 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_271_fu_334 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_272_fu_338 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_273_fu_342 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_274_fu_346 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_275_fu_350 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_276_fu_354 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_277_fu_358 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_278_fu_362 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_279_fu_366 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_280_fu_370 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_281_fu_374 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_282_fu_378 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_283_fu_382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_284_fu_386 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_285_fu_390 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_286_fu_394 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_287_fu_398 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_288_fu_402 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_289_fu_406 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_290_fu_410 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_291_fu_414 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_292_fu_418 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_293_fu_422 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_294_fu_426 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_295_fu_430 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_296_fu_434 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_297_fu_438 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_298_fu_442 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_299_fu_446 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_300_fu_450 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_301_fu_454 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_302_fu_458 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_303_fu_462 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_304_fu_466 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1318_reg_2223 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_214 <= in_V_V_dout;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_694_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op183_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_28_i_reg_2232_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_28_i_reg_2232_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs7_m_threshold_ce0 = 1'b1;
    end else begin
        threshs7_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights7_m_weights_V_ce0 = 1'b1;
    end else begin
        weights7_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_694_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((exitcond_i_fu_694_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_fu_1770_p2 = (tmp78_fu_1741_p2 + tmp81_cast_fu_1766_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_28_i_reg_2232_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_28_i_reg_2232_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_28_i_reg_2232_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op183_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((tmp_28_i_reg_2232_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_538 = 'bx;

always @ (*) begin
    ap_predicate_op183_read_state3 = ((tmp_i_reg_2214 == 1'd1) & (exitcond_i_reg_2205 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign exitcond_i_fu_694_p2 = ((i_i_reg_527 == tmp_1317_reg_2200) ? 1'b1 : 1'b0);

assign i_fu_699_p2 = (i_i_reg_527 + 32'd1);

assign nf_1_fu_771_p3 = ((tmp_30_i_fu_765_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_759_p2);

assign nf_fu_759_p2 = (nf_assign_fu_470 + 32'd1);

assign out_V_V_din = (($signed(accu_0_V_reg_2359) > $signed(threshs7_m_threshold_2_reg_2324_pp0_iter3_reg)) ? 1'b1 : 1'b0);

assign reps_out_din = reps_dout;

assign res_V_fu_1703_p3 = ((tmp_26_i_reg_2227_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_i_fu_202);

assign sf_fu_734_p2 = (32'd1 + sf_6_fu_210);

assign start_out = real_start;

assign threshs7_m_threshold_address0 = tmp_29_i_fu_754_p1;

assign tile_1_fu_1448_p3 = ((tmp_30_i_reg_2241[0:0] === 1'b1) ? 32'd0 : tile_fu_1437_p2);

assign tile_fu_1437_p2 = (32'd1 + tile_assign_fu_206);

assign tmp65_fu_1496_p2 = (tmp_1323_fu_1488_p3 ^ tmp_1322_fu_1480_p3);

assign tmp66_fu_1528_p2 = (tmp_1325_fu_1520_p3 ^ tmp_1324_fu_1512_p3);

assign tmp67_fu_1560_p2 = (tmp_1327_fu_1552_p3 ^ tmp_1326_fu_1544_p3);

assign tmp68_fu_1588_p2 = (tmp_1329_fu_1580_p3 ^ tmp_1328_fu_1572_p3);

assign tmp69_fu_1616_p2 = (tmp_1331_fu_1608_p3 ^ tmp_1330_fu_1600_p3);

assign tmp70_fu_1644_p2 = (tmp_1333_fu_1636_p3 ^ tmp_1332_fu_1628_p3);

assign tmp77_fu_1672_p2 = (tmp_1335_fu_1664_p3 ^ tmp_1334_fu_1656_p3);

assign tmp78_fu_1741_p2 = (tmp79_fu_1725_p2 + tmp80_cast_fu_1737_p1);

assign tmp79_fu_1725_p2 = (tmp_92_5_i_fu_1719_p1 + res_V_fu_1703_p3);

assign tmp80_cast_fu_1737_p1 = tmp80_fu_1731_p2;

assign tmp80_fu_1731_p2 = (tmp_92_4_i_cast_fu_1716_p1 + tmp_92_6_i_cast_fu_1722_p1);

assign tmp81_cast_fu_1766_p1 = tmp81_fu_1760_p2;

assign tmp81_fu_1760_p2 = (tmp82_cast_fu_1753_p1 + tmp83_cast_fu_1757_p1);

assign tmp82_cast_fu_1753_p1 = tmp82_fu_1747_p2;

assign tmp82_fu_1747_p2 = (tmp_92_i_cast_fu_1710_p1 + tmp_92_3_i_cast_fu_1713_p1);

assign tmp83_cast_fu_1757_p1 = tmp83_reg_2354;

assign tmp83_fu_1694_p2 = (tmp_92_2_i_cast_fu_1540_p1 + tmp84_fu_1688_p2);

assign tmp84_fu_1688_p2 = (tmp_92_7_i_cast_fu_1684_p1 + tmp_92_1_i_cast_fu_1508_p1);

assign tmp_1317_fu_678_p2 = reps_dout << 32'd15;

assign tmp_1318_fu_721_p1 = sf_6_fu_210[5:0];

assign tmp_1319_fu_717_p1 = sf_6_fu_210[5:0];

assign tmp_1320_fu_1460_p1 = weights7_m_weights_V_q0[0:0];

assign tmp_1321_fu_1464_p1 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[0:0];

assign tmp_1322_fu_1480_p3 = weights7_m_weights_V_q0[32'd1];

assign tmp_1323_fu_1488_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd1];

assign tmp_1324_fu_1512_p3 = weights7_m_weights_V_q0[32'd2];

assign tmp_1325_fu_1520_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd2];

assign tmp_1326_fu_1544_p3 = weights7_m_weights_V_q0[32'd3];

assign tmp_1327_fu_1552_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd3];

assign tmp_1328_fu_1572_p3 = weights7_m_weights_V_q0[32'd4];

assign tmp_1329_fu_1580_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd4];

assign tmp_1330_fu_1600_p3 = weights7_m_weights_V_q0[32'd5];

assign tmp_1331_fu_1608_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd5];

assign tmp_1332_fu_1628_p3 = weights7_m_weights_V_q0[32'd6];

assign tmp_1333_fu_1636_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd6];

assign tmp_1334_fu_1656_p3 = weights7_m_weights_V_q0[32'd7];

assign tmp_1335_fu_1664_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_538[32'd7];

assign tmp_26_i_fu_728_p2 = ((sf_6_fu_210 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_27_i_fu_1432_p1 = tile_assign_fu_206;

assign tmp_28_i_fu_740_p2 = ((sf_fu_734_p2 == 32'd64) ? 1'b1 : 1'b0);

assign tmp_29_i_fu_754_p1 = nf_assign_fu_470;

assign tmp_30_i_fu_765_p2 = ((nf_fu_759_p2 == 32'd512) ? 1'b1 : 1'b0);

assign tmp_91_1_i_fu_1502_p2 = (tmp65_fu_1496_p2 ^ 1'd1);

assign tmp_91_2_i_fu_1534_p2 = (tmp66_fu_1528_p2 ^ 1'd1);

assign tmp_91_3_i_fu_1566_p2 = (tmp67_fu_1560_p2 ^ 1'd1);

assign tmp_91_4_i_fu_1594_p2 = (tmp68_fu_1588_p2 ^ 1'd1);

assign tmp_91_5_i_fu_1622_p2 = (tmp69_fu_1616_p2 ^ 1'd1);

assign tmp_91_6_i_fu_1650_p2 = (tmp70_fu_1644_p2 ^ 1'd1);

assign tmp_91_7_i_fu_1678_p2 = (tmp77_fu_1672_p2 ^ 1'd1);

assign tmp_91_i_fu_1474_p2 = (tmp_fu_1468_p2 ^ 1'd1);

assign tmp_92_1_i_cast_fu_1508_p1 = tmp_91_1_i_fu_1502_p2;

assign tmp_92_2_i_cast_fu_1540_p1 = tmp_91_2_i_fu_1534_p2;

assign tmp_92_3_i_cast_fu_1713_p1 = tmp_91_3_i_reg_2334;

assign tmp_92_4_i_cast_fu_1716_p1 = tmp_91_4_i_reg_2339;

assign tmp_92_5_i_fu_1719_p1 = tmp_91_5_i_reg_2344;

assign tmp_92_6_i_cast_fu_1722_p1 = tmp_91_6_i_reg_2349;

assign tmp_92_7_i_cast_fu_1684_p1 = tmp_91_7_i_fu_1678_p2;

assign tmp_92_i_cast_fu_1710_p1 = tmp_91_i_reg_2329;

assign tmp_fu_1468_p2 = (tmp_1321_fu_1464_p1 ^ tmp_1320_fu_1460_p1);

assign tmp_i_fu_708_p2 = ((nf_assign_fu_470 == 32'd0) ? 1'b1 : 1'b0);

assign weights7_m_weights_V_address0 = tmp_27_i_fu_1432_p1;

always @ (posedge ap_clk) begin
    tmp_1317_reg_2200[14:0] <= 15'b000000000000000;
end

endmodule //Matrix_Vector_Activa_3
