vendor_name = ModelSim
source_file = 1, D:/ProjectsVerilog/Yandex_2025/test_module.sv
source_file = 1, D:/ProjectsVerilog/Yandex_2025/Waveform.vwf
source_file = 1, D:/ProjectsVerilog/Yandex_2025/test_module_tb.sv
source_file = 1, D:/ProjectsVerilog/Yandex_2025/db/test_module.cbx.xml
design_name = test_module
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test_module, 1
instance = comp, \out_0[0]~output , out_0[0]~output, test_module, 1
instance = comp, \out_0[1]~output , out_0[1]~output, test_module, 1
instance = comp, \out_0[2]~output , out_0[2]~output, test_module, 1
instance = comp, \out_0[3]~output , out_0[3]~output, test_module, 1
instance = comp, \out_0[4]~output , out_0[4]~output, test_module, 1
instance = comp, \out_0[5]~output , out_0[5]~output, test_module, 1
instance = comp, \out_0[6]~output , out_0[6]~output, test_module, 1
instance = comp, \out_0[7]~output , out_0[7]~output, test_module, 1
instance = comp, \out_valid_0~output , out_valid_0~output, test_module, 1
instance = comp, \out_1[0]~output , out_1[0]~output, test_module, 1
instance = comp, \out_1[1]~output , out_1[1]~output, test_module, 1
instance = comp, \out_1[2]~output , out_1[2]~output, test_module, 1
instance = comp, \out_1[3]~output , out_1[3]~output, test_module, 1
instance = comp, \out_1[4]~output , out_1[4]~output, test_module, 1
instance = comp, \out_1[5]~output , out_1[5]~output, test_module, 1
instance = comp, \out_1[6]~output , out_1[6]~output, test_module, 1
instance = comp, \out_1[7]~output , out_1[7]~output, test_module, 1
instance = comp, \out_valid_1~output , out_valid_1~output, test_module, 1
instance = comp, \out_2[0]~output , out_2[0]~output, test_module, 1
instance = comp, \out_2[1]~output , out_2[1]~output, test_module, 1
instance = comp, \out_2[2]~output , out_2[2]~output, test_module, 1
instance = comp, \out_2[3]~output , out_2[3]~output, test_module, 1
instance = comp, \out_2[4]~output , out_2[4]~output, test_module, 1
instance = comp, \out_2[5]~output , out_2[5]~output, test_module, 1
instance = comp, \out_2[6]~output , out_2[6]~output, test_module, 1
instance = comp, \out_2[7]~output , out_2[7]~output, test_module, 1
instance = comp, \out_valid_2~output , out_valid_2~output, test_module, 1
instance = comp, \out_3[0]~output , out_3[0]~output, test_module, 1
instance = comp, \out_3[1]~output , out_3[1]~output, test_module, 1
instance = comp, \out_3[2]~output , out_3[2]~output, test_module, 1
instance = comp, \out_3[3]~output , out_3[3]~output, test_module, 1
instance = comp, \out_3[4]~output , out_3[4]~output, test_module, 1
instance = comp, \out_3[5]~output , out_3[5]~output, test_module, 1
instance = comp, \out_3[6]~output , out_3[6]~output, test_module, 1
instance = comp, \out_3[7]~output , out_3[7]~output, test_module, 1
instance = comp, \out_valid_3~output , out_valid_3~output, test_module, 1
instance = comp, \clk_in~input , clk_in~input, test_module, 1
instance = comp, \clk_in~inputclkctrl , clk_in~inputclkctrl, test_module, 1
instance = comp, \reset_in~input , reset_in~input, test_module, 1
instance = comp, \out_valid_reg[0]~feeder , out_valid_reg[0]~feeder, test_module, 1
instance = comp, \out_valid_reg[0] , out_valid_reg[0], test_module, 1
instance = comp, \data_in[1]~input , data_in[1]~input, test_module, 1
instance = comp, \data_in[0]~input , data_in[0]~input, test_module, 1
instance = comp, \out_0~1 , out_0~1, test_module, 1
instance = comp, \out_reg[1][1] , out_reg[1][1], test_module, 1
instance = comp, \out_1~1 , out_1~1, test_module, 1
instance = comp, \out_valid_0~0 , out_valid_0~0, test_module, 1
instance = comp, \out_valid_reg[1] , out_valid_reg[1], test_module, 1
instance = comp, \data_in[4]~input , data_in[4]~input, test_module, 1
instance = comp, \data_in[5]~input , data_in[5]~input, test_module, 1
instance = comp, \data_in[2]~input , data_in[2]~input, test_module, 1
instance = comp, \out_valid_1~0 , out_valid_1~0, test_module, 1
instance = comp, \out_valid_reg[2] , out_valid_reg[2], test_module, 1
instance = comp, \out_1~4 , out_1~4, test_module, 1
instance = comp, \out_reg[2][4] , out_reg[2][4], test_module, 1
instance = comp, \out_2~5 , out_2~5, test_module, 1
instance = comp, \out_reg[3][0]~31 , out_reg[3][0]~31, test_module, 1
instance = comp, \out_reg[3][5] , out_reg[3][5], test_module, 1
instance = comp, \out_reg~24 , out_reg~24, test_module, 1
instance = comp, \out_reg~25 , out_reg~25, test_module, 1
instance = comp, \out_reg[0][5] , out_reg[0][5], test_module, 1
instance = comp, \out_0~5 , out_0~5, test_module, 1
instance = comp, \out_reg[1][5] , out_reg[1][5], test_module, 1
instance = comp, \out_1~5 , out_1~5, test_module, 1
instance = comp, \out_reg[2][5] , out_reg[2][5], test_module, 1
instance = comp, \is_present_2~2 , is_present_2~2, test_module, 1
instance = comp, \data_in[6]~input , data_in[6]~input, test_module, 1
instance = comp, \data_in[7]~input , data_in[7]~input, test_module, 1
instance = comp, \out_2~7 , out_2~7, test_module, 1
instance = comp, \out_reg[3][7] , out_reg[3][7], test_module, 1
instance = comp, \out_reg~28 , out_reg~28, test_module, 1
instance = comp, \out_reg~29 , out_reg~29, test_module, 1
instance = comp, \out_reg[0][7] , out_reg[0][7], test_module, 1
instance = comp, \out_0~7 , out_0~7, test_module, 1
instance = comp, \out_reg[1][7] , out_reg[1][7], test_module, 1
instance = comp, \out_1~7 , out_1~7, test_module, 1
instance = comp, \out_reg[2][7] , out_reg[2][7], test_module, 1
instance = comp, \out_2~6 , out_2~6, test_module, 1
instance = comp, \out_reg[3][6] , out_reg[3][6], test_module, 1
instance = comp, \out_reg~26 , out_reg~26, test_module, 1
instance = comp, \out_reg~27 , out_reg~27, test_module, 1
instance = comp, \out_reg[0][6] , out_reg[0][6], test_module, 1
instance = comp, \out_0~6 , out_0~6, test_module, 1
instance = comp, \out_reg[1][6] , out_reg[1][6], test_module, 1
instance = comp, \out_1~6 , out_1~6, test_module, 1
instance = comp, \out_reg[2][6] , out_reg[2][6], test_module, 1
instance = comp, \is_present_2~3 , is_present_2~3, test_module, 1
instance = comp, \data_in[3]~input , data_in[3]~input, test_module, 1
instance = comp, \out_2~3 , out_2~3, test_module, 1
instance = comp, \out_reg[3][3] , out_reg[3][3], test_module, 1
instance = comp, \out_reg~20 , out_reg~20, test_module, 1
instance = comp, \out_reg~21 , out_reg~21, test_module, 1
instance = comp, \out_reg[0][3] , out_reg[0][3], test_module, 1
instance = comp, \out_0~3 , out_0~3, test_module, 1
instance = comp, \out_reg[1][3] , out_reg[1][3], test_module, 1
instance = comp, \out_1~3 , out_1~3, test_module, 1
instance = comp, \out_reg[2][3] , out_reg[2][3], test_module, 1
instance = comp, \is_present_2~1 , is_present_2~1, test_module, 1
instance = comp, \out_1~0 , out_1~0, test_module, 1
instance = comp, \out_reg[2][0] , out_reg[2][0], test_module, 1
instance = comp, \is_present_2~0 , is_present_2~0, test_module, 1
instance = comp, \is_present_2~4 , is_present_2~4, test_module, 1
instance = comp, \out_reg[0][0]~6 , out_reg[0][0]~6, test_module, 1
instance = comp, \out_reg~18 , out_reg~18, test_module, 1
instance = comp, \out_reg~19 , out_reg~19, test_module, 1
instance = comp, \out_reg[0][2] , out_reg[0][2], test_module, 1
instance = comp, \out_0~2 , out_0~2, test_module, 1
instance = comp, \out_reg[1][2] , out_reg[1][2], test_module, 1
instance = comp, \out_1~2 , out_1~2, test_module, 1
instance = comp, \out_reg[2][2] , out_reg[2][2], test_module, 1
instance = comp, \out_2~2 , out_2~2, test_module, 1
instance = comp, \out_reg[3][2] , out_reg[3][2], test_module, 1
instance = comp, \out_reg[0][0]~8 , out_reg[0][0]~8, test_module, 1
instance = comp, \out_reg[0][0]~10 , out_reg[0][0]~10, test_module, 1
instance = comp, \out_2~0 , out_2~0, test_module, 1
instance = comp, \out_reg[3][0] , out_reg[3][0], test_module, 1
instance = comp, \out_reg[0][0]~7 , out_reg[0][0]~7, test_module, 1
instance = comp, \out_2~4 , out_2~4, test_module, 1
instance = comp, \out_reg[3][4] , out_reg[3][4], test_module, 1
instance = comp, \out_reg[0][0]~9 , out_reg[0][0]~9, test_module, 1
instance = comp, \out_reg[0][0]~11 , out_reg[0][0]~11, test_module, 1
instance = comp, \out_valid_2~0 , out_valid_2~0, test_module, 1
instance = comp, \out_valid_reg[3] , out_valid_reg[3], test_module, 1
instance = comp, \out_reg[0][0]~12 , out_reg[0][0]~12, test_module, 1
instance = comp, \out_reg~22 , out_reg~22, test_module, 1
instance = comp, \out_reg~23 , out_reg~23, test_module, 1
instance = comp, \out_reg[0][4] , out_reg[0][4], test_module, 1
instance = comp, \out_0~4 , out_0~4, test_module, 1
instance = comp, \out_reg[1][4] , out_reg[1][4], test_module, 1
instance = comp, \is_present_1~2 , is_present_1~2, test_module, 1
instance = comp, \is_present_1~0 , is_present_1~0, test_module, 1
instance = comp, \is_present_1~1 , is_present_1~1, test_module, 1
instance = comp, \is_present_1~3 , is_present_1~3, test_module, 1
instance = comp, \is_present_1~4 , is_present_1~4, test_module, 1
instance = comp, \out_reg[2][0]~30 , out_reg[2][0]~30, test_module, 1
instance = comp, \out_reg[2][1] , out_reg[2][1], test_module, 1
instance = comp, \out_2~1 , out_2~1, test_module, 1
instance = comp, \out_reg[3][1] , out_reg[3][1], test_module, 1
instance = comp, \out_reg~16 , out_reg~16, test_module, 1
instance = comp, \out_reg~17 , out_reg~17, test_module, 1
instance = comp, \out_reg[0][1] , out_reg[0][1], test_module, 1
instance = comp, \is_present_0~0 , is_present_0~0, test_module, 1
instance = comp, \is_present_0~1 , is_present_0~1, test_module, 1
instance = comp, \is_present_0~3 , is_present_0~3, test_module, 1
instance = comp, \is_present_0~2 , is_present_0~2, test_module, 1
instance = comp, \is_present_0~4 , is_present_0~4, test_module, 1
instance = comp, \out_reg[0][0]~15 , out_reg[0][0]~15, test_module, 1
instance = comp, \out_reg[1][0] , out_reg[1][0], test_module, 1
instance = comp, \out_reg~13 , out_reg~13, test_module, 1
instance = comp, \out_reg~14 , out_reg~14, test_module, 1
instance = comp, \out_reg[0][0] , out_reg[0][0], test_module, 1
instance = comp, \out_0~0 , out_0~0, test_module, 1
instance = comp, \out_0[0]~reg0 , out_0[0]~reg0, test_module, 1
instance = comp, \out_0[1]~reg0feeder , out_0[1]~reg0feeder, test_module, 1
instance = comp, \out_0[1]~reg0 , out_0[1]~reg0, test_module, 1
instance = comp, \out_0[2]~reg0 , out_0[2]~reg0, test_module, 1
instance = comp, \out_0[3]~reg0feeder , out_0[3]~reg0feeder, test_module, 1
instance = comp, \out_0[3]~reg0 , out_0[3]~reg0, test_module, 1
instance = comp, \out_0[4]~reg0 , out_0[4]~reg0, test_module, 1
instance = comp, \out_0[5]~reg0feeder , out_0[5]~reg0feeder, test_module, 1
instance = comp, \out_0[5]~reg0 , out_0[5]~reg0, test_module, 1
instance = comp, \out_0[6]~reg0 , out_0[6]~reg0, test_module, 1
instance = comp, \out_0[7]~reg0feeder , out_0[7]~reg0feeder, test_module, 1
instance = comp, \out_0[7]~reg0 , out_0[7]~reg0, test_module, 1
instance = comp, \out_valid_0~reg0feeder , out_valid_0~reg0feeder, test_module, 1
instance = comp, \out_valid_0~reg0 , out_valid_0~reg0, test_module, 1
instance = comp, \out_1[0]~reg0 , out_1[0]~reg0, test_module, 1
instance = comp, \out_1[1]~reg0feeder , out_1[1]~reg0feeder, test_module, 1
instance = comp, \out_1[1]~reg0 , out_1[1]~reg0, test_module, 1
instance = comp, \out_1[2]~reg0 , out_1[2]~reg0, test_module, 1
instance = comp, \out_1[3]~reg0feeder , out_1[3]~reg0feeder, test_module, 1
instance = comp, \out_1[3]~reg0 , out_1[3]~reg0, test_module, 1
instance = comp, \out_1[4]~reg0 , out_1[4]~reg0, test_module, 1
instance = comp, \out_1[5]~reg0 , out_1[5]~reg0, test_module, 1
instance = comp, \out_1[6]~reg0feeder , out_1[6]~reg0feeder, test_module, 1
instance = comp, \out_1[6]~reg0 , out_1[6]~reg0, test_module, 1
instance = comp, \out_1[7]~reg0 , out_1[7]~reg0, test_module, 1
instance = comp, \out_valid_1~reg0feeder , out_valid_1~reg0feeder, test_module, 1
instance = comp, \out_valid_1~reg0 , out_valid_1~reg0, test_module, 1
instance = comp, \out_2[0]~reg0feeder , out_2[0]~reg0feeder, test_module, 1
instance = comp, \out_2[0]~reg0 , out_2[0]~reg0, test_module, 1
instance = comp, \out_2[1]~reg0feeder , out_2[1]~reg0feeder, test_module, 1
instance = comp, \out_2[1]~reg0 , out_2[1]~reg0, test_module, 1
instance = comp, \out_2[2]~reg0feeder , out_2[2]~reg0feeder, test_module, 1
instance = comp, \out_2[2]~reg0 , out_2[2]~reg0, test_module, 1
instance = comp, \out_2[3]~reg0 , out_2[3]~reg0, test_module, 1
instance = comp, \out_2[4]~reg0feeder , out_2[4]~reg0feeder, test_module, 1
instance = comp, \out_2[4]~reg0 , out_2[4]~reg0, test_module, 1
instance = comp, \out_2[5]~reg0feeder , out_2[5]~reg0feeder, test_module, 1
instance = comp, \out_2[5]~reg0 , out_2[5]~reg0, test_module, 1
instance = comp, \out_2[6]~reg0feeder , out_2[6]~reg0feeder, test_module, 1
instance = comp, \out_2[6]~reg0 , out_2[6]~reg0, test_module, 1
instance = comp, \out_2[7]~reg0 , out_2[7]~reg0, test_module, 1
instance = comp, \out_valid_2~reg0feeder , out_valid_2~reg0feeder, test_module, 1
instance = comp, \out_valid_2~reg0 , out_valid_2~reg0, test_module, 1
instance = comp, \out_3~0 , out_3~0, test_module, 1
instance = comp, \out_3[0]~reg0 , out_3[0]~reg0, test_module, 1
instance = comp, \out_3~1 , out_3~1, test_module, 1
instance = comp, \out_3[1]~reg0 , out_3[1]~reg0, test_module, 1
instance = comp, \out_3~2 , out_3~2, test_module, 1
instance = comp, \out_3[2]~reg0 , out_3[2]~reg0, test_module, 1
instance = comp, \out_3~3 , out_3~3, test_module, 1
instance = comp, \out_3[3]~reg0 , out_3[3]~reg0, test_module, 1
instance = comp, \out_3~4 , out_3~4, test_module, 1
instance = comp, \out_3[4]~reg0 , out_3[4]~reg0, test_module, 1
instance = comp, \out_3~5 , out_3~5, test_module, 1
instance = comp, \out_3[5]~reg0 , out_3[5]~reg0, test_module, 1
instance = comp, \out_3~6 , out_3~6, test_module, 1
instance = comp, \out_3[6]~reg0 , out_3[6]~reg0, test_module, 1
instance = comp, \out_3~7 , out_3~7, test_module, 1
instance = comp, \out_3[7]~reg0 , out_3[7]~reg0, test_module, 1
instance = comp, \out_valid_3~0 , out_valid_3~0, test_module, 1
instance = comp, \out_valid_3~reg0 , out_valid_3~reg0, test_module, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, test_module, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, test_module, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
