

================================================================
== Vivado HLS Report for 'push_back_1'
================================================================
* Date:           Fri Jun 14 18:41:42 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_LR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.12|     1.771|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%value_first_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_first_read)" [HLS_LR/.settings/LRutility.h:195]   --->   Operation 9 'read' 'value_first_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mapHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_size_read)" [HLS_LR/.settings/LRutility.h:195]   --->   Operation 10 'read' 'mapHLS_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i32 %mapHLS_size_read to i64" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 11 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %mapHLS_size_read, i4 0)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i36 %tmp to i64" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 13 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mapHLS_data_second_s = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %zext_ln196_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 14 'getelementptr' 'mapHLS_data_second_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln196 = or i36 %tmp, 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 15 'or' 'or_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mapHLS_data_second_1 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 17 'getelementptr' 'mapHLS_data_second_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mapHLS_data_second_16 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %zext_ln196_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 18 'getelementptr' 'mapHLS_data_second_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mapHLS_data_second_17 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 19 'getelementptr' 'mapHLS_data_second_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mapHLS_data_second_32 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %zext_ln196_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 20 'getelementptr' 'mapHLS_data_second_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mapHLS_data_second_33 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 21 'getelementptr' 'mapHLS_data_second_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mapHLS_data_second_48 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %zext_ln196_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 22 'getelementptr' 'mapHLS_data_second_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mapHLS_data_second_49 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 23 'getelementptr' 'mapHLS_data_second_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mapHLS_data_second_64 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %zext_ln196_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 24 'getelementptr' 'mapHLS_data_second_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mapHLS_data_second_65 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 25 'getelementptr' 'mapHLS_data_second_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mapHLS_data_first_a = getelementptr [30 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_first, i64 0, i64 %zext_ln196" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 26 'getelementptr' 'mapHLS_data_first_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "store i32 %value_first_read_1, i32* %mapHLS_data_first_a, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mapHLS_data_second_80 = getelementptr [30 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_size_s, i64 0, i64 %zext_ln196" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 28 'getelementptr' 'mapHLS_data_second_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "store i32 0, i32* %mapHLS_data_second_80, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 30 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_s, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_16, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 32 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_32, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 33 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_48, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 34 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_64, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 35 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_1, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 35 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 36 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_17, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 36 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 37 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_33, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 38 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_49, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 38 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_1 : Operation 39 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_65, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln196_1 = or i36 %tmp, 2" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 40 'or' 'or_ln196_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_1)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%mapHLS_data_second_2 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_2" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 42 'getelementptr' 'mapHLS_data_second_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln196_2 = or i36 %tmp, 3" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 43 'or' 'or_ln196_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_2)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 44 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mapHLS_data_second_3 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_3" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 45 'getelementptr' 'mapHLS_data_second_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mapHLS_data_second_18 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_2" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 46 'getelementptr' 'mapHLS_data_second_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%mapHLS_data_second_19 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_3" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 47 'getelementptr' 'mapHLS_data_second_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%mapHLS_data_second_34 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_2" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 48 'getelementptr' 'mapHLS_data_second_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mapHLS_data_second_35 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_3" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 49 'getelementptr' 'mapHLS_data_second_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%mapHLS_data_second_50 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_2" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 50 'getelementptr' 'mapHLS_data_second_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%mapHLS_data_second_51 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_3" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 51 'getelementptr' 'mapHLS_data_second_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mapHLS_data_second_66 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_2" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 52 'getelementptr' 'mapHLS_data_second_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%mapHLS_data_second_67 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_3" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 53 'getelementptr' 'mapHLS_data_second_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_2, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 55 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_18, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 55 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 56 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_34, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 57 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_50, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 58 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_66, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 59 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_3, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 60 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_19, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 60 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 61 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_35, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 61 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 62 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_51, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_2 : Operation 63 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_67, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln196_3 = or i36 %tmp, 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 64 'or' 'or_ln196_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_3)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 65 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%mapHLS_data_second_4 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 66 'getelementptr' 'mapHLS_data_second_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln196_4 = or i36 %tmp, 5" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 67 'or' 'or_ln196_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_4)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 68 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%mapHLS_data_second_5 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_5" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 69 'getelementptr' 'mapHLS_data_second_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%mapHLS_data_second_20 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 70 'getelementptr' 'mapHLS_data_second_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%mapHLS_data_second_21 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_5" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 71 'getelementptr' 'mapHLS_data_second_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%mapHLS_data_second_36 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 72 'getelementptr' 'mapHLS_data_second_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%mapHLS_data_second_37 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_5" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 73 'getelementptr' 'mapHLS_data_second_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%mapHLS_data_second_52 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 74 'getelementptr' 'mapHLS_data_second_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%mapHLS_data_second_53 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_5" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 75 'getelementptr' 'mapHLS_data_second_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%mapHLS_data_second_68 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 76 'getelementptr' 'mapHLS_data_second_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%mapHLS_data_second_69 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_5" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 77 'getelementptr' 'mapHLS_data_second_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_4, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 79 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_20, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 80 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_36, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 81 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_52, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_68, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 83 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_5, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 84 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_21, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 85 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_37, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 86 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_53, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_3 : Operation 87 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_69, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln196_5 = or i36 %tmp, 6" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 88 'or' 'or_ln196_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_5)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 89 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%mapHLS_data_second_6 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_6" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 90 'getelementptr' 'mapHLS_data_second_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln196_6 = or i36 %tmp, 7" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 91 'or' 'or_ln196_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_6)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 92 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%mapHLS_data_second_7 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_7" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 93 'getelementptr' 'mapHLS_data_second_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%mapHLS_data_second_22 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_6" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 94 'getelementptr' 'mapHLS_data_second_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%mapHLS_data_second_23 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_7" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 95 'getelementptr' 'mapHLS_data_second_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%mapHLS_data_second_38 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_6" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 96 'getelementptr' 'mapHLS_data_second_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%mapHLS_data_second_39 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_7" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 97 'getelementptr' 'mapHLS_data_second_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%mapHLS_data_second_54 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_6" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 98 'getelementptr' 'mapHLS_data_second_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%mapHLS_data_second_55 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_7" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 99 'getelementptr' 'mapHLS_data_second_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%mapHLS_data_second_70 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_6" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 100 'getelementptr' 'mapHLS_data_second_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%mapHLS_data_second_71 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_7" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 101 'getelementptr' 'mapHLS_data_second_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_6, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 103 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_22, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 104 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_38, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 105 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_54, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 106 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_70, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 107 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_7, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 108 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_23, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 109 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_39, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 110 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_55, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_4 : Operation 111 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_71, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 111 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln196_7 = or i36 %tmp, 8" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 112 'or' 'or_ln196_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_7)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 113 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%mapHLS_data_second_8 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_8" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 114 'getelementptr' 'mapHLS_data_second_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln196_8 = or i36 %tmp, 9" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 115 'or' 'or_ln196_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_8)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 116 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%mapHLS_data_second_9 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_9" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 117 'getelementptr' 'mapHLS_data_second_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%mapHLS_data_second_24 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_8" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 118 'getelementptr' 'mapHLS_data_second_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%mapHLS_data_second_25 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_9" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 119 'getelementptr' 'mapHLS_data_second_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%mapHLS_data_second_40 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_8" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 120 'getelementptr' 'mapHLS_data_second_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mapHLS_data_second_41 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_9" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 121 'getelementptr' 'mapHLS_data_second_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mapHLS_data_second_56 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_8" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 122 'getelementptr' 'mapHLS_data_second_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mapHLS_data_second_57 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_9" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 123 'getelementptr' 'mapHLS_data_second_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%mapHLS_data_second_72 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_8" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 124 'getelementptr' 'mapHLS_data_second_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%mapHLS_data_second_73 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_9" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 125 'getelementptr' 'mapHLS_data_second_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_8, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 127 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_24, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 128 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_40, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 128 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 129 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_56, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 129 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 130 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_72, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 131 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_9, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 131 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 132 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_25, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 133 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_41, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 133 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 134 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_57, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 134 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_5 : Operation 135 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_73, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 6 <SV = 5> <Delay = 1.77>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln196_9 = or i36 %tmp, 10" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 136 'or' 'or_ln196_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_9)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 137 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%mapHLS_data_second_10 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_s" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 138 'getelementptr' 'mapHLS_data_second_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln196_10 = or i36 %tmp, 11" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 139 'or' 'or_ln196_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_10)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 140 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%mapHLS_data_second_11 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_10" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 141 'getelementptr' 'mapHLS_data_second_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%mapHLS_data_second_26 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_s" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 142 'getelementptr' 'mapHLS_data_second_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%mapHLS_data_second_27 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_10" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 143 'getelementptr' 'mapHLS_data_second_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%mapHLS_data_second_42 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_s" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 144 'getelementptr' 'mapHLS_data_second_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%mapHLS_data_second_43 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_10" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 145 'getelementptr' 'mapHLS_data_second_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%mapHLS_data_second_58 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_s" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 146 'getelementptr' 'mapHLS_data_second_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%mapHLS_data_second_59 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_10" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 147 'getelementptr' 'mapHLS_data_second_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%mapHLS_data_second_74 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_s" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 148 'getelementptr' 'mapHLS_data_second_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%mapHLS_data_second_75 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_10" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 149 'getelementptr' 'mapHLS_data_second_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_10, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 151 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_26, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 151 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 152 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_42, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 152 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 153 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_58, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 154 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_74, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 155 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_11, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 156 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_27, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 157 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_43, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 157 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 158 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_59, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 158 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_6 : Operation 159 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_75, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 159 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 7 <SV = 6> <Delay = 1.77>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln196_11 = or i36 %tmp, 12" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 160 'or' 'or_ln196_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_11)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 161 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%mapHLS_data_second_12 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_11" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 162 'getelementptr' 'mapHLS_data_second_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln196_12 = or i36 %tmp, 13" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 163 'or' 'or_ln196_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_12)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 164 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%mapHLS_data_second_13 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_12" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 165 'getelementptr' 'mapHLS_data_second_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%mapHLS_data_second_28 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_11" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 166 'getelementptr' 'mapHLS_data_second_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%mapHLS_data_second_29 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_12" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 167 'getelementptr' 'mapHLS_data_second_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%mapHLS_data_second_44 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_11" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 168 'getelementptr' 'mapHLS_data_second_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%mapHLS_data_second_45 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_12" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 169 'getelementptr' 'mapHLS_data_second_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%mapHLS_data_second_60 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_11" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 170 'getelementptr' 'mapHLS_data_second_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%mapHLS_data_second_61 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_12" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 171 'getelementptr' 'mapHLS_data_second_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%mapHLS_data_second_76 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_11" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 172 'getelementptr' 'mapHLS_data_second_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%mapHLS_data_second_77 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_12" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 173 'getelementptr' 'mapHLS_data_second_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_12, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 175 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_28, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 175 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 176 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_44, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 177 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_60, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 177 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 178 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_76, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 178 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 179 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_13, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 179 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 180 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_29, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 180 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 181 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_45, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 181 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 182 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_61, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 182 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_7 : Operation 183 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_77, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>

State 8 <SV = 7> <Delay = 1.77>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln196_13 = or i36 %tmp, 14" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 184 'or' 'or_ln196_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_13)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 185 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%mapHLS_data_second_14 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_13" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 186 'getelementptr' 'mapHLS_data_second_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln196_14 = or i36 %tmp, 15" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 187 'or' 'or_ln196_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %or_ln196_14)" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 188 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%mapHLS_data_second_15 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi, i64 0, i64 %tmp_14" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 189 'getelementptr' 'mapHLS_data_second_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%mapHLS_data_second_30 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_13" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 190 'getelementptr' 'mapHLS_data_second_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%mapHLS_data_second_31 = getelementptr [480 x float]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_z, i64 0, i64 %tmp_14" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 191 'getelementptr' 'mapHLS_data_second_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%mapHLS_data_second_46 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_13" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 192 'getelementptr' 'mapHLS_data_second_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%mapHLS_data_second_47 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_layerId, i64 0, i64 %tmp_14" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 193 'getelementptr' 'mapHLS_data_second_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%mapHLS_data_second_62 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_13" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 194 'getelementptr' 'mapHLS_data_second_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%mapHLS_data_second_63 = getelementptr [480 x i32]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_stubId, i64 0, i64 %tmp_14" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 195 'getelementptr' 'mapHLS_data_second_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%mapHLS_data_second_78 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_13" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 196 'getelementptr' 'mapHLS_data_second_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%mapHLS_data_second_79 = getelementptr [480 x i1]* %mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_ps, i64 0, i64 %tmp_14" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 197 'getelementptr' 'mapHLS_data_second_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_14, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 199 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_30, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 200 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_46, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 200 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 201 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_62, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 201 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 202 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_78, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 202 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 203 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_15, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 203 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 204 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %mapHLS_data_second_31, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 205 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_47, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 206 [1/1] (1.77ns)   --->   "store i32 0, i32* %mapHLS_data_second_63, align 4" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 206 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 207 [1/1] (0.92ns)   --->   "store i1 false, i1* %mapHLS_data_second_79, align 1" [HLS_LR/.settings/LRutility.h:196]   --->   Operation 207 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 480> <RAM>
ST_8 : Operation 208 [1/1] (1.48ns)   --->   "%add_ln197 = add i32 %mapHLS_size_read, 1" [HLS_LR/.settings/LRutility.h:197]   --->   Operation 208 'add' 'add_ln197' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "ret i32 %add_ln197" [HLS_LR/.settings/LRutility.h:198]   --->   Operation 209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.391ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	wire read on port 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_size_read' (HLS_LR/.settings/LRutility.h:195) [11]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_s', HLS_LR/.settings/LRutility.h:196) [15]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [129]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_1', HLS_LR/.settings/LRutility.h:196) [19]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_2', HLS_LR/.settings/LRutility.h:196) [21]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [139]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_3', HLS_LR/.settings/LRutility.h:196) [25]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_4', HLS_LR/.settings/LRutility.h:196) [27]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [149]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_5', HLS_LR/.settings/LRutility.h:196) [31]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_6', HLS_LR/.settings/LRutility.h:196) [33]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [159]  (1.77 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_7', HLS_LR/.settings/LRutility.h:196) [37]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_8', HLS_LR/.settings/LRutility.h:196) [39]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [169]  (1.77 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_9', HLS_LR/.settings/LRutility.h:196) [43]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_10', HLS_LR/.settings/LRutility.h:196) [45]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [179]  (1.77 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_11', HLS_LR/.settings/LRutility.h:196) [49]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_12', HLS_LR/.settings/LRutility.h:196) [51]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [189]  (1.77 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln196_13', HLS_LR/.settings/LRutility.h:196) [55]  (0 ns)
	'getelementptr' operation ('mapHLS_data_second_14', HLS_LR/.settings/LRutility.h:196) [57]  (0 ns)
	'store' operation ('store_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' [199]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
