

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon May  5 16:52:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Assignment_5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.307 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89| 0.890 us | 0.890 us |   89|   89|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |tmp_aesl_mux_load_12i32P_fu_149    |aesl_mux_load_12i32P  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        |tmp_1_aesl_mux_load_12i32P_fu_178  |aesl_mux_load_12i32P  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +-----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       88|       88|        22|          -|          -|     4|    no    |
        | + Loop 1.1      |       20|       20|         5|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        3|        3|         1|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      155|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|       36|      152|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        -|      -|       63|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      3|       99|      379|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+
    |              Instance             |           Module           | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+
    |tmp_aesl_mux_load_12i32P_fu_149    |aesl_mux_load_12i32P        |        0|      0|   0|  56|    0|
    |tmp_1_aesl_mux_load_12i32P_fu_178  |aesl_mux_load_12i32P        |        0|      0|   0|  56|    0|
    |matrix_mult_AXILiteS_s_axi_U       |matrix_mult_AXILiteS_s_axi  |        0|      0|  36|  40|    0|
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+
    |Total                              |                            |        0|      0|  36| 152|    0|
    +-----------------------------------+----------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln19_fu_313_p2                     |     *    |      3|  0|  20|          32|          32|
    |add_ln21_fu_269_p2                     |     +    |      0|  0|  15|           6|           6|
    |i_fu_213_p2                            |     +    |      0|  0|  11|           3|           1|
    |j_fu_259_p2                            |     +    |      0|  0|  11|           3|           1|
    |k_fu_289_p2                            |     +    |      0|  0|   9|           2|           1|
    |sum_fu_319_p2                          |     +    |      0|  0|  39|          32|          32|
    |tmp_aesl_mux_load_12i32P_fu_149_empty  |     +    |      0|  0|  12|           4|           4|
    |sub_ln19_fu_247_p2                     |     -    |      0|  0|  12|           4|           4|
    |icmp_ln15_fu_207_p2                    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln16_fu_253_p2                    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln18_fu_283_p2                    |   icmp   |      0|  0|   8|           2|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      3|  0| 155|          94|          91|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C_WEN_A        |   9|          2|    4|          8|
    |ap_NS_fsm      |  27|          5|    1|          5|
    |i_0_reg_104    |   9|          2|    3|          6|
    |j_0_reg_115    |   9|          2|    3|          6|
    |k_0_reg_138    |   9|          2|    2|          4|
    |sum_0_reg_126  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  72|         15|   45|         93|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_addr_reg_351        |   4|   0|    4|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |i_0_reg_104           |   3|   0|    3|          0|
    |i_reg_328             |   3|   0|    3|          0|
    |j_0_reg_115           |   3|   0|    3|          0|
    |j_reg_346             |   3|   0|    3|          0|
    |k_0_reg_138           |   2|   0|    2|          0|
    |sub_ln19_reg_338      |   4|   0|    4|          0|
    |sum_0_reg_126         |  32|   0|   32|          0|
    |trunc_ln19_1_reg_356  |   2|   0|    2|          0|
    |zext_ln19_1_reg_333   |   3|   0|    6|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 |  63|   0|   66|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|interrupt               | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|A_0_0                   |  in |   32|   ap_none  |     A_0_0    |    pointer   |
|A_0_1                   |  in |   32|   ap_none  |     A_0_1    |    pointer   |
|A_0_2                   |  in |   32|   ap_none  |     A_0_2    |    pointer   |
|A_1_0                   |  in |   32|   ap_none  |     A_1_0    |    pointer   |
|A_1_1                   |  in |   32|   ap_none  |     A_1_1    |    pointer   |
|A_1_2                   |  in |   32|   ap_none  |     A_1_2    |    pointer   |
|A_2_0                   |  in |   32|   ap_none  |     A_2_0    |    pointer   |
|A_2_1                   |  in |   32|   ap_none  |     A_2_1    |    pointer   |
|A_2_2                   |  in |   32|   ap_none  |     A_2_2    |    pointer   |
|A_3_0                   |  in |   32|   ap_none  |     A_3_0    |    pointer   |
|A_3_1                   |  in |   32|   ap_none  |     A_3_1    |    pointer   |
|A_3_2                   |  in |   32|   ap_none  |     A_3_2    |    pointer   |
|B_0_0                   |  in |   32|   ap_none  |     B_0_0    |    pointer   |
|B_0_1                   |  in |   32|   ap_none  |     B_0_1    |    pointer   |
|B_0_2                   |  in |   32|   ap_none  |     B_0_2    |    pointer   |
|B_0_3                   |  in |   32|   ap_none  |     B_0_3    |    pointer   |
|B_1_0                   |  in |   32|   ap_none  |     B_1_0    |    pointer   |
|B_1_1                   |  in |   32|   ap_none  |     B_1_1    |    pointer   |
|B_1_2                   |  in |   32|   ap_none  |     B_1_2    |    pointer   |
|B_1_3                   |  in |   32|   ap_none  |     B_1_3    |    pointer   |
|B_2_0                   |  in |   32|   ap_none  |     B_2_0    |    pointer   |
|B_2_1                   |  in |   32|   ap_none  |     B_2_1    |    pointer   |
|B_2_2                   |  in |   32|   ap_none  |     B_2_2    |    pointer   |
|B_2_3                   |  in |   32|   ap_none  |     B_2_3    |    pointer   |
|C_Addr_A                | out |   32|    bram    |       C      |     array    |
|C_EN_A                  | out |    1|    bram    |       C      |     array    |
|C_WEN_A                 | out |    4|    bram    |       C      |     array    |
|C_Din_A                 | out |   32|    bram    |       C      |     array    |
|C_Dout_A                |  in |   32|    bram    |       C      |     array    |
|C_Clk_A                 | out |    1|    bram    |       C      |     array    |
|C_Rst_A                 | out |    1|    bram    |       C      |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_3), !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_2), !map !14"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_1), !map !19"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_2_0), !map !25"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_3), !map !31"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_2), !map !36"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_1), !map !41"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_1_0), !map !46"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_3), !map !51"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_2), !map !56"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_1), !map !61"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_0_0), !map !66"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_3_2), !map !71"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_3_1), !map !76"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_3_0), !map !81"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_2_2), !map !86"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_2_1), !map !90"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_2_0), !map !94"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_1_2), !map !98"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_1_1), !map !102"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_1_0), !map !106"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_0_2), !map !110"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_0_1), !map !114"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_0_0), !map !118"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %C), !map !122"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_0_0, i32* %A_0_1, i32* %A_0_2, i32* %A_1_0, i32* %A_1_1, i32* %A_1_2, i32* %A_2_0, i32* %A_2_1, i32* %A_2_2, i32* %A_3_0, i32* %A_3_1, i32* %A_3_2, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [assignment_5.cpp:9]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_0_0, i32* %B_0_1, i32* %B_0_2, i32* %B_0_3, i32* %B_1_0, i32* %B_1_1, i32* %B_1_2, i32* %B_1_3, i32* %B_2_0, i32* %B_2_1, i32* %B_2_2, i32* %B_2_3, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [assignment_5.cpp:10]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i32]* %C, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [assignment_5.cpp:11]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [assignment_5.cpp:12]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "br label %.loopexit" [assignment_5.cpp:15]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.56ns)   --->   "%icmp_ln15 = icmp eq i3 %i_0, -4" [assignment_5.cpp:15]   --->   Operation 37 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.71ns)   --->   "%i = add i3 %i_0, 1" [assignment_5.cpp:15]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %3, label %.preheader1.preheader" [assignment_5.cpp:15]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [assignment_5.cpp:21]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %tmp_2 to i6" [assignment_5.cpp:19]   --->   Operation 42 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %i_0 to i2" [assignment_5.cpp:19]   --->   Operation 43 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %trunc_ln19 to i4" [assignment_5.cpp:19]   --->   Operation 44 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln19, i2 0)" [assignment_5.cpp:19]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%sub_ln19 = sub i4 %shl_ln, %zext_ln19" [assignment_5.cpp:19]   --->   Operation 46 'sub' 'sub_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "br label %.preheader1" [assignment_5.cpp:16]   --->   Operation 47 'br' <Predicate = (!icmp_ln15)> <Delay = 0.73>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [assignment_5.cpp:24]   --->   Operation 48 'ret' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 49 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.56ns)   --->   "%icmp_ln16 = icmp eq i3 %j_0, -4" [assignment_5.cpp:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.71ns)   --->   "%j = add i3 %j_0, 1" [assignment_5.cpp:16]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.loopexit.loopexit, label %.preheader.preheader" [assignment_5.cpp:16]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %j_0 to i6" [assignment_5.cpp:21]   --->   Operation 54 'zext' 'zext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.82ns)   --->   "%add_ln21 = add i6 %zext_ln19_1, %zext_ln21" [assignment_5.cpp:21]   --->   Operation 55 'add' 'add_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i6 %add_ln21 to i64" [assignment_5.cpp:21]   --->   Operation 56 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [16 x i32]* %C, i64 0, i64 %zext_ln21_1" [assignment_5.cpp:21]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %j_0 to i2" [assignment_5.cpp:19]   --->   Operation 58 'trunc' 'trunc_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "br label %.preheader" [assignment_5.cpp:18]   --->   Operation 59 'br' <Predicate = (!icmp_ln16)> <Delay = 0.73>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ %sum, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 61 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 62 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.39ns)   --->   "%icmp_ln18 = icmp eq i2 %k_0, -1" [assignment_5.cpp:18]   --->   Operation 63 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.62ns)   --->   "%k = add i2 %k_0, 1" [assignment_5.cpp:18]   --->   Operation 65 'add' 'k' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %2, label %1" [assignment_5.cpp:18]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i2 %k_0 to i4" [assignment_5.cpp:19]   --->   Operation 67 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.80ns)   --->   "%add_ln19 = add i4 %sub_ln19, %zext_ln19_2" [assignment_5.cpp:19]   --->   Operation 68 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.45ns)   --->   "%tmp = call fastcc i32 @aesl_mux_load_12i32P(i32* %A_0_0, i32* %A_0_1, i32* %A_0_2, i32* %A_1_0, i32* %A_1_1, i32* %A_1_2, i32* %A_2_0, i32* %A_2_1, i32* %A_2_2, i32* %A_3_0, i32* %A_3_1, i32* %A_3_2, i4 %add_ln19)" [assignment_5.cpp:19]   --->   Operation 69 'call' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_0, i2 %trunc_ln19_1)" [assignment_5.cpp:19]   --->   Operation 70 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.45ns)   --->   "%tmp_1 = call fastcc i32 @aesl_mux_load_12i32P(i32* %B_0_0, i32* %B_0_1, i32* %B_0_2, i32* %B_0_3, i32* %B_1_0, i32* %B_1_1, i32* %B_1_2, i32* %B_1_3, i32* %B_2_0, i32* %B_2_1, i32* %B_2_2, i32* %B_2_3, i4 %or_ln)" [assignment_5.cpp:19]   --->   Operation 71 'call' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 72 [1/1] (3.90ns)   --->   "%mul_ln19 = mul nsw i32 %tmp, %tmp_1" [assignment_5.cpp:19]   --->   Operation 72 'mul' 'mul_ln19' <Predicate = (!icmp_ln18)> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.14ns)   --->   "%sum = add nsw i32 %mul_ln19, %sum_0" [assignment_5.cpp:19]   --->   Operation 73 'add' 'sum' <Predicate = (!icmp_ln18)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [assignment_5.cpp:18]   --->   Operation 74 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.73ns)   --->   "store i32 %sum_0, i32* %C_addr, align 4" [assignment_5.cpp:21]   --->   Operation 75 'store' <Predicate = (icmp_ln18)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader1" [assignment_5.cpp:16]   --->   Operation 76 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_3_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
spectopmodule_ln0  (spectopmodule    ) [ 00000]
specinterface_ln9  (specinterface    ) [ 00000]
specinterface_ln10 (specinterface    ) [ 00000]
specinterface_ln11 (specinterface    ) [ 00000]
specinterface_ln12 (specinterface    ) [ 00000]
br_ln15            (br               ) [ 01111]
i_0                (phi              ) [ 00100]
icmp_ln15          (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
i                  (add              ) [ 01111]
br_ln15            (br               ) [ 00000]
tmp_2              (bitconcatenate   ) [ 00000]
zext_ln19_1        (zext             ) [ 00011]
trunc_ln19         (trunc            ) [ 00000]
zext_ln19          (zext             ) [ 00000]
shl_ln             (bitconcatenate   ) [ 00000]
sub_ln19           (sub              ) [ 00011]
br_ln16            (br               ) [ 00111]
ret_ln24           (ret              ) [ 00000]
j_0                (phi              ) [ 00010]
icmp_ln16          (icmp             ) [ 00111]
empty_14           (speclooptripcount) [ 00000]
j                  (add              ) [ 00111]
br_ln16            (br               ) [ 00000]
zext_ln21          (zext             ) [ 00000]
add_ln21           (add              ) [ 00000]
zext_ln21_1        (zext             ) [ 00000]
C_addr             (getelementptr    ) [ 00001]
trunc_ln19_1       (trunc            ) [ 00001]
br_ln18            (br               ) [ 00111]
br_ln0             (br               ) [ 01111]
sum_0              (phi              ) [ 00001]
k_0                (phi              ) [ 00001]
icmp_ln18          (icmp             ) [ 00111]
empty_15           (speclooptripcount) [ 00000]
k                  (add              ) [ 00111]
br_ln18            (br               ) [ 00000]
zext_ln19_2        (zext             ) [ 00000]
add_ln19           (add              ) [ 00000]
tmp                (call             ) [ 00000]
or_ln              (bitconcatenate   ) [ 00000]
tmp_1              (call             ) [ 00000]
mul_ln19           (mul              ) [ 00000]
sum                (add              ) [ 00111]
br_ln18            (br               ) [ 00111]
store_ln21         (store            ) [ 00000]
br_ln16            (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_2_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_2_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_3_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_3_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_3_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_0_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_0_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_0_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_1_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_1_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_1_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_2_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_2_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_2_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_2_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="C">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aesl_mux_load_12i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="C_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln21_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/4 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="1"/>
<pin id="106" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="1"/>
<pin id="117" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="sum_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="k_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="k_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_aesl_mux_load_12i32P_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="32" slack="0"/>
<pin id="154" dir="0" index="4" bw="32" slack="0"/>
<pin id="155" dir="0" index="5" bw="32" slack="0"/>
<pin id="156" dir="0" index="6" bw="32" slack="0"/>
<pin id="157" dir="0" index="7" bw="32" slack="0"/>
<pin id="158" dir="0" index="8" bw="32" slack="0"/>
<pin id="159" dir="0" index="9" bw="32" slack="0"/>
<pin id="160" dir="0" index="10" bw="32" slack="0"/>
<pin id="161" dir="0" index="11" bw="32" slack="0"/>
<pin id="162" dir="0" index="12" bw="32" slack="0"/>
<pin id="163" dir="0" index="13" bw="4" slack="0"/>
<pin id="164" dir="1" index="14" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_1_aesl_mux_load_12i32P_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="32" slack="0"/>
<pin id="183" dir="0" index="4" bw="32" slack="0"/>
<pin id="184" dir="0" index="5" bw="32" slack="0"/>
<pin id="185" dir="0" index="6" bw="32" slack="0"/>
<pin id="186" dir="0" index="7" bw="32" slack="0"/>
<pin id="187" dir="0" index="8" bw="32" slack="0"/>
<pin id="188" dir="0" index="9" bw="32" slack="0"/>
<pin id="189" dir="0" index="10" bw="32" slack="0"/>
<pin id="190" dir="0" index="11" bw="32" slack="0"/>
<pin id="191" dir="0" index="12" bw="32" slack="0"/>
<pin id="192" dir="0" index="13" bw="4" slack="0"/>
<pin id="193" dir="1" index="14" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln15_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln19_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln19_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln19_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln19_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln16_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln21_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln21_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln21_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln19_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln18_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="2" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln19_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln19_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="2"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="0" index="2" bw="2" slack="1"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln19_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sum_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="333" class="1005" name="zext_ln19_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="1"/>
<pin id="335" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sub_ln19_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="2"/>
<pin id="340" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln19 "/>
</bind>
</comp>

<comp id="346" class="1005" name="j_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="351" class="1005" name="C_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln19_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="1"/>
<pin id="358" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="k_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="369" class="1005" name="sum_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="82" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="66" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="149" pin=4"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="149" pin=5"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="149" pin=6"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="149" pin=7"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="149" pin=8"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="149" pin=9"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="149" pin=10"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="149" pin=11"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="149" pin=12"/></net>

<net id="194"><net_src comp="90" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="178" pin=9"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="178" pin=11"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="178" pin=12"/></net>

<net id="211"><net_src comp="108" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="108" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="76" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="108" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="108" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="231" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="119" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="119" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="119" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="282"><net_src comp="119" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="142" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="84" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="142" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="88" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="142" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="304"><net_src comp="299" pin="2"/><net_sink comp="149" pin=13"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="142" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="178" pin=13"/></net>

<net id="317"><net_src comp="149" pin="14"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="178" pin="14"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="130" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="213" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="336"><net_src comp="227" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="341"><net_src comp="247" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="349"><net_src comp="259" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="354"><net_src comp="92" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="359"><net_src comp="279" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="367"><net_src comp="289" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="372"><net_src comp="319" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {4 }
 - Input state : 
	Port: matrix_mult : A_0_0 | {4 }
	Port: matrix_mult : A_0_1 | {4 }
	Port: matrix_mult : A_0_2 | {4 }
	Port: matrix_mult : A_1_0 | {4 }
	Port: matrix_mult : A_1_1 | {4 }
	Port: matrix_mult : A_1_2 | {4 }
	Port: matrix_mult : A_2_0 | {4 }
	Port: matrix_mult : A_2_1 | {4 }
	Port: matrix_mult : A_2_2 | {4 }
	Port: matrix_mult : A_3_0 | {4 }
	Port: matrix_mult : A_3_1 | {4 }
	Port: matrix_mult : A_3_2 | {4 }
	Port: matrix_mult : B_0_0 | {4 }
	Port: matrix_mult : B_0_1 | {4 }
	Port: matrix_mult : B_0_2 | {4 }
	Port: matrix_mult : B_0_3 | {4 }
	Port: matrix_mult : B_1_0 | {4 }
	Port: matrix_mult : B_1_1 | {4 }
	Port: matrix_mult : B_1_2 | {4 }
	Port: matrix_mult : B_1_3 | {4 }
	Port: matrix_mult : B_2_0 | {4 }
	Port: matrix_mult : B_2_1 | {4 }
	Port: matrix_mult : B_2_2 | {4 }
	Port: matrix_mult : B_2_3 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln15 : 1
		i : 1
		br_ln15 : 2
		tmp_2 : 1
		zext_ln19_1 : 2
		trunc_ln19 : 1
		zext_ln19 : 2
		shl_ln : 2
		sub_ln19 : 3
	State 3
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		zext_ln21 : 1
		add_ln21 : 2
		zext_ln21_1 : 3
		C_addr : 4
		trunc_ln19_1 : 1
	State 4
		icmp_ln18 : 1
		k : 1
		br_ln18 : 2
		zext_ln19_2 : 1
		add_ln19 : 2
		tmp : 3
		or_ln : 1
		tmp_1 : 2
		mul_ln19 : 4
		sum : 5
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |              i_fu_213             |    0    |    0    |    11   |
|          |              j_fu_259             |    0    |    0    |    11   |
|    add   |          add_ln21_fu_269          |    0    |    0    |    15   |
|          |              k_fu_289             |    0    |    0    |    9    |
|          |          add_ln19_fu_299          |    0    |    0    |    12   |
|          |             sum_fu_319            |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|   call   |  tmp_aesl_mux_load_12i32P_fu_149  |    0    |    32   |    0    |
|          | tmp_1_aesl_mux_load_12i32P_fu_178 |    0    |    32   |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln15_fu_207         |    0    |    0    |    9    |
|   icmp   |          icmp_ln16_fu_253         |    0    |    0    |    9    |
|          |          icmp_ln18_fu_283         |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |          mul_ln19_fu_313          |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln19_fu_247          |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_2_fu_219           |    0    |    0    |    0    |
|bitconcatenate|           shl_ln_fu_239           |    0    |    0    |    0    |
|          |            or_ln_fu_305           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln19_1_fu_227        |    0    |    0    |    0    |
|          |          zext_ln19_fu_235         |    0    |    0    |    0    |
|   zext   |          zext_ln21_fu_265         |    0    |    0    |    0    |
|          |         zext_ln21_1_fu_274        |    0    |    0    |    0    |
|          |         zext_ln19_2_fu_295        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln19_fu_231         |    0    |    0    |    0    |
|          |        trunc_ln19_1_fu_279        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    64   |   155   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   C_addr_reg_351   |    4   |
|     i_0_reg_104    |    3   |
|      i_reg_328     |    3   |
|     j_0_reg_115    |    3   |
|      j_reg_346     |    3   |
|     k_0_reg_138    |    2   |
|      k_reg_364     |    2   |
|  sub_ln19_reg_338  |    4   |
|    sum_0_reg_126   |   32   |
|     sum_reg_369    |   32   |
|trunc_ln19_1_reg_356|    2   |
| zext_ln19_1_reg_333|    6   |
+--------------------+--------+
|        Total       |   96   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   64   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   160  |   155  |
+-----------+--------+--------+--------+
