Analysis & Synthesis report for dds_and_nios_lab
Sun Mar 15 18:31:08 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Mar 15 18:31:08 2020          ;
; Quartus II 64-Bit Version   ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name               ; dds_and_nios_lab                           ;
; Top-level Entity Name       ; dds_and_nios_lab                           ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; dds_and_nios_lab   ; dds_and_nios_lab   ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Create Debugging Nodes for IP Cores                                             ; On                 ; Off                ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Power-Up Don't Care                                                             ; Off                ; On                 ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 1000               ; 100                ;
; SDC constraint protection                                                       ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Mar 15 18:30:54 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp
    Info (12023): Found entity 1: audio_subsystem_w_histogram
Info (12021): Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp
    Info (12023): Found entity 1: audio_subsystem_no_histogram
Info (12021): Found 1 design units, including 1 entities, in source file var_clk_div32.qxp
    Info (12023): Found entity 1: var_clk_div32
Info (12021): Found 2 design units, including 1 entities, in source file waveform_gen.vhd
    Info (12022): Found design unit 1: waveform_gen-rtl
    Info (12023): Found entity 1: waveform_gen
Info (12021): Found 2 design units, including 1 entities, in source file sincos_lut.vhd
    Info (12022): Found design unit 1: sincos_lut-rtl
    Info (12023): Found entity 1: sincos_lut
Info (12021): Found 1 design units, including 1 entities, in source file sdram1.v
    Info (12023): Found entity 1: sdram1
Info (12021): Found 1 design units, including 1 entities, in source file plot_graph.v
    Info (12023): Found entity 1: plot_graph
Warning (12019): Can't analyze file -- file frecGen.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v
    Info (12023): Found entity 1: FFXII_LB_Cursor2
Info (12021): Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v
    Info (12023): Found entity 1: FFXII_LB_Cursor
Info (12021): Found 1 design units, including 1 entities, in source file cursor.v
    Info (12023): Found entity 1: Cursor
Info (12021): Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v
    Info (12023): Found entity 1: hack_ltm_sincronization
Info (12021): Found 1 design units, including 1 entities, in source file scancodetoevent.v
    Info (12023): Found entity 1: ScanCodeToEvent
Info (12021): Found 1 design units, including 1 entities, in source file ps2_scancodereader.v
    Info (12023): Found entity 1: PS2_ScanCodeReader
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_controller.v
    Info (12023): Found entity 1: Keyboard_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_013
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_009
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_vga
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_vga_vga_clk
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr_controller
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr_control_packet_encoder
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v
    Info (12023): Found entity 1: alt_vipvfr131_prc
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v
    Info (12023): Found entity 1: alt_vipvfr131_prc_core
Warning (10238): Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master"
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v
    Info (12023): Found entity 1: alt_vipvfr131_prc_read_master
Info (12021): Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_package
    Info (12022): Found design unit 2: alt_vipvfr131_common_package-body
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_master
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
    Info (12023): Found entity 1: alt_vipvfr131_common_unpack_data
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_slave
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v
    Info (12023): Found entity 1: alt_vipvfr131_common_stream_output
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_pulling_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_general_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_general_fifo
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_gray_clock_crosser
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_std_logic_vector_delay
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_one_bit_delay
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_logic_fifo
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_ram_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_timer
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sysid_qsys
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_signal_selector
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module
    Info (12023): Found entity 2: DE1_SoC_QSYS_sdram
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module
    Info (12023): Found entity 2: DE1_SoC_QSYS_sdram_test_component
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_pll
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mouse_pos
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_modulation_selector
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_keyboard_keys
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_key
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w
    Info (12023): Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r
    Info (12023): Found entity 5: DE1_SoC_QSYS_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_div_freq.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_div_freq
Info (12021): Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_ic_data_module
    Info (12023): Found entity 2: DE1_SoC_QSYS_cpu_ic_tag_module
    Info (12023): Found entity 3: DE1_SoC_QSYS_cpu_bht_module
    Info (12023): Found entity 4: DE1_SoC_QSYS_cpu_register_bank_a_module
    Info (12023): Found entity 5: DE1_SoC_QSYS_cpu_register_bank_b_module
    Info (12023): Found entity 6: DE1_SoC_QSYS_cpu_dc_tag_module
    Info (12023): Found entity 7: DE1_SoC_QSYS_cpu_dc_data_module
    Info (12023): Found entity 8: DE1_SoC_QSYS_cpu_dc_victim_module
    Info (12023): Found entity 9: DE1_SoC_QSYS_cpu_nios2_oci_debug
    Info (12023): Found entity 10: DE1_SoC_QSYS_cpu_ociram_sp_ram_module
    Info (12023): Found entity 11: DE1_SoC_QSYS_cpu_nios2_ocimem
    Info (12023): Found entity 12: DE1_SoC_QSYS_cpu_nios2_avalon_reg
    Info (12023): Found entity 13: DE1_SoC_QSYS_cpu_nios2_oci_break
    Info (12023): Found entity 14: DE1_SoC_QSYS_cpu_nios2_oci_xbrk
    Info (12023): Found entity 15: DE1_SoC_QSYS_cpu_nios2_oci_dbrk
    Info (12023): Found entity 16: DE1_SoC_QSYS_cpu_nios2_oci_itrace
    Info (12023): Found entity 17: DE1_SoC_QSYS_cpu_nios2_oci_td_mode
    Info (12023): Found entity 18: DE1_SoC_QSYS_cpu_nios2_oci_dtrace
    Info (12023): Found entity 19: DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: DE1_SoC_QSYS_cpu_nios2_oci_fifo
    Info (12023): Found entity 23: DE1_SoC_QSYS_cpu_nios2_oci_pib
    Info (12023): Found entity 24: DE1_SoC_QSYS_cpu_nios2_oci_im
    Info (12023): Found entity 25: DE1_SoC_QSYS_cpu_nios2_performance_monitors
    Info (12023): Found entity 26: DE1_SoC_QSYS_cpu_nios2_oci
    Info (12023): Found entity 27: DE1_SoC_QSYS_cpu
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_audio_sel
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_audio
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_audio_fifo_used
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_audio_OUT_PAUSE
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_audio_EMPTY
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_audio_DATA_FREGEN
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module "alt_vipitc131_common_frame_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (12125): Using design file dds_and_nios_lab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dds_and_nios_lab
Error (10162): Verilog HDL Object Declaration error at dds_and_nios_lab.v(347): can't declare implicit net "CLK_50M" because the current value of 'default_nettype is "none" File: C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab5/dds_and_nios_lab.v Line: 347
Info (144001): Generated suppressed messages file C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab5/dds_and_nios_lab.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings
    Error: Peak virtual memory: 4922 megabytes
    Error: Processing ended: Sun Mar 15 18:31:09 2020
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab5/dds_and_nios_lab.map.smsg.


