// Seed: 119903659
module module_0 #(
    parameter id_19 = 32'd15,
    parameter id_20 = 32'd93
) (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire id_15,
    input wor id_16,
    output wand id_17
);
  defparam id_19 = 1, id_20 = 1 == 1;
  wire id_21;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    input wire id_0,
    inout wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    output logic id_6
);
  assign id_6 = 1;
  module_0(
      id_3,
      id_5,
      id_5,
      id_1,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_4
  );
  wire id_8;
  wire id_9;
  always_latch if (id_3) id_6 <= 1;
endmodule
