#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Nov 22 20:35:47 2025
# Process ID         : 4344
# Current directory  : C:/Projects/Xilinx/LoadStore/LoadStoreMachine/LoadStoreMachine/hls/sim/vhdl
# Command line       : xsim.exe -mode tcl -source {xsim.dir/execute/xsim_script.tcl}
# Log file           : C:/Projects/Xilinx/LoadStore/LoadStoreMachine/LoadStoreMachine/hls/sim/vhdl/xsim.log
# Journal file       : C:/Projects/Xilinx/LoadStore/LoadStoreMachine/LoadStoreMachine/hls/sim/vhdl\xsim.jou
# Running On         : sbeleaga-mobl1
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1270P
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 34010 MB
# Swap memory        : 22548 MB
# Total Virtual      : 56559 MB
# Available Virtual  : 16610 MB
#-----------------------------------------------------------
source xsim.dir/execute/xsim_script.tcl
# xsim {execute} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=execute_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {execute.tcl}
Time resolution is 1 ps
source execute.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------------------------------------------------
Name                                               Type                                  Size  Value           
---------------------------------------------------------------------------------------------------------------
uvm_test_top                                       execute_test_lib                      -     @359            
  top_env                                          execute_env                           -     @370            
    env_master_svr_imd_data                        uvm_env                               -     @440            
      m_agt                                        uvm_agent                             -     @680            
        drv                                        uvm_driver #(REQ,RSP)                 -     @828            
          rsp_port                                 uvm_analysis_port                     -     @847            
          seq_item_port                            uvm_seq_item_pull_port                -     @837            
        mon                                        uvm_monitor                           -     @857            
          item_collect_port                        uvm_analysis_port                     -     @868            
        sqr                                        uvm_sequencer                         -     @691            
          rsp_export                               uvm_analysis_export                   -     @700            
          seq_item_export                          uvm_seq_item_pull_imp                 -     @818            
          arbitration_queue                        array                                 0     -               
          lock_queue                               array                                 0     -               
          num_last_reqs                            integral                              32    'd1             
          num_last_rsps                            integral                              32    'd1             
    env_master_svr_opcode                          uvm_env                               -     @397            
      m_agt                                        uvm_agent                             -     @886            
        drv                                        uvm_driver #(REQ,RSP)                 -     @1034           
          rsp_port                                 uvm_analysis_port                     -     @1053           
          seq_item_port                            uvm_seq_item_pull_port                -     @1043           
        mon                                        uvm_monitor                           -     @1063           
          item_collect_port                        uvm_analysis_port                     -     @1074           
        sqr                                        uvm_sequencer                         -     @897            
          rsp_export                               uvm_analysis_export                   -     @906            
          seq_item_export                          uvm_seq_item_pull_imp                 -     @1024           
          arbitration_queue                        array                                 0     -               
          lock_queue                               array                                 0     -               
          num_last_reqs                            integral                              32    'd1             
          num_last_rsps                            integral                              32    'd1             
    env_master_svr_ra_addr                         uvm_env                               -     @410            
      m_agt                                        uvm_agent                             -     @1092           
        drv                                        uvm_driver #(REQ,RSP)                 -     @1240           
          rsp_port                                 uvm_analysis_port                     -     @1259           
          seq_item_port                            uvm_seq_item_pull_port                -     @1249           
        mon                                        uvm_monitor                           -     @1269           
          item_collect_port                        uvm_analysis_port                     -     @1280           
        sqr                                        uvm_sequencer                         -     @1103           
          rsp_export                               uvm_analysis_export                   -     @1112           
          seq_item_export                          uvm_seq_item_pull_imp                 -     @1230           
          arbitration_queue                        array                                 0     -               
          lock_queue                               array                                 0     -               
          num_last_reqs                            integral                              32    'd1             
          num_last_rsps                            integral                              32    'd1             
    env_master_svr_rb_addr                         uvm_env                               -     @420            
      m_agt                                        uvm_agent                             -     @1298           
        drv                                        uvm_driver #(REQ,RSP)                 -     @1446           
          rsp_port                                 uvm_analysis_port                     -     @1465           
          seq_item_port                            uvm_seq_item_pull_port                -     @1455           
        mon                                        uvm_monitor                           -     @1475           
          item_collect_port                        uvm_analysis_port                     -     @1486           
        sqr                                        uvm_sequencer                         -     @1309           
          rsp_export                               uvm_analysis_export                   -     @1318           
          seq_item_export                          uvm_seq_item_pull_imp                 -     @1436           
          arbitration_queue                        array                                 0     -               
          lock_queue                               array                                 0     -               
          num_last_reqs                            integral                              32    'd1             
          num_last_rsps                            integral                              32    'd1             
    env_master_svr_rc_addr                         uvm_env                               -     @430            
      m_agt                                        uvm_agent                             -     @1504           
        drv                                        uvm_driver #(REQ,RSP)                 -     @1652           
          rsp_port                                 uvm_analysis_port                     -     @1671           
          seq_item_port                            uvm_seq_item_pull_port                -     @1661           
        mon                                        uvm_monitor                           -     @1681           
          item_collect_port                        uvm_analysis_port                     -     @1692           
        sqr                                        uvm_sequencer                         -     @1515           
          rsp_export                               uvm_analysis_export                   -     @1524           
          seq_item_export                          uvm_seq_item_pull_imp                 -     @1642           
          arbitration_queue                        array                                 0     -               
          lock_queue                               array                                 0     -               
          num_last_reqs                            integral                              32    'd1             
          num_last_rsps                            integral                              32    'd1             
    env_slave_svr_ap_return                        uvm_env                               -     @450            
      s_agt                                        uvm_agent                             -     @1710           
        drv                                        uvm_driver #(REQ,RSP)                 -     @1858           
          rsp_port                                 uvm_analysis_port                     -     @1877           
          seq_item_port                            uvm_seq_item_pull_port                -     @1867           
        mon                                        uvm_monitor                           -     @1887           
          item_collect_port                        uvm_analysis_port                     -     @1898           
        sqr                                        uvm_sequencer                         -     @1721           
          rsp_export                               uvm_analysis_export                   -     @1730           
          seq_item_export                          uvm_seq_item_pull_imp                 -     @1848           
          arbitration_queue                        array                                 0     -               
          lock_queue                               array                                 0     -               
          num_last_reqs                            integral                              32    'd1             
          num_last_rsps                            integral                              32    'd1             
    execute_virtual_sqr                            execute_virtual_sequencer             -     @542            
      rsp_export                                   uvm_analysis_export                   -     @551            
      seq_item_export                              uvm_seq_item_pull_imp                 -     @669            
      arbitration_queue                            array                                 0     -               
      lock_queue                                   array                                 0     -               
      num_last_reqs                                integral                              32    'd1             
      num_last_rsps                                integral                              32    'd1             
    refm                                           execute_reference_model               -     @460            
      trans_num_idx                                integral                              32    'h0             
    subsys_mon                                     execute_subsystem_monitor             -     @473            
      scbd                                         execute_scoreboard                    -     @1925           
        refm                                       execute_reference_model               -     @460            
          trans_num_idx                            integral                              32    'h0             
        TVOUT_transaction_size_queue               da(integral)                          0     -               
        file_wr_port_ap_return_ap_return           <unknown>                             -     @1935           
          TV_FILE                                  string                                0     ""              
          fp                                       integral                              32    'hxxxxxxxx      
          file_open                                integral                              32    'h0             
          write_file_done                          integral                              32    'h0             
          write_section_done                       integral                              32    'h0             
          TRANSACTION_NUM                          integral                              32    'h0             
          transaction_num_idx                      integral                              32    'h0             
          TRANSACTION_DEPTH                        integral                              32    'h0             
          TRANSACTION_DEPTH_queue                  da(integral)                          0     -               
          TRANSACTION_DEPTH_queue_for_depth_check  da(integral)                          0     -               
          transaction_depth_idx                    integral                              32    'h0             
          ap_done_num_idx                          integral                              32    'h0             
          is_binary                                integral                              32    'h0             
        write_file_done_ap_return_ap_return        integral                              32    'h0             
        write_section_done_ap_return_ap_return     integral                              32    'h0             
      svr_master_imd_data_imp                      uvm_analysis_imp_svr_master_imd_data  -     @522            
      svr_master_opcode_imp                        uvm_analysis_imp_svr_master_opcode    -     @482            
      svr_master_ra_addr_imp                       uvm_analysis_imp_svr_master_ra_addr   -     @492            
      svr_master_rb_addr_imp                       uvm_analysis_imp_svr_master_rb_addr   -     @502            
      svr_master_rc_addr_imp                       uvm_analysis_imp_svr_master_rc_addr   -     @512            
      svr_slave_ap_return_imp                      uvm_analysis_imp_svr_slave_ap_return  -     @532            
    env_master_svr_opcode                          uvm_env                               -     @397            
    env_master_svr_ra_addr                         uvm_env                               -     @410            
    env_master_svr_rb_addr                         uvm_env                               -     @420            
    env_master_svr_rc_addr                         uvm_env                               -     @430            
    env_master_svr_imd_data                        uvm_env                               -     @440            
    env_slave_svr_ap_return                        uvm_env                               -     @450            
    refm                                           execute_reference_model               -     @460            
    execute_virtual_sqr                            execute_virtual_sequencer             -     @542            
    execute_cfg                                    execute_config                        -     @384            
      port_opcode_cfg                              svr_config                            -     @385            
        svr_type                                   svr_inst_type                         32    SVR_MASTER      
        prt_type                                   svr_protocol_type                     32    AP_NONE         
        is_active                                  svr_active_passive_enum               1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                  1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                     32    NORMAL          
        clatency                                   svr_latency                           -     @386            
          transfer_latency                         integral                              32    'h0             
      port_ra_addr_cfg                             svr_config                            -     @387            
        svr_type                                   svr_inst_type                         32    SVR_MASTER      
        prt_type                                   svr_protocol_type                     32    AP_NONE         
        is_active                                  svr_active_passive_enum               1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                  1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                     32    NORMAL          
        clatency                                   svr_latency                           -     @388            
          transfer_latency                         integral                              32    'h0             
      port_rb_addr_cfg                             svr_config                            -     @389            
        svr_type                                   svr_inst_type                         32    SVR_MASTER      
        prt_type                                   svr_protocol_type                     32    AP_NONE         
        is_active                                  svr_active_passive_enum               1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                  1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                     32    NORMAL          
        clatency                                   svr_latency                           -     @390            
          transfer_latency                         integral                              32    'h0             
      port_rc_addr_cfg                             svr_config                            -     @391            
        svr_type                                   svr_inst_type                         32    SVR_MASTER      
        prt_type                                   svr_protocol_type                     32    AP_NONE         
        is_active                                  svr_active_passive_enum               1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                  1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                     32    NORMAL          
        clatency                                   svr_latency                           -     @392            
          transfer_latency                         integral                              32    'h0             
      port_imd_data_cfg                            svr_config                            -     @393            
        svr_type                                   svr_inst_type                         32    SVR_MASTER      
        prt_type                                   svr_protocol_type                     32    AP_NONE         
        is_active                                  svr_active_passive_enum               1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                  1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                     32    NORMAL          
        clatency                                   svr_latency                           -     @394            
          transfer_latency                         integral                              32    'h0             
      port_ap_return_cfg                           svr_config                            -     @395            
        svr_type                                   svr_inst_type                         32    SVR_SLAVE       
        prt_type                                   svr_protocol_type                     32    AP_NONE         
        is_active                                  svr_active_passive_enum               1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                  1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                     32    NORMAL          
        clatency                                   svr_latency                           -     @396            
          transfer_latency                         integral                              32    'h0             
      check_ena                                    integral                              32    'h0             
      cover_ena                                    integral                              32    'h0             
---------------------------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
// RTL Simulation : 1 / 20 [100.00%] @ "205000"
// RTL Simulation : 2 / 20 [100.00%] @ "255000"
// RTL Simulation : 3 / 20 [100.00%] @ "305000"
// RTL Simulation : 4 / 20 [100.00%] @ "355000"
// RTL Simulation : 5 / 20 [100.00%] @ "405000"
// RTL Simulation : 6 / 20 [100.00%] @ "455000"
// RTL Simulation : 7 / 20 [100.00%] @ "505000"
// RTL Simulation : 8 / 20 [100.00%] @ "555000"
// RTL Simulation : 9 / 20 [100.00%] @ "605000"
// RTL Simulation : 10 / 20 [100.00%] @ "655000"
// RTL Simulation : 11 / 20 [100.00%] @ "705000"
// RTL Simulation : 12 / 20 [100.00%] @ "755000"
// RTL Simulation : 13 / 20 [100.00%] @ "805000"
// RTL Simulation : 14 / 20 [100.00%] @ "855000"
// RTL Simulation : 15 / 20 [100.00%] @ "905000"
// RTL Simulation : 16 / 20 [100.00%] @ "955000"
// RTL Simulation : 17 / 20 [100.00%] @ "1005000"
// RTL Simulation : 18 / 20 [100.00%] @ "1055000"
// RTL Simulation : 19 / 20 [100.00%] @ "1105000"
// RTL Simulation : 20 / 20 [100.00%] @ "1155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1225 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov 22 20:35:51 2025...
