<stg><name>conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %zext_ln98_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %out_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_image

]]></Node>
<StgValue><ssdm name="out_image_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:5 %zext_ln98_cast = zext i16 %zext_ln98_read

]]></Node>
<StgValue><ssdm name="zext_ln98_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln98 = store i7 0, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln100 = store i7 0, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc182

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc182:0 %indvar_flatten27_load = load i14 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="indvar_flatten27_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc182:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc182:2 %icmp_ln98 = icmp_eq  i14 %indvar_flatten27_load, i14 15876

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc182:3 %add_ln98_1 = add i14 %indvar_flatten27_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc182:4 %br_ln98 = br i1 %icmp_ln98, void %for.inc185, void %for.end187.exitStub

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc185:0 %col_load = load i7 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc185:6 %icmp_ln100 = icmp_eq  i7 %col_load, i7 126

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc185:7 %select_ln98 = select i1 %icmp_ln100, i7 0, i7 %col_load

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc185:28 %store_ln98 = store i14 %add_ln98_1, i14 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc185:1 %row_load = load i7 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc185:3 %add_ln98 = add i7 %row_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc185:8 %select_ln98_1 = select i1 %icmp_ln100, i7 %add_ln98, i7 %row_load

]]></Node>
<StgValue><ssdm name="select_ln98_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc185:27 %add_ln100 = add i7 %select_ln98, i7 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc185:29 %store_ln98 = store i7 %select_ln98_1, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc185:30 %store_ln100 = store i7 %add_ln100, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc185:9 %p_shl8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln98_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc185:10 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln98_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="8">
<![CDATA[
for.inc185:11 %zext_ln102 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc185:12 %sub_ln102 = sub i14 %p_shl8, i14 %zext_ln102

]]></Node>
<StgValue><ssdm name="sub_ln102"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="7">
<![CDATA[
for.inc185:13 %zext_ln102_1 = zext i7 %select_ln98

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc185:14 %add_ln102 = add i14 %sub_ln102, i14 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="14">
<![CDATA[
for.inc185:15 %zext_ln102_2 = zext i14 %add_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc185:16 %out_image_sobel_addr = getelementptr i13 %out_image_sobel, i64 0, i64 %zext_ln102_2

]]></Node>
<StgValue><ssdm name="out_image_sobel_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="14">
<![CDATA[
for.inc185:18 %out_image_sobel_load = load i14 %out_image_sobel_addr

]]></Node>
<StgValue><ssdm name="out_image_sobel_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="14">
<![CDATA[
for.inc185:18 %out_image_sobel_load = load i14 %out_image_sobel_addr

]]></Node>
<StgValue><ssdm name="out_image_sobel_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="13">
<![CDATA[
for.inc185:19 %sext_ln102 = sext i13 %out_image_sobel_load

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="16">
<![CDATA[
for.inc185:20 %zext_ln102_3 = zext i16 %sext_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc185:21 %tmp_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %out_image_sobel_load, i8 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="21">
<![CDATA[
for.inc185:22 %sext_ln102_1 = sext i21 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:23 %sub_ln102_1 = sub i24 %sext_ln102_1, i24 %zext_ln102_3

]]></Node>
<StgValue><ssdm name="sub_ln102_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="77" st_id="6" stage="27" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="78" st_id="7" stage="26" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="79" st_id="8" stage="25" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="80" st_id="9" stage="24" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="81" st_id="10" stage="23" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="82" st_id="11" stage="22" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="83" st_id="12" stage="21" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="84" st_id="13" stage="20" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="85" st_id="14" stage="19" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="86" st_id="15" stage="18" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="87" st_id="16" stage="17" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="88" st_id="17" stage="16" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="89" st_id="18" stage="15" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="90" st_id="19" stage="14" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="91" st_id="20" stage="13" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="92" st_id="21" stage="12" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="93" st_id="22" stage="11" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="94" st_id="23" stage="10" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="95" st_id="24" stage="9" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="96" st_id="25" stage="8" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="97" st_id="26" stage="7" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="98" st_id="27" stage="6" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="99" st_id="28" stage="5" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="100" st_id="29" stage="4" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="101" st_id="30" stage="3" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="102" st_id="31" stage="2" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="103" st_id="32" stage="1" lat="27">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc185:24 %udiv_ln102 = udiv i24 %sub_ln102_1, i24 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="udiv_ln102"/></StgValue>
</operation>

<operation id="111" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.end187.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="104" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc185:2 %gmem1_addr = getelementptr i8 %gmem1, i64 %out_image_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="105" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc185:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_13_VITIS_LOOP_100_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="106" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc185:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc185:17 %specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln100"/></StgValue>
</operation>

<operation id="108" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
for.inc185:25 %trunc_ln102 = trunc i8 %udiv_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="109" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc185:26 %write_ln102 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem1_addr, i8 %trunc_ln102, i1 1

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc185:31 %br_ln100 = br void %for.inc182

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
