// Seed: 4205945335
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output tri1 id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_2;
  always @(posedge id_2) begin : LABEL_0
    $signed(79);
    ;
  end
  wire id_8 = id_2;
  assign id_3 = -1'd0 - -1;
  assign id_4 = (id_7);
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_1,
      id_4,
      id_4,
      id_1
  );
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1) deassign id_4;
  assign id_3 = id_8;
endmodule
