# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tlc.srcs/sources_1/bd/tlc/ipshared/ec67/hdl" --include "../../../../tlc.srcs/sources_1/bd/tlc/ipshared/8c62/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../tlc.srcs/sources_1/bd/tlc/ip/tlc_processing_system7_0_0/sim/tlc_processing_system7_0_0.v" \
"../../../../tlc.srcs/sources_1/bd/tlc/ip/tlc_xbar_0/sim/tlc_xbar_0.v" \
"../../../../tlc.srcs/sources_1/bd/tlc/sim/tlc.v" \
"../../../../tlc.srcs/sources_1/bd/tlc/ip/tlc_auto_pc_0/sim/tlc_auto_pc_0.v" \
"../../../../tlc.srcs/sources_1/bd/tlc/hdl/tlc_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
