/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:1.1-61.23" *)
module fsm_sd(x, y, a, b, c, d, e, f, g, redled);
  (* init = 1'h0 *)
  wire _00_;
  (* init = 1'h0 *)
  wire _01_;
  (* init = 1'h0 *)
  wire _02_;
  (* init = 1'h0 *)
  wire _03_;
  (* init = 1'h0 *)
  wire _04_;
  (* init = 1'h1 *)
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.17-2.18" *)
  output a;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire a_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:39.34-39.43" *)
  wire a_dffe_Q_D_LUT2_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:44.33-44.59" *)
  wire a_dffe_Q_D_LUT2_O_I1;
  wire a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.19-2.20" *)
  output b;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.21-2.22" *)
  output c;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire c_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:40.35-40.45" *)
  wire c_dffe_Q_D_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:12.9-12.12" *)
  wire clk;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.23-2.24" *)
  output d;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(10) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(11) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(12) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(13) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(14) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(15) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(16) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(17) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(18) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(19) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(20) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(21) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(22) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(23) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(24) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(25) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(26) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(3) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(4) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(5) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(6) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(7) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(8) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(9) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_1_I2;
  wire delay_dff_Q_9_D_LUT3_O_3_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_I2;
  wire delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_10_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_11_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_12_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_13_I1;
  wire delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_14_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_15_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_16_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_17_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_18_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_19_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_1_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_20_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_2_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_3_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_4_I1;
  wire delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_5_I1;
  wire delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_6_I1;
  wire delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2;
  wire delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_7_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_8_I1;
  wire delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_9_I1;
  wire delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:270.12-270.41" *)
  wire delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.25-2.26" *)
  output e;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire e_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:48.33-48.56" *)
  wire e_dffe_Q_D_LUT2_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.27-2.28" *)
  output f;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire f_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.29-2.30" *)
  output g;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire g_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:39.34-39.37" *)
  wire g_dffe_Q_D_LUT4_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:40.73-40.76" *)
  wire g_dffe_Q_D_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:56.30-56.33" *)
  wire led;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire led_dffe_Q_D;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:5.18-5.20" *)
  wire \q1(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:5.18-5.20" *)
  wire \q1(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \q1_dffe_Q_D(0) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:6.18-6.20" *)
  wire \q2(0) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:6.18-6.20" *)
  wire \q2(1) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:6.18-6.20" *)
  wire \q2(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \q2_dffe_Q_2_D(0) ;
  wire q2_dffe_Q_2_D_LUT3_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:40.52-40.62" *)
  wire q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1;
  wire q2_dffe_Q_2_D_LUT3_O_I1;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:7.18-7.20" *)
  wire \q3(0) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:7.18-7.20" *)
  wire \q3(1) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:7.18-7.20" *)
  wire \q3(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \q3_dffe_Q_2_D(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:3.20-3.26" *)
  output redled;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:4.14-4.15" *)
  input x;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.15-2.16" *)
  output y;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire y_dffe_Q_D;
  wire y_dffe_Q_EN;
  wire y_dffe_Q_EN_LUT3_O_I0;
  wire y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2;
  wire y_dffe_Q_EN_LUT3_O_I1;
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2;
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0;
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire y_dffe_Q_EN_LUT3_O_I2;
  wire y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  logic_0 _08_ (
    .a(\q1(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(_00_),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(\q1(1) ),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(_01_),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_02_),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(_03_),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(_04_),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .A(_05_),
    .P(g)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .A(led),
    .P(redled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .P(x),
    .Q(_06_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .A(_07_),
    .P(y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe a_dffe_Q (
    .CLK(clk),
    .D(a_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) a_dffe_Q_D_LUT2_O (
    .I0(a_dffe_Q_D_LUT2_O_I0),
    .I1(a_dffe_Q_D_LUT2_O_I1),
    .O(a_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) a_dffe_Q_D_LUT2_O_I0_LUT3_O (
    .I0(\q2(0) ),
    .I1(\q1(0) ),
    .I2(g_dffe_Q_D_LUT4_O_I1),
    .O(a_dffe_Q_D_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) a_dffe_Q_D_LUT2_O_I1_LUT3_O (
    .I0(a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0),
    .I1(\q1(0) ),
    .I2(g_dffe_Q_D_LUT4_O_I3),
    .O(a_dffe_Q_D_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O (
    .I0(g_dffe_Q_D_LUT4_O_I1),
    .I1(_06_),
    .O(a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe c_dffe_Q (
    .CLK(clk),
    .D(c_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) c_dffe_Q_D_LUT2_O (
    .I0(_06_),
    .I1(c_dffe_Q_D_LUT2_O_I1),
    .O(c_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) c_dffe_Q_D_LUT2_O_I1_LUT3_O (
    .I0(\q1(0) ),
    .I1(g_dffe_Q_D_LUT4_O_I3),
    .I2(g_dffe_Q_D_LUT4_O_I1),
    .O(c_dffe_Q_D_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe d_dffe_Q (
    .CLK(clk),
    .D(a_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\q1(1) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\q1(1) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(y_dffe_Q_EN_LUT3_O_I2),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(delay_dff_Q_9_D_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(y_dffe_Q_EN_LUT3_O_I2),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(delay_dff_Q_9_D_LUT3_O_1_I2),
    .O(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(y_dffe_Q_EN_LUT3_O_I1),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) delay_dff_Q_9_D_LUT3_O_3 (
    .I0(delay_dff_Q_9_D_LUT3_O_3_I0),
    .I1(y_dffe_Q_EN_LUT3_O_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O (
    .I0(\delay(0) ),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .O(delay_dff_Q_9_D_LUT3_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT3_O_I2_LUT4_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(\delay(21) ),
    .I3(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O (
    .I0(\delay(20) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .O(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_1 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_1_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_10 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_10_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_11 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_11_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_11_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_12 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_12_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_13 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_13_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O (
    .I0(\delay(8) ),
    .I1(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7e00)
  ) delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1),
    .I3(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3),
    .O(delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .O(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_14 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_14_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_15 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_15_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_15_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_16 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_16_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O (
    .I0(\delay(5) ),
    .I1(delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_16_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_17 (
    .I0(delay_dff_Q_9_D_LUT4_O_17_I0),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_17_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_18 (
    .I0(delay_dff_Q_9_D_LUT4_O_18_I0),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O (
    .I0(\delay(3) ),
    .I1(delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_18_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_19 (
    .I0(delay_dff_Q_9_D_LUT4_O_19_I0),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_19_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O (
    .I0(\delay(20) ),
    .I1(delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_2 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_2_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_20 (
    .I0(delay_dff_Q_9_D_LUT4_O_20_I0),
    .I1(y_dffe_Q_EN_LUT3_O_I0),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_20_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(\delay(17) ),
    .I3(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_3 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_3_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_4 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_4_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O (
    .I0(\delay(17) ),
    .I1(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_5 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_5_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O (
    .I0(\delay(16) ),
    .I1(\delay(15) ),
    .I2(\delay(14) ),
    .I3(delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT4_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O (
    .I0(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_6 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_6_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O (
    .I0(\delay(13) ),
    .I1(\delay(12) ),
    .I2(delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3),
    .O(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2 (
    .I0(\delay(14) ),
    .I1(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1),
    .I2(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O (
    .I0(\delay(16) ),
    .I1(\delay(15) ),
    .O(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_7 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_7_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O (
    .I0(\delay(14) ),
    .I1(delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT4_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_8 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_8_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O (
    .I0(\delay(13) ),
    .I1(\delay(12) ),
    .I2(delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) delay_dff_Q_9_D_LUT4_O_9 (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_9_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2 (
    .I0(delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0),
    .I1(\delay(13) ),
    .I2(delay_dff_Q_9_D_LUT4_O_9_I1),
    .I3(delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I3),
    .O(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O (
    .I0(delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2),
    .I1(\delay(14) ),
    .I2(\delay(17) ),
    .O(delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT4_O_I1_LUT3_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O (
    .I0(\delay(17) ),
    .I1(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2),
    .I2(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe e_dffe_Q (
    .CLK(clk),
    .D(e_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) e_dffe_Q_D_LUT2_O (
    .I0(e_dffe_Q_D_LUT2_O_I0),
    .I1(a_dffe_Q_D_LUT2_O_I0),
    .O(e_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) e_dffe_Q_D_LUT2_O_I0_LUT2_O (
    .I0(a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0),
    .I1(q2_dffe_Q_2_D_LUT3_O_I1),
    .O(e_dffe_Q_D_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe f_dffe_Q (
    .CLK(clk),
    .D(f_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) f_dffe_Q_D_LUT2_O (
    .I0(e_dffe_Q_D_LUT2_O_I0),
    .I1(c_dffe_Q_D_LUT2_O_I1),
    .O(f_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe g_dffe_Q (
    .CLK(clk),
    .D(g_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h4e48)
  ) g_dffe_Q_D_LUT4_O (
    .I0(_06_),
    .I1(g_dffe_Q_D_LUT4_O_I1),
    .I2(\q1(0) ),
    .I3(g_dffe_Q_D_LUT4_O_I3),
    .O(g_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) led_LUT1_I0 (
    .I0(led),
    .O(led_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe led_dffe_Q (
    .CLK(clk),
    .D(led_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(led)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q1_dffe_Q (
    .CLK(clk),
    .D(\q1_dffe_Q_D(0) ),
    .EN(y_dffe_Q_EN),
    .Q(\q1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) q1_dffe_Q_D_LUT1_O (
    .I0(_06_),
    .O(\q1_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) q2_LUT3_I0 (
    .I0(\q2(1) ),
    .I1(\q2(0) ),
    .I2(\q2(2) ),
    .O(g_dffe_Q_D_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q2_dffe_Q (
    .CLK(clk),
    .D(\q1(1) ),
    .EN(y_dffe_Q_EN),
    .Q(\q2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q2_dffe_Q_1 (
    .CLK(clk),
    .D(\q1(1) ),
    .EN(y_dffe_Q_EN),
    .Q(\q2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q2_dffe_Q_2 (
    .CLK(clk),
    .D(\q2_dffe_Q_2_D(0) ),
    .EN(y_dffe_Q_EN),
    .Q(\q2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) q2_dffe_Q_2_D_LUT3_O (
    .I0(q2_dffe_Q_2_D_LUT3_O_I0),
    .I1(q2_dffe_Q_2_D_LUT3_O_I1),
    .I2(\q3(0) ),
    .O(\q2_dffe_Q_2_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O (
    .I0(_06_),
    .I1(q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1),
    .I2(c_dffe_Q_D_LUT2_O_I1),
    .O(q2_dffe_Q_2_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O (
    .I0(g_dffe_Q_D_LUT4_O_I1),
    .I1(\q2(0) ),
    .I2(\q1(0) ),
    .O(q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O (
    .I0(g_dffe_Q_D_LUT4_O_I3),
    .I1(_06_),
    .I2(\q1(0) ),
    .O(q2_dffe_Q_2_D_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) q3_LUT3_I0 (
    .I0(\q3(2) ),
    .I1(\q3(1) ),
    .I2(\q3(0) ),
    .O(g_dffe_Q_D_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q3_dffe_Q (
    .CLK(clk),
    .D(\q1(1) ),
    .EN(y_dffe_Q_EN),
    .Q(\q3(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q3_dffe_Q_1 (
    .CLK(clk),
    .D(\q1(1) ),
    .EN(y_dffe_Q_EN),
    .Q(\q3(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q3_dffe_Q_2 (
    .CLK(clk),
    .D(\q3_dffe_Q_2_D(0) ),
    .EN(y_dffe_Q_EN),
    .Q(\q3(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) q3_dffe_Q_2_D_LUT2_O (
    .I0(_06_),
    .I1(a_dffe_Q_D_LUT2_O_I0),
    .O(\q3_dffe_Q_2_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe y_dffe_Q (
    .CLK(clk),
    .D(y_dffe_Q_D),
    .EN(y_dffe_Q_EN),
    .Q(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) y_dffe_Q_D_LUT1_O (
    .I0(\q3_dffe_Q_2_D(0) ),
    .O(y_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ab)
  ) y_dffe_Q_EN_LUT3_O (
    .I0(y_dffe_Q_EN_LUT3_O_I0),
    .I1(y_dffe_Q_EN_LUT3_O_I1),
    .I2(y_dffe_Q_EN_LUT3_O_I2),
    .O(y_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07e)
  ) y_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2),
    .O(y_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .O(y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0888)
  ) y_dffe_Q_EN_LUT3_O_I1_LUT4_O (
    .I0(delay_dff_Q_9_D_LUT3_O_I2),
    .I1(delay_dff_Q_9_D_LUT3_O_1_I2),
    .I2(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2),
    .I3(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3),
    .O(y_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5777)
  ) y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O (
    .I0(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_5_I1),
    .I2(delay_dff_Q_9_D_LUT4_O_6_I1),
    .I3(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I3),
    .O(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8001)
  ) y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(\delay(17) ),
    .I3(delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1),
    .O(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .O(y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) y_dffe_Q_EN_LUT3_O_I2_LUT3_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2),
    .O(y_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3),
    .O(y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2)
  );
endmodule
