Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri May 12 14:49:31 2017
| Host         : Sabau-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 63 register/latch pins with no clock driven by root clock pin: CHECK_GLASS_BIN_FULL/CLOCK_100KHz/new_clk_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: CHECK_METAL_BIN_FULL/CLOCK_100KHz/new_clk_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/new_clk_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: CHECK_WASTE_BIN_FULL/CLOCK_100KHz/new_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SERVOS_U/U1/CLK_4KHZ_DIVIDER/clock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SERVOS_U/U2/CLK_4KHZ_DIVIDER/clock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SERVOS_U/U3/CLK_4KHZ_DIVIDER/clock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SERVOS_U/U4/CLK_4KHZ_DIVIDER/clock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/servo_new_status_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/servo_new_status_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/servo_new_status_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/servo_new_status_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/servo_new_status_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERVOS_U/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 830 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.586        0.000                      0                  831        0.165        0.000                      0                  831        3.020        0.000                       0                   430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.586        0.000                      0                  821        0.165        0.000                      0                  821        3.020        0.000                       0                   430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.117        0.000                      0                   10        0.396        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.247ns (41.465%)  route 3.172ns (58.535%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  seconds9_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    seconds9_reg[24]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.837 r  seconds9_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.837    seconds9_reg[28]_i_1_n_6
    SLICE_X39Y40         FDRE                                         r  seconds9_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  seconds9_reg[29]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[29]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.152ns (40.421%)  route 3.172ns (59.579%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  seconds9_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    seconds9_reg[24]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.742 r  seconds9_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.742    seconds9_reg[28]_i_1_n_5
    SLICE_X39Y40         FDRE                                         r  seconds9_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  seconds9_reg[30]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[30]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.136ns (40.241%)  route 3.172ns (59.759%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  seconds9_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    seconds9_reg[24]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.726 r  seconds9_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.726    seconds9_reg[28]_i_1_n_7
    SLICE_X39Y40         FDRE                                         r  seconds9_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  seconds9_reg[28]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[28]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 2.133ns (40.207%)  route 3.172ns (59.793%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.723 r  seconds9_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.723    seconds9_reg[24]_i_1_n_6
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[25]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[25]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.112ns (39.970%)  route 3.172ns (60.030%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.702 r  seconds9_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.702    seconds9_reg[24]_i_1_n_4
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[27]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[27]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 SERVOS_U/sec_passed_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVOS_U/sec_passed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.520ns (47.789%)  route 2.753ns (52.211%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.746     5.414    SERVOS_U/CLK
    SLICE_X36Y32         FDRE                                         r  SERVOS_U/sec_passed_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  SERVOS_U/sec_passed_reg[29]/Q
                         net (fo=2, routed)           0.817     6.688    SERVOS_U/sec_passed_reg[29]
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.812 f  SERVOS_U/state[1]_i_13/O
                         net (fo=1, routed)           1.024     7.836    SERVOS_U/state[1]_i_13_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.960 f  SERVOS_U/state[1]_i_5/O
                         net (fo=1, routed)           0.402     8.362    SERVOS_U/state[1]_i_5_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.486 r  SERVOS_U/state[1]_i_2__0/O
                         net (fo=32, routed)          0.509     8.996    SERVOS_U/state[1]_i_2__0_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.120 r  SERVOS_U/sec_passed[0]_i_4/O
                         net (fo=1, routed)           0.000     9.120    SERVOS_U/sec_passed[0]_i_4_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  SERVOS_U/sec_passed_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    SERVOS_U/sec_passed_reg[0]_i_1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  SERVOS_U/sec_passed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    SERVOS_U/sec_passed_reg[4]_i_1_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  SERVOS_U/sec_passed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    SERVOS_U/sec_passed_reg[8]_i_1_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  SERVOS_U/sec_passed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    SERVOS_U/sec_passed_reg[12]_i_1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  SERVOS_U/sec_passed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    SERVOS_U/sec_passed_reg[16]_i_1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  SERVOS_U/sec_passed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    SERVOS_U/sec_passed_reg[20]_i_1_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  SERVOS_U/sec_passed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    SERVOS_U/sec_passed_reg[24]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.688 r  SERVOS_U/sec_passed_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.688    SERVOS_U/sec_passed_reg[28]_i_1_n_6
    SLICE_X36Y32         FDRE                                         r  SERVOS_U/sec_passed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.570    12.962    SERVOS_U/CLK
    SLICE_X36Y32         FDRE                                         r  SERVOS_U/sec_passed_reg[29]/C
                         clock pessimism              0.452    13.414    
                         clock uncertainty           -0.035    13.379    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.062    13.441    SERVOS_U/sec_passed_reg[29]
  -------------------------------------------------------------------
                         required time                         13.441    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.038ns (39.117%)  route 3.172ns (60.883%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.628 r  seconds9_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.628    seconds9_reg[24]_i_1_n_5
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[26]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[26]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.022ns (38.929%)  route 3.172ns (61.071%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  seconds9_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    seconds9_reg[20]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.612 r  seconds9_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.612    seconds9_reg[24]_i_1_n_7
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.576    12.968    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  seconds9_reg[24]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    13.423    seconds9_reg[24]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 seconds9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seconds9_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.019ns (38.894%)  route 3.172ns (61.106%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.750     5.418    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  seconds9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  seconds9_reg[13]/Q
                         net (fo=2, routed)           0.825     6.700    seconds9_reg[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.824 f  FSM_sequential_state[0]_i_23/O
                         net (fo=1, routed)           0.429     7.252    FSM_sequential_state[0]_i_23_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.376 f  FSM_sequential_state[0]_i_8/O
                         net (fo=33, routed)          1.918     9.294    FSM_sequential_state[0]_i_8_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  seconds9[0]_i_4/O
                         net (fo=1, routed)           0.000     9.418    seconds9[0]_i_4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  seconds9_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    seconds9_reg[0]_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  seconds9_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    seconds9_reg[4]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  seconds9_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    seconds9_reg[8]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  seconds9_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    seconds9_reg[12]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  seconds9_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    seconds9_reg[16]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.609 r  seconds9_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.609    seconds9_reg[20]_i_1_n_6
    SLICE_X39Y38         FDRE                                         r  seconds9_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.575    12.967    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  seconds9_reg[21]/C
                         clock pessimism              0.428    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    13.422    seconds9_reg[21]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 SERVOS_U/sec_passed_move_servo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVOS_U/sec_passed_move_servo_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 2.502ns (48.188%)  route 2.690ns (51.812%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.660     5.328    SERVOS_U/CLK
    SLICE_X35Y27         FDRE                                         r  SERVOS_U/sec_passed_move_servo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  SERVOS_U/sec_passed_move_servo_reg[15]/Q
                         net (fo=2, routed)           0.691     6.476    SERVOS_U/sec_passed_move_servo_reg[15]
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.600 f  SERVOS_U/state[1]_i_14/O
                         net (fo=1, routed)           0.601     7.200    SERVOS_U/state[1]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.324 f  SERVOS_U/state[1]_i_7/O
                         net (fo=1, routed)           0.732     8.056    SERVOS_U/state[1]_i_7_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.180 f  SERVOS_U/state[1]_i_3/O
                         net (fo=35, routed)          0.657     8.837    SERVOS_U/state[1]_i_3_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.961 r  SERVOS_U/sec_passed_move_servo[0]_i_6/O
                         net (fo=1, routed)           0.000     8.961    SERVOS_U/sec_passed_move_servo[0]_i_6_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.493 r  SERVOS_U/sec_passed_move_servo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.502    SERVOS_U/sec_passed_move_servo_reg[0]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  SERVOS_U/sec_passed_move_servo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    SERVOS_U/sec_passed_move_servo_reg[4]_i_1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  SERVOS_U/sec_passed_move_servo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    SERVOS_U/sec_passed_move_servo_reg[8]_i_1_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  SERVOS_U/sec_passed_move_servo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    SERVOS_U/sec_passed_move_servo_reg[12]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.958 r  SERVOS_U/sec_passed_move_servo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    SERVOS_U/sec_passed_move_servo_reg[16]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.072 r  SERVOS_U/sec_passed_move_servo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    SERVOS_U/sec_passed_move_servo_reg[20]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  SERVOS_U/sec_passed_move_servo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    SERVOS_U/sec_passed_move_servo_reg[24]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.520 r  SERVOS_U/sec_passed_move_servo_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.520    SERVOS_U/sec_passed_move_servo_reg[28]_i_1_n_6
    SLICE_X35Y31         FDRE                                         r  SERVOS_U/sec_passed_move_servo_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.493    12.885    SERVOS_U/CLK
    SLICE_X35Y31         FDRE                                         r  SERVOS_U/sec_passed_move_servo_reg[29]/C
                         clock pessimism              0.425    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062    13.337    SERVOS_U/sec_passed_move_servo_reg[29]
  -------------------------------------------------------------------
                         required time                         13.337    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  2.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 WEIGHT_U/count_125_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.582     1.494    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  WEIGHT_U/count_125_reg[0]/Q
                         net (fo=7, routed)           0.113     1.748    WEIGHT_U/count_125_reg__0[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  WEIGHT_U/count_125[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    WEIGHT_U/p_0_in__0[4]
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[4]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.121     1.628    WEIGHT_U/count_125_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.563     1.475    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/CLK
    SLICE_X25Y47         FDRE                                         r  CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/Q
                         net (fo=5, routed)           0.124     1.739    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg__0[3]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/plusOp__1[5]
    SLICE_X24Y47         FDRE                                         r  CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.831     1.990    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/CLK
    SLICE_X24Y47         FDRE                                         r  CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.120     1.608    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 WEIGHT_U/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.582     1.494    WEIGHT_U/CLK
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  WEIGHT_U/data_reg[16]/Q
                         net (fo=2, routed)           0.116     1.751    WEIGHT_U/p_1_in[4]
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[17]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.047     1.541    WEIGHT_U/data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 WEIGHT_U/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/final_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.581     1.493    WEIGHT_U/CLK
    SLICE_X42Y25         FDRE                                         r  WEIGHT_U/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  WEIGHT_U/data_reg[15]/Q
                         net (fo=2, routed)           0.120     1.777    WEIGHT_U/p_1_in[3]
    SLICE_X42Y26         FDRE                                         r  WEIGHT_U/final_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X42Y26         FDRE                                         r  WEIGHT_U/final_data_reg[3]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.052     1.559    WEIGHT_U/final_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 WEIGHT_U/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.582     1.494    WEIGHT_U/CLK
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  WEIGHT_U/data_reg[18]/Q
                         net (fo=2, routed)           0.125     1.759    WEIGHT_U/p_1_in[6]
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[19]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.047     1.541    WEIGHT_U/data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.392%)  route 0.169ns (47.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.590     1.502    clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          0.169     1.812    CHECK_PLASTIC_BIN_FULL/out[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.857 r  CHECK_PLASTIC_BIN_FULL/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    CHECK_PLASTIC_BIN_FULL_n_2
    SLICE_X42Y35         FDRE                                         r  FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120     1.635    FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.557     1.469    SERVOS_U/U5/CLK_4KHZ_DIVIDER/CLK
    SLICE_X29Y30         FDRE                                         r  SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/Q
                         net (fo=14, routed)          0.129     1.739    SERVOS_U/U5/CLK_4KHZ_DIVIDER/count_pulse_bool_reg
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_i_1__3/O
                         net (fo=1, routed)           0.000     1.784    SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_i_1__3_n_0
    SLICE_X29Y30         FDRE                                         r  SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.823     1.982    SERVOS_U/U5/CLK_4KHZ_DIVIDER/CLK
    SLICE_X29Y30         FDRE                                         r  SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.091     1.560    SERVOS_U/U5/CLK_4KHZ_DIVIDER/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.565     1.477    CHECK_METAL_BIN_FULL/CLOCK_100KHz/CLK
    SLICE_X18Y44         FDRE                                         r  CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[4]/Q
                         net (fo=4, routed)           0.091     1.695    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg__0[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.099     1.794 r  CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    CHECK_METAL_BIN_FULL/CLOCK_100KHz/plusOp__0[5]
    SLICE_X18Y44         FDRE                                         r  CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.833     1.992    CHECK_METAL_BIN_FULL/CLOCK_100KHz/CLK
    SLICE_X18Y44         FDRE                                         r  CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.092     1.569    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 WEIGHT_U/clock_500KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/falling_edge_500KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.278%)  route 0.159ns (45.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.582     1.494    WEIGHT_U/CLK
    SLICE_X39Y21         FDCE                                         r  WEIGHT_U/clock_500KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  WEIGHT_U/clock_500KHz_reg/Q
                         net (fo=3, routed)           0.159     1.794    WEIGHT_U/clock_500KHz_reg_n_0
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.048     1.842 r  WEIGHT_U/falling_edge_500KHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    WEIGHT_U/falling_edge_500KHz[1]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/falling_edge_500KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/falling_edge_500KHz_reg[1]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.107     1.614    WEIGHT_U/falling_edge_500KHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 WEIGHT_U/data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/final_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.655%)  route 0.111ns (46.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.582     1.494    WEIGHT_U/CLK
    SLICE_X41Y26         FDRE                                         r  WEIGHT_U/data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  WEIGHT_U/data_reg[23]/Q
                         net (fo=1, routed)           0.111     1.732    WEIGHT_U/p_1_in[11]
    SLICE_X41Y25         FDRE                                         r  WEIGHT_U/final_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.847     2.006    WEIGHT_U/CLK
    SLICE_X41Y25         FDRE                                         r  WEIGHT_U/final_data_reg[11]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)        -0.006     1.500    WEIGHT_U/final_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X25Y47    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X25Y47    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X24Y47    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y24    WEIGHT_U/data_reg[11]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y24    WEIGHT_U/data_reg[11]_srl12/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X25Y47    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X25Y47    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X24Y47    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X23Y46    CHECK_GLASS_BIN_FULL/CLOCK_100KHz/cnt_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y24    WEIGHT_U/data_reg[11]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y24    WEIGHT_U/data_reg[11]_srl12/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y45    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y45    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y46    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y46    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y46    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y46    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y44    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X18Y44    CHECK_METAL_BIN_FULL/CLOCK_100KHz/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/count_125_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[0]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    WEIGHT_U/count_125_reg[0]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/count_125_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[2]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    WEIGHT_U/count_125_reg[2]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/count_125_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[3]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    WEIGHT_U/count_125_reg[3]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/falling_edge_500KHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/falling_edge_500KHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/falling_edge_500KHz_reg[1]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.907    WEIGHT_U/falling_edge_500KHz_reg[1]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[1]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y22         FDCE (Recov_fdce_C_CLR)     -0.361    12.951    WEIGHT_U/count_125_reg[1]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[6]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y22         FDCE (Recov_fdce_C_CLR)     -0.361    12.951    WEIGHT_U/count_125_reg[6]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[4]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y22         FDCE (Recov_fdce_C_CLR)     -0.319    12.993    WEIGHT_U/count_125_reg[4]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.071%)  route 0.923ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.923     6.790    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.564    12.956    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[5]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y22         FDCE (Recov_fdce_C_CLR)     -0.319    12.993    WEIGHT_U/count_125_reg[5]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/falling_edge_500KHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.876%)  route 0.633ns (58.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.633     6.500    WEIGHT_U/rst_cnt_125
    SLICE_X41Y22         FDCE                                         f  WEIGHT_U/falling_edge_500KHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.565    12.957    WEIGHT_U/CLK
    SLICE_X41Y22         FDCE                                         r  WEIGHT_U/falling_edge_500KHz_reg[0]/C
                         clock pessimism              0.429    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    WEIGHT_U/falling_edge_500KHz_reg[0]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/clock_500KHz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.456ns (45.216%)  route 0.552ns (54.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.743     5.411    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     5.867 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.552     6.420    WEIGHT_U/rst_cnt_125
    SLICE_X39Y21         FDCE                                         f  WEIGHT_U/clock_500KHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566    12.958    WEIGHT_U/CLK
    SLICE_X39Y21         FDCE                                         r  WEIGHT_U/clock_500KHz_reg/C
                         clock pessimism              0.391    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X39Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.909    WEIGHT_U/clock_500KHz_reg
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/clock_500KHz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.902%)  route 0.195ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.195     1.832    WEIGHT_U/rst_cnt_125
    SLICE_X39Y21         FDCE                                         f  WEIGHT_U/clock_500KHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.849     2.008    WEIGHT_U/CLK
    SLICE_X39Y21         FDCE                                         r  WEIGHT_U/clock_500KHz_reg/C
                         clock pessimism             -0.480     1.528    
    SLICE_X39Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    WEIGHT_U/clock_500KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/falling_edge_500KHz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.808%)  route 0.232ns (62.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.232     1.869    WEIGHT_U/rst_cnt_125
    SLICE_X41Y22         FDCE                                         f  WEIGHT_U/falling_edge_500KHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.850     2.009    WEIGHT_U/CLK
    SLICE_X41Y22         FDCE                                         r  WEIGHT_U/falling_edge_500KHz_reg[0]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.417    WEIGHT_U/falling_edge_500KHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[1]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    WEIGHT_U/count_125_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[4]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    WEIGHT_U/count_125_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[5]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    WEIGHT_U/count_125_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X38Y22         FDCE                                         f  WEIGHT_U/count_125_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X38Y22         FDCE                                         r  WEIGHT_U/count_125_reg[6]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    WEIGHT_U/count_125_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/count_125_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[0]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    WEIGHT_U/count_125_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/count_125_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[2]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    WEIGHT_U/count_125_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/count_125_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/count_125_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/count_125_reg[3]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    WEIGHT_U/count_125_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 WEIGHT_U/rst_cnt_125_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WEIGHT_U/falling_edge_500KHz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.584     1.496    WEIGHT_U/CLK
    SLICE_X40Y21         FDRE                                         r  WEIGHT_U/rst_cnt_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  WEIGHT_U/rst_cnt_125_reg/Q
                         net (fo=10, routed)          0.345     1.982    WEIGHT_U/rst_cnt_125
    SLICE_X39Y22         FDCE                                         f  WEIGHT_U/falling_edge_500KHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.848     2.007    WEIGHT_U/CLK
    SLICE_X39Y22         FDCE                                         r  WEIGHT_U/falling_edge_500KHz_reg[1]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    WEIGHT_U/falling_edge_500KHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.547    





