Fitter report for DE2_115_CAMERA
Mon Jul 04 15:52:22 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 04 15:52:22 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_115_CAMERA                                   ;
; Top-level Entity Name              ; DE2_115_CAMERA                                   ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE22F17C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 1,409 / 22,320 ( 6 % )                           ;
;     Total combinational functions  ; 1,156 / 22,320 ( 5 % )                           ;
;     Dedicated logic registers      ; 946 / 22,320 ( 4 % )                             ;
; Total registers                    ; 946                                              ;
; Total pins                         ; 118 / 154 ( 77 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 21,172 / 608,256 ( 3 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.9%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_DQM[0]   ; Missing drive strength and slew rate ;
; DRAM_DQM[1]   ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; GPIO_0_D[29]  ; Missing drive strength and slew rate ;
; GPIO_0_D[30]  ; Missing drive strength and slew rate ;
; GPIO_0_D[31]  ; Missing drive strength and slew rate ;
; GPIO_0_D[32]  ; Missing drive strength and slew rate ;
; GPIO_0_D[33]  ; Missing drive strength and slew rate ;
; GPIO_1_D[12]  ; Missing drive strength and slew rate ;
; GPIO_1_D[13]  ; Missing drive strength and slew rate ;
; GPIO_1_D[16]  ; Missing drive strength and slew rate ;
; GPIO_1_D[18]  ; Missing drive strength and slew rate ;
; GPIO_1_D[23]  ; Missing drive strength and slew rate ;
; GPIO_1_D[24]  ; Missing drive strength and slew rate ;
; GPIO_1_D[25]  ; Missing drive strength and slew rate ;
; GPIO_1_D[26]  ; Missing drive strength and slew rate ;
; GPIO_1_D[27]  ; Missing drive strength and slew rate ;
; GPIO_1_D[28]  ; Missing drive strength and slew rate ;
; GPIO_1_D[29]  ; Missing drive strength and slew rate ;
; GPIO_1_D[30]  ; Missing drive strength and slew rate ;
; GPIO_1_D[31]  ; Missing drive strength and slew rate ;
; GPIO_1_D[32]  ; Missing drive strength and slew rate ;
; GPIO_1_D[33]  ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; GPIO_0_D[0]   ; Missing drive strength and slew rate ;
; GPIO_0_D[1]   ; Missing drive strength and slew rate ;
; GPIO_0_D[2]   ; Missing drive strength and slew rate ;
; GPIO_0_D[3]   ; Missing drive strength and slew rate ;
; GPIO_0_D[4]   ; Missing drive strength and slew rate ;
; GPIO_0_D[5]   ; Missing drive strength and slew rate ;
; GPIO_0_D[6]   ; Missing drive strength and slew rate ;
; GPIO_0_D[7]   ; Missing drive strength and slew rate ;
; GPIO_0_D[8]   ; Missing drive strength and slew rate ;
; GPIO_0_D[9]   ; Missing drive strength and slew rate ;
; GPIO_0_D[10]  ; Missing drive strength and slew rate ;
; GPIO_0_D[11]  ; Missing drive strength and slew rate ;
; GPIO_0_D[12]  ; Missing drive strength and slew rate ;
; GPIO_0_D[13]  ; Missing drive strength and slew rate ;
; GPIO_0_D[14]  ; Missing drive strength and slew rate ;
; GPIO_0_D[15]  ; Missing drive strength and slew rate ;
; GPIO_0_D[16]  ; Missing drive strength and slew rate ;
; GPIO_0_D[17]  ; Missing drive strength and slew rate ;
; GPIO_0_D[18]  ; Missing drive strength and slew rate ;
; GPIO_0_D[19]  ; Missing drive strength and slew rate ;
; GPIO_0_D[20]  ; Missing drive strength and slew rate ;
; GPIO_0_D[21]  ; Missing drive strength and slew rate ;
; GPIO_0_D[22]  ; Missing drive strength and slew rate ;
; GPIO_0_D[23]  ; Missing drive strength and slew rate ;
; GPIO_0_D[24]  ; Missing drive strength and slew rate ;
; GPIO_0_D[25]  ; Missing drive strength and slew rate ;
; GPIO_0_D[26]  ; Missing drive strength and slew rate ;
; GPIO_0_D[27]  ; Missing drive strength and slew rate ;
; GPIO_0_D[28]  ; Missing drive strength and slew rate ;
; GPIO_1_D[0]   ; Missing drive strength and slew rate ;
; GPIO_1_D[1]   ; Missing drive strength and slew rate ;
; GPIO_1_D[2]   ; Missing drive strength and slew rate ;
; GPIO_1_D[3]   ; Missing drive strength and slew rate ;
; GPIO_1_D[4]   ; Missing drive strength and slew rate ;
; GPIO_1_D[5]   ; Missing drive strength and slew rate ;
; GPIO_1_D[6]   ; Missing drive strength and slew rate ;
; GPIO_1_D[7]   ; Missing drive strength and slew rate ;
; GPIO_1_D[8]   ; Missing drive strength and slew rate ;
; GPIO_1_D[9]   ; Missing drive strength and slew rate ;
; GPIO_1_D[10]  ; Missing drive strength and slew rate ;
; GPIO_1_D[11]  ; Missing drive strength and slew rate ;
; GPIO_1_D[14]  ; Missing drive strength and slew rate ;
; GPIO_1_D[15]  ; Missing drive strength and slew rate ;
; GPIO_1_D[17]  ; Missing drive strength and slew rate ;
; GPIO_1_D[19]  ; Missing drive strength and slew rate ;
; GPIO_1_D[20]  ; Missing drive strength and slew rate ;
; GPIO_1_D[21]  ; Missing drive strength and slew rate ;
; GPIO_1_D[22]  ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; ADC_SADDR     ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK      ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; ADC_SDAT      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; EPCS_ASDO     ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; EPCS_DATA0    ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; EPCS_DCLK     ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; EPCS_NCSO     ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[0]     ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[10]    ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[11]    ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[12]    ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[1]     ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[2]     ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[3]     ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[4]     ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[5]     ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[6]     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[7]     ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[8]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[9]     ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2_IN[0]  ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2_IN[1]  ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2_IN[2]  ; PIN_M16       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_CS_N ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT  ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; LED[0]        ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; LED[1]        ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; LED[2]        ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; LED[3]        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; LED[4]        ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; LED[5]        ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; LED[6]        ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; LED[7]        ; PIN_L3        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2478 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2478 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2463    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 15      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,409 / 22,320 ( 6 % )   ;
;     -- Combinational with no register       ; 463                      ;
;     -- Register only                        ; 253                      ;
;     -- Combinational with a register        ; 693                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 507                      ;
;     -- 3 input functions                    ; 188                      ;
;     -- <=2 input functions                  ; 461                      ;
;     -- Register only                        ; 253                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 849                      ;
;     -- arithmetic mode                      ; 307                      ;
;                                             ;                          ;
; Total registers*                            ; 946 / 23,018 ( 4 % )     ;
;     -- Dedicated logic registers            ; 946 / 22,320 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 119 / 1,395 ( 9 % )      ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 118 / 154 ( 77 % )       ;
;     -- Clock pins                           ; 7 / 7 ( 100 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 8                        ;
; M9Ks                                        ; 3 / 66 ( 5 % )           ;
; Total block memory bits                     ; 21,172 / 608,256 ( 3 % ) ;
; Total block memory implementation bits      ; 27,648 / 608,256 ( 5 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global clocks                               ; 8 / 20 ( 40 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 7% / 6% / 8%             ;
; Maximum fan-out                             ; 492                      ;
; Highest non-global fan-out                  ; 259                      ;
; Total fan-out                               ; 7344                     ;
; Average fan-out                             ; 2.78                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1409 / 22320 ( 6 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 463                  ; 0                              ;
;     -- Register only                        ; 253                  ; 0                              ;
;     -- Combinational with a register        ; 693                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 507                  ; 0                              ;
;     -- 3 input functions                    ; 188                  ; 0                              ;
;     -- <=2 input functions                  ; 461                  ; 0                              ;
;     -- Register only                        ; 253                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 849                  ; 0                              ;
;     -- arithmetic mode                      ; 307                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 946                  ; 0                              ;
;     -- Dedicated logic registers            ; 946 / 22320 ( 4 % )  ; 0 / 22320 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 119 / 1395 ( 9 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 118                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 21172                ; 0                              ;
; Total RAM block bits                        ; 27648                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 3 / 66 ( 4 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )      ; 4 / 24 ( 16 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 693                  ; 1                              ;
;     -- Registered Input Connections         ; 606                  ; 0                              ;
;     -- Output Connections                   ; 85                   ; 609                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 7379                 ; 620                            ;
;     -- Registered Connections               ; 3388                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 168                  ; 610                            ;
;     -- hard_block:auto_generated_inst       ; 610                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 11                   ; 1                              ;
;     -- Output Ports                         ; 23                   ; 4                              ;
;     -- Bidir Ports                          ; 84                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50     ; R8    ; 3        ; 27           ; 0            ; 21           ; 98                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO_0_IN[0] ; A8    ; 8        ; 25           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO_0_IN[1] ; B8    ; 8        ; 25           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO_1_IN[0] ; T9    ; 4        ; 27           ; 0            ; 0            ; 176                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO_1_IN[1] ; R9    ; 4        ; 27           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[0]       ; J15   ; 5        ; 53           ; 14           ; 0            ; 259                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[1]       ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]        ; M1    ; 2        ; 0            ; 16           ; 21           ; 27                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]        ; T8    ; 3        ; 27           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]        ; B9    ; 7        ; 25           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]        ; M15   ; 5        ; 53           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                             ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------+---------------------+
; DRAM_DQ[0]   ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[10]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[11]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[12]  ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[13]  ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[14]  ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[15]  ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[1]   ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[2]   ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[3]   ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[4]   ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[5]   ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[6]   ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[7]   ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[8]   ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; DRAM_DQ[9]   ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control:u7|command:u_command|OE (inverted) ; -                   ;
; GPIO_0_D[0]  ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[10] ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[11] ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[12] ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[13] ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[14] ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[15] ; C6    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[16] ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[17] ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[18] ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[19] ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[1]  ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[20] ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[21] ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[22] ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[23] ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[24] ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[25] ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[26] ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[27] ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[28] ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[29] ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[2]  ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[30] ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[31] ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[32] ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[33] ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[3]  ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[4]  ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[5]  ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[6]  ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[7]  ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[8]  ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_0_D[9]  ; D5    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[0]  ; F13   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[10] ; P11   ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[11] ; R10   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[12] ; N12   ; 4        ; 47           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[13] ; P9    ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[14] ; N9    ; 4        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[15] ; N11   ; 4        ; 43           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[16] ; L16   ; 5        ; 53           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[17] ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[18] ; R16   ; 5        ; 53           ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[19] ; L15   ; 5        ; 53           ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[1]  ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[20] ; P15   ; 5        ; 53           ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[21] ; P16   ; 5        ; 53           ; 7            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO          ; -                   ;
; GPIO_1_D[22] ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[23] ; N16   ; 5        ; 53           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[24] ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[25] ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[26] ; L14   ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[27] ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[28] ; M10   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[29] ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[2]  ; T14   ; 4        ; 45           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[30] ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[31] ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[32] ; J13   ; 5        ; 53           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[33] ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[3]  ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[4]  ; R13   ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[5]  ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[6]  ; R12   ; 4        ; 36           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[7]  ; T11   ; 4        ; 36           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[8]  ; T10   ; 4        ; 34           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
; GPIO_1_D[9]  ; R11   ; 4        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; GPIO_1_D[30]            ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; GPIO_0_D[29]            ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; GPIO_0_D[22]            ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; GPIO_0_D[24]            ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; GPIO_0_D[25]            ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; GPIO_0_D[23]            ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; GPIO_0_D[16]            ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; GPIO_0_D[20]            ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; GPIO_0_D[21]            ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; GPIO_0_D[14]            ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; GPIO_0_D[12]            ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; GPIO_0_D[11]            ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; GPIO_0_D[10]            ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; GPIO_0_D[18]            ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; GPIO_0_D[17]            ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; GPIO_0_D[8]             ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; GPIO_0_D[7]             ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; GPIO_0_D[13]            ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; GPIO_0_D[6]             ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; GPIO_0_D[5]             ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO        ; GPIO_0_D[4]             ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % )   ; 2.5V          ; --           ;
; 2        ; 14 / 16 ( 88 % )  ; 2.5V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 20 / 20 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 17 / 18 ( 94 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 13 ( 15 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 24 ( 54 % )  ; 2.5V          ; --           ;
; 8        ; 24 / 24 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; GPIO_0_D[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; GPIO_0_D[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; GPIO_0_D[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; GPIO_0_D[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; GPIO_0_D[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; GPIO_0_D[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GPIO_0_IN[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; GPIO_0_D[30]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; GPIO_0_D[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; GPIO_0_D[5]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; GPIO_0_D[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; GPIO_0_D[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; GPIO_0_D[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GPIO_0_IN[1]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; GPIO_0_D[29]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; GPIO_0_D[33]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; GPIO_0_D[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; GPIO_0_D[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; GPIO_0_D[16]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; GPIO_0_D[24]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; GPIO_0_D[28]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; GPIO_0_D[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; GPIO_0_D[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; GPIO_0_D[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; GPIO_0_D[19]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; GPIO_0_D[25]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; GPIO_0_D[31]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; GPIO_0_D[32]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; GPIO_0_D[17]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; GPIO_0_D[18]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; GPIO_0_D[20]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; GPIO_0_D[23]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; GPIO_0_D[27]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; GPIO_0_D[26]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; GPIO_0_D[21]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; GPIO_0_D[22]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; GPIO_1_D[0]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; GPIO_1_D[32]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; GPIO_1_D[33]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; GPIO_1_D[30]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; GPIO_1_D[31]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; GPIO_1_D[17]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; GPIO_1_D[29]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; GPIO_1_D[26]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; GPIO_1_D[19]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; GPIO_1_D[16]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; GPIO_1_D[28]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; GPIO_1_D[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; GPIO_1_D[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; GPIO_1_D[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; GPIO_1_D[27]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; GPIO_1_D[24]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; GPIO_1_D[23]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; GPIO_1_D[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; GPIO_1_D[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; GPIO_1_D[25]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; GPIO_1_D[20]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; GPIO_1_D[21]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GPIO_1_IN[1]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; GPIO_1_D[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; GPIO_1_D[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; GPIO_1_D[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; GPIO_1_D[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; GPIO_1_D[22]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; GPIO_1_D[18]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GPIO_1_IN[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; GPIO_1_D[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; GPIO_1_D[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; GPIO_1_D[5]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; GPIO_1_D[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; GPIO_1_D[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; GPIO_1_D[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                          ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------+
; SDC pin name                  ; u6|altpll_component|auto_generated|pll1                              ;
; PLL mode                      ; Normal                                                               ;
; Compensate clock              ; clock0                                                               ;
; Compensated input/output pins ; --                                                                   ;
; Switchover type               ; --                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                             ;
; Input frequency 1             ; --                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                             ;
; Nominal VCO frequency         ; 599.9 MHz                                                            ;
; VCO post scale K counter      ; 2                                                                    ;
; VCO frequency control         ; Auto                                                                 ;
; VCO phase shift step          ; 208 ps                                                               ;
; VCO multiply                  ; --                                                                   ;
; VCO divide                    ; --                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                             ;
; Freq max lock                 ; 54.18 MHz                                                            ;
; M VCO Tap                     ; 6                                                                    ;
; M Initial                     ; 2                                                                    ;
; M value                       ; 12                                                                   ;
; N value                       ; 1                                                                    ;
; Charge pump current           ; setting 1                                                            ;
; Loop filter resistance        ; setting 27                                                           ;
; Loop filter capacitance       ; setting 0                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                   ;
; Bandwidth type                ; Medium                                                               ;
; Real time reconfigurable      ; Off                                                                  ;
; Scan chain MIF file           ; --                                                                   ;
; Preserve PLL counter order    ; Off                                                                  ;
; PLL location                  ; PLL_4                                                                ;
; Inclk0 signal                 ; CLOCK_50                                                             ;
; Inclk1 signal                 ; --                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                        ;
; Inclk1 signal type            ; --                                                                   ;
+-------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+
; Name                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                   ;
+------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 6       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -105 (-2917 ps) ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 2       ; 6       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[4] ; clock4       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)        ; 3.00 (208 ps)    ; 50/50      ; C2      ; 15            ; 8/7 Odd    ; --            ; 2       ; 6       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                       ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CAMERA                                              ; 1409 (5)    ; 946 (4)                   ; 0 (0)         ; 21172       ; 3    ; 0            ; 0       ; 0         ; 118  ; 0            ; 463 (1)      ; 253 (4)           ; 693 (0)          ; |DE2_115_CAMERA                                                                                                                                                                           ; work         ;
;    |CCD_Capture:u3|                                          ; 46 (46)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 36 (36)          ; |DE2_115_CAMERA|CCD_Capture:u3                                                                                                                                                            ; work         ;
;    |I2C_CCD_Config:u8|                                       ; 265 (184)   ; 131 (93)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (91)     ; 15 (4)            ; 116 (90)         ; |DE2_115_CAMERA|I2C_CCD_Config:u8                                                                                                                                                         ; work         ;
;       |I2C_Controller:u0|                                    ; 81 (81)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 11 (11)           ; 27 (27)          ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                       ; work         ;
;    |RAW2RGB:u4|                                              ; 56 (41)     ; 30 (20)                   ; 0 (0)         ; 4788        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (20)      ; 5 (5)             ; 26 (16)          ; |DE2_115_CAMERA|RAW2RGB:u4                                                                                                                                                                ; work         ;
;       |Line_Buffer:L1|                                       ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 4788        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                 ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 4788        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component                                                                                                           ; work         ;
;             |shift_taps_hsv:auto_generated|                  ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 4788        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated                                                                             ; work         ;
;                |altsyncram_bka1:altsyncram2|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4788        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2                                                 ; work         ;
;                |cntr_auf:cntr1|                              ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1                                                              ; work         ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                               ; work         ;
;    |Reset_Delay:u2|                                          ; 53 (53)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 37 (37)          ; |DE2_115_CAMERA|Reset_Delay:u2                                                                                                                                                            ; work         ;
;    |Sdram_Control:u7|                                        ; 929 (282)   ; 674 (142)                 ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (133)    ; 225 (5)           ; 449 (144)        ; |DE2_115_CAMERA|Sdram_Control:u7                                                                                                                                                          ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 129 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 55 (0)            ; 51 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 129 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 55 (0)            ; 51 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_aij1:auto_generated|                     ; 129 (36)    ; 106 (27)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (8)       ; 55 (23)           ; 51 (4)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_okd:rs_dgwp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp                       ; work         ;
;                   |dffpipe_nd9:dffpipe5|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5  ; work         ;
;                |alt_synch_pipe_pkd:ws_dgrp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp                       ; work         ;
;                   |dffpipe_od9:dffpipe8|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8  ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp                               ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp                               ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 123 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 49 (0)            ; 57 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 123 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 49 (0)            ; 57 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_aij1:auto_generated|                     ; 123 (34)    ; 106 (27)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (4)       ; 49 (18)           ; 57 (8)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_okd:rs_dgwp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp                       ; work         ;
;                   |dffpipe_nd9:dffpipe5|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5  ; work         ;
;                |alt_synch_pipe_pkd:ws_dgrp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 3 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp                       ; work         ;
;                   |dffpipe_od9:dffpipe8|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 3 (3)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8  ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp                               ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 123 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 43 (0)            ; 64 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 123 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 43 (0)            ; 64 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                            ; work         ;
;             |dcfifo_ihj1:auto_generated|                     ; 123 (36)    ; 107 (28)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (4)       ; 43 (19)           ; 64 (11)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated                                                 ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p                     ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 15 (15)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_mkd:rs_dgwp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 10 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp                      ; work         ;
;                   |dffpipe_ld9:dffpipe5|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 10 (10)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5 ; work         ;
;                |alt_synch_pipe_nkd:ws_dgrp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp                      ; work         ;
;                   |dffpipe_md9:dffpipe8|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram                        ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:rdempty_eq_comp                        ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:wrfull_eq_comp                         ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cntr_54e:cntr_b                                 ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp                              ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp                              ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 131 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 49 (0)            ; 58 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 131 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 49 (0)            ; 58 (0)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                            ; work         ;
;             |dcfifo_ihj1:auto_generated|                     ; 131 (40)    ; 107 (28)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (11)      ; 49 (20)           ; 58 (5)           ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated                                                 ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p                     ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 15 (15)          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_mkd:rs_dgwp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 7 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp                      ; work         ;
;                   |dffpipe_ld9:dffpipe5|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 7 (7)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5 ; work         ;
;                |alt_synch_pipe_nkd:ws_dgrp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp                      ; work         ;
;                   |dffpipe_md9:dffpipe8|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram                        ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:rdempty_eq_comp                        ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:wrfull_eq_comp                         ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cntr_54e:cntr_b                                 ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp                              ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp                              ; work         ;
;       |command:u_command|                                    ; 69 (69)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 8 (8)             ; 42 (42)          ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                        ; work         ;
;       |control_interface:u_control_interface|                ; 80 (80)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 16 (16)           ; 41 (41)          ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                    ; work         ;
;    |VGA_Controller:u1|                                       ; 56 (56)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 2 (2)             ; 30 (30)          ; |DE2_115_CAMERA|VGA_Controller:u1                                                                                                                                                         ; work         ;
;    |sdram_pll:u6|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component                                                                                                                                      ; work         ;
;          |altpll_f423:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated                                                                                                           ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; SW[1]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_IN[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_IN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_IN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[29]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[30]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[31]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[32]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[33]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[12]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[13]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[16]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[18]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[23]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[24]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[25]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[26]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[27]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[28]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[29]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[30]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[31]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[32]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[33]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[8]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[9]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[10]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[11]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[12]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[13]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[14]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[15]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[16]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[17]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[18]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[19]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[20]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[21]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[22]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[23]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[24]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[25]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[26]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[27]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_D[28]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[8]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[9]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[10]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[11]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[14]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[15]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[17]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[19]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[20]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[21]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1_D[22]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1_IN[0]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SW[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[1]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                             ;
+------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------+-------------------+---------+
; SW[1]                                                                        ;                   ;         ;
; SW[2]                                                                        ;                   ;         ;
; SW[3]                                                                        ;                   ;         ;
; GPIO_0_IN[0]                                                                 ;                   ;         ;
; GPIO_0_IN[1]                                                                 ;                   ;         ;
; GPIO_1_IN[1]                                                                 ;                   ;         ;
; GPIO_0_D[29]                                                                 ;                   ;         ;
; GPIO_0_D[30]                                                                 ;                   ;         ;
; GPIO_0_D[31]                                                                 ;                   ;         ;
; GPIO_0_D[32]                                                                 ;                   ;         ;
; GPIO_0_D[33]                                                                 ;                   ;         ;
; GPIO_1_D[12]                                                                 ;                   ;         ;
; GPIO_1_D[13]                                                                 ;                   ;         ;
; GPIO_1_D[16]                                                                 ;                   ;         ;
; GPIO_1_D[18]                                                                 ;                   ;         ;
; GPIO_1_D[23]                                                                 ;                   ;         ;
; GPIO_1_D[24]                                                                 ;                   ;         ;
; GPIO_1_D[25]                                                                 ;                   ;         ;
; GPIO_1_D[26]                                                                 ;                   ;         ;
; GPIO_1_D[27]                                                                 ;                   ;         ;
; GPIO_1_D[28]                                                                 ;                   ;         ;
; GPIO_1_D[29]                                                                 ;                   ;         ;
; GPIO_1_D[30]                                                                 ;                   ;         ;
; GPIO_1_D[31]                                                                 ;                   ;         ;
; GPIO_1_D[32]                                                                 ;                   ;         ;
; GPIO_1_D[33]                                                                 ;                   ;         ;
; DRAM_DQ[0]                                                                   ;                   ;         ;
; DRAM_DQ[1]                                                                   ;                   ;         ;
; DRAM_DQ[2]                                                                   ;                   ;         ;
; DRAM_DQ[3]                                                                   ;                   ;         ;
; DRAM_DQ[4]                                                                   ;                   ;         ;
; DRAM_DQ[5]                                                                   ;                   ;         ;
; DRAM_DQ[6]                                                                   ;                   ;         ;
; DRAM_DQ[7]                                                                   ;                   ;         ;
; DRAM_DQ[8]                                                                   ;                   ;         ;
; DRAM_DQ[9]                                                                   ;                   ;         ;
; DRAM_DQ[10]                                                                  ;                   ;         ;
; DRAM_DQ[11]                                                                  ;                   ;         ;
; DRAM_DQ[12]                                                                  ;                   ;         ;
; DRAM_DQ[13]                                                                  ;                   ;         ;
; DRAM_DQ[14]                                                                  ;                   ;         ;
; DRAM_DQ[15]                                                                  ;                   ;         ;
; GPIO_0_D[0]                                                                  ;                   ;         ;
; GPIO_0_D[1]                                                                  ;                   ;         ;
; GPIO_0_D[2]                                                                  ;                   ;         ;
; GPIO_0_D[3]                                                                  ;                   ;         ;
; GPIO_0_D[4]                                                                  ;                   ;         ;
; GPIO_0_D[5]                                                                  ;                   ;         ;
; GPIO_0_D[6]                                                                  ;                   ;         ;
; GPIO_0_D[7]                                                                  ;                   ;         ;
; GPIO_0_D[8]                                                                  ;                   ;         ;
; GPIO_0_D[9]                                                                  ;                   ;         ;
; GPIO_0_D[10]                                                                 ;                   ;         ;
; GPIO_0_D[11]                                                                 ;                   ;         ;
; GPIO_0_D[12]                                                                 ;                   ;         ;
; GPIO_0_D[13]                                                                 ;                   ;         ;
; GPIO_0_D[14]                                                                 ;                   ;         ;
; GPIO_0_D[15]                                                                 ;                   ;         ;
; GPIO_0_D[16]                                                                 ;                   ;         ;
; GPIO_0_D[17]                                                                 ;                   ;         ;
; GPIO_0_D[18]                                                                 ;                   ;         ;
; GPIO_0_D[19]                                                                 ;                   ;         ;
; GPIO_0_D[20]                                                                 ;                   ;         ;
; GPIO_0_D[21]                                                                 ;                   ;         ;
; GPIO_0_D[22]                                                                 ;                   ;         ;
; GPIO_0_D[23]                                                                 ;                   ;         ;
; GPIO_0_D[24]                                                                 ;                   ;         ;
; GPIO_0_D[25]                                                                 ;                   ;         ;
; GPIO_0_D[26]                                                                 ;                   ;         ;
; GPIO_0_D[27]                                                                 ;                   ;         ;
; GPIO_0_D[28]                                                                 ;                   ;         ;
; GPIO_1_D[0]                                                                  ;                   ;         ;
; GPIO_1_D[1]                                                                  ;                   ;         ;
; GPIO_1_D[2]                                                                  ;                   ;         ;
; GPIO_1_D[3]                                                                  ;                   ;         ;
; GPIO_1_D[4]                                                                  ;                   ;         ;
; GPIO_1_D[5]                                                                  ;                   ;         ;
; GPIO_1_D[6]                                                                  ;                   ;         ;
; GPIO_1_D[7]                                                                  ;                   ;         ;
; GPIO_1_D[8]                                                                  ;                   ;         ;
;      - rCCD_DATA[3]                                                          ; 0                 ; 6       ;
; GPIO_1_D[9]                                                                  ;                   ;         ;
;      - rCCD_DATA[2]~feeder                                                   ; 0                 ; 6       ;
; GPIO_1_D[10]                                                                 ;                   ;         ;
; GPIO_1_D[11]                                                                 ;                   ;         ;
; GPIO_1_D[14]                                                                 ;                   ;         ;
; GPIO_1_D[15]                                                                 ;                   ;         ;
; GPIO_1_D[17]                                                                 ;                   ;         ;
; GPIO_1_D[19]                                                                 ;                   ;         ;
;      - rCCD_LVAL~feeder                                                      ; 0                 ; 6       ;
; GPIO_1_D[20]                                                                 ;                   ;         ;
;      - rCCD_FVAL~feeder                                                      ; 0                 ; 6       ;
; GPIO_1_D[21]                                                                 ;                   ;         ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK1~0                            ; 0                 ; 6       ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK2~2                            ; 0                 ; 6       ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK4~1                            ; 0                 ; 6       ;
; GPIO_1_D[22]                                                                 ;                   ;         ;
; CLOCK_50                                                                     ;                   ;         ;
; KEY[0]                                                                       ;                   ;         ;
;      - Sdram_Control:u7|mLENGTH[7]                                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|Write                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|Read                                                 ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[0]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[1]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[2]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[3]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[4]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[5]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[6]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[7]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[8]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|ST[9]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA[10]                             ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|WE_N                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|CAS_N                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|RAS_N                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|CS_N[0]                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_load_mode                       ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_precharge                       ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rw_flag                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_refresh                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|ex_read                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|ex_write                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rp_shift[3]                        ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[1]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[2]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[3]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[4]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[5]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[6]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[7]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[8]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[9]                                                ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[10]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[11]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[12]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[13]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[14]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[15]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[16]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[17]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[18]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[19]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[20]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[21]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[22]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[23]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[24]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[25]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[26]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[27]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[28]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[29]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[30]                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[31]                                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[10]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[10]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[10] ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[11] ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[12] ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[13] ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[14] ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[15] ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[0]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[1]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[2]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[3]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[4]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[5]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[6]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[7]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[8]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[9]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[10]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[11]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[12]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[13]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[14]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|timer[15]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[11]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[11]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[12]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[12]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[13]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[13]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[14]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[14]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[15]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[15]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[16]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[16]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[7]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[7]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[17]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[17]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[8]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[8]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[18]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[18]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[9]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[9]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[19]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[19]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[20]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[20]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[21]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[21]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[25]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[25]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[24]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[24]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[22]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR1_ADDR[23]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[22]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD1_ADDR[23]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_reada                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_writea                          ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA~12                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|Pre_RD                                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|Pre_WR                                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|mWR                                                  ; 0                 ; 6       ;
;      - Sdram_Control:u7|mRD                                                  ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK        ; 0                 ; 6       ;
;      - Reset_Delay:u2|oRST_0                                                 ; 0                 ; 6       ;
;      - Sdram_Control:u7|WR_MASK[0]                                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|RD_MASK[1]                                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|RD_MASK[0]                                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|WR_MASK[1]                                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA~13                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA~14                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA[4]~15                           ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA~16                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|SA~17                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_rw                              ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|oe4                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[25]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|do_initial                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|SADDR[24]      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|BA~0                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|BA~1                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|OE                                 ; 0                 ; 6       ;
;      - Reset_Delay:u2|oRST_1                                                 ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_done                       ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ       ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[10]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|READA          ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rp_done                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|REF_REQ        ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|WRITEA         ; 0                 ; 6       ;
;      - Sdram_Control:u7|mWR_DONE                                             ; 0                 ; 6       ;
;      - Sdram_Control:u7|mRD_DONE                                             ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|CM_ACK                             ; 0                 ; 6       ;
;      - Reset_Delay:u2|Cont[0]                                                ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[11]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[12]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[13]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[14]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[15]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[16]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[17]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[7]                                             ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[18]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[8]                                             ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[19]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[9]                                             ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[20]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE      ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rw_shift[0]                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[21]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|REFRESH        ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[25]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|mADDR[24]                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|IN_REQ                                               ; 0                 ; 6       ;
;      - Reset_Delay:u2|oRST_2                                                 ; 0                 ; 6       ;
;      - Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]  ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[0]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[10]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[10]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|CMD[0]                                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|CMD[1]                                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rp_shift[0]                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|REF_ACK                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|OUT_VALID                                            ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[11]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[11]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[12]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[12]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[13]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[13]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[14]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[14]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[15]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[15]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[16]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[16]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[17]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[17]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[7]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[7]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[18]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[18]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[8]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[8]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[19]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[19]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[9]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[9]                                         ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[20]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[20]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rw_shift[1]                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[21]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[21]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[25]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[25]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[24]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[24]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[1]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[23]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rWR2_ADDR[22]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[23]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|rRD2_ADDR[22]                                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rp_shift[1]                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[2]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|rp_shift[2]                        ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[3]                   ; 0                 ; 6       ;
;      - Reset_Delay:u2|oRST_3                                                 ; 0                 ; 6       ;
;      - Reset_Delay:u2|oRST_4                                                 ; 0                 ; 6       ;
;      - CCD_Capture:u3|mSTART~0                                               ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[4]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[5]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[6]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|command_delay[7]                   ; 0                 ; 6       ;
;      - Sdram_Control:u7|command:u_command|CKE~feeder                         ; 0                 ; 6       ;
; GPIO_1_IN[0]                                                                 ;                   ;         ;
; SW[0]                                                                        ;                   ;         ;
; KEY[1]                                                                       ;                   ;         ;
+------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                    ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CCD_Capture:u3|X_Cont[10]~19                                                                                                            ; LCCOMB_X28_Y9_N6   ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|X_Cont[10]~20                                                                                                            ; LCCOMB_X28_Y9_N12  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|Y_Cont[14]~18                                                                                                            ; LCCOMB_X29_Y9_N0   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|mCCD_FVAL                                                                                                                ; FF_X30_Y11_N13     ; 21      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|oDVAL                                                                                                                    ; LCCOMB_X28_Y9_N24  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                ; PIN_R8             ; 98      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; GPIO_1_IN[0]                                                                                                                            ; PIN_T9             ; 176     ; Clock                                               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~2                                                                                            ; LCCOMB_X29_Y3_N10  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]~1                                                                                     ; LCCOMB_X31_Y3_N2   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LUT_INDEX[4]                                                                                                          ; FF_X30_Y4_N25      ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LUT_INDEX[5]~1                                                                                                        ; LCCOMB_X31_Y4_N4   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LessThan0~4                                                                                                           ; LCCOMB_X27_Y2_N6   ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LessThan1~1                                                                                                           ; LCCOMB_X30_Y4_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|always1~0                                                                                                             ; LCCOMB_X28_Y1_N18  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|i2c_reset                                                                                                             ; LCCOMB_X28_Y1_N24  ; 42      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                ; FF_X28_Y1_N15      ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                         ; FF_X28_Y4_N27      ; 71      ; Clock                                               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; I2C_CCD_Config:u8|mI2C_DATA[23]~0                                                                                                       ; LCCOMB_X31_Y4_N28  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                  ; PIN_J15            ; 259     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|cout_actual                ; LCCOMB_X23_Y13_N2  ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|dval_ctrl                                                                                                                    ; FF_X28_Y9_N27      ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|Equal0~10                                                                                                                ; LCCOMB_X26_Y8_N30  ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_0                                                                                                                   ; FF_X25_Y33_N1      ; 428     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; Reset_Delay:u2|oRST_1                                                                                                                   ; FF_X26_Y8_N1       ; 20      ; Async. clear                                        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Reset_Delay:u2|oRST_2                                                                                                                   ; FF_X19_Y17_N29     ; 115     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|CMD[1]~0                                                                                                               ; LCCOMB_X26_Y18_N12 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|LessThan1~5                                                                                                            ; LCCOMB_X26_Y16_N30 ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|LessThan3~5                                                                                                            ; LCCOMB_X27_Y16_N22 ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|RD_MASK[1]~2                                                                                                           ; LCCOMB_X27_Y19_N16 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|_~0            ; LCCOMB_X28_Y14_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_rdreq~0  ; LCCOMB_X27_Y14_N12 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_wrreq~0  ; LCCOMB_X27_Y15_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|_~0            ; LCCOMB_X18_Y16_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_rdreq~0  ; LCCOMB_X19_Y16_N12 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_wrreq~0  ; LCCOMB_X19_Y15_N18 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|_~0           ; LCCOMB_X30_Y19_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_rdreq~0 ; LCCOMB_X32_Y19_N16 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_wrreq~0 ; LCCOMB_X30_Y19_N8  ; 12      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|_~0           ; LCCOMB_X35_Y15_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_rdreq~0 ; LCCOMB_X34_Y16_N22 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_wrreq~0 ; LCCOMB_X35_Y15_N0  ; 12      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|WR_MASK[1]~2                                                                                                           ; LCCOMB_X27_Y19_N30 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~0                                                                                                              ; LCCOMB_X25_Y18_N20 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~1                                                                                                              ; LCCOMB_X27_Y19_N4  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~2                                                                                                              ; LCCOMB_X27_Y19_N10 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~3                                                                                                              ; LCCOMB_X27_Y19_N20 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|command:u_command|OE                                                                                                   ; FF_X24_Y21_N31     ; 16      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|command:u_command|do_load_mode                                                                                         ; FF_X24_Y22_N5      ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|command:u_command|rp_done~2                                                                                            ; LCCOMB_X25_Y20_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                         ; FF_X25_Y23_N21     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan0~4                                                                      ; LCCOMB_X25_Y23_N6  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ~1                                                                        ; LCCOMB_X26_Y20_N4  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|mLENGTH[7]~5                                                                                                           ; LCCOMB_X25_Y16_N24 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|Equal0~4                                                                                                              ; LCCOMB_X19_Y17_N24 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan7~1                                                                                                           ; LCCOMB_X19_Y17_N6  ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan9~7                                                                                                           ; LCCOMB_X20_Y17_N30 ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0]                                                                  ; PLL_4              ; 492     ; Clock                                               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[4]                                                                  ; PLL_4              ; 115     ; Clock                                               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                   ;
+------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                   ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; GPIO_1_IN[0]                                                           ; PIN_T9        ; 176     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                        ; FF_X28_Y4_N27 ; 71      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; Reset_Delay:u2|oRST_0                                                  ; FF_X25_Y33_N1 ; 428     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; Reset_Delay:u2|oRST_1                                                  ; FF_X26_Y8_N1  ; 20      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ; PLL_4         ; 492     ; 38                                   ; Global Clock         ; GCLK16           ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[1] ; PLL_4         ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[2] ; PLL_4         ; 1       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[4] ; PLL_4         ; 115     ; 53                                   ; Global Clock         ; GCLK17           ; --                        ;
+------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]~input                                                                                                                                                                         ; 259     ;
; Reset_Delay:u2|oRST_2                                                                                                                                                                ; 115     ;
; CLOCK_50~input                                                                                                                                                                       ; 98      ;
; ~GND                                                                                                                                                                                 ; 51      ;
; I2C_CCD_Config:u8|i2c_reset                                                                                                                                                          ; 42      ;
; I2C_CCD_Config:u8|LUT_INDEX[3]                                                                                                                                                       ; 32      ;
; Sdram_Control:u7|mRD~0                                                                                                                                                               ; 32      ;
; I2C_CCD_Config:u8|LUT_INDEX[2]                                                                                                                                                       ; 31      ;
; Reset_Delay:u2|Equal0~10                                                                                                                                                             ; 31      ;
; SW[0]~input                                                                                                                                                                          ; 27      ;
; I2C_CCD_Config:u8|LUT_INDEX[4]                                                                                                                                                       ; 27      ;
; I2C_CCD_Config:u8|LUT_INDEX[1]                                                                                                                                                       ; 26      ;
; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                             ; 26      ;
; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                      ; 26      ;
; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                                                       ; 25      ;
; I2C_CCD_Config:u8|mI2C_DATA[23]~0                                                                                                                                                    ; 24      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~2                                                                                                                                         ; 24      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                    ; 22      ;
; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; 21      ;
; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                       ; 21      ;
; Sdram_Control:u7|mADDR[20]~0                                                                                                                                                         ; 21      ;
; Sdram_Control:u7|always2~3                                                                                                                                                           ; 19      ;
; Sdram_Control:u7|LessThan4~4                                                                                                                                                         ; 19      ;
; Sdram_Control:u7|LessThan4~3                                                                                                                                                         ; 19      ;
; Sdram_Control:u7|always2~2                                                                                                                                                           ; 19      ;
; Sdram_Control:u7|LessThan3~5                                                                                                                                                         ; 19      ;
; Sdram_Control:u7|always2~1                                                                                                                                                           ; 19      ;
; Sdram_Control:u7|LessThan2~5                                                                                                                                                         ; 19      ;
; Sdram_Control:u7|always2~0                                                                                                                                                           ; 19      ;
; Sdram_Control:u7|LessThan1~5                                                                                                                                                         ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                    ; 19      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_rdreq~0                                              ; 19      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_rdreq~0                                              ; 19      ;
; Sdram_Control:u7|WR_MASK[0]                                                                                                                                                          ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                    ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                    ; 18      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_wrreq~0                                               ; 17      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_wrreq~0                                               ; 17      ;
; Sdram_Control:u7|mLENGTH[7]~5                                                                                                                                                        ; 17      ;
; I2C_CCD_Config:u8|LessThan0~4                                                                                                                                                        ; 17      ;
; Sdram_Control:u7|Equal0~1                                                                                                                                                            ; 17      ;
; CCD_Capture:u3|X_Cont[10]~20                                                                                                                                                         ; 16      ;
; CCD_Capture:u3|X_Cont[10]~19                                                                                                                                                         ; 16      ;
; CCD_Capture:u3|Y_Cont[14]~18                                                                                                                                                         ; 16      ;
; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ~1                                                                                                                     ; 16      ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan0~4                                                                                                                   ; 16      ;
; Sdram_Control:u7|command:u_command|OE                                                                                                                                                ; 16      ;
; I2C_CCD_Config:u8|always1~0                                                                                                                                                          ; 14      ;
; VGA_Controller:u1|Equal0~4                                                                                                                                                           ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6]                                                                                                                                    ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                    ; 14      ;
; Sdram_Control:u7|Equal4~0                                                                                                                                                            ; 14      ;
; I2C_CCD_Config:u8|Add1~26                                                                                                                                                            ; 14      ;
; I2C_CCD_Config:u8|Add0~26                                                                                                                                                            ; 14      ;
; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; 14      ;
; VGA_Controller:u1|LessThan9~7                                                                                                                                                        ; 13      ;
; I2C_CCD_Config:u8|Mux10~0                                                                                                                                                            ; 13      ;
; VGA_Controller:u1|LessThan7~1                                                                                                                                                        ; 13      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_wrreq~0                                              ; 13      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|valid_wrreq~0                                              ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                    ; 13      ;
; Sdram_Control:u7|ST[0]                                                                                                                                                               ; 13      ;
; CCD_Capture:u3|oDVAL                                                                                                                                                                 ; 12      ;
; Sdram_Control:u7|command:u_command|rw_flag~0                                                                                                                                         ; 12      ;
; Sdram_Control:u7|command:u_command|do_writea                                                                                                                                         ; 12      ;
; Sdram_Control:u7|command:u_command|do_reada                                                                                                                                          ; 12      ;
; Sdram_Control:u7|command:u_command|always4~0                                                                                                                                         ; 11      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|cout_actual                                                             ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_rdreq~0                                               ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|valid_rdreq~0                                               ; 10      ;
; Sdram_Control:u7|command:u_command|always0~5                                                                                                                                         ; 10      ;
; Sdram_Control:u7|ST[1]~3                                                                                                                                                             ; 10      ;
; CCD_Capture:u3|X_Cont[0]                                                                                                                                                             ; 10      ;
; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                        ; 10      ;
; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; 10      ;
; Sdram_Control:u7|ST[1]~15                                                                                                                                                            ; 9       ;
; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                            ; 9       ;
; Sdram_Control:u7|command:u_command|command_done                                                                                                                                      ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|op_1~14                                                    ; 9       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|_~0                                                         ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|_~0                                                         ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|_~0                                                        ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|_~0                                                        ; 8       ;
; I2C_CCD_Config:u8|LessThan1~1                                                                                                                                                        ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; 8       ;
; Sdram_Control:u7|Equal3~3                                                                                                                                                            ; 8       ;
; Sdram_Control:u7|ST[1]                                                                                                                                                               ; 8       ;
; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                             ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|op_1~14                                                    ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                  ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                  ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; 7       ;
; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                  ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; 7       ;
; Reset_Delay:u2|Equal0~8                                                                                                                                                              ; 7       ;
; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; 7       ;
; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; 7       ;
; Sdram_Control:u7|mRD                                                                                                                                                                 ; 7       ;
; Sdram_Control:u7|ST[2]                                                                                                                                                               ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                  ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; 6       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]~1                                                                                                                                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; 6       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; 6       ;
; Sdram_Control:u7|command:u_command|SA[4]~15                                                                                                                                          ; 6       ;
; Sdram_Control:u7|Equal2~0                                                                                                                                                            ; 6       ;
; Sdram_Control:u7|Equal3~2                                                                                                                                                            ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                 ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                 ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                 ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                 ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                 ; 6       ;
; Reset_Delay:u2|Cont[24]                                                                                                                                                              ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|op_1~14                                                     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; 5       ;
; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                                                     ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                              ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                  ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; 5       ;
; Sdram_Control:u7|PM_STOP                                                                                                                                                             ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                 ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                 ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                 ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                 ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                 ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                 ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; Sdram_Control:u7|Pre_RD                                                                                                                                                              ; 5       ;
; Sdram_Control:u7|Read                                                                                                                                                                ; 5       ;
; Sdram_Control:u7|Write                                                                                                                                                               ; 5       ;
; Sdram_Control:u7|ST[7]                                                                                                                                                               ; 5       ;
; Sdram_Control:u7|Equal5~0                                                                                                                                                            ; 5       ;
; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; 5       ;
; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; 5       ;
; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; 5       ;
; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; 5       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                 ; 5       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                 ; 5       ;
; Reset_Delay:u2|Cont[23]                                                                                                                                                              ; 5       ;
; Reset_Delay:u2|Cont[22]                                                                                                                                                              ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~0                             ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~0                             ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; 4       ;
; VGA_Controller:u1|oRequest                                                                                                                                                           ; 4       ;
; I2C_CCD_Config:u8|Mux11~0                                                                                                                                                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~0                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                        ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~0                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~0                             ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~0                             ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; 4       ;
; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                                                     ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~2                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; 4       ;
; RAW2RGB:u4|rRed[3]~3                                                                                                                                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~2                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; 4       ;
; RAW2RGB:u4|rBlue~5                                                                                                                                                                   ; 4       ;
; RAW2RGB:u4|Equal5~4                                                                                                                                                                  ; 4       ;
; RAW2RGB:u4|Equal2~4                                                                                                                                                                  ; 4       ;
; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; 4       ;
; Sdram_Control:u7|command:u_command|rp_done~2                                                                                                                                         ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[2]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[2]                                                 ; 4       ;
; RAW2RGB:u4|oDval                                                                                                                                                                     ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4]  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor5                        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor5                        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7]  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8]  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor5                       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor5                       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor5                       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor5                       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4]  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor5                        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor5                        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7]  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8]  ; 4       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                             ; 4       ;
; Sdram_Control:u7|mLENGTH[7]~1                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|mWR                                                                                                                                                                 ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                                                      ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                                                      ; 4       ;
; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; 4       ;
; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; 4       ;
; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; 4       ;
; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; 4       ;
; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; 4       ;
; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; 4       ;
; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; 4       ;
; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|q_b[3]                                                     ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|q_b[14]                                                    ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|q_b[15]                                                    ; 4       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|q_b[2]                                                     ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                ; 4       ;
; Reset_Delay:u2|Cont[21]                                                                                                                                                              ; 4       ;
; Reset_Delay:u2|Cont[20]                                                                                                                                                              ; 4       ;
; GPIO_1_D[21]~input                                                                                                                                                                   ; 3       ;
; Sdram_Control:u7|command:u_command|REF_ACK~_wirecell                                                                                                                                 ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan1~4                                                                                                                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~1                             ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~1                             ; 3       ;
; rCCD_LVAL                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; 3       ;
; I2C_CCD_Config:u8|LUT_INDEX[5]~1                                                                                                                                                     ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|Add4~0                                                                                                                                                             ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|Mux1~0                                                                                                                                                             ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~1                            ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~1                            ; 3       ;
; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~1                             ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~1                             ; 3       ;
; I2C_CCD_Config:u8|LessThan1~0                                                                                                                                                        ; 3       ;
; VGA_Controller:u1|LessThan9~4                                                                                                                                                        ; 3       ;
; VGA_Controller:u1|Equal0~0                                                                                                                                                           ; 3       ;
; RAW2RGB:u4|wData1_d1[3]                                                                                                                                                              ; 3       ;
; RAW2RGB:u4|wData2_d1[3]                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~4                            ; 3       ;
; RAW2RGB:u4|rRed[3]~1                                                                                                                                                                 ; 3       ;
; RAW2RGB:u4|rRed[3]~0                                                                                                                                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~4                            ; 3       ;
; RAW2RGB:u4|wData1_d1[2]                                                                                                                                                              ; 3       ;
; RAW2RGB:u4|rBlue[2]~1                                                                                                                                                                ; 3       ;
; RAW2RGB:u4|rBlue[2]~0                                                                                                                                                                ; 3       ;
; RAW2RGB:u4|wData2_d1[2]                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[24]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[24]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[25]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[25]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[9]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[19]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[19]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[8]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[17]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[17]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[16]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[16]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[14]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[14]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; 3       ;
; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; 3       ;
; Reset_Delay:u2|Equal0~9                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|command:u_command|rp_done~1                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE~1                                                                                                                   ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan0~0                                                                                                                   ; 3       ;
; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[1]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[4]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[3]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[6]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[5]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[8]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[7]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[9]                                                 ; 3       ;
; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[1]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[4]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[3]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[6]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[5]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[8]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[7]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[9]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor2                        ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor2                        ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[2]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor2                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor2                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin|xor2                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin|xor2                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin|xor2                        ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin|xor2                        ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[2]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]  ; 3       ;
; Reset_Delay:u2|LessThan2~0                                                                                                                                                           ; 3       ;
; Reset_Delay:u2|Equal0~6                                                                                                                                                              ; 3       ;
; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; 3       ;
; Sdram_Control:u7|RD_MASK[1]~2                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|WR_MASK[1]~2                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|command:u_command|always0~1                                                                                                                                         ; 3       ;
; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; 3       ;
; Sdram_Control:u7|Equal5~1                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; 3       ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                                                                          ; 3       ;
; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                          ; 3       ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                          ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; 3       ;
; Sdram_Control:u7|Equal0~0                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; 3       ;
; Sdram_Control:u7|ST[3]                                                                                                                                                               ; 3       ;
; Sdram_Control:u7|ST[4]                                                                                                                                                               ; 3       ;
; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; 3       ;
; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; 3       ;
; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; 3       ;
; CCD_Capture:u3|X_Cont[9]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[8]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[4]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[3]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[2]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[7]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[6]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[5]                                                                                                                                                             ; 3       ;
; CCD_Capture:u3|X_Cont[1]                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[24]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[24]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[21]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[21]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[20]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[20]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[9]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[19]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[19]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[8]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[18]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[18]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[17]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[17]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[16]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[16]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[14]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; 3       ;
; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                 ; 3       ;
; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|op_1~14                                                     ; 3       ;
; KEY[1]~input                                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|WR_MASK[1]~5                                                                                                                                                        ; 2       ;
; Sdram_Control:u7|mWR_DONE~4                                                                                                                                                          ; 2       ;
; Reset_Delay:u2|oRST_4                                                                                                                                                                ; 2       ;
; Reset_Delay:u2|oRST_3                                                                                                                                                                ; 2       ;
; VGA_Controller:u1|LessThan4~0                                                                                                                                                        ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1~0                                                                                                                                           ; 2       ;
; CCD_Capture:u3|mSTART                                                                                                                                                                ; 2       ;
; rCCD_FVAL                                                                                                                                                                            ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~4              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~4              ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK~0                                                                                                                                            ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|Mux18~0                                                                                                                                                            ; 2       ;
; I2C_CCD_Config:u8|Mux21~0                                                                                                                                                            ; 2       ;
; I2C_CCD_Config:u8|Mux20~0                                                                                                                                                            ; 2       ;
; I2C_CCD_Config:u8|Mux1~1                                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|Mux11~1                                                                                                                                                            ; 2       ;
; I2C_CCD_Config:u8|Mux5~0                                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|Mux13~0                                                                                                                                                            ; 2       ;
; I2C_CCD_Config:u8|Mux9~0                                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                                                     ; 2       ;
; VGA_Controller:u1|LessThan9~5                                                                                                                                                        ; 2       ;
; CCD_Capture:u3|X_Cont[10]~16                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                  ; 2       ;
; Sdram_Control:u7|CMD[1]~0                                                                                                                                                            ; 2       ;
; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rRD2_ADDR[23]                                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rWR2_ADDR[23]                                                                                                                                                       ; 2       ;
; VGA_Controller:u1|LessThan5~0                                                                                                                                                        ; 2       ;
; VGA_Controller:u1|always1~0                                                                                                                                                          ; 2       ;
; VGA_Controller:u1|LessThan9~3                                                                                                                                                        ; 2       ;
; RAW2RGB:u4|wData0_d1[3]                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; 2       ;
; RAW2RGB:u4|Equal5~5                                                                                                                                                                  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; 2       ;
; RAW2RGB:u4|Equal5~1                                                                                                                                                                  ; 2       ;
; RAW2RGB:u4|rBlue[2]~4                                                                                                                                                                ; 2       ;
; RAW2RGB:u4|wData0_d1[2]                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|rWR2_ADDR[7]                                                                                                                                                        ; 2       ;
; Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                        ; 2       ;
; Sdram_Control:u7|command:u_command|always3~0                                                                                                                                         ; 2       ;
; Sdram_Control:u7|CMD[1]                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|CMD[0]                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|always3~2                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE~0                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector0~0                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|LessThan2~1                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|LessThan2~0                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                             ; 2       ;
; I2C_CCD_Config:u8|Equal2~7                                                                                                                                                           ; 2       ;
; Reset_Delay:u2|oRST_1~0                                                                                                                                                              ; 2       ;
; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[1] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~4              ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[1] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~4              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5]  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5]  ; 2       ;
; Reset_Delay:u2|LessThan2~1                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; 2       ;
; Sdram_Control:u7|command:u_command|always0~3                                                                                                                                         ; 2       ;
; Sdram_Control:u7|command:u_command|always0~2                                                                                                                                         ; 2       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; 2       ;
; Reset_Delay:u2|oRST_1                                                                                                                                                                ; 2       ;
; Sdram_Control:u7|command:u_command|do_initial                                                                                                                                        ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[25]                                                                                                                     ; 2       ;
; Sdram_Control:u7|command:u_command|WE_N~0                                                                                                                                            ; 2       ;
; Sdram_Control:u7|Equal6~0                                                                                                                                                            ; 2       ;
; Sdram_Control:u7|Equal7~0                                                                                                                                                            ; 2       ;
; Sdram_Control:u7|Read~0                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|Write~0                                                                                                                                                             ; 2       ;
; Reset_Delay:u2|oRST_0                                                                                                                                                                ; 2       ;
; Sdram_Control:u7|ST[1]~2                                                                                                                                                             ; 2       ;
; Sdram_Control:u7|Pre_WR                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|DQM~0                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|Equal3~0                                                                                                                                                            ; 2       ;
; Sdram_Control:u7|ST[5]                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|ST[6]                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|ST[8]                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|ST[9]                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rRD1_ADDR[23]                                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rRD1_ADDR[22]                                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rWR1_ADDR[23]                                                                                                                                                       ; 2       ;
; Sdram_Control:u7|rWR1_ADDR[22]                                                                                                                                                       ; 2       ;
; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; 2       ;
; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; 2       ;
; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; 2       ;
; CCD_Capture:u3|X_Cont[15]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|X_Cont[14]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|X_Cont[13]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|X_Cont[12]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|X_Cont[11]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|X_Cont[10]                                                                                                                                                            ; 2       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|q_b[26]                                                    ; 2       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|q_b[27]                                                    ; 2       ;
; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|Y_Cont[14]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|Y_Cont[13]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|Y_Cont[12]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|Y_Cont[11]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|Y_Cont[10]                                                                                                                                                            ; 2       ;
; CCD_Capture:u3|Y_Cont[9]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                             ; 2       ;
; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                             ; 2       ;
; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                        ; 2       ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                        ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                     ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                 ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                   ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                                                      ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                                                       ; 2       ;
; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                                                       ; 2       ;
; Reset_Delay:u2|Cont[31]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[30]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[29]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[28]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[27]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[26]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[25]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[15]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[14]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[13]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[12]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[11]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[10]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[9]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[8]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[7]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[6]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[5]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[4]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[3]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[2]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[1]                                                                                                                                                               ; 2       ;
; Reset_Delay:u2|Cont[19]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[18]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[17]                                                                                                                                                              ; 2       ;
; Reset_Delay:u2|Cont[16]                                                                                                                                                              ; 2       ;
; RAW2RGB:u4|dval_ctrl_en~feeder                                                                                                                                                       ; 1       ;
; GPIO_1_D[20]~input                                                                                                                                                                   ; 1       ;
; GPIO_1_D[19]~input                                                                                                                                                                   ; 1       ;
; GPIO_1_D[9]~input                                                                                                                                                                    ; 1       ;
; GPIO_1_D[8]~input                                                                                                                                                                    ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0~_wirecell           ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0~_wirecell           ; 1       ;
; I2C_CCD_Config:u8|LUT_INDEX[0]~5                                                                                                                                                     ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[0]~0                                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|wrptr_g[0]~0                                               ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]~0                                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]~0                                               ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE~4                                                                                                                   ; 1       ;
; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE~3                                                                                                                   ; 1       ;
; I2C_CCD_Config:u8|Mux6~1                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux6~0                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux23~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux23~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux19~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux19~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4~1                                                                                                                                           ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4~0                                                                                                                                           ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~9                                                                                                                                   ; 1       ;
; VGA_Controller:u1|LessThan10~2                                                                                                                                                       ; 1       ;
; Sdram_Control:u7|control_interface:u_control_interface|REFRESH~2                                                                                                                     ; 1       ;
; Sdram_Control:u7|command:u_command|SA~24                                                                                                                                             ; 1       ;
; Sdram_Control:u7|command:u_command|SA~23                                                                                                                                             ; 1       ;
; Sdram_Control:u7|command:u_command|SA~22                                                                                                                                             ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~8                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                  ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~7                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~6                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                  ; 1       ;
; Reset_Delay:u2|oRST_4~0                                                                                                                                                              ; 1       ;
; Reset_Delay:u2|oRST_3~0                                                                                                                                                              ; 1       ;
; Reset_Delay:u2|LessThan3~0                                                                                                                                                           ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~5                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~5                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~4                                                                                                                                        ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~3                                                                                                                                        ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~5                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~7                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~6                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~7                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~6                            ; 1       ;
; CCD_Capture:u3|mSTART~0                                                                                                                                                              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~4                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]~7                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]~6                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~3                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]~5                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]~4                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]~3                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~2                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]~2                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]~1                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]~0                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|data_wire[2]~0                     ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~7                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~6                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~4                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]~7                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]~6                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~3                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]~5                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]~4                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]~3                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|_~2                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]~2                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]~1                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]   ; 1       ;
; VGA_Controller:u1|always1~3                                                                                                                                                          ; 1       ;
; VGA_Controller:u1|always1~2                                                                                                                                                          ; 1       ;
; VGA_Controller:u1|LessThan4~1                                                                                                                                                        ; 1       ;
; VGA_Controller:u1|LessThan6~1                                                                                                                                                        ; 1       ;
; VGA_Controller:u1|LessThan6~0                                                                                                                                                        ; 1       ;
; VGA_Controller:u1|always1~1                                                                                                                                                          ; 1       ;
; VGA_Controller:u1|LessThan3~1                                                                                                                                                        ; 1       ;
; VGA_Controller:u1|LessThan3~0                                                                                                                                                        ; 1       ;
; VGA_Controller:u1|LessThan5~1                                                                                                                                                        ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]~0                  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|data_wire[2]~0                     ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~7                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~6                             ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~2                                                                                                                                        ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~4                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector2~0                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3~0                                                                                                                                           ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector3~1                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector3~0                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2~2                                                                                                                                           ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2~1                                                                                                                                           ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2~0                                                                                                                                           ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1~1                                                                                                                                           ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector5~1                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector5~0                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~26                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~25                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~24                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~23                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~22                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~21                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~20                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~19                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~18                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~17                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~16                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~15                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~14                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~13                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~12                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~11                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~10                                                                                                                                                 ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~9                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~8                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~7                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~6                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~5                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~4                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~3                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~2                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|Selector1~0                                                                                                                                                        ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~1                                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure~0                                                                                                                                                  ; 1       ;
; CCD_Capture:u3|mCCD_DATA~1                                                                                                                                                           ; 1       ;
; rCCD_DATA[3]                                                                                                                                                                         ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~7                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~6                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~5                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~7                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|_~6                            ; 1       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4|aneb_result_wire[0]~2                                    ; 1       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4|aneb_result_wire[0]~1                                    ; 1       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4|aneb_result_wire[0]~0                                    ; 1       ;
; CCD_Capture:u3|mCCD_DATA~0                                                                                                                                                           ; 1       ;
; rCCD_DATA[2]                                                                                                                                                                         ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|_~5                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                  ; 1       ;
; CCD_Capture:u3|mCCD_FVAL~0                                                                                                                                                           ; 1       ;
; CCD_Capture:u3|Pre_FVAL                                                                                                                                                              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~5                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|_~5                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~1                                                                                                                                        ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                       ; 1       ;
; Sdram_Control:u7|Add13~56                                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Add13~55                                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Add9~56                                                                                                                                                             ; 1       ;
; Sdram_Control:u7|Add9~55                                                                                                                                                             ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~3                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ; 1       ;
; I2C_CCD_Config:u8|LUT_INDEX[4]~4                                                                                                                                                     ; 1       ;
; I2C_CCD_Config:u8|LUT_INDEX[3]~3                                                                                                                                                     ; 1       ;
; I2C_CCD_Config:u8|LUT_INDEX[3]~2                                                                                                                                                     ; 1       ;
; I2C_CCD_Config:u8|LUT_INDEX[2]~0                                                                                                                                                     ; 1       ;
; I2C_CCD_Config:u8|Selector2~0                                                                                                                                                        ; 1       ;
; I2C_CCD_Config:u8|mSetup_ST~12                                                                                                                                                       ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END~0                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector0~2                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|Selector0~1                                                                                                                                      ; 1       ;
; I2C_CCD_Config:u8|Mux3~0                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux2~1                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux2~0                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux0~0                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux21~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux21~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux18~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux19~0                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux20~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux20~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux23~0                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux22~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux22~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux22~0                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux17~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux17~0                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux12~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux9~1                                                                                                                                                             ; 1       ;
; I2C_CCD_Config:u8|Mux10~1                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux16~3                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux16~2                                                                                                                                                            ; 1       ;
; I2C_CCD_Config:u8|Mux16~1                                                                                                                                                            ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_hsv:auto_generated|altsyncram_bka1:altsyncram2|ALTSYNCRAM                          ; M9K  ; Simple Dual Port ; Single Clock ; 798          ; 36           ; 798          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 28728 ; 798                         ; 6                           ; 798                         ; 6                           ; 4788                ; 1    ; None ; M9K_X22_Y13_N0 ; Old data             ; Old data        ; Old data        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 256                         ; 32                          ; 8192                ; 1    ; None ; M9K_X33_Y19_N0 ; Don't care           ; Old data        ; Old data        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 256                         ; 32                          ; 8192                ; 1    ; None ; M9K_X33_Y16_N0 ; Don't care           ; Old data        ; Old data        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,442 / 71,559 ( 2 % ) ;
; C16 interconnects           ; 49 / 2,597 ( 2 % )     ;
; C4 interconnects            ; 628 / 46,848 ( 1 % )   ;
; Direct links                ; 441 / 71,559 ( < 1 % ) ;
; Global clocks               ; 8 / 20 ( 40 % )        ;
; Local interconnects         ; 914 / 24,624 ( 4 % )   ;
; R24 interconnects           ; 55 / 2,496 ( 2 % )     ;
; R4 interconnects            ; 682 / 62,424 ( 1 % )   ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.84) ; Number of LABs  (Total = 119) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 4                             ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 0                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 1                             ;
; 12                                          ; 1                             ;
; 13                                          ; 3                             ;
; 14                                          ; 7                             ;
; 15                                          ; 11                            ;
; 16                                          ; 61                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.05) ; Number of LABs  (Total = 119) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 91                            ;
; 1 Clock                            ; 89                            ;
; 1 Clock enable                     ; 34                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.07) ; Number of LABs  (Total = 119) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 9                             ;
; 3                                            ; 1                             ;
; 4                                            ; 5                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 1                             ;
; 17                                           ; 1                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 6                             ;
; 22                                           ; 5                             ;
; 23                                           ; 6                             ;
; 24                                           ; 4                             ;
; 25                                           ; 6                             ;
; 26                                           ; 8                             ;
; 27                                           ; 10                            ;
; 28                                           ; 9                             ;
; 29                                           ; 6                             ;
; 30                                           ; 2                             ;
; 31                                           ; 3                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.35) ; Number of LABs  (Total = 119) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 22                            ;
; 2                                               ; 10                            ;
; 3                                               ; 5                             ;
; 4                                               ; 6                             ;
; 5                                               ; 3                             ;
; 6                                               ; 6                             ;
; 7                                               ; 7                             ;
; 8                                               ; 9                             ;
; 9                                               ; 8                             ;
; 10                                              ; 9                             ;
; 11                                              ; 7                             ;
; 12                                              ; 7                             ;
; 13                                              ; 5                             ;
; 14                                              ; 5                             ;
; 15                                              ; 1                             ;
; 16                                              ; 6                             ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.26) ; Number of LABs  (Total = 119) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 17                            ;
; 5                                            ; 7                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 9                             ;
; 11                                           ; 2                             ;
; 12                                           ; 9                             ;
; 13                                           ; 9                             ;
; 14                                           ; 2                             ;
; 15                                           ; 1                             ;
; 16                                           ; 2                             ;
; 17                                           ; 5                             ;
; 18                                           ; 5                             ;
; 19                                           ; 4                             ;
; 20                                           ; 2                             ;
; 21                                           ; 2                             ;
; 22                                           ; 3                             ;
; 23                                           ; 1                             ;
; 24                                           ; 2                             ;
; 25                                           ; 2                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 118       ; 0            ; 118       ; 0            ; 0            ; 118       ; 118       ; 0            ; 118       ; 118       ; 0            ; 107          ; 0            ; 0            ; 95           ; 0            ; 107          ; 95           ; 0            ; 0            ; 60           ; 107          ; 0            ; 0            ; 0            ; 0            ; 0            ; 118       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 118          ; 0         ; 118          ; 118          ; 0         ; 0         ; 118          ; 0         ; 0         ; 118          ; 11           ; 118          ; 118          ; 23           ; 118          ; 11           ; 23           ; 118          ; 118          ; 58           ; 11           ; 118          ; 118          ; 118          ; 118          ; 118          ; 0         ; 118          ; 118          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_IN[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_IN[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_IN[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[29]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[30]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[31]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[32]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[33]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[16]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[18]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[23]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[24]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[25]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[26]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[27]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[28]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[29]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[30]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[31]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[32]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[33]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[16]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[17]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[18]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[19]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[20]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[21]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[22]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[23]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[24]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[25]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[26]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[27]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_D[28]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[17]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[19]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[20]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[21]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_D[22]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_IN[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; CLOCK_50             ; 2.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                  ; Destination Register                                                                                                                                                                ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLOCK_50                                                                                                                                                         ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                                            ; 1.311             ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.051             ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.051             ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; 0.032             ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; 0.030             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; 0.020             ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; 0.019             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                              ; 0.019             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                              ; 0.018             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                              ; 0.018             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[8]                              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                              ; 0.016             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 11 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "DE2_115_CAMERA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Warning (15559): Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[1] of parameter phase shift -- achieved value of -105.0 degrees
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aij1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_ihj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Warning (332174): Ignored filter at DE2_115_D5M_VGA.sdc(10): CLOCK2_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_D5M_VGA.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50]
Warning (332174): Ignored filter at DE2_115_D5M_VGA.sdc(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_D5M_VGA.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_1_IN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 u6|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u6|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   40.000 u6|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   25.000 u6|altpll_component|auto_generated|pll1|clk[4]
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[1] (placed in counter C3 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[2] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[4] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node GPIO_1_IN[0]~input (placed in PIN T9 (CLK12, DIFFCLK_7n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1
        Info (176357): Destination node I2C_CCD_Config:u8|mI2C_CTRL_CLK~0
Info (176353): Automatically promoted node Reset_Delay:u2|oRST_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control:u7|mLENGTH[7]~0
        Info (176357): Destination node Reset_Delay:u2|oRST_0~0
Info (176353): Automatically promoted node Reset_Delay:u2|oRST_1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node GPIO_1_D[15]~output
        Info (176357): Destination node Reset_Delay:u2|oRST_1~1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" output port clk[2] feeds output pin "GPIO_1_D[14]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" output port clk[4] feeds output pin "GPIO_0_D[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0_D[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_0_D[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0_D[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_0_D[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0_D[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_0_D[0] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[1] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[2] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[3] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[4] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[5] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[6] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[7] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[8] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[9] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[10] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[11] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[12] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[13] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[14] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[15] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[16] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[17] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[18] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[19] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[20] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[21] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[22] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[23] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[24] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[25] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[26] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[27] has a permanently enabled output enable
    Info (169065): Pin GPIO_0_D[28] has a permanently enabled output enable
    Info (169065): Pin GPIO_1_D[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[14] has a permanently enabled output enable
    Info (169065): Pin GPIO_1_D[15] has a permanently enabled output enable
    Info (169065): Pin GPIO_1_D[17] has a permanently enabled output enable
    Info (169065): Pin GPIO_1_D[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_1_D[22] has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 964 megabytes
    Info: Processing ended: Mon Jul 04 15:52:23 2016
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.fit.smsg.


