(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : SAFELIGHT.brd                                 )
(    Software Version : 17.2S078                                      )
(    Date/Time        : Mon Apr 17 15:40:13 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\SAFELIGHT\LIGHTSENSOR\allegro'
Design Directory:            'C:/SAFELIGHT/LIGHTSENSOR/allegro'
Old design name:             'C:/SAFELIGHT/LIGHTSENSOR/allegro/SAFELIGHT.brd'
New design name:             'C:/SAFELIGHT/LIGHTSENSOR/allegro/SAFELIGHT.brd'

CmdLine: netrev.exe -y 1 -n -i C:\SAFELIGHT\LIGHTSENSOR\allegro C:\SAFELIGHT\LIGHTSENSOR\allegro\SAFELIGHT.brd C:\SAFELIGHT\LIGHTSENSOR\allegro\SAFELIGHT.brd

------ Preparing to read pst files ------

Starting to read C:/SAFELIGHT/LIGHTSENSOR/allegro/pstchip.dat 
   Finished reading C:/SAFELIGHT/LIGHTSENSOR/allegro/pstchip.dat (00:00:00.04)
Starting to read C:/SAFELIGHT/LIGHTSENSOR/allegro/pstxprt.dat 
   Finished reading C:/SAFELIGHT/LIGHTSENSOR/allegro/pstxprt.dat (00:00:00.01)
Starting to read C:/SAFELIGHT/LIGHTSENSOR/allegro/pstxnet.dat 
   Finished reading C:/SAFELIGHT/LIGHTSENSOR/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_17.2/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.2/share/local/pcb/symbols 
           c:/cadence/spb_17.2/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.2/share/pcb/allegrolib/symbols 
           L:/Material Second year First semester/Electronic Systems Engineering/PROJECT/LibraryLoader/psm 
           C:/SafeLight/MyLib/FOOTPRINTS/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.2/share/local/pcb/padstacks 
           c:/cadence/spb_17.2/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.2/share/pcb/allegrolib/symbols 
           L:/Material Second year First semester/Electronic Systems Engineering/PROJECT/LibraryLoader/pad 
           C:/SafeLight/MyLib/PADSTACKS/ 


------ Summary Statistics ------


netrev run on Apr 17 15:40:13 2023
   DESIGN NAME : 'SAFELIGHT'
   PACKAGING ON Sep 13 2021 14:16:54

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:27
elapsed time  0:00:01

