#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000244a6294c90 .scope module, "matrix_tb" "matrix_tb" 2 59;
 .timescale 0 0;
v00000244a6332510_0 .var "clk", 0 0;
v00000244a6332150_0 .var/i "clock_count", 31 0;
v00000244a63328d0_0 .var/s "data_inA", 511 0;
v00000244a6332010_0 .var/s "data_inB", 511 0;
v00000244a63323d0_0 .var/s "data_out", 1215 0;
v00000244a63325b0_0 .net "done0", 0 0, v00000244a62c11e0_0;  1 drivers
v00000244a63320b0_0 .net "done1", 0 0, v00000244a6327690_0;  1 drivers
v00000244a6331e30_0 .net "done2", 0 0, v00000244a6328270_0;  1 drivers
v00000244a63332d0_0 .net "done3", 0 0, v00000244a6328090_0;  1 drivers
v00000244a6331f70_0 .var/i "i", 31 0;
v00000244a6331610_0 .var/i "j", 31 0;
v00000244a6332ab0_0 .var/i "k", 31 0;
v00000244a6331c50_0 .net/s "mac_out0", 18 0, v00000244a62c0740_0;  1 drivers
v00000244a63314d0_0 .net/s "mac_out1", 18 0, v00000244a6327870_0;  1 drivers
v00000244a6331890_0 .net/s "mac_out2", 18 0, v00000244a6328950_0;  1 drivers
v00000244a63330f0_0 .net/s "mac_out3", 18 0, v00000244a6328c70_0;  1 drivers
v00000244a63317f0_0 .var "macc_clear", 0 0;
v00000244a6332a10 .array/s "matA", 63 0, 7 0;
v00000244a6332650 .array/s "matB", 63 0, 7 0;
v00000244a6333190 .array/s "matrixC", 63 0, 18 0;
v00000244a63316b0 .array/s "result_matrix", 63 0, 18 0;
v00000244a63321f0_0 .var "rst", 0 0;
v00000244a6331430_0 .var "start", 0 0;
L_00000244a6331cf0 .part v00000244a63328d0_0, 0, 8;
L_00000244a6332790 .part v00000244a6332010_0, 0, 8;
L_00000244a63319d0 .part v00000244a63328d0_0, 8, 8;
L_00000244a6332c90 .part v00000244a6332010_0, 8, 8;
L_00000244a6331a70 .part v00000244a63328d0_0, 16, 8;
L_00000244a6331b10 .part v00000244a6332010_0, 16, 8;
L_00000244a6335150 .part v00000244a63328d0_0, 24, 8;
L_00000244a63351f0 .part v00000244a6332010_0, 24, 8;
S_00000244a6294e20 .scope module, "MAC0" "MAC" 2 99, 2 11 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v00000244a62c0f60_0 .net/s *"_ivl_0", 18 0, L_00000244a6332dd0;  1 drivers
v00000244a62c0ba0_0 .net/s *"_ivl_2", 18 0, L_00000244a6332e70;  1 drivers
v00000244a62c1320_0 .net/s "add_out", 18 0, L_00000244a63326f0;  1 drivers
v00000244a62c0600_0 .net "clk", 0 0, v00000244a6332510_0;  1 drivers
v00000244a62c11e0_0 .var "done", 0 0;
v00000244a62c1000_0 .net/s "inA", 7 0, L_00000244a6331cf0;  1 drivers
v00000244a62c0b00_0 .net/s "inB", 7 0, L_00000244a6332790;  1 drivers
v00000244a62c1280_0 .net "macc_clear", 0 0, v00000244a63317f0_0;  1 drivers
v00000244a62c07e0_0 .net/s "mult_out", 18 0, L_00000244a6331750;  1 drivers
v00000244a62c06a0_0 .net/s "mux_out", 18 0, L_00000244a6332d30;  1 drivers
v00000244a62c0740_0 .var/s "out", 18 0;
v00000244a62c0c40_0 .net "start", 0 0, v00000244a6331430_0;  1 drivers
E_00000244a62cea60 .event posedge, v00000244a62c0600_0;
L_00000244a6332dd0 .extend/s 19, L_00000244a6331cf0;
L_00000244a6332e70 .extend/s 19, L_00000244a6332790;
L_00000244a6331750 .arith/mult 19, L_00000244a6332dd0, L_00000244a6332e70;
L_00000244a63326f0 .arith/sum 19, L_00000244a6331750, v00000244a62c0740_0;
S_00000244a629be90 .scope module, "mux0" "mux2x1" 2 26, 2 1 0, S_00000244a6294e20;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v00000244a62c13c0_0 .net/s "a", 18 0, L_00000244a63326f0;  alias, 1 drivers
v00000244a62c0ec0_0 .net/s "b", 18 0, L_00000244a6331750;  alias, 1 drivers
v00000244a62c0ce0_0 .net/s "muxout", 18 0, L_00000244a6332d30;  alias, 1 drivers
v00000244a62c0a60_0 .net "sel", 0 0, v00000244a63317f0_0;  alias, 1 drivers
L_00000244a6332d30 .functor MUXZ 19, L_00000244a63326f0, L_00000244a6331750, v00000244a63317f0_0, C4<>;
S_00000244a629c020 .scope module, "MAC1" "MAC" 2 109, 2 11 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v00000244a6328bd0_0 .net/s *"_ivl_0", 18 0, L_00000244a6333230;  1 drivers
v00000244a6327370_0 .net/s *"_ivl_2", 18 0, L_00000244a6332830;  1 drivers
v00000244a6328450_0 .net/s "add_out", 18 0, L_00000244a6332b50;  1 drivers
v00000244a6327410_0 .net "clk", 0 0, v00000244a6332510_0;  alias, 1 drivers
v00000244a6327690_0 .var "done", 0 0;
v00000244a6327af0_0 .net/s "inA", 7 0, L_00000244a63319d0;  1 drivers
v00000244a63286d0_0 .net/s "inB", 7 0, L_00000244a6332c90;  1 drivers
v00000244a63284f0_0 .net "macc_clear", 0 0, v00000244a63317f0_0;  alias, 1 drivers
v00000244a6328770_0 .net/s "mult_out", 18 0, L_00000244a6332970;  1 drivers
v00000244a6328810_0 .net/s "mux_out", 18 0, L_00000244a6332bf0;  1 drivers
v00000244a6327870_0 .var/s "out", 18 0;
v00000244a6327190_0 .net "start", 0 0, v00000244a6331430_0;  alias, 1 drivers
L_00000244a6333230 .extend/s 19, L_00000244a63319d0;
L_00000244a6332830 .extend/s 19, L_00000244a6332c90;
L_00000244a6332970 .arith/mult 19, L_00000244a6333230, L_00000244a6332830;
L_00000244a6332b50 .arith/sum 19, L_00000244a6332970, v00000244a6327870_0;
S_00000244a62d81c0 .scope module, "mux0" "mux2x1" 2 26, 2 1 0, S_00000244a629c020;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v00000244a62c1140_0 .net/s "a", 18 0, L_00000244a6332b50;  alias, 1 drivers
v00000244a62c1460_0 .net/s "b", 18 0, L_00000244a6332970;  alias, 1 drivers
v00000244a62c1500_0 .net/s "muxout", 18 0, L_00000244a6332bf0;  alias, 1 drivers
v00000244a62c0880_0 .net "sel", 0 0, v00000244a63317f0_0;  alias, 1 drivers
L_00000244a6332bf0 .functor MUXZ 19, L_00000244a6332b50, L_00000244a6332970, v00000244a63317f0_0, C4<>;
S_00000244a6295b00 .scope module, "MAC2" "MAC" 2 119, 2 11 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v00000244a6327c30_0 .net/s *"_ivl_0", 18 0, L_00000244a6331570;  1 drivers
v00000244a63274b0_0 .net/s *"_ivl_2", 18 0, L_00000244a6331d90;  1 drivers
v00000244a6328630_0 .net/s "add_out", 18 0, L_00000244a6332fb0;  1 drivers
v00000244a6327f50_0 .net "clk", 0 0, v00000244a6332510_0;  alias, 1 drivers
v00000244a6328270_0 .var "done", 0 0;
v00000244a63272d0_0 .net/s "inA", 7 0, L_00000244a6331a70;  1 drivers
v00000244a6327ff0_0 .net/s "inB", 7 0, L_00000244a6331b10;  1 drivers
v00000244a6327d70_0 .net "macc_clear", 0 0, v00000244a63317f0_0;  alias, 1 drivers
v00000244a63283b0_0 .net/s "mult_out", 18 0, L_00000244a6332f10;  1 drivers
v00000244a63288b0_0 .net/s "mux_out", 18 0, L_00000244a6333050;  1 drivers
v00000244a6328950_0 .var/s "out", 18 0;
v00000244a6327550_0 .net "start", 0 0, v00000244a6331430_0;  alias, 1 drivers
L_00000244a6331570 .extend/s 19, L_00000244a6331a70;
L_00000244a6331d90 .extend/s 19, L_00000244a6331b10;
L_00000244a6332f10 .arith/mult 19, L_00000244a6331570, L_00000244a6331d90;
L_00000244a6332fb0 .arith/sum 19, L_00000244a6332f10, v00000244a6328950_0;
S_00000244a6295c90 .scope module, "mux0" "mux2x1" 2 26, 2 1 0, S_00000244a6295b00;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v00000244a6327b90_0 .net/s "a", 18 0, L_00000244a6332fb0;  alias, 1 drivers
v00000244a63279b0_0 .net/s "b", 18 0, L_00000244a6332f10;  alias, 1 drivers
v00000244a6327a50_0 .net/s "muxout", 18 0, L_00000244a6333050;  alias, 1 drivers
v00000244a6328310_0 .net "sel", 0 0, v00000244a63317f0_0;  alias, 1 drivers
L_00000244a6333050 .functor MUXZ 19, L_00000244a6332fb0, L_00000244a6332f10, v00000244a63317f0_0, C4<>;
S_00000244a6262ce0 .scope module, "MAC3" "MAC" 2 129, 2 11 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v00000244a6328130_0 .net/s *"_ivl_0", 18 0, L_00000244a6334070;  1 drivers
v00000244a63289f0_0 .net/s *"_ivl_2", 18 0, L_00000244a6334930;  1 drivers
v00000244a63275f0_0 .net/s "add_out", 18 0, L_00000244a63353d0;  1 drivers
v00000244a63277d0_0 .net "clk", 0 0, v00000244a6332510_0;  alias, 1 drivers
v00000244a6328090_0 .var "done", 0 0;
v00000244a6327cd0_0 .net/s "inA", 7 0, L_00000244a6335150;  1 drivers
v00000244a6328590_0 .net/s "inB", 7 0, L_00000244a63351f0;  1 drivers
v00000244a6327e10_0 .net "macc_clear", 0 0, v00000244a63317f0_0;  alias, 1 drivers
v00000244a6327eb0_0 .net/s "mult_out", 18 0, L_00000244a63350b0;  1 drivers
v00000244a6328b30_0 .net/s "mux_out", 18 0, L_00000244a6335290;  1 drivers
v00000244a6328c70_0 .var/s "out", 18 0;
v00000244a6328d10_0 .net "start", 0 0, v00000244a6331430_0;  alias, 1 drivers
L_00000244a6334070 .extend/s 19, L_00000244a6335150;
L_00000244a6334930 .extend/s 19, L_00000244a63351f0;
L_00000244a63350b0 .arith/mult 19, L_00000244a6334070, L_00000244a6334930;
L_00000244a63353d0 .arith/sum 19, L_00000244a63350b0, v00000244a6328c70_0;
S_00000244a6262e70 .scope module, "mux0" "mux2x1" 2 26, 2 1 0, S_00000244a6262ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v00000244a6328a90_0 .net/s "a", 18 0, L_00000244a63353d0;  alias, 1 drivers
v00000244a6327730_0 .net/s "b", 18 0, L_00000244a63350b0;  alias, 1 drivers
v00000244a6327910_0 .net/s "muxout", 18 0, L_00000244a6335290;  alias, 1 drivers
v00000244a63281d0_0 .net "sel", 0 0, v00000244a63317f0_0;  alias, 1 drivers
L_00000244a6335290 .functor MUXZ 19, L_00000244a63353d0, L_00000244a63350b0, v00000244a63317f0_0, C4<>;
S_00000244a63310c0 .scope module, "RAM0" "matrix_RAM" 2 77, 2 42 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_00000244a62cec60 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000001000>;
v00000244a6328db0_0 .net "clk", 0 0, v00000244a6332510_0;  alias, 1 drivers
v00000244a6328e50_0 .net/s "data_in", 511 0, v00000244a63328d0_0;  1 drivers
v00000244a6328ef0_0 .var/s "data_out", 511 0;
v00000244a6328f90_0 .net "rst", 0 0, v00000244a63321f0_0;  1 drivers
S_00000244a6331250 .scope module, "RAM1" "matrix_RAM" 2 84, 2 42 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_00000244a62cf8e0 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000001000>;
v00000244a63270f0_0 .net "clk", 0 0, v00000244a6332510_0;  alias, 1 drivers
v00000244a6327230_0 .net/s "data_in", 511 0, v00000244a6332010_0;  1 drivers
v00000244a6331bb0_0 .var/s "data_out", 511 0;
v00000244a6332330_0 .net "rst", 0 0, v00000244a63321f0_0;  alias, 1 drivers
S_00000244a63333f0 .scope module, "RAM2" "matrix_RAM" 2 91, 2 42 0, S_00000244a6294c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_00000244a62cf7a0 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000010011>;
v00000244a6332470_0 .net "clk", 0 0, v00000244a6332510_0;  alias, 1 drivers
v00000244a6332290_0 .net/s "data_in", 1215 0, v00000244a63323d0_0;  1 drivers
v00000244a6331930_0 .var/s "data_out", 1215 0;
v00000244a6331ed0_0 .net "rst", 0 0, v00000244a63321f0_0;  alias, 1 drivers
    .scope S_00000244a63310c0;
T_0 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a6328f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v00000244a6328ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000244a6328e50_0;
    %assign/vec4 v00000244a6328ef0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000244a6331250;
T_1 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a6332330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v00000244a6331bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000244a6327230_0;
    %assign/vec4 v00000244a6331bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000244a63333f0;
T_2 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a6331ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v00000244a6331930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000244a6332290_0;
    %assign/vec4 v00000244a6331930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000244a6294e20;
T_3 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a62c1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000244a62c0740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a62c11e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000244a62c0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000244a62c06a0_0;
    %assign/vec4 v00000244a62c0740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244a62c11e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a62c11e0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000244a629c020;
T_4 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a63284f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000244a6327870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a6327690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000244a6327190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000244a6328810_0;
    %assign/vec4 v00000244a6327870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244a6327690_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a6327690_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000244a6295b00;
T_5 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a6327d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000244a6328950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a6328270_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000244a6327550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000244a63288b0_0;
    %assign/vec4 v00000244a6328950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244a6328270_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a6328270_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000244a6262ce0;
T_6 ;
    %wait E_00000244a62cea60;
    %load/vec4 v00000244a6327e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000244a6328c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a6328090_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000244a6328d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000244a6328b30_0;
    %assign/vec4 v00000244a6328c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244a6328090_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244a6328090_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000244a6294c90;
T_7 ;
    %delay 5, 0;
    %load/vec4 v00000244a6332510_0;
    %inv;
    %store/vec4 v00000244a6332510_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000244a6294c90;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244a6332510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244a63317f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244a63321f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244a6331430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6332150_0, 0, 32;
    %vpi_call 2 150 "$readmemb", "ram_a_init.txt", v00000244a6332a10 {0 0 0};
    %vpi_call 2 151 "$readmemb", "ram_b_init.txt", v00000244a6332650 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244a63321f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244a63317f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000244a6331f70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6331610_0, 0, 32;
T_8.2 ;
    %load/vec4 v00000244a6331610_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a6333190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6332ab0_0, 0, 32;
T_8.4 ;
    %load/vec4 v00000244a6332ab0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6332ab0_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331f70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332a10, 4;
    %pad/s 19;
    %load/vec4 v00000244a6331610_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6332ab0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332650, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a6333190, 4, 0;
    %load/vec4 v00000244a6332ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6332ab0_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %load/vec4 v00000244a6331610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6331610_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244a6331430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6331610_0, 0, 32;
T_8.6 ;
    %load/vec4 v00000244a6331610_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
T_8.8 ;
    %load/vec4 v00000244a6331f70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.9, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v00000244a6331f70_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v00000244a6331f70_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6332ab0_0, 0, 32;
T_8.10 ;
    %load/vec4 v00000244a6332ab0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v00000244a6332ab0_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331f70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332a10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a63328d0_0, 4, 8;
    %load/vec4 v00000244a6331610_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6332ab0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332650, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a6332010_0, 4, 8;
    %load/vec4 v00000244a6332ab0_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332a10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a63328d0_0, 4, 8;
    %load/vec4 v00000244a6331610_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6332ab0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332650, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a6332010_0, 4, 8;
    %load/vec4 v00000244a6332ab0_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331f70_0;
    %addi 2, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332a10, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a63328d0_0, 4, 8;
    %load/vec4 v00000244a6331610_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6332ab0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332650, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a6332010_0, 4, 8;
    %load/vec4 v00000244a6332ab0_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331f70_0;
    %addi 3, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332a10, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a63328d0_0, 4, 8;
    %load/vec4 v00000244a6331610_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6332ab0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6332650, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244a6332010_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244a63317f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244a63317f0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000244a63325b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.16, 11;
    %load/vec4 v00000244a63320b0_0;
    %and;
T_8.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v00000244a6331e30_0;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v00000244a63332d0_0;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331c50_0;
    %add;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a63314d0_0;
    %add;
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %load/vec4 v00000244a6331f70_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331890_0;
    %add;
    %load/vec4 v00000244a6331f70_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
    %load/vec4 v00000244a6331f70_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a63330f0_0;
    %add;
    %load/vec4 v00000244a6331f70_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v00000244a6331610_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000244a63316b0, 4, 0;
T_8.12 ;
    %load/vec4 v00000244a6332150_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6332150_0, 0, 32;
    %load/vec4 v00000244a6332ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6332ab0_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %load/vec4 v00000244a6331f70_0;
    %addi 4, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
    %jmp T_8.8;
T_8.9 ;
    %load/vec4 v00000244a6331610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6331610_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %vpi_call 2 212 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
T_8.17 ;
    %load/vec4 v00000244a6331f70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.18, 5;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a6333190, 4;
    %vpi_call 2 214 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
    %jmp T_8.17;
T_8.18 ;
    %vpi_call 2 218 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
T_8.19 ;
    %load/vec4 v00000244a6331f70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.20, 5;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %load/vec4 v00000244a6331f70_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000244a63316b0, 4;
    %vpi_call 2 220 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v00000244a6331f70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244a6331f70_0, 0, 32;
    %jmp T_8.19;
T_8.20 ;
    %vpi_call 2 224 "$display", "\012Total Clock Cycles: %d", v00000244a6332150_0 {0 0 0};
    %vpi_call 2 226 "$display", "Status of MACs: MAC0 = %d, MAC1 = %d, MAC2 = %d, MAC3 = %d, [1 = done with calculations]", v00000244a63325b0_0, v00000244a63320b0_0, v00000244a6331e30_0, v00000244a63332d0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244a63317f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 232 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb4.v";
