
SensorHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071dc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080072ec  080072ec  000082ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073c8  080073c8  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080073c8  080073c8  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080073c8  080073c8  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073c8  080073c8  000083c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073cc  080073cc  000083cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080073d0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001344  2000006c  0800743c  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200013b0  0800743c  000093b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e49  00000000  00000000  00009095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da6  00000000  00000000  0001bede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0001ec88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d32  00000000  00000000  0001fd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a08a  00000000  00000000  00020aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013dd6  00000000  00000000  0003ab44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090d66  00000000  00000000  0004e91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df680  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004da8  00000000  00000000  000df6c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000e446c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	080072d4 	.word	0x080072d4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	080072d4 	.word	0x080072d4

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b0a      	cmp	r3, #10
 800018c:	d106      	bne.n	800019c <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800018e:	f04f 33ff 	mov.w	r3, #4294967295
 8000192:	2201      	movs	r2, #1
 8000194:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <__io_putchar+0x34>)
 8000196:	4808      	ldr	r0, [pc, #32]	@ (80001b8 <__io_putchar+0x38>)
 8000198:	f003 ff3f 	bl	800401a <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800019c:	1d39      	adds	r1, r7, #4
 800019e:	f04f 33ff 	mov.w	r3, #4294967295
 80001a2:	2201      	movs	r2, #1
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__io_putchar+0x38>)
 80001a6:	f003 ff38 	bl	800401a <HAL_UART_Transmit>
 return ch;
 80001aa:	687b      	ldr	r3, [r7, #4]
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	080072ec 	.word	0x080072ec
 80001b8:	20000418 	.word	0x20000418

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b5b0      	push	{r4, r5, r7, lr}
 80001be:	b08a      	sub	sp, #40	@ 0x28
 80001c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001c2:	f000 fd87 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c6:	f000 f83f 	bl	8000248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ca:	f000 f959 	bl	8000480 <MX_GPIO_Init>
  MX_DMA_Init();
 80001ce:	f000 f931 	bl	8000434 <MX_DMA_Init>
  MX_I2C2_Init();
 80001d2:	f000 f87b 	bl	80002cc <MX_I2C2_Init>
  MX_SPI2_Init();
 80001d6:	f000 f8a7 	bl	8000328 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80001da:	f000 f8d7 	bl	800038c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80001de:	f000 f8ff 	bl	80003e0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, CO_UART_RxBuffer, 9);	// CO Sensor UART 수신, TODO: Interrupt 방식 DMA로 바꾸기
 80001e2:	2209      	movs	r2, #9
 80001e4:	4911      	ldr	r1, [pc, #68]	@ (800022c <main+0x70>)
 80001e6:	4812      	ldr	r0, [pc, #72]	@ (8000230 <main+0x74>)
 80001e8:	f003 ffa2 	bl	8004130 <HAL_UART_Receive_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001ec:	4b11      	ldr	r3, [pc, #68]	@ (8000234 <main+0x78>)
 80001ee:	1d3c      	adds	r4, r7, #4
 80001f0:	461d      	mov	r5, r3
 80001f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f004 fd42 	bl	8004c8c <osThreadCreate>
 8000208:	4603      	mov	r3, r0
 800020a:	4a0b      	ldr	r2, [pc, #44]	@ (8000238 <main+0x7c>)
 800020c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xTaskCreate(		(TaskFunction_t)Task_CO,
 800020e:	4b0b      	ldr	r3, [pc, #44]	@ (800023c <main+0x80>)
 8000210:	9301      	str	r3, [sp, #4]
 8000212:	230a      	movs	r3, #10
 8000214:	9300      	str	r3, [sp, #0]
 8000216:	2300      	movs	r3, #0
 8000218:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800021c:	4908      	ldr	r1, [pc, #32]	@ (8000240 <main+0x84>)
 800021e:	4809      	ldr	r0, [pc, #36]	@ (8000244 <main+0x88>)
 8000220:	f004 fe8f 	bl	8004f42 <xTaskCreate>
					&xCOHandle);

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000224:	f004 fd2b 	bl	8004c7e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000228:	bf00      	nop
 800022a:	e7fd      	b.n	8000228 <main+0x6c>
 800022c:	200004f0 	.word	0x200004f0
 8000230:	20000460 	.word	0x20000460
 8000234:	08007304 	.word	0x08007304
 8000238:	200004ec 	.word	0x200004ec
 800023c:	200004fc 	.word	0x200004fc
 8000240:	080072f0 	.word	0x080072f0
 8000244:	080005fd 	.word	0x080005fd

08000248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b090      	sub	sp, #64	@ 0x40
 800024c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024e:	f107 0318 	add.w	r3, r7, #24
 8000252:	2228      	movs	r2, #40	@ 0x28
 8000254:	2100      	movs	r1, #0
 8000256:	4618      	mov	r0, r3
 8000258:	f006 f9bd 	bl	80065d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800025c:	1d3b      	adds	r3, r7, #4
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
 8000262:	605a      	str	r2, [r3, #4]
 8000264:	609a      	str	r2, [r3, #8]
 8000266:	60da      	str	r2, [r3, #12]
 8000268:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800026a:	2302      	movs	r3, #2
 800026c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026e:	2301      	movs	r3, #1
 8000270:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000272:	2310      	movs	r3, #16
 8000274:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000276:	2302      	movs	r3, #2
 8000278:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800027a:	2300      	movs	r3, #0
 800027c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800027e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000282:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000284:	f107 0318 	add.w	r3, r7, #24
 8000288:	4618      	mov	r0, r3
 800028a:	f003 f8df 	bl	800344c <HAL_RCC_OscConfig>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d001      	beq.n	8000298 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000294:	f000 fa0e 	bl	80006b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000298:	230f      	movs	r3, #15
 800029a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800029c:	2302      	movs	r3, #2
 800029e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a0:	2300      	movs	r3, #0
 80002a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002aa:	2300      	movs	r3, #0
 80002ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	2102      	movs	r1, #2
 80002b2:	4618      	mov	r0, r3
 80002b4:	f003 fb4c 	bl	8003950 <HAL_RCC_ClockConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002be:	f000 f9f9 	bl	80006b4 <Error_Handler>
  }
}
 80002c2:	bf00      	nop
 80002c4:	3740      	adds	r7, #64	@ 0x40
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
	...

080002cc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002d0:	4b12      	ldr	r3, [pc, #72]	@ (800031c <MX_I2C2_Init+0x50>)
 80002d2:	4a13      	ldr	r2, [pc, #76]	@ (8000320 <MX_I2C2_Init+0x54>)
 80002d4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80002d6:	4b11      	ldr	r3, [pc, #68]	@ (800031c <MX_I2C2_Init+0x50>)
 80002d8:	4a12      	ldr	r2, [pc, #72]	@ (8000324 <MX_I2C2_Init+0x58>)
 80002da:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002dc:	4b0f      	ldr	r3, [pc, #60]	@ (800031c <MX_I2C2_Init+0x50>)
 80002de:	2200      	movs	r2, #0
 80002e0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80002e2:	4b0e      	ldr	r3, [pc, #56]	@ (800031c <MX_I2C2_Init+0x50>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002e8:	4b0c      	ldr	r3, [pc, #48]	@ (800031c <MX_I2C2_Init+0x50>)
 80002ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80002ee:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002f0:	4b0a      	ldr	r3, [pc, #40]	@ (800031c <MX_I2C2_Init+0x50>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80002f6:	4b09      	ldr	r3, [pc, #36]	@ (800031c <MX_I2C2_Init+0x50>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002fc:	4b07      	ldr	r3, [pc, #28]	@ (800031c <MX_I2C2_Init+0x50>)
 80002fe:	2200      	movs	r2, #0
 8000300:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000302:	4b06      	ldr	r3, [pc, #24]	@ (800031c <MX_I2C2_Init+0x50>)
 8000304:	2200      	movs	r2, #0
 8000306:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000308:	4804      	ldr	r0, [pc, #16]	@ (800031c <MX_I2C2_Init+0x50>)
 800030a:	f001 fa4d 	bl	80017a8 <HAL_I2C_Init>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000314:	f000 f9ce 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	20000328 	.word	0x20000328
 8000320:	40005800 	.word	0x40005800
 8000324:	000186a0 	.word	0x000186a0

08000328 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800032c:	4b15      	ldr	r3, [pc, #84]	@ (8000384 <MX_SPI2_Init+0x5c>)
 800032e:	4a16      	ldr	r2, [pc, #88]	@ (8000388 <MX_SPI2_Init+0x60>)
 8000330:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000332:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000334:	2200      	movs	r2, #0
 8000336:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000338:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <MX_SPI2_Init+0x5c>)
 800033a:	2200      	movs	r2, #0
 800033c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800033e:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000340:	2200      	movs	r2, #0
 8000342:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000344:	4b0f      	ldr	r3, [pc, #60]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000346:	2200      	movs	r2, #0
 8000348:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800034a:	4b0e      	ldr	r3, [pc, #56]	@ (8000384 <MX_SPI2_Init+0x5c>)
 800034c:	2200      	movs	r2, #0
 800034e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000352:	2200      	movs	r2, #0
 8000354:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000356:	4b0b      	ldr	r3, [pc, #44]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000358:	2200      	movs	r2, #0
 800035a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800035c:	4b09      	ldr	r3, [pc, #36]	@ (8000384 <MX_SPI2_Init+0x5c>)
 800035e:	2200      	movs	r2, #0
 8000360:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000362:	4b08      	ldr	r3, [pc, #32]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000364:	2200      	movs	r2, #0
 8000366:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000368:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <MX_SPI2_Init+0x5c>)
 800036a:	220a      	movs	r2, #10
 800036c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800036e:	4805      	ldr	r0, [pc, #20]	@ (8000384 <MX_SPI2_Init+0x5c>)
 8000370:	f003 fc7c 	bl	8003c6c <HAL_SPI_Init>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800037a:	f000 f99b 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	200003c0 	.word	0x200003c0
 8000388:	40003800 	.word	0x40003800

0800038c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000390:	4b11      	ldr	r3, [pc, #68]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 8000392:	4a12      	ldr	r2, [pc, #72]	@ (80003dc <MX_USART2_UART_Init+0x50>)
 8000394:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000396:	4b10      	ldr	r3, [pc, #64]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 8000398:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800039c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800039e:	4b0e      	ldr	r3, [pc, #56]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003a4:	4b0c      	ldr	r3, [pc, #48]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003aa:	4b0b      	ldr	r3, [pc, #44]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003b0:	4b09      	ldr	r3, [pc, #36]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003b2:	220c      	movs	r2, #12
 80003b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b6:	4b08      	ldr	r3, [pc, #32]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003bc:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003be:	2200      	movs	r2, #0
 80003c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003c2:	4805      	ldr	r0, [pc, #20]	@ (80003d8 <MX_USART2_UART_Init+0x4c>)
 80003c4:	f003 fdd9 	bl	8003f7a <HAL_UART_Init>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d001      	beq.n	80003d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003ce:	f000 f971 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003d2:	bf00      	nop
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	20000418 	.word	0x20000418
 80003dc:	40004400 	.word	0x40004400

080003e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003e4:	4b11      	ldr	r3, [pc, #68]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 80003e6:	4a12      	ldr	r2, [pc, #72]	@ (8000430 <MX_USART3_UART_Init+0x50>)
 80003e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80003ea:	4b10      	ldr	r3, [pc, #64]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 80003ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80003f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003f2:	4b0e      	ldr	r3, [pc, #56]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003f8:	4b0c      	ldr	r3, [pc, #48]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003fe:	4b0b      	ldr	r3, [pc, #44]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000404:	4b09      	ldr	r3, [pc, #36]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 8000406:	220c      	movs	r2, #12
 8000408:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800040a:	4b08      	ldr	r3, [pc, #32]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000410:	4b06      	ldr	r3, [pc, #24]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 8000412:	2200      	movs	r2, #0
 8000414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000416:	4805      	ldr	r0, [pc, #20]	@ (800042c <MX_USART3_UART_Init+0x4c>)
 8000418:	f003 fdaf 	bl	8003f7a <HAL_UART_Init>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000422:	f000 f947 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000460 	.word	0x20000460
 8000430:	40004800 	.word	0x40004800

08000434 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800043a:	4b10      	ldr	r3, [pc, #64]	@ (800047c <MX_DMA_Init+0x48>)
 800043c:	695b      	ldr	r3, [r3, #20]
 800043e:	4a0f      	ldr	r2, [pc, #60]	@ (800047c <MX_DMA_Init+0x48>)
 8000440:	f043 0301 	orr.w	r3, r3, #1
 8000444:	6153      	str	r3, [r2, #20]
 8000446:	4b0d      	ldr	r3, [pc, #52]	@ (800047c <MX_DMA_Init+0x48>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	f003 0301 	and.w	r3, r3, #1
 800044e:	607b      	str	r3, [r7, #4]
 8000450:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000452:	2200      	movs	r2, #0
 8000454:	2105      	movs	r1, #5
 8000456:	200d      	movs	r0, #13
 8000458:	f000 fd75 	bl	8000f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800045c:	200d      	movs	r0, #13
 800045e:	f000 fd8e 	bl	8000f7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000462:	2200      	movs	r2, #0
 8000464:	2105      	movs	r1, #5
 8000466:	200f      	movs	r0, #15
 8000468:	f000 fd6d 	bl	8000f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800046c:	200f      	movs	r0, #15
 800046e:	f000 fd86 	bl	8000f7e <HAL_NVIC_EnableIRQ>

}
 8000472:	bf00      	nop
 8000474:	3708      	adds	r7, #8
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40021000 	.word	0x40021000

08000480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b088      	sub	sp, #32
 8000484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000494:	4b3d      	ldr	r3, [pc, #244]	@ (800058c <MX_GPIO_Init+0x10c>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	4a3c      	ldr	r2, [pc, #240]	@ (800058c <MX_GPIO_Init+0x10c>)
 800049a:	f043 0310 	orr.w	r3, r3, #16
 800049e:	6193      	str	r3, [r2, #24]
 80004a0:	4b3a      	ldr	r3, [pc, #232]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	f003 0310 	and.w	r3, r3, #16
 80004a8:	60fb      	str	r3, [r7, #12]
 80004aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004ac:	4b37      	ldr	r3, [pc, #220]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	4a36      	ldr	r2, [pc, #216]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004b2:	f043 0320 	orr.w	r3, r3, #32
 80004b6:	6193      	str	r3, [r2, #24]
 80004b8:	4b34      	ldr	r3, [pc, #208]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	f003 0320 	and.w	r3, r3, #32
 80004c0:	60bb      	str	r3, [r7, #8]
 80004c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c4:	4b31      	ldr	r3, [pc, #196]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a30      	ldr	r2, [pc, #192]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004ca:	f043 0304 	orr.w	r3, r3, #4
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b2e      	ldr	r3, [pc, #184]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f003 0304 	and.w	r3, r3, #4
 80004d8:	607b      	str	r3, [r7, #4]
 80004da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004dc:	4b2b      	ldr	r3, [pc, #172]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	4a2a      	ldr	r2, [pc, #168]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004e2:	f043 0308 	orr.w	r3, r3, #8
 80004e6:	6193      	str	r3, [r2, #24]
 80004e8:	4b28      	ldr	r3, [pc, #160]	@ (800058c <MX_GPIO_Init+0x10c>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	f003 0308 	and.w	r3, r3, #8
 80004f0:	603b      	str	r3, [r7, #0]
 80004f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2120      	movs	r1, #32
 80004f8:	4825      	ldr	r0, [pc, #148]	@ (8000590 <MX_GPIO_Init+0x110>)
 80004fa:	f001 f901 	bl	8001700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2120      	movs	r1, #32
 8000502:	4824      	ldr	r0, [pc, #144]	@ (8000594 <MX_GPIO_Init+0x114>)
 8000504:	f001 f8fc 	bl	8001700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800050c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800050e:	4b22      	ldr	r3, [pc, #136]	@ (8000598 <MX_GPIO_Init+0x118>)
 8000510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000512:	2300      	movs	r3, #0
 8000514:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000516:	f107 0310 	add.w	r3, r7, #16
 800051a:	4619      	mov	r1, r3
 800051c:	481d      	ldr	r0, [pc, #116]	@ (8000594 <MX_GPIO_Init+0x114>)
 800051e:	f000 ff6b 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000522:	2320      	movs	r3, #32
 8000524:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	2301      	movs	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052e:	2302      	movs	r3, #2
 8000530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000532:	f107 0310 	add.w	r3, r7, #16
 8000536:	4619      	mov	r1, r3
 8000538:	4815      	ldr	r0, [pc, #84]	@ (8000590 <MX_GPIO_Init+0x110>)
 800053a:	f000 ff5d 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 800053e:	2320      	movs	r3, #32
 8000540:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000542:	2301      	movs	r3, #1
 8000544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054a:	2302      	movs	r3, #2
 800054c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 800054e:	f107 0310 	add.w	r3, r7, #16
 8000552:	4619      	mov	r1, r3
 8000554:	480f      	ldr	r0, [pc, #60]	@ (8000594 <MX_GPIO_Init+0x114>)
 8000556:	f000 ff4f 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 800055a:	2340      	movs	r3, #64	@ 0x40
 800055c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000562:	2300      	movs	r3, #0
 8000564:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	4619      	mov	r1, r3
 800056c:	4809      	ldr	r0, [pc, #36]	@ (8000594 <MX_GPIO_Init+0x114>)
 800056e:	f000 ff43 	bl	80013f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000572:	2200      	movs	r2, #0
 8000574:	2105      	movs	r1, #5
 8000576:	2028      	movs	r0, #40	@ 0x28
 8000578:	f000 fce5 	bl	8000f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800057c:	2028      	movs	r0, #40	@ 0x28
 800057e:	f000 fcfe 	bl	8000f7e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000582:	bf00      	nop
 8000584:	3720      	adds	r7, #32
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40021000 	.word	0x40021000
 8000590:	40010800 	.word	0x40010800
 8000594:	40011000 	.word	0x40011000
 8000598:	10110000 	.word	0x10110000

0800059c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

	if (huart->Instance == USART3)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a0e      	ldr	r2, [pc, #56]	@ (80005e4 <HAL_UART_RxCpltCallback+0x48>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d115      	bne.n	80005da <HAL_UART_RxCpltCallback+0x3e>
	{
		xHigherPriorityTaskWoken = pdFALSE;
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <HAL_UART_RxCpltCallback+0x4c>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xCOHandle, &xHigherPriorityTaskWoken);
 80005b4:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <HAL_UART_RxCpltCallback+0x50>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	490b      	ldr	r1, [pc, #44]	@ (80005e8 <HAL_UART_RxCpltCallback+0x4c>)
 80005ba:	4618      	mov	r0, r3
 80005bc:	f005 fa16 	bl	80059ec <vTaskNotifyGiveFromISR>
		HAL_UART_Receive_IT(&huart3, CO_UART_RxBuffer, 9);
 80005c0:	2209      	movs	r2, #9
 80005c2:	490b      	ldr	r1, [pc, #44]	@ (80005f0 <HAL_UART_RxCpltCallback+0x54>)
 80005c4:	480b      	ldr	r0, [pc, #44]	@ (80005f4 <HAL_UART_RxCpltCallback+0x58>)
 80005c6:	f003 fdb3 	bl	8004130 <HAL_UART_Receive_IT>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 80005ca:	4b0b      	ldr	r3, [pc, #44]	@ (80005f8 <HAL_UART_RxCpltCallback+0x5c>)
 80005cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	f3bf 8f4f 	dsb	sy
 80005d6:	f3bf 8f6f 	isb	sy
	}
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40004800 	.word	0x40004800
 80005e8:	20000504 	.word	0x20000504
 80005ec:	200004fc 	.word	0x200004fc
 80005f0:	200004f0 	.word	0x200004f0
 80005f4:	20000460 	.word	0x20000460
 80005f8:	e000ed04 	.word	0xe000ed04

080005fc <Task_CO>:

// Deferred interrupt Processing
void Task_CO( void *pvParameters )
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_CO";
 8000604:	4b14      	ldr	r3, [pc, #80]	@ (8000658 <Task_CO+0x5c>)
 8000606:	617b      	str	r3, [r7, #20]
	uint32_t ulNotifiedValue;

	pvParameters = pvParameters;	// for compiler warning
	printf("%s is running\n", pcTaskName);
 8000608:	6979      	ldr	r1, [r7, #20]
 800060a:	4814      	ldr	r0, [pc, #80]	@ (800065c <Task_CO+0x60>)
 800060c:	f005 ff8e 	bl	800652c <iprintf>

	for(;;) {
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);	// 인터럽트 처리기로부터 이벤트를 기다린다. & 영원히 기다림
 8000610:	f04f 31ff 	mov.w	r1, #4294967295
 8000614:	2001      	movs	r0, #1
 8000616:	f005 f99d 	bl	8005954 <ulTaskNotifyTake>
 800061a:	6138      	str	r0, [r7, #16]
//		for (int i=0; i<9; i++){
//			printf("%02X ", CO_UART_RxBuffer[i]);
//		}
//		printf("\n");
//
		uint8_t high_byte = CO_UART_RxBuffer[4];
 800061c:	4b10      	ldr	r3, [pc, #64]	@ (8000660 <Task_CO+0x64>)
 800061e:	791b      	ldrb	r3, [r3, #4]
 8000620:	73fb      	strb	r3, [r7, #15]
		uint8_t low_byte = CO_UART_RxBuffer[5];
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <Task_CO+0x64>)
 8000624:	795b      	ldrb	r3, [r3, #5]
 8000626:	73bb      	strb	r3, [r7, #14]
		uint16_t temp_co_ppm = ((high_byte << 8) | low_byte);		// Corrected formula
 8000628:	7bfb      	ldrb	r3, [r7, #15]
 800062a:	b21b      	sxth	r3, r3
 800062c:	021b      	lsls	r3, r3, #8
 800062e:	b21a      	sxth	r2, r3
 8000630:	7bbb      	ldrb	r3, [r7, #14]
 8000632:	b21b      	sxth	r3, r3
 8000634:	4313      	orrs	r3, r2
 8000636:	b21b      	sxth	r3, r3
 8000638:	81bb      	strh	r3, [r7, #12]
		printf("CO PPM: %u\n", temp_co_ppm);
 800063a:	89bb      	ldrh	r3, [r7, #12]
 800063c:	4619      	mov	r1, r3
 800063e:	4809      	ldr	r0, [pc, #36]	@ (8000664 <Task_CO+0x68>)
 8000640:	f005 ff74 	bl	800652c <iprintf>

		taskENTER_CRITICAL();
 8000644:	f005 fbc2 	bl	8005dcc <vPortEnterCritical>
		CO_PPM = temp_co_ppm;
 8000648:	4a07      	ldr	r2, [pc, #28]	@ (8000668 <Task_CO+0x6c>)
 800064a:	89bb      	ldrh	r3, [r7, #12]
 800064c:	8013      	strh	r3, [r2, #0]
		taskEXIT_CRITICAL();
 800064e:	f005 fbed 	bl	8005e2c <vPortExitCritical>
	for(;;) {
 8000652:	bf00      	nop
 8000654:	e7dc      	b.n	8000610 <Task_CO+0x14>
 8000656:	bf00      	nop
 8000658:	080072f0 	.word	0x080072f0
 800065c:	08007320 	.word	0x08007320
 8000660:	200004f0 	.word	0x200004f0
 8000664:	08007330 	.word	0x08007330
 8000668:	20000500 	.word	0x20000500

0800066c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char *pcTaskName = "Default_LED_Task";
 8000674:	4b0c      	ldr	r3, [pc, #48]	@ (80006a8 <StartDefaultTask+0x3c>)
 8000676:	617b      	str	r3, [r7, #20]
	printf("%s is running\r\n", pcTaskName);
 8000678:	6979      	ldr	r1, [r7, #20]
 800067a:	480c      	ldr	r0, [pc, #48]	@ (80006ac <StartDefaultTask+0x40>)
 800067c:	f005 ff56 	bl	800652c <iprintf>

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(500);
 8000680:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000684:	613b      	str	r3, [r7, #16]
	xLastWakeTime = xTaskGetTickCount();
 8000686:	f004 ff41 	bl	800550c <xTaskGetTickCount>
 800068a:	4603      	mov	r3, r0
 800068c:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  // FOR SANITY CHECK!
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800068e:	2120      	movs	r1, #32
 8000690:	4807      	ldr	r0, [pc, #28]	@ (80006b0 <StartDefaultTask+0x44>)
 8000692:	f001 f84d 	bl	8001730 <HAL_GPIO_TogglePin>
	  vTaskDelayUntil( &xLastWakeTime, xFrequency);
 8000696:	f107 030c 	add.w	r3, r7, #12
 800069a:	6939      	ldr	r1, [r7, #16]
 800069c:	4618      	mov	r0, r3
 800069e:	f004 fd9f 	bl	80051e0 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80006a2:	bf00      	nop
 80006a4:	e7f3      	b.n	800068e <StartDefaultTask+0x22>
 80006a6:	bf00      	nop
 80006a8:	0800733c 	.word	0x0800733c
 80006ac:	08007350 	.word	0x08007350
 80006b0:	40010800 	.word	0x40010800

080006b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b8:	b672      	cpsid	i
}
 80006ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006bc:	bf00      	nop
 80006be:	e7fd      	b.n	80006bc <Error_Handler+0x8>

080006c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006c6:	4b18      	ldr	r3, [pc, #96]	@ (8000728 <HAL_MspInit+0x68>)
 80006c8:	699b      	ldr	r3, [r3, #24]
 80006ca:	4a17      	ldr	r2, [pc, #92]	@ (8000728 <HAL_MspInit+0x68>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	6193      	str	r3, [r2, #24]
 80006d2:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <HAL_MspInit+0x68>)
 80006d4:	699b      	ldr	r3, [r3, #24]
 80006d6:	f003 0301 	and.w	r3, r3, #1
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006de:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <HAL_MspInit+0x68>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	4a11      	ldr	r2, [pc, #68]	@ (8000728 <HAL_MspInit+0x68>)
 80006e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e8:	61d3      	str	r3, [r2, #28]
 80006ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <HAL_MspInit+0x68>)
 80006ec:	69db      	ldr	r3, [r3, #28]
 80006ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	210f      	movs	r1, #15
 80006fa:	f06f 0001 	mvn.w	r0, #1
 80006fe:	f000 fc22 	bl	8000f46 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000702:	4b0a      	ldr	r3, [pc, #40]	@ (800072c <HAL_MspInit+0x6c>)
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	4a04      	ldr	r2, [pc, #16]	@ (800072c <HAL_MspInit+0x6c>)
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071e:	bf00      	nop
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40021000 	.word	0x40021000
 800072c:	40010000 	.word	0x40010000

08000730 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	609a      	str	r2, [r3, #8]
 8000744:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a31      	ldr	r2, [pc, #196]	@ (8000810 <HAL_I2C_MspInit+0xe0>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d15a      	bne.n	8000806 <HAL_I2C_MspInit+0xd6>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000750:	4b30      	ldr	r3, [pc, #192]	@ (8000814 <HAL_I2C_MspInit+0xe4>)
 8000752:	699b      	ldr	r3, [r3, #24]
 8000754:	4a2f      	ldr	r2, [pc, #188]	@ (8000814 <HAL_I2C_MspInit+0xe4>)
 8000756:	f043 0308 	orr.w	r3, r3, #8
 800075a:	6193      	str	r3, [r2, #24]
 800075c:	4b2d      	ldr	r3, [pc, #180]	@ (8000814 <HAL_I2C_MspInit+0xe4>)
 800075e:	699b      	ldr	r3, [r3, #24]
 8000760:	f003 0308 	and.w	r3, r3, #8
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000768:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800076c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800076e:	2312      	movs	r3, #18
 8000770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000772:	2303      	movs	r3, #3
 8000774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000776:	f107 0310 	add.w	r3, r7, #16
 800077a:	4619      	mov	r1, r3
 800077c:	4826      	ldr	r0, [pc, #152]	@ (8000818 <HAL_I2C_MspInit+0xe8>)
 800077e:	f000 fe3b 	bl	80013f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000782:	4b24      	ldr	r3, [pc, #144]	@ (8000814 <HAL_I2C_MspInit+0xe4>)
 8000784:	69db      	ldr	r3, [r3, #28]
 8000786:	4a23      	ldr	r2, [pc, #140]	@ (8000814 <HAL_I2C_MspInit+0xe4>)
 8000788:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800078c:	61d3      	str	r3, [r2, #28]
 800078e:	4b21      	ldr	r3, [pc, #132]	@ (8000814 <HAL_I2C_MspInit+0xe4>)
 8000790:	69db      	ldr	r3, [r3, #28]
 8000792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 800079a:	4b20      	ldr	r3, [pc, #128]	@ (800081c <HAL_I2C_MspInit+0xec>)
 800079c:	4a20      	ldr	r2, [pc, #128]	@ (8000820 <HAL_I2C_MspInit+0xf0>)
 800079e:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007a0:	4b1e      	ldr	r3, [pc, #120]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007a6:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007ac:	4b1b      	ldr	r3, [pc, #108]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007ae:	2280      	movs	r2, #128	@ 0x80
 80007b0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007b2:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007b8:	4b18      	ldr	r3, [pc, #96]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80007be:	4b17      	ldr	r3, [pc, #92]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007c4:	4b15      	ldr	r3, [pc, #84]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80007ca:	4814      	ldr	r0, [pc, #80]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007cc:	f000 fbf2 	bl	8000fb4 <HAL_DMA_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 80007d6:	f7ff ff6d 	bl	80006b4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a0f      	ldr	r2, [pc, #60]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007de:	639a      	str	r2, [r3, #56]	@ 0x38
 80007e0:	4a0e      	ldr	r2, [pc, #56]	@ (800081c <HAL_I2C_MspInit+0xec>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2105      	movs	r1, #5
 80007ea:	2021      	movs	r0, #33	@ 0x21
 80007ec:	f000 fbab 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80007f0:	2021      	movs	r0, #33	@ 0x21
 80007f2:	f000 fbc4 	bl	8000f7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2105      	movs	r1, #5
 80007fa:	2022      	movs	r0, #34	@ 0x22
 80007fc:	f000 fba3 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000800:	2022      	movs	r0, #34	@ 0x22
 8000802:	f000 fbbc 	bl	8000f7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000806:	bf00      	nop
 8000808:	3720      	adds	r7, #32
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40005800 	.word	0x40005800
 8000814:	40021000 	.word	0x40021000
 8000818:	40010c00 	.word	0x40010c00
 800081c:	2000037c 	.word	0x2000037c
 8000820:	40020058 	.word	0x40020058

08000824 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b088      	sub	sp, #32
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a20      	ldr	r2, [pc, #128]	@ (80008c0 <HAL_SPI_MspInit+0x9c>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d139      	bne.n	80008b8 <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000844:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <HAL_SPI_MspInit+0xa0>)
 8000846:	69db      	ldr	r3, [r3, #28]
 8000848:	4a1e      	ldr	r2, [pc, #120]	@ (80008c4 <HAL_SPI_MspInit+0xa0>)
 800084a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800084e:	61d3      	str	r3, [r2, #28]
 8000850:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <HAL_SPI_MspInit+0xa0>)
 8000852:	69db      	ldr	r3, [r3, #28]
 8000854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <HAL_SPI_MspInit+0xa0>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	4a18      	ldr	r2, [pc, #96]	@ (80008c4 <HAL_SPI_MspInit+0xa0>)
 8000862:	f043 0308 	orr.w	r3, r3, #8
 8000866:	6193      	str	r3, [r2, #24]
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <HAL_SPI_MspInit+0xa0>)
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	f003 0308 	and.w	r3, r3, #8
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000874:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000878:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000882:	f107 0310 	add.w	r3, r7, #16
 8000886:	4619      	mov	r1, r3
 8000888:	480f      	ldr	r0, [pc, #60]	@ (80008c8 <HAL_SPI_MspInit+0xa4>)
 800088a:	f000 fdb5 	bl	80013f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800088e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000892:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000898:	2303      	movs	r3, #3
 800089a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	4619      	mov	r1, r3
 80008a2:	4809      	ldr	r0, [pc, #36]	@ (80008c8 <HAL_SPI_MspInit+0xa4>)
 80008a4:	f000 fda8 	bl	80013f8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2105      	movs	r1, #5
 80008ac:	2024      	movs	r0, #36	@ 0x24
 80008ae:	f000 fb4a 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80008b2:	2024      	movs	r0, #36	@ 0x24
 80008b4:	f000 fb63 	bl	8000f7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80008b8:	bf00      	nop
 80008ba:	3720      	adds	r7, #32
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40003800 	.word	0x40003800
 80008c4:	40021000 	.word	0x40021000
 80008c8:	40010c00 	.word	0x40010c00

080008cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08c      	sub	sp, #48	@ 0x30
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d4:	f107 031c 	add.w	r3, r7, #28
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	609a      	str	r2, [r3, #8]
 80008e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a57      	ldr	r2, [pc, #348]	@ (8000a44 <HAL_UART_MspInit+0x178>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d130      	bne.n	800094e <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ec:	4b56      	ldr	r3, [pc, #344]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 80008ee:	69db      	ldr	r3, [r3, #28]
 80008f0:	4a55      	ldr	r2, [pc, #340]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 80008f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008f6:	61d3      	str	r3, [r2, #28]
 80008f8:	4b53      	ldr	r3, [pc, #332]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 80008fa:	69db      	ldr	r3, [r3, #28]
 80008fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000900:	61bb      	str	r3, [r7, #24]
 8000902:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000904:	4b50      	ldr	r3, [pc, #320]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	4a4f      	ldr	r2, [pc, #316]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 800090a:	f043 0304 	orr.w	r3, r3, #4
 800090e:	6193      	str	r3, [r2, #24]
 8000910:	4b4d      	ldr	r3, [pc, #308]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	f003 0304 	and.w	r3, r3, #4
 8000918:	617b      	str	r3, [r7, #20]
 800091a:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800091c:	2304      	movs	r3, #4
 800091e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000924:	2303      	movs	r3, #3
 8000926:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000928:	f107 031c 	add.w	r3, r7, #28
 800092c:	4619      	mov	r1, r3
 800092e:	4847      	ldr	r0, [pc, #284]	@ (8000a4c <HAL_UART_MspInit+0x180>)
 8000930:	f000 fd62 	bl	80013f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000934:	2308      	movs	r3, #8
 8000936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000938:	2300      	movs	r3, #0
 800093a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000940:	f107 031c 	add.w	r3, r7, #28
 8000944:	4619      	mov	r1, r3
 8000946:	4841      	ldr	r0, [pc, #260]	@ (8000a4c <HAL_UART_MspInit+0x180>)
 8000948:	f000 fd56 	bl	80013f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800094c:	e076      	b.n	8000a3c <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a3f      	ldr	r2, [pc, #252]	@ (8000a50 <HAL_UART_MspInit+0x184>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d171      	bne.n	8000a3c <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000958:	4b3b      	ldr	r3, [pc, #236]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 800095a:	69db      	ldr	r3, [r3, #28]
 800095c:	4a3a      	ldr	r2, [pc, #232]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 800095e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000962:	61d3      	str	r3, [r2, #28]
 8000964:	4b38      	ldr	r3, [pc, #224]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 8000966:	69db      	ldr	r3, [r3, #28]
 8000968:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800096c:	613b      	str	r3, [r7, #16]
 800096e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000970:	4b35      	ldr	r3, [pc, #212]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	4a34      	ldr	r2, [pc, #208]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 8000976:	f043 0310 	orr.w	r3, r3, #16
 800097a:	6193      	str	r3, [r2, #24]
 800097c:	4b32      	ldr	r3, [pc, #200]	@ (8000a48 <HAL_UART_MspInit+0x17c>)
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	f003 0310 	and.w	r3, r3, #16
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000988:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800098c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000992:	2303      	movs	r3, #3
 8000994:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	4619      	mov	r1, r3
 800099c:	482d      	ldr	r0, [pc, #180]	@ (8000a54 <HAL_UART_MspInit+0x188>)
 800099e:	f000 fd2b 	bl	80013f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	4619      	mov	r1, r3
 80009b6:	4827      	ldr	r0, [pc, #156]	@ (8000a54 <HAL_UART_MspInit+0x188>)
 80009b8:	f000 fd1e 	bl	80013f8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 80009bc:	4b26      	ldr	r3, [pc, #152]	@ (8000a58 <HAL_UART_MspInit+0x18c>)
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009c4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80009c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009cc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80009d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009d4:	f043 0310 	orr.w	r3, r3, #16
 80009d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009da:	4a1f      	ldr	r2, [pc, #124]	@ (8000a58 <HAL_UART_MspInit+0x18c>)
 80009dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009de:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80009e0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 80009e2:	4a1f      	ldr	r2, [pc, #124]	@ (8000a60 <HAL_UART_MspInit+0x194>)
 80009e4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009e6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ec:	4b1b      	ldr	r3, [pc, #108]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009f2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 80009f4:	2280      	movs	r2, #128	@ 0x80
 80009f6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009f8:	4b18      	ldr	r3, [pc, #96]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009fe:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000a04:	4b15      	ldr	r3, [pc, #84]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a0a:	4b14      	ldr	r3, [pc, #80]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000a10:	4812      	ldr	r0, [pc, #72]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 8000a12:	f000 facf 	bl	8000fb4 <HAL_DMA_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <HAL_UART_MspInit+0x154>
      Error_Handler();
 8000a1c:	f7ff fe4a 	bl	80006b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a0e      	ldr	r2, [pc, #56]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 8000a24:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a26:	4a0d      	ldr	r2, [pc, #52]	@ (8000a5c <HAL_UART_MspInit+0x190>)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2105      	movs	r1, #5
 8000a30:	2027      	movs	r0, #39	@ 0x27
 8000a32:	f000 fa88 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000a36:	2027      	movs	r0, #39	@ 0x27
 8000a38:	f000 faa1 	bl	8000f7e <HAL_NVIC_EnableIRQ>
}
 8000a3c:	bf00      	nop
 8000a3e:	3730      	adds	r7, #48	@ 0x30
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40004400 	.word	0x40004400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010800 	.word	0x40010800
 8000a50:	40004800 	.word	0x40004800
 8000a54:	40011000 	.word	0x40011000
 8000a58:	40010000 	.word	0x40010000
 8000a5c:	200004a8 	.word	0x200004a8
 8000a60:	40020030 	.word	0x40020030

08000a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <NMI_Handler+0x4>

08000a6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <HardFault_Handler+0x4>

08000a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a78:	bf00      	nop
 8000a7a:	e7fd      	b.n	8000a78 <MemManage_Handler+0x4>

08000a7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <BusFault_Handler+0x4>

08000a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <UsageFault_Handler+0x4>

08000a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a9c:	f000 f960 	bl	8000d60 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000aa0:	f004 ff3a 	bl	8005918 <xTaskGetSchedulerState>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d001      	beq.n	8000aae <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000aaa:	f005 fa0d 	bl	8005ec8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000ab8:	4802      	ldr	r0, [pc, #8]	@ (8000ac4 <DMA1_Channel3_IRQHandler+0x10>)
 8000aba:	f000 fb89 	bl	80011d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200004a8 	.word	0x200004a8

08000ac8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8000acc:	4802      	ldr	r0, [pc, #8]	@ (8000ad8 <DMA1_Channel5_IRQHandler+0x10>)
 8000ace:	f000 fb7f 	bl	80011d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	2000037c 	.word	0x2000037c

08000adc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <I2C2_EV_IRQHandler+0x10>)
 8000ae2:	f000 ffb9 	bl	8001a58 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000328 	.word	0x20000328

08000af0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8000af4:	4802      	ldr	r0, [pc, #8]	@ (8000b00 <I2C2_ER_IRQHandler+0x10>)
 8000af6:	f001 f920 	bl	8001d3a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000328 	.word	0x20000328

08000b04 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000b08:	4802      	ldr	r0, [pc, #8]	@ (8000b14 <SPI2_IRQHandler+0x10>)
 8000b0a:	f003 f933 	bl	8003d74 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200003c0 	.word	0x200003c0

08000b18 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000b1c:	4802      	ldr	r0, [pc, #8]	@ (8000b28 <USART3_IRQHandler+0x10>)
 8000b1e:	f003 fb2d 	bl	800417c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000460 	.word	0x20000460

08000b2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b30:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000b34:	f000 fe16 	bl	8001764 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	e00a      	b.n	8000b64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b4e:	f3af 8000 	nop.w
 8000b52:	4601      	mov	r1, r0
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	60ba      	str	r2, [r7, #8]
 8000b5a:	b2ca      	uxtb	r2, r1
 8000b5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	3301      	adds	r3, #1
 8000b62:	617b      	str	r3, [r7, #20]
 8000b64:	697a      	ldr	r2, [r7, #20]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	dbf0      	blt.n	8000b4e <_read+0x12>
  }

  return len;
 8000b6c:	687b      	ldr	r3, [r7, #4]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b086      	sub	sp, #24
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	e009      	b.n	8000b9c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	1c5a      	adds	r2, r3, #1
 8000b8c:	60ba      	str	r2, [r7, #8]
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff faf5 	bl	8000180 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	617b      	str	r3, [r7, #20]
 8000b9c:	697a      	ldr	r2, [r7, #20]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	dbf1      	blt.n	8000b88 <_write+0x12>
  }
  return len;
 8000ba4:	687b      	ldr	r3, [r7, #4]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <_close>:

int _close(int file)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	b083      	sub	sp, #12
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr

08000bc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bd4:	605a      	str	r2, [r3, #4]
  return 0;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <_isatty>:

int _isatty(int file)
{
 8000be2:	b480      	push	{r7}
 8000be4:	b083      	sub	sp, #12
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr

08000bf6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b085      	sub	sp, #20
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c02:	2300      	movs	r3, #0
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
	...

08000c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c18:	4a14      	ldr	r2, [pc, #80]	@ (8000c6c <_sbrk+0x5c>)
 8000c1a:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <_sbrk+0x60>)
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c24:	4b13      	ldr	r3, [pc, #76]	@ (8000c74 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d102      	bne.n	8000c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	@ (8000c74 <_sbrk+0x64>)
 8000c2e:	4a12      	ldr	r2, [pc, #72]	@ (8000c78 <_sbrk+0x68>)
 8000c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c32:	4b10      	ldr	r3, [pc, #64]	@ (8000c74 <_sbrk+0x64>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d207      	bcs.n	8000c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c40:	f005 fd76 	bl	8006730 <__errno>
 8000c44:	4603      	mov	r3, r0
 8000c46:	220c      	movs	r2, #12
 8000c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	e009      	b.n	8000c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c50:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <_sbrk+0x64>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c56:	4b07      	ldr	r3, [pc, #28]	@ (8000c74 <_sbrk+0x64>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	4a05      	ldr	r2, [pc, #20]	@ (8000c74 <_sbrk+0x64>)
 8000c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c62:	68fb      	ldr	r3, [r7, #12]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20005000 	.word	0x20005000
 8000c70:	00000400 	.word	0x00000400
 8000c74:	20000508 	.word	0x20000508
 8000c78:	200013b0 	.word	0x200013b0

08000c7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff fff8 	bl	8000c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c8e:	490c      	ldr	r1, [pc, #48]	@ (8000cc0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c90:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a09      	ldr	r2, [pc, #36]	@ (8000cc8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ca4:	4c09      	ldr	r4, [pc, #36]	@ (8000ccc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f005 fd43 	bl	800673c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cb6:	f7ff fa81 	bl	80001bc <main>
  bx lr
 8000cba:	4770      	bx	lr
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000cc4:	080073d0 	.word	0x080073d0
  ldr r2, =_sbss
 8000cc8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ccc:	200013b0 	.word	0x200013b0

08000cd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC1_2_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <HAL_Init+0x28>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	@ (8000cfc <HAL_Init+0x28>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f923 	bl	8000f30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	200f      	movs	r0, #15
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff fce6 	bl	80006c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40022000 	.word	0x40022000

08000d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f93b 	bl	8000f9a <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 f903 	bl	8000f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	@ (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000000 	.word	0x20000000
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000004 	.word	0x20000004

08000d60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b05      	ldr	r3, [pc, #20]	@ (8000d7c <HAL_IncTick+0x1c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <HAL_IncTick+0x20>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a03      	ldr	r2, [pc, #12]	@ (8000d80 <HAL_IncTick+0x20>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	20000008 	.word	0x20000008
 8000d80:	2000050c 	.word	0x2000050c

08000d84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return uwTick;
 8000d88:	4b02      	ldr	r3, [pc, #8]	@ (8000d94 <HAL_GetTick+0x10>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	2000050c 	.word	0x2000050c

08000d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000db4:	4013      	ands	r3, r2
 8000db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dca:	4a04      	ldr	r2, [pc, #16]	@ (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	60d3      	str	r3, [r2, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de4:	4b04      	ldr	r3, [pc, #16]	@ (8000df8 <__NVIC_GetPriorityGrouping+0x18>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	f003 0307 	and.w	r3, r3, #7
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	db0b      	blt.n	8000e26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	f003 021f 	and.w	r2, r3, #31
 8000e14:	4906      	ldr	r1, [pc, #24]	@ (8000e30 <__NVIC_EnableIRQ+0x34>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	095b      	lsrs	r3, r3, #5
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100

08000e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	6039      	str	r1, [r7, #0]
 8000e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	db0a      	blt.n	8000e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	490c      	ldr	r1, [pc, #48]	@ (8000e80 <__NVIC_SetPriority+0x4c>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	0112      	lsls	r2, r2, #4
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	440b      	add	r3, r1
 8000e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e5c:	e00a      	b.n	8000e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4908      	ldr	r1, [pc, #32]	@ (8000e84 <__NVIC_SetPriority+0x50>)
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	3b04      	subs	r3, #4
 8000e6c:	0112      	lsls	r2, r2, #4
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	440b      	add	r3, r1
 8000e72:	761a      	strb	r2, [r3, #24]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	e000e100 	.word	0xe000e100
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b089      	sub	sp, #36	@ 0x24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ea2:	2b04      	cmp	r3, #4
 8000ea4:	bf28      	it	cs
 8000ea6:	2304      	movcs	r3, #4
 8000ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	3304      	adds	r3, #4
 8000eae:	2b06      	cmp	r3, #6
 8000eb0:	d902      	bls.n	8000eb8 <NVIC_EncodePriority+0x30>
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3b03      	subs	r3, #3
 8000eb6:	e000      	b.n	8000eba <NVIC_EncodePriority+0x32>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	401a      	ands	r2, r3
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eda:	43d9      	mvns	r1, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	4313      	orrs	r3, r2
         );
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3724      	adds	r7, #36	@ 0x24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr

08000eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000efc:	d301      	bcc.n	8000f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000efe:	2301      	movs	r3, #1
 8000f00:	e00f      	b.n	8000f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f02:	4a0a      	ldr	r2, [pc, #40]	@ (8000f2c <SysTick_Config+0x40>)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3b01      	subs	r3, #1
 8000f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f0a:	210f      	movs	r1, #15
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f10:	f7ff ff90 	bl	8000e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f14:	4b05      	ldr	r3, [pc, #20]	@ (8000f2c <SysTick_Config+0x40>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1a:	4b04      	ldr	r3, [pc, #16]	@ (8000f2c <SysTick_Config+0x40>)
 8000f1c:	2207      	movs	r2, #7
 8000f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	e000e010 	.word	0xe000e010

08000f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff ff2d 	bl	8000d98 <__NVIC_SetPriorityGrouping>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b086      	sub	sp, #24
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f58:	f7ff ff42 	bl	8000de0 <__NVIC_GetPriorityGrouping>
 8000f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	6978      	ldr	r0, [r7, #20]
 8000f64:	f7ff ff90 	bl	8000e88 <NVIC_EncodePriority>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f6e:	4611      	mov	r1, r2
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff5f 	bl	8000e34 <__NVIC_SetPriority>
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	4603      	mov	r3, r0
 8000f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff ff35 	bl	8000dfc <__NVIC_EnableIRQ>
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ffa2 	bl	8000eec <SysTick_Config>
 8000fa8:	4603      	mov	r3, r0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e043      	b.n	8001052 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b22      	ldr	r3, [pc, #136]	@ (800105c <HAL_DMA_Init+0xa8>)
 8000fd2:	4413      	add	r3, r2
 8000fd4:	4a22      	ldr	r2, [pc, #136]	@ (8001060 <HAL_DMA_Init+0xac>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	091b      	lsrs	r3, r3, #4
 8000fdc:	009a      	lsls	r2, r3, #2
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8001064 <HAL_DMA_Init+0xb0>)
 8000fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2202      	movs	r2, #2
 8000fec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000ffe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001002:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800100c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001018:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001024:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	4313      	orrs	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	bffdfff8 	.word	0xbffdfff8
 8001060:	cccccccd 	.word	0xcccccccd
 8001064:	40020000 	.word	0x40020000

08001068 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001070:	2300      	movs	r3, #0
 8001072:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d008      	beq.n	8001092 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2204      	movs	r2, #4
 8001084:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e020      	b.n	80010d4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f022 020e 	bic.w	r2, r2, #14
 80010a0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f022 0201 	bic.w	r2, r2, #1
 80010b0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010ba:	2101      	movs	r1, #1
 80010bc:	fa01 f202 	lsl.w	r2, r1, r2
 80010c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2201      	movs	r2, #1
 80010c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
	...

080010e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010e8:	2300      	movs	r3, #0
 80010ea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d005      	beq.n	8001104 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2204      	movs	r2, #4
 80010fc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	73fb      	strb	r3, [r7, #15]
 8001102:	e051      	b.n	80011a8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f022 020e 	bic.w	r2, r2, #14
 8001112:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f022 0201 	bic.w	r2, r2, #1
 8001122:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a22      	ldr	r2, [pc, #136]	@ (80011b4 <HAL_DMA_Abort_IT+0xd4>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d029      	beq.n	8001182 <HAL_DMA_Abort_IT+0xa2>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a21      	ldr	r2, [pc, #132]	@ (80011b8 <HAL_DMA_Abort_IT+0xd8>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d022      	beq.n	800117e <HAL_DMA_Abort_IT+0x9e>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a1f      	ldr	r2, [pc, #124]	@ (80011bc <HAL_DMA_Abort_IT+0xdc>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d01a      	beq.n	8001178 <HAL_DMA_Abort_IT+0x98>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <HAL_DMA_Abort_IT+0xe0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d012      	beq.n	8001172 <HAL_DMA_Abort_IT+0x92>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a1c      	ldr	r2, [pc, #112]	@ (80011c4 <HAL_DMA_Abort_IT+0xe4>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d00a      	beq.n	800116c <HAL_DMA_Abort_IT+0x8c>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a1b      	ldr	r2, [pc, #108]	@ (80011c8 <HAL_DMA_Abort_IT+0xe8>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d102      	bne.n	8001166 <HAL_DMA_Abort_IT+0x86>
 8001160:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001164:	e00e      	b.n	8001184 <HAL_DMA_Abort_IT+0xa4>
 8001166:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800116a:	e00b      	b.n	8001184 <HAL_DMA_Abort_IT+0xa4>
 800116c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001170:	e008      	b.n	8001184 <HAL_DMA_Abort_IT+0xa4>
 8001172:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001176:	e005      	b.n	8001184 <HAL_DMA_Abort_IT+0xa4>
 8001178:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800117c:	e002      	b.n	8001184 <HAL_DMA_Abort_IT+0xa4>
 800117e:	2310      	movs	r3, #16
 8001180:	e000      	b.n	8001184 <HAL_DMA_Abort_IT+0xa4>
 8001182:	2301      	movs	r3, #1
 8001184:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <HAL_DMA_Abort_IT+0xec>)
 8001186:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2201      	movs	r2, #1
 800118c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	4798      	blx	r3
    } 
  }
  return status;
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40020008 	.word	0x40020008
 80011b8:	4002001c 	.word	0x4002001c
 80011bc:	40020030 	.word	0x40020030
 80011c0:	40020044 	.word	0x40020044
 80011c4:	40020058 	.word	0x40020058
 80011c8:	4002006c 	.word	0x4002006c
 80011cc:	40020000 	.word	0x40020000

080011d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	2204      	movs	r2, #4
 80011ee:	409a      	lsls	r2, r3
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d04f      	beq.n	8001298 <HAL_DMA_IRQHandler+0xc8>
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d04a      	beq.n	8001298 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0320 	and.w	r3, r3, #32
 800120c:	2b00      	cmp	r3, #0
 800120e:	d107      	bne.n	8001220 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f022 0204 	bic.w	r2, r2, #4
 800121e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a66      	ldr	r2, [pc, #408]	@ (80013c0 <HAL_DMA_IRQHandler+0x1f0>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d029      	beq.n	800127e <HAL_DMA_IRQHandler+0xae>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a65      	ldr	r2, [pc, #404]	@ (80013c4 <HAL_DMA_IRQHandler+0x1f4>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d022      	beq.n	800127a <HAL_DMA_IRQHandler+0xaa>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a63      	ldr	r2, [pc, #396]	@ (80013c8 <HAL_DMA_IRQHandler+0x1f8>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d01a      	beq.n	8001274 <HAL_DMA_IRQHandler+0xa4>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a62      	ldr	r2, [pc, #392]	@ (80013cc <HAL_DMA_IRQHandler+0x1fc>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d012      	beq.n	800126e <HAL_DMA_IRQHandler+0x9e>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a60      	ldr	r2, [pc, #384]	@ (80013d0 <HAL_DMA_IRQHandler+0x200>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d00a      	beq.n	8001268 <HAL_DMA_IRQHandler+0x98>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a5f      	ldr	r2, [pc, #380]	@ (80013d4 <HAL_DMA_IRQHandler+0x204>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d102      	bne.n	8001262 <HAL_DMA_IRQHandler+0x92>
 800125c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001260:	e00e      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
 8001262:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001266:	e00b      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
 8001268:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800126c:	e008      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
 800126e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001272:	e005      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
 8001274:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001278:	e002      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
 800127a:	2340      	movs	r3, #64	@ 0x40
 800127c:	e000      	b.n	8001280 <HAL_DMA_IRQHandler+0xb0>
 800127e:	2304      	movs	r3, #4
 8001280:	4a55      	ldr	r2, [pc, #340]	@ (80013d8 <HAL_DMA_IRQHandler+0x208>)
 8001282:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 8094 	beq.w	80013b6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001296:	e08e      	b.n	80013b6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129c:	2202      	movs	r2, #2
 800129e:	409a      	lsls	r2, r3
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4013      	ands	r3, r2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d056      	beq.n	8001356 <HAL_DMA_IRQHandler+0x186>
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d051      	beq.n	8001356 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0320 	and.w	r3, r3, #32
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d10b      	bne.n	80012d8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 020a 	bic.w	r2, r2, #10
 80012ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2201      	movs	r2, #1
 80012d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a38      	ldr	r2, [pc, #224]	@ (80013c0 <HAL_DMA_IRQHandler+0x1f0>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d029      	beq.n	8001336 <HAL_DMA_IRQHandler+0x166>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a37      	ldr	r2, [pc, #220]	@ (80013c4 <HAL_DMA_IRQHandler+0x1f4>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d022      	beq.n	8001332 <HAL_DMA_IRQHandler+0x162>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a35      	ldr	r2, [pc, #212]	@ (80013c8 <HAL_DMA_IRQHandler+0x1f8>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d01a      	beq.n	800132c <HAL_DMA_IRQHandler+0x15c>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a34      	ldr	r2, [pc, #208]	@ (80013cc <HAL_DMA_IRQHandler+0x1fc>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d012      	beq.n	8001326 <HAL_DMA_IRQHandler+0x156>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a32      	ldr	r2, [pc, #200]	@ (80013d0 <HAL_DMA_IRQHandler+0x200>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d00a      	beq.n	8001320 <HAL_DMA_IRQHandler+0x150>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a31      	ldr	r2, [pc, #196]	@ (80013d4 <HAL_DMA_IRQHandler+0x204>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d102      	bne.n	800131a <HAL_DMA_IRQHandler+0x14a>
 8001314:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001318:	e00e      	b.n	8001338 <HAL_DMA_IRQHandler+0x168>
 800131a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800131e:	e00b      	b.n	8001338 <HAL_DMA_IRQHandler+0x168>
 8001320:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001324:	e008      	b.n	8001338 <HAL_DMA_IRQHandler+0x168>
 8001326:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800132a:	e005      	b.n	8001338 <HAL_DMA_IRQHandler+0x168>
 800132c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001330:	e002      	b.n	8001338 <HAL_DMA_IRQHandler+0x168>
 8001332:	2320      	movs	r3, #32
 8001334:	e000      	b.n	8001338 <HAL_DMA_IRQHandler+0x168>
 8001336:	2302      	movs	r3, #2
 8001338:	4a27      	ldr	r2, [pc, #156]	@ (80013d8 <HAL_DMA_IRQHandler+0x208>)
 800133a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001348:	2b00      	cmp	r3, #0
 800134a:	d034      	beq.n	80013b6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001354:	e02f      	b.n	80013b6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	2208      	movs	r2, #8
 800135c:	409a      	lsls	r2, r3
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	4013      	ands	r3, r2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d028      	beq.n	80013b8 <HAL_DMA_IRQHandler+0x1e8>
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	f003 0308 	and.w	r3, r3, #8
 800136c:	2b00      	cmp	r3, #0
 800136e:	d023      	beq.n	80013b8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 020e 	bic.w	r2, r2, #14
 800137e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001388:	2101      	movs	r1, #1
 800138a:	fa01 f202 	lsl.w	r2, r1, r2
 800138e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2201      	movs	r2, #1
 8001394:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d004      	beq.n	80013b8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	4798      	blx	r3
    }
  }
  return;
 80013b6:	bf00      	nop
 80013b8:	bf00      	nop
}
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40020008 	.word	0x40020008
 80013c4:	4002001c 	.word	0x4002001c
 80013c8:	40020030 	.word	0x40020030
 80013cc:	40020044 	.word	0x40020044
 80013d0:	40020058 	.word	0x40020058
 80013d4:	4002006c 	.word	0x4002006c
 80013d8:	40020000 	.word	0x40020000

080013dc <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013ea:	b2db      	uxtb	r3, r3
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr
	...

080013f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b08b      	sub	sp, #44	@ 0x2c
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001406:	2300      	movs	r3, #0
 8001408:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140a:	e169      	b.n	80016e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800140c:	2201      	movs	r2, #1
 800140e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	69fa      	ldr	r2, [r7, #28]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	429a      	cmp	r2, r3
 8001426:	f040 8158 	bne.w	80016da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4a9a      	ldr	r2, [pc, #616]	@ (8001698 <HAL_GPIO_Init+0x2a0>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d05e      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001434:	4a98      	ldr	r2, [pc, #608]	@ (8001698 <HAL_GPIO_Init+0x2a0>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d875      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 800143a:	4a98      	ldr	r2, [pc, #608]	@ (800169c <HAL_GPIO_Init+0x2a4>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d058      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001440:	4a96      	ldr	r2, [pc, #600]	@ (800169c <HAL_GPIO_Init+0x2a4>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d86f      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 8001446:	4a96      	ldr	r2, [pc, #600]	@ (80016a0 <HAL_GPIO_Init+0x2a8>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d052      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 800144c:	4a94      	ldr	r2, [pc, #592]	@ (80016a0 <HAL_GPIO_Init+0x2a8>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d869      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 8001452:	4a94      	ldr	r2, [pc, #592]	@ (80016a4 <HAL_GPIO_Init+0x2ac>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d04c      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001458:	4a92      	ldr	r2, [pc, #584]	@ (80016a4 <HAL_GPIO_Init+0x2ac>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d863      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 800145e:	4a92      	ldr	r2, [pc, #584]	@ (80016a8 <HAL_GPIO_Init+0x2b0>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d046      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001464:	4a90      	ldr	r2, [pc, #576]	@ (80016a8 <HAL_GPIO_Init+0x2b0>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d85d      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 800146a:	2b12      	cmp	r3, #18
 800146c:	d82a      	bhi.n	80014c4 <HAL_GPIO_Init+0xcc>
 800146e:	2b12      	cmp	r3, #18
 8001470:	d859      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 8001472:	a201      	add	r2, pc, #4	@ (adr r2, 8001478 <HAL_GPIO_Init+0x80>)
 8001474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001478:	080014f3 	.word	0x080014f3
 800147c:	080014cd 	.word	0x080014cd
 8001480:	080014df 	.word	0x080014df
 8001484:	08001521 	.word	0x08001521
 8001488:	08001527 	.word	0x08001527
 800148c:	08001527 	.word	0x08001527
 8001490:	08001527 	.word	0x08001527
 8001494:	08001527 	.word	0x08001527
 8001498:	08001527 	.word	0x08001527
 800149c:	08001527 	.word	0x08001527
 80014a0:	08001527 	.word	0x08001527
 80014a4:	08001527 	.word	0x08001527
 80014a8:	08001527 	.word	0x08001527
 80014ac:	08001527 	.word	0x08001527
 80014b0:	08001527 	.word	0x08001527
 80014b4:	08001527 	.word	0x08001527
 80014b8:	08001527 	.word	0x08001527
 80014bc:	080014d5 	.word	0x080014d5
 80014c0:	080014e9 	.word	0x080014e9
 80014c4:	4a79      	ldr	r2, [pc, #484]	@ (80016ac <HAL_GPIO_Init+0x2b4>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d013      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014ca:	e02c      	b.n	8001526 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	623b      	str	r3, [r7, #32]
          break;
 80014d2:	e029      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	3304      	adds	r3, #4
 80014da:	623b      	str	r3, [r7, #32]
          break;
 80014dc:	e024      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	3308      	adds	r3, #8
 80014e4:	623b      	str	r3, [r7, #32]
          break;
 80014e6:	e01f      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	330c      	adds	r3, #12
 80014ee:	623b      	str	r3, [r7, #32]
          break;
 80014f0:	e01a      	b.n	8001528 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014fa:	2304      	movs	r3, #4
 80014fc:	623b      	str	r3, [r7, #32]
          break;
 80014fe:	e013      	b.n	8001528 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d105      	bne.n	8001514 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001508:	2308      	movs	r3, #8
 800150a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69fa      	ldr	r2, [r7, #28]
 8001510:	611a      	str	r2, [r3, #16]
          break;
 8001512:	e009      	b.n	8001528 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001514:	2308      	movs	r3, #8
 8001516:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69fa      	ldr	r2, [r7, #28]
 800151c:	615a      	str	r2, [r3, #20]
          break;
 800151e:	e003      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001520:	2300      	movs	r3, #0
 8001522:	623b      	str	r3, [r7, #32]
          break;
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x130>
          break;
 8001526:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	2bff      	cmp	r3, #255	@ 0xff
 800152c:	d801      	bhi.n	8001532 <HAL_GPIO_Init+0x13a>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	e001      	b.n	8001536 <HAL_GPIO_Init+0x13e>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	3304      	adds	r3, #4
 8001536:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	2bff      	cmp	r3, #255	@ 0xff
 800153c:	d802      	bhi.n	8001544 <HAL_GPIO_Init+0x14c>
 800153e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	e002      	b.n	800154a <HAL_GPIO_Init+0x152>
 8001544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001546:	3b08      	subs	r3, #8
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	210f      	movs	r1, #15
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	401a      	ands	r2, r3
 800155c:	6a39      	ldr	r1, [r7, #32]
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	431a      	orrs	r2, r3
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	f000 80b1 	beq.w	80016da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001578:	4b4d      	ldr	r3, [pc, #308]	@ (80016b0 <HAL_GPIO_Init+0x2b8>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a4c      	ldr	r2, [pc, #304]	@ (80016b0 <HAL_GPIO_Init+0x2b8>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b4a      	ldr	r3, [pc, #296]	@ (80016b0 <HAL_GPIO_Init+0x2b8>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001590:	4a48      	ldr	r2, [pc, #288]	@ (80016b4 <HAL_GPIO_Init+0x2bc>)
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	089b      	lsrs	r3, r3, #2
 8001596:	3302      	adds	r3, #2
 8001598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800159e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a0:	f003 0303 	and.w	r3, r3, #3
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	220f      	movs	r2, #15
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	43db      	mvns	r3, r3
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4013      	ands	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a40      	ldr	r2, [pc, #256]	@ (80016b8 <HAL_GPIO_Init+0x2c0>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d013      	beq.n	80015e4 <HAL_GPIO_Init+0x1ec>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a3f      	ldr	r2, [pc, #252]	@ (80016bc <HAL_GPIO_Init+0x2c4>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d00d      	beq.n	80015e0 <HAL_GPIO_Init+0x1e8>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4a3e      	ldr	r2, [pc, #248]	@ (80016c0 <HAL_GPIO_Init+0x2c8>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d007      	beq.n	80015dc <HAL_GPIO_Init+0x1e4>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a3d      	ldr	r2, [pc, #244]	@ (80016c4 <HAL_GPIO_Init+0x2cc>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d101      	bne.n	80015d8 <HAL_GPIO_Init+0x1e0>
 80015d4:	2303      	movs	r3, #3
 80015d6:	e006      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015d8:	2304      	movs	r3, #4
 80015da:	e004      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015dc:	2302      	movs	r3, #2
 80015de:	e002      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015e4:	2300      	movs	r3, #0
 80015e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015e8:	f002 0203 	and.w	r2, r2, #3
 80015ec:	0092      	lsls	r2, r2, #2
 80015ee:	4093      	lsls	r3, r2
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015f6:	492f      	ldr	r1, [pc, #188]	@ (80016b4 <HAL_GPIO_Init+0x2bc>)
 80015f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	3302      	adds	r3, #2
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d006      	beq.n	800161e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001610:	4b2d      	ldr	r3, [pc, #180]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	492c      	ldr	r1, [pc, #176]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	4313      	orrs	r3, r2
 800161a:	608b      	str	r3, [r1, #8]
 800161c:	e006      	b.n	800162c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800161e:	4b2a      	ldr	r3, [pc, #168]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	43db      	mvns	r3, r3
 8001626:	4928      	ldr	r1, [pc, #160]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001628:	4013      	ands	r3, r2
 800162a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d006      	beq.n	8001646 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001638:	4b23      	ldr	r3, [pc, #140]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	4922      	ldr	r1, [pc, #136]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	4313      	orrs	r3, r2
 8001642:	60cb      	str	r3, [r1, #12]
 8001644:	e006      	b.n	8001654 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001646:	4b20      	ldr	r3, [pc, #128]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001648:	68da      	ldr	r2, [r3, #12]
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	43db      	mvns	r3, r3
 800164e:	491e      	ldr	r1, [pc, #120]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001650:	4013      	ands	r3, r2
 8001652:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d006      	beq.n	800166e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001660:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	4918      	ldr	r1, [pc, #96]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	4313      	orrs	r3, r2
 800166a:	604b      	str	r3, [r1, #4]
 800166c:	e006      	b.n	800167c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800166e:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	43db      	mvns	r3, r3
 8001676:	4914      	ldr	r1, [pc, #80]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001678:	4013      	ands	r3, r2
 800167a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d021      	beq.n	80016cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001688:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	490e      	ldr	r1, [pc, #56]	@ (80016c8 <HAL_GPIO_Init+0x2d0>)
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	600b      	str	r3, [r1, #0]
 8001694:	e021      	b.n	80016da <HAL_GPIO_Init+0x2e2>
 8001696:	bf00      	nop
 8001698:	10320000 	.word	0x10320000
 800169c:	10310000 	.word	0x10310000
 80016a0:	10220000 	.word	0x10220000
 80016a4:	10210000 	.word	0x10210000
 80016a8:	10120000 	.word	0x10120000
 80016ac:	10110000 	.word	0x10110000
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010000 	.word	0x40010000
 80016b8:	40010800 	.word	0x40010800
 80016bc:	40010c00 	.word	0x40010c00
 80016c0:	40011000 	.word	0x40011000
 80016c4:	40011400 	.word	0x40011400
 80016c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016cc:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <HAL_GPIO_Init+0x304>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	43db      	mvns	r3, r3
 80016d4:	4909      	ldr	r1, [pc, #36]	@ (80016fc <HAL_GPIO_Init+0x304>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016dc:	3301      	adds	r3, #1
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e6:	fa22 f303 	lsr.w	r3, r2, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f47f ae8e 	bne.w	800140c <HAL_GPIO_Init+0x14>
  }
}
 80016f0:	bf00      	nop
 80016f2:	bf00      	nop
 80016f4:	372c      	adds	r7, #44	@ 0x2c
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	40010400 	.word	0x40010400

08001700 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	807b      	strh	r3, [r7, #2]
 800170c:	4613      	mov	r3, r2
 800170e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001710:	787b      	ldrb	r3, [r7, #1]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d003      	beq.n	800171e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001716:	887a      	ldrh	r2, [r7, #2]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800171c:	e003      	b.n	8001726 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800171e:	887b      	ldrh	r3, [r7, #2]
 8001720:	041a      	lsls	r2, r3, #16
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	611a      	str	r2, [r3, #16]
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001742:	887a      	ldrh	r2, [r7, #2]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4013      	ands	r3, r2
 8001748:	041a      	lsls	r2, r3, #16
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	43d9      	mvns	r1, r3
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	400b      	ands	r3, r1
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	611a      	str	r2, [r3, #16]
}
 8001758:	bf00      	nop
 800175a:	3714      	adds	r7, #20
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr
	...

08001764 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001770:	695a      	ldr	r2, [r3, #20]
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d006      	beq.n	8001788 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800177a:	4a05      	ldr	r2, [pc, #20]	@ (8001790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	4618      	mov	r0, r3
 8001784:	f000 f806 	bl	8001794 <HAL_GPIO_EXTI_Callback>
  }
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40010400 	.word	0x40010400

08001794 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e12b      	b.n	8001a12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d106      	bne.n	80017d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7fe ffae 	bl	8000730 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2224      	movs	r2, #36	@ 0x24
 80017d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0201 	bic.w	r2, r2, #1
 80017ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800180a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800180c:	f002 f9e8 	bl	8003be0 <HAL_RCC_GetPCLK1Freq>
 8001810:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4a81      	ldr	r2, [pc, #516]	@ (8001a1c <HAL_I2C_Init+0x274>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d807      	bhi.n	800182c <HAL_I2C_Init+0x84>
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4a80      	ldr	r2, [pc, #512]	@ (8001a20 <HAL_I2C_Init+0x278>)
 8001820:	4293      	cmp	r3, r2
 8001822:	bf94      	ite	ls
 8001824:	2301      	movls	r3, #1
 8001826:	2300      	movhi	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	e006      	b.n	800183a <HAL_I2C_Init+0x92>
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4a7d      	ldr	r2, [pc, #500]	@ (8001a24 <HAL_I2C_Init+0x27c>)
 8001830:	4293      	cmp	r3, r2
 8001832:	bf94      	ite	ls
 8001834:	2301      	movls	r3, #1
 8001836:	2300      	movhi	r3, #0
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e0e7      	b.n	8001a12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	4a78      	ldr	r2, [pc, #480]	@ (8001a28 <HAL_I2C_Init+0x280>)
 8001846:	fba2 2303 	umull	r2, r3, r2, r3
 800184a:	0c9b      	lsrs	r3, r3, #18
 800184c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	430a      	orrs	r2, r1
 8001860:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	4a6a      	ldr	r2, [pc, #424]	@ (8001a1c <HAL_I2C_Init+0x274>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d802      	bhi.n	800187c <HAL_I2C_Init+0xd4>
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	3301      	adds	r3, #1
 800187a:	e009      	b.n	8001890 <HAL_I2C_Init+0xe8>
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001882:	fb02 f303 	mul.w	r3, r2, r3
 8001886:	4a69      	ldr	r2, [pc, #420]	@ (8001a2c <HAL_I2C_Init+0x284>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	099b      	lsrs	r3, r3, #6
 800188e:	3301      	adds	r3, #1
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	430b      	orrs	r3, r1
 8001896:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80018a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	495c      	ldr	r1, [pc, #368]	@ (8001a1c <HAL_I2C_Init+0x274>)
 80018ac:	428b      	cmp	r3, r1
 80018ae:	d819      	bhi.n	80018e4 <HAL_I2C_Init+0x13c>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	1e59      	subs	r1, r3, #1
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80018be:	1c59      	adds	r1, r3, #1
 80018c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80018c4:	400b      	ands	r3, r1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d00a      	beq.n	80018e0 <HAL_I2C_Init+0x138>
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	1e59      	subs	r1, r3, #1
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80018d8:	3301      	adds	r3, #1
 80018da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018de:	e051      	b.n	8001984 <HAL_I2C_Init+0x1dc>
 80018e0:	2304      	movs	r3, #4
 80018e2:	e04f      	b.n	8001984 <HAL_I2C_Init+0x1dc>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d111      	bne.n	8001910 <HAL_I2C_Init+0x168>
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	1e58      	subs	r0, r3, #1
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6859      	ldr	r1, [r3, #4]
 80018f4:	460b      	mov	r3, r1
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	440b      	add	r3, r1
 80018fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80018fe:	3301      	adds	r3, #1
 8001900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001904:	2b00      	cmp	r3, #0
 8001906:	bf0c      	ite	eq
 8001908:	2301      	moveq	r3, #1
 800190a:	2300      	movne	r3, #0
 800190c:	b2db      	uxtb	r3, r3
 800190e:	e012      	b.n	8001936 <HAL_I2C_Init+0x18e>
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	1e58      	subs	r0, r3, #1
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6859      	ldr	r1, [r3, #4]
 8001918:	460b      	mov	r3, r1
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	0099      	lsls	r1, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	fbb0 f3f3 	udiv	r3, r0, r3
 8001926:	3301      	adds	r3, #1
 8001928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800192c:	2b00      	cmp	r3, #0
 800192e:	bf0c      	ite	eq
 8001930:	2301      	moveq	r3, #1
 8001932:	2300      	movne	r3, #0
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_I2C_Init+0x196>
 800193a:	2301      	movs	r3, #1
 800193c:	e022      	b.n	8001984 <HAL_I2C_Init+0x1dc>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10e      	bne.n	8001964 <HAL_I2C_Init+0x1bc>
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	1e58      	subs	r0, r3, #1
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6859      	ldr	r1, [r3, #4]
 800194e:	460b      	mov	r3, r1
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	440b      	add	r3, r1
 8001954:	fbb0 f3f3 	udiv	r3, r0, r3
 8001958:	3301      	adds	r3, #1
 800195a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800195e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001962:	e00f      	b.n	8001984 <HAL_I2C_Init+0x1dc>
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	1e58      	subs	r0, r3, #1
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6859      	ldr	r1, [r3, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	0099      	lsls	r1, r3, #2
 8001974:	440b      	add	r3, r1
 8001976:	fbb0 f3f3 	udiv	r3, r0, r3
 800197a:	3301      	adds	r3, #1
 800197c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001980:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	6809      	ldr	r1, [r1, #0]
 8001988:	4313      	orrs	r3, r2
 800198a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69da      	ldr	r2, [r3, #28]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	430a      	orrs	r2, r1
 80019a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80019b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6911      	ldr	r1, [r2, #16]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	68d2      	ldr	r2, [r2, #12]
 80019be:	4311      	orrs	r1, r2
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	430b      	orrs	r3, r1
 80019c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	695a      	ldr	r2, [r3, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f042 0201 	orr.w	r2, r2, #1
 80019f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2220      	movs	r2, #32
 80019fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	000186a0 	.word	0x000186a0
 8001a20:	001e847f 	.word	0x001e847f
 8001a24:	003d08ff 	.word	0x003d08ff
 8001a28:	431bde83 	.word	0x431bde83
 8001a2c:	10624dd3 	.word	0x10624dd3

08001a30 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a42:	2b80      	cmp	r3, #128	@ 0x80
 8001a44:	d103      	bne.n	8001a4e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	611a      	str	r2, [r3, #16]
  }
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bc80      	pop	{r7}
 8001a56:	4770      	bx	lr

08001a58 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a70:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001a78:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a80:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	2b10      	cmp	r3, #16
 8001a86:	d003      	beq.n	8001a90 <HAL_I2C_EV_IRQHandler+0x38>
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	2b40      	cmp	r3, #64	@ 0x40
 8001a8c:	f040 80c1 	bne.w	8001c12 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d10d      	bne.n	8001ac6 <HAL_I2C_EV_IRQHandler+0x6e>
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8001ab0:	d003      	beq.n	8001aba <HAL_I2C_EV_IRQHandler+0x62>
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8001ab8:	d101      	bne.n	8001abe <HAL_I2C_EV_IRQHandler+0x66>
 8001aba:	2301      	movs	r3, #1
 8001abc:	e000      	b.n	8001ac0 <HAL_I2C_EV_IRQHandler+0x68>
 8001abe:	2300      	movs	r3, #0
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	f000 8132 	beq.w	8001d2a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00c      	beq.n	8001aea <HAL_I2C_EV_IRQHandler+0x92>
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	0a5b      	lsrs	r3, r3, #9
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d006      	beq.n	8001aea <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f001 fc9b 	bl	8003418 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 fd99 	bl	800261a <I2C_Master_SB>
 8001ae8:	e092      	b.n	8001c10 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	08db      	lsrs	r3, r3, #3
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d009      	beq.n	8001b0a <HAL_I2C_EV_IRQHandler+0xb2>
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	0a5b      	lsrs	r3, r3, #9
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 fe0e 	bl	8002724 <I2C_Master_ADD10>
 8001b08:	e082      	b.n	8001c10 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d009      	beq.n	8001b2a <HAL_I2C_EV_IRQHandler+0xd2>
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	0a5b      	lsrs	r3, r3, #9
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 fe27 	bl	8002776 <I2C_Master_ADDR>
 8001b28:	e072      	b.n	8001c10 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	089b      	lsrs	r3, r3, #2
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d03b      	beq.n	8001bae <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b44:	f000 80f3 	beq.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	09db      	lsrs	r3, r3, #7
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d00f      	beq.n	8001b74 <HAL_I2C_EV_IRQHandler+0x11c>
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	0a9b      	lsrs	r3, r3, #10
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d009      	beq.n	8001b74 <HAL_I2C_EV_IRQHandler+0x11c>
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d103      	bne.n	8001b74 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f000 f9f1 	bl	8001f54 <I2C_MasterTransmit_TXE>
 8001b72:	e04d      	b.n	8001c10 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	089b      	lsrs	r3, r3, #2
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 80d6 	beq.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	0a5b      	lsrs	r3, r3, #9
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f000 80cf 	beq.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001b90:	7bbb      	ldrb	r3, [r7, #14]
 8001b92:	2b21      	cmp	r3, #33	@ 0x21
 8001b94:	d103      	bne.n	8001b9e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 fa78 	bl	800208c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b9c:	e0c7      	b.n	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	2b40      	cmp	r3, #64	@ 0x40
 8001ba2:	f040 80c4 	bne.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 fae6 	bl	8002178 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001bac:	e0bf      	b.n	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001bbc:	f000 80b7 	beq.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	099b      	lsrs	r3, r3, #6
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d00f      	beq.n	8001bec <HAL_I2C_EV_IRQHandler+0x194>
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	0a9b      	lsrs	r3, r3, #10
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d009      	beq.n	8001bec <HAL_I2C_EV_IRQHandler+0x194>
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	089b      	lsrs	r3, r3, #2
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d103      	bne.n	8001bec <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 fb5f 	bl	80022a8 <I2C_MasterReceive_RXNE>
 8001bea:	e011      	b.n	8001c10 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 809a 	beq.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	0a5b      	lsrs	r3, r3, #9
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f000 8093 	beq.w	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 fc15 	bl	8002438 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c0e:	e08e      	b.n	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
 8001c10:	e08d      	b.n	8001d2e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d004      	beq.n	8001c24 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	61fb      	str	r3, [r7, #28]
 8001c22:	e007      	b.n	8001c34 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	085b      	lsrs	r3, r3, #1
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d012      	beq.n	8001c66 <HAL_I2C_EV_IRQHandler+0x20e>
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	0a5b      	lsrs	r3, r3, #9
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00c      	beq.n	8001c66 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8001c5c:	69b9      	ldr	r1, [r7, #24]
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 ffe0 	bl	8002c24 <I2C_Slave_ADDR>
 8001c64:	e066      	b.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	091b      	lsrs	r3, r3, #4
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d009      	beq.n	8001c86 <HAL_I2C_EV_IRQHandler+0x22e>
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	0a5b      	lsrs	r3, r3, #9
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f001 f81a 	bl	8002cb8 <I2C_Slave_STOPF>
 8001c84:	e056      	b.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001c86:	7bbb      	ldrb	r3, [r7, #14]
 8001c88:	2b21      	cmp	r3, #33	@ 0x21
 8001c8a:	d002      	beq.n	8001c92 <HAL_I2C_EV_IRQHandler+0x23a>
 8001c8c:	7bbb      	ldrb	r3, [r7, #14]
 8001c8e:	2b29      	cmp	r3, #41	@ 0x29
 8001c90:	d125      	bne.n	8001cde <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	09db      	lsrs	r3, r3, #7
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00f      	beq.n	8001cbe <HAL_I2C_EV_IRQHandler+0x266>
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	0a9b      	lsrs	r3, r3, #10
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d009      	beq.n	8001cbe <HAL_I2C_EV_IRQHandler+0x266>
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	089b      	lsrs	r3, r3, #2
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d103      	bne.n	8001cbe <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 fef8 	bl	8002aac <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001cbc:	e039      	b.n	8001d32 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	089b      	lsrs	r3, r3, #2
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d033      	beq.n	8001d32 <HAL_I2C_EV_IRQHandler+0x2da>
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	0a5b      	lsrs	r3, r3, #9
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d02d      	beq.n	8001d32 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 ff25 	bl	8002b26 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001cdc:	e029      	b.n	8001d32 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	099b      	lsrs	r3, r3, #6
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d00f      	beq.n	8001d0a <HAL_I2C_EV_IRQHandler+0x2b2>
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	0a9b      	lsrs	r3, r3, #10
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d009      	beq.n	8001d0a <HAL_I2C_EV_IRQHandler+0x2b2>
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 ff2f 	bl	8002b66 <I2C_SlaveReceive_RXNE>
 8001d08:	e014      	b.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	089b      	lsrs	r3, r3, #2
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00e      	beq.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	0a5b      	lsrs	r3, r3, #9
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d008      	beq.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 ff5d 	bl	8002be2 <I2C_SlaveReceive_BTF>
 8001d28:	e004      	b.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8001d2a:	bf00      	nop
 8001d2c:	e002      	b.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d2e:	bf00      	nop
 8001d30:	e000      	b.n	8001d34 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d32:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8001d34:	3720      	adds	r7, #32
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b08a      	sub	sp, #40	@ 0x28
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	695b      	ldr	r3, [r3, #20]
 8001d48:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001d5c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001d5e:	6a3b      	ldr	r3, [r7, #32]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d016      	beq.n	8001d98 <HAL_I2C_ER_IRQHandler+0x5e>
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	0a1b      	lsrs	r3, r3, #8
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d010      	beq.n	8001d98 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001d86:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d96:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	0a5b      	lsrs	r3, r3, #9
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d00e      	beq.n	8001dc2 <HAL_I2C_ER_IRQHandler+0x88>
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d008      	beq.n	8001dc2 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	f043 0302 	orr.w	r3, r3, #2
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8001dc0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	0a9b      	lsrs	r3, r3, #10
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d03f      	beq.n	8001e4e <HAL_I2C_ER_IRQHandler+0x114>
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d039      	beq.n	8001e4e <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8001dda:	7efb      	ldrb	r3, [r7, #27]
 8001ddc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dec:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001df4:	7ebb      	ldrb	r3, [r7, #26]
 8001df6:	2b20      	cmp	r3, #32
 8001df8:	d112      	bne.n	8001e20 <HAL_I2C_ER_IRQHandler+0xe6>
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10f      	bne.n	8001e20 <HAL_I2C_ER_IRQHandler+0xe6>
 8001e00:	7cfb      	ldrb	r3, [r7, #19]
 8001e02:	2b21      	cmp	r3, #33	@ 0x21
 8001e04:	d008      	beq.n	8001e18 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001e06:	7cfb      	ldrb	r3, [r7, #19]
 8001e08:	2b29      	cmp	r3, #41	@ 0x29
 8001e0a:	d005      	beq.n	8001e18 <HAL_I2C_ER_IRQHandler+0xde>
 8001e0c:	7cfb      	ldrb	r3, [r7, #19]
 8001e0e:	2b28      	cmp	r3, #40	@ 0x28
 8001e10:	d106      	bne.n	8001e20 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b21      	cmp	r3, #33	@ 0x21
 8001e16:	d103      	bne.n	8001e20 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f001 f87d 	bl	8002f18 <I2C_Slave_AF>
 8001e1e:	e016      	b.n	8001e4e <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001e28:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001e32:	7efb      	ldrb	r3, [r7, #27]
 8001e34:	2b10      	cmp	r3, #16
 8001e36:	d002      	beq.n	8001e3e <HAL_I2C_ER_IRQHandler+0x104>
 8001e38:	7efb      	ldrb	r3, [r7, #27]
 8001e3a:	2b40      	cmp	r3, #64	@ 0x40
 8001e3c:	d107      	bne.n	8001e4e <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e4c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001e4e:	6a3b      	ldr	r3, [r7, #32]
 8001e50:	0adb      	lsrs	r3, r3, #11
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00e      	beq.n	8001e78 <HAL_I2C_ER_IRQHandler+0x13e>
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	0a1b      	lsrs	r3, r3, #8
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d008      	beq.n	8001e78 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	f043 0308 	orr.w	r3, r3, #8
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8001e76:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8001e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d008      	beq.n	8001e90 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f001 f8b8 	bl	8003000 <I2C_ITError>
  }
}
 8001e90:	bf00      	nop
 8001e92:	3728      	adds	r7, #40	@ 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bc80      	pop	{r7}
 8001ea8:	4770      	bx	lr

08001eaa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	460b      	mov	r3, r1
 8001eea:	70fb      	strb	r3, [r7, #3]
 8001eec:	4613      	mov	r3, r2
 8001eee:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc80      	pop	{r7}
 8001ef8:	4770      	bx	lr

08001efa <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bc80      	pop	{r7}
 8001f40:	4770      	bx	lr

08001f42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f62:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001f6a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f70:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d150      	bne.n	800201c <I2C_MasterTransmit_TXE+0xc8>
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	2b21      	cmp	r3, #33	@ 0x21
 8001f7e:	d14d      	bne.n	800201c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2b08      	cmp	r3, #8
 8001f84:	d01d      	beq.n	8001fc2 <I2C_MasterTransmit_TXE+0x6e>
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2b20      	cmp	r3, #32
 8001f8a:	d01a      	beq.n	8001fc2 <I2C_MasterTransmit_TXE+0x6e>
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f92:	d016      	beq.n	8001fc2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001fa2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2211      	movs	r2, #17
 8001fa8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2220      	movs	r2, #32
 8001fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ff6c 	bl	8001e98 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001fc0:	e060      	b.n	8002084 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001fd0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fe0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2220      	movs	r2, #32
 8001fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b40      	cmp	r3, #64	@ 0x40
 8001ffa:	d107      	bne.n	800200c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ff81 	bl	8001f0c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800200a:	e03b      	b.n	8002084 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff3f 	bl	8001e98 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800201a:	e033      	b.n	8002084 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	2b21      	cmp	r3, #33	@ 0x21
 8002020:	d005      	beq.n	800202e <I2C_MasterTransmit_TXE+0xda>
 8002022:	7bbb      	ldrb	r3, [r7, #14]
 8002024:	2b40      	cmp	r3, #64	@ 0x40
 8002026:	d12d      	bne.n	8002084 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002028:	7bfb      	ldrb	r3, [r7, #15]
 800202a:	2b22      	cmp	r3, #34	@ 0x22
 800202c:	d12a      	bne.n	8002084 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002032:	b29b      	uxth	r3, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	d108      	bne.n	800204a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002046:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002048:	e01c      	b.n	8002084 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b40      	cmp	r3, #64	@ 0x40
 8002054:	d103      	bne.n	800205e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f88e 	bl	8002178 <I2C_MemoryTransmit_TXE_BTF>
}
 800205c:	e012      	b.n	8002084 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002062:	781a      	ldrb	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002078:	b29b      	uxth	r3, r3
 800207a:	3b01      	subs	r3, #1
 800207c:	b29a      	uxth	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002082:	e7ff      	b.n	8002084 <I2C_MasterTransmit_TXE+0x130>
 8002084:	bf00      	nop
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b21      	cmp	r3, #33	@ 0x21
 80020a4:	d164      	bne.n	8002170 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d012      	beq.n	80020d6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b4:	781a      	ldrb	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80020d4:	e04c      	b.n	8002170 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d01d      	beq.n	8002118 <I2C_MasterTransmit_BTF+0x8c>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b20      	cmp	r3, #32
 80020e0:	d01a      	beq.n	8002118 <I2C_MasterTransmit_BTF+0x8c>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80020e8:	d016      	beq.n	8002118 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80020f8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2211      	movs	r2, #17
 80020fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2220      	movs	r2, #32
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff fec1 	bl	8001e98 <HAL_I2C_MasterTxCpltCallback>
}
 8002116:	e02b      	b.n	8002170 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002126:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002136:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2220      	movs	r2, #32
 8002142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b40      	cmp	r3, #64	@ 0x40
 8002150:	d107      	bne.n	8002162 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff fed6 	bl	8001f0c <HAL_I2C_MemTxCpltCallback>
}
 8002160:	e006      	b.n	8002170 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff fe94 	bl	8001e98 <HAL_I2C_MasterTxCpltCallback>
}
 8002170:	bf00      	nop
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002186:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218c:	2b00      	cmp	r3, #0
 800218e:	d11d      	bne.n	80021cc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002194:	2b01      	cmp	r3, #1
 8002196:	d10b      	bne.n	80021b0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800219c:	b2da      	uxtb	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a8:	1c9a      	adds	r2, r3, #2
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80021ae:	e077      	b.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	121b      	asrs	r3, r3, #8
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80021ca:	e069      	b.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d10b      	bne.n	80021ec <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80021ea:	e059      	b.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d152      	bne.n	800229a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	2b22      	cmp	r3, #34	@ 0x22
 80021f8:	d10d      	bne.n	8002216 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002208:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002214:	e044      	b.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800221a:	b29b      	uxth	r3, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	d015      	beq.n	800224c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	2b21      	cmp	r3, #33	@ 0x21
 8002224:	d112      	bne.n	800224c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222a:	781a      	ldrb	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	1c5a      	adds	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002240:	b29b      	uxth	r3, r3
 8002242:	3b01      	subs	r3, #1
 8002244:	b29a      	uxth	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800224a:	e029      	b.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002250:	b29b      	uxth	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d124      	bne.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	2b21      	cmp	r3, #33	@ 0x21
 800225a:	d121      	bne.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800226a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800227a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff fe3a 	bl	8001f0c <HAL_I2C_MemTxCpltCallback>
}
 8002298:	e002      	b.n	80022a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff fbc8 	bl	8001a30 <I2C_Flush_DR>
}
 80022a0:	bf00      	nop
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2b22      	cmp	r3, #34	@ 0x22
 80022ba:	f040 80b9 	bne.w	8002430 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d921      	bls.n	8002316 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	691a      	ldr	r2, [r3, #16]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e4:	1c5a      	adds	r2, r3, #1
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b03      	cmp	r3, #3
 8002300:	f040 8096 	bne.w	8002430 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002312:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002314:	e08c      	b.n	8002430 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231a:	2b02      	cmp	r3, #2
 800231c:	d07f      	beq.n	800241e <I2C_MasterReceive_RXNE+0x176>
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d002      	beq.n	800232a <I2C_MasterReceive_RXNE+0x82>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d179      	bne.n	800241e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f001 f842 	bl	80033b4 <I2C_WaitOnSTOPRequestThroughIT>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d14c      	bne.n	80023d0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002344:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002354:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	691a      	ldr	r2, [r3, #16]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002368:	1c5a      	adds	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002372:	b29b      	uxth	r3, r3
 8002374:	3b01      	subs	r3, #1
 8002376:	b29a      	uxth	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2220      	movs	r2, #32
 8002380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b40      	cmp	r3, #64	@ 0x40
 800238e:	d10a      	bne.n	80023a6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff fdbd 	bl	8001f1e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80023a4:	e044      	b.n	8002430 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d002      	beq.n	80023ba <I2C_MasterReceive_RXNE+0x112>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2b20      	cmp	r3, #32
 80023b8:	d103      	bne.n	80023c2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	631a      	str	r2, [r3, #48]	@ 0x30
 80023c0:	e002      	b.n	80023c8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2212      	movs	r2, #18
 80023c6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff fd6e 	bl	8001eaa <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80023ce:	e02f      	b.n	8002430 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80023de:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	691a      	ldr	r2, [r3, #16]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	1c5a      	adds	r2, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	3b01      	subs	r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2220      	movs	r2, #32
 800240a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff fd8a 	bl	8001f30 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800241c:	e008      	b.n	8002430 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800242c:	605a      	str	r2, [r3, #4]
}
 800242e:	e7ff      	b.n	8002430 <I2C_MasterReceive_RXNE+0x188>
 8002430:	bf00      	nop
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002444:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244a:	b29b      	uxth	r3, r3
 800244c:	2b04      	cmp	r3, #4
 800244e:	d11b      	bne.n	8002488 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800245e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	691a      	ldr	r2, [r3, #16]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246a:	b2d2      	uxtb	r2, r2
 800246c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800247c:	b29b      	uxth	r3, r3
 800247e:	3b01      	subs	r3, #1
 8002480:	b29a      	uxth	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002486:	e0c4      	b.n	8002612 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	2b03      	cmp	r3, #3
 8002490:	d129      	bne.n	80024e6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024a0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d00a      	beq.n	80024be <I2C_MasterReceive_BTF+0x86>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d007      	beq.n	80024be <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024bc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	691a      	ldr	r2, [r3, #16]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d0:	1c5a      	adds	r2, r3, #1
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80024e4:	e095      	b.n	8002612 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d17d      	bne.n	80025ec <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d002      	beq.n	80024fc <I2C_MasterReceive_BTF+0xc4>
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b10      	cmp	r3, #16
 80024fa:	d108      	bne.n	800250e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e016      	b.n	800253c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2b04      	cmp	r3, #4
 8002512:	d002      	beq.n	800251a <I2C_MasterReceive_BTF+0xe2>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d108      	bne.n	800252c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	e007      	b.n	800253c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800253a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	691a      	ldr	r2, [r3, #16]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254e:	1c5a      	adds	r2, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002558:	b29b      	uxth	r3, r3
 800255a:	3b01      	subs	r3, #1
 800255c:	b29a      	uxth	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257e:	b29b      	uxth	r3, r3
 8002580:	3b01      	subs	r3, #1
 8002582:	b29a      	uxth	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002596:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2b40      	cmp	r3, #64	@ 0x40
 80025aa:	d10a      	bne.n	80025c2 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff fcaf 	bl	8001f1e <HAL_I2C_MemRxCpltCallback>
}
 80025c0:	e027      	b.n	8002612 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d002      	beq.n	80025d6 <I2C_MasterReceive_BTF+0x19e>
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2b20      	cmp	r3, #32
 80025d4:	d103      	bne.n	80025de <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	631a      	str	r2, [r3, #48]	@ 0x30
 80025dc:	e002      	b.n	80025e4 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2212      	movs	r2, #18
 80025e2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff fc60 	bl	8001eaa <HAL_I2C_MasterRxCpltCallback>
}
 80025ea:	e012      	b.n	8002612 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	691a      	ldr	r2, [r3, #16]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f6:	b2d2      	uxtb	r2, r2
 80025f8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002608:	b29b      	uxth	r3, r3
 800260a:	3b01      	subs	r3, #1
 800260c:	b29a      	uxth	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002612:	bf00      	nop
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b40      	cmp	r3, #64	@ 0x40
 800262c:	d117      	bne.n	800265e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002632:	2b00      	cmp	r3, #0
 8002634:	d109      	bne.n	800264a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263a:	b2db      	uxtb	r3, r3
 800263c:	461a      	mov	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002646:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002648:	e067      	b.n	800271a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264e:	b2db      	uxtb	r3, r3
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	b2da      	uxtb	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	611a      	str	r2, [r3, #16]
}
 800265c:	e05d      	b.n	800271a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002666:	d133      	bne.n	80026d0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b21      	cmp	r3, #33	@ 0x21
 8002672:	d109      	bne.n	8002688 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002678:	b2db      	uxtb	r3, r3
 800267a:	461a      	mov	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002684:	611a      	str	r2, [r3, #16]
 8002686:	e008      	b.n	800269a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268c:	b2db      	uxtb	r3, r3
 800268e:	f043 0301 	orr.w	r3, r3, #1
 8002692:	b2da      	uxtb	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d004      	beq.n	80026ac <I2C_Master_SB+0x92>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d108      	bne.n	80026be <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d032      	beq.n	800271a <I2C_Master_SB+0x100>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d02d      	beq.n	800271a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026cc:	605a      	str	r2, [r3, #4]
}
 80026ce:	e024      	b.n	800271a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10e      	bne.n	80026f6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026dc:	b29b      	uxth	r3, r3
 80026de:	11db      	asrs	r3, r3, #7
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	f003 0306 	and.w	r3, r3, #6
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	f063 030f 	orn	r3, r3, #15
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	611a      	str	r2, [r3, #16]
}
 80026f4:	e011      	b.n	800271a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d10d      	bne.n	800271a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	b29b      	uxth	r3, r3
 8002704:	11db      	asrs	r3, r3, #7
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f003 0306 	and.w	r3, r3, #6
 800270c:	b2db      	uxtb	r3, r3
 800270e:	f063 030e 	orn	r3, r3, #14
 8002712:	b2da      	uxtb	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	611a      	str	r2, [r3, #16]
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002730:	b2da      	uxtb	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <I2C_Master_ADD10+0x26>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002746:	2b00      	cmp	r3, #0
 8002748:	d108      	bne.n	800275c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00c      	beq.n	800276c <I2C_Master_ADD10+0x48>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800276a:	605a      	str	r2, [r3, #4]
  }
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002776:	b480      	push	{r7}
 8002778:	b091      	sub	sp, #68	@ 0x44
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002784:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b22      	cmp	r3, #34	@ 0x22
 800279e:	f040 8174 	bne.w	8002a8a <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10f      	bne.n	80027ca <I2C_Master_ADDR+0x54>
 80027aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027ae:	2b40      	cmp	r3, #64	@ 0x40
 80027b0:	d10b      	bne.n	80027ca <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b2:	2300      	movs	r3, #0
 80027b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80027c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c8:	e16b      	b.n	8002aa2 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d11d      	bne.n	800280e <I2C_Master_ADDR+0x98>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80027da:	d118      	bne.n	800280e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027dc:	2300      	movs	r3, #0
 80027de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002800:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	651a      	str	r2, [r3, #80]	@ 0x50
 800280c:	e149      	b.n	8002aa2 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002812:	b29b      	uxth	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	d113      	bne.n	8002840 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002818:	2300      	movs	r3, #0
 800281a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800282c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	e120      	b.n	8002a82 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002844:	b29b      	uxth	r3, r3
 8002846:	2b01      	cmp	r3, #1
 8002848:	f040 808a 	bne.w	8002960 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800284c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800284e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002852:	d137      	bne.n	80028c4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002862:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800286e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002872:	d113      	bne.n	800289c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002882:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002884:	2300      	movs	r3, #0
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
 8002898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289a:	e0f2      	b.n	8002a82 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	623b      	str	r3, [r7, #32]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	623b      	str	r3, [r7, #32]
 80028b0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	e0de      	b.n	8002a82 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80028c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d02e      	beq.n	8002928 <I2C_Master_ADDR+0x1b2>
 80028ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d02b      	beq.n	8002928 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80028d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028d2:	2b12      	cmp	r3, #18
 80028d4:	d102      	bne.n	80028dc <I2C_Master_ADDR+0x166>
 80028d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d125      	bne.n	8002928 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80028dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d00e      	beq.n	8002900 <I2C_Master_ADDR+0x18a>
 80028e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d00b      	beq.n	8002900 <I2C_Master_ADDR+0x18a>
 80028e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ea:	2b10      	cmp	r3, #16
 80028ec:	d008      	beq.n	8002900 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	e007      	b.n	8002910 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800290e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	61fb      	str	r3, [r7, #28]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	61fb      	str	r3, [r7, #28]
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	e0ac      	b.n	8002a82 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002936:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002938:	2300      	movs	r3, #0
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	61bb      	str	r3, [r7, #24]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	61bb      	str	r3, [r7, #24]
 800294c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	e090      	b.n	8002a82 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002964:	b29b      	uxth	r3, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d158      	bne.n	8002a1c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800296a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800296c:	2b04      	cmp	r3, #4
 800296e:	d021      	beq.n	80029b4 <I2C_Master_ADDR+0x23e>
 8002970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002972:	2b02      	cmp	r3, #2
 8002974:	d01e      	beq.n	80029b4 <I2C_Master_ADDR+0x23e>
 8002976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002978:	2b10      	cmp	r3, #16
 800297a:	d01b      	beq.n	80029b4 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800298a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800298c:	2300      	movs	r3, #0
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	617b      	str	r3, [r7, #20]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	e012      	b.n	80029da <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80029c2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029c4:	2300      	movs	r3, #0
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	613b      	str	r3, [r7, #16]
 80029d8:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029e8:	d14b      	bne.n	8002a82 <I2C_Master_ADDR+0x30c>
 80029ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80029f0:	d00b      	beq.n	8002a0a <I2C_Master_ADDR+0x294>
 80029f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d008      	beq.n	8002a0a <I2C_Master_ADDR+0x294>
 80029f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d005      	beq.n	8002a0a <I2C_Master_ADDR+0x294>
 80029fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a00:	2b10      	cmp	r3, #16
 8002a02:	d002      	beq.n	8002a0a <I2C_Master_ADDR+0x294>
 8002a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a06:	2b20      	cmp	r3, #32
 8002a08:	d13b      	bne.n	8002a82 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a18:	605a      	str	r2, [r3, #4]
 8002a1a:	e032      	b.n	8002a82 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a2a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a3a:	d117      	bne.n	8002a6c <I2C_Master_ADDR+0x2f6>
 8002a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a3e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a42:	d00b      	beq.n	8002a5c <I2C_Master_ADDR+0x2e6>
 8002a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d008      	beq.n	8002a5c <I2C_Master_ADDR+0x2e6>
 8002a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d005      	beq.n	8002a5c <I2C_Master_ADDR+0x2e6>
 8002a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a52:	2b10      	cmp	r3, #16
 8002a54:	d002      	beq.n	8002a5c <I2C_Master_ADDR+0x2e6>
 8002a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a58:	2b20      	cmp	r3, #32
 8002a5a:	d107      	bne.n	8002a6c <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685a      	ldr	r2, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a6a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8002a88:	e00b      	b.n	8002aa2 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60bb      	str	r3, [r7, #8]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
}
 8002aa0:	e7ff      	b.n	8002aa2 <I2C_Master_ADDR+0x32c>
 8002aa2:	bf00      	nop
 8002aa4:	3744      	adds	r7, #68	@ 0x44
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aba:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d02b      	beq.n	8002b1e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aca:	781a      	ldrb	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad6:	1c5a      	adds	r2, r3, #1
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d114      	bne.n	8002b1e <I2C_SlaveTransmit_TXE+0x72>
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
 8002af6:	2b29      	cmp	r3, #41	@ 0x29
 8002af8:	d111      	bne.n	8002b1e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b08:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2221      	movs	r2, #33	@ 0x21
 8002b0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2228      	movs	r2, #40	@ 0x28
 8002b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff f9cf 	bl	8001ebc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002b1e:	bf00      	nop
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d011      	beq.n	8002b5c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3c:	781a      	ldrb	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b084      	sub	sp, #16
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b74:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d02c      	beq.n	8002bda <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b92:	1c5a      	adds	r2, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d114      	bne.n	8002bda <I2C_SlaveReceive_RXNE+0x74>
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bb4:	d111      	bne.n	8002bda <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bc4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2222      	movs	r2, #34	@ 0x22
 8002bca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2228      	movs	r2, #40	@ 0x28
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff f97a 	bl	8001ece <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002bda:	bf00      	nop
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d012      	beq.n	8002c1a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691a      	ldr	r2, [r3, #16]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfe:	b2d2      	uxtb	r2, r2
 8002c00:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c06:	1c5a      	adds	r2, r3, #1
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr

08002c24 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c3e:	2b28      	cmp	r3, #40	@ 0x28
 8002c40:	d127      	bne.n	8002c92 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c50:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	089b      	lsrs	r3, r3, #2
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	09db      	lsrs	r3, r3, #7
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d103      	bne.n	8002c76 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	81bb      	strh	r3, [r7, #12]
 8002c74:	e002      	b.n	8002c7c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002c84:	89ba      	ldrh	r2, [r7, #12]
 8002c86:	7bfb      	ldrb	r3, [r7, #15]
 8002c88:	4619      	mov	r1, r3
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7ff f928 	bl	8001ee0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002c90:	e00e      	b.n	8002cb0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c92:	2300      	movs	r3, #0
 8002c94:	60bb      	str	r3, [r7, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002cd6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60bb      	str	r3, [r7, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f042 0201 	orr.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d04:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d14:	d172      	bne.n	8002dfc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b22      	cmp	r3, #34	@ 0x22
 8002d1a:	d002      	beq.n	8002d22 <I2C_Slave_STOPF+0x6a>
 8002d1c:	7bfb      	ldrb	r3, [r7, #15]
 8002d1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d20:	d135      	bne.n	8002d8e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d005      	beq.n	8002d46 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f043 0204 	orr.w	r2, r3, #4
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d54:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fb3e 	bl	80013dc <HAL_DMA_GetState>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d049      	beq.n	8002dfa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6a:	4a69      	ldr	r2, [pc, #420]	@ (8002f10 <I2C_Slave_STOPF+0x258>)
 8002d6c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fe f9b4 	bl	80010e0 <HAL_DMA_Abort_IT>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d03d      	beq.n	8002dfa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d88:	4610      	mov	r0, r2
 8002d8a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d8c:	e035      	b.n	8002dfa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d005      	beq.n	8002db2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	f043 0204 	orr.w	r2, r3, #4
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dc0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fe fb08 	bl	80013dc <HAL_DMA_GetState>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d014      	beq.n	8002dfc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd6:	4a4e      	ldr	r2, [pc, #312]	@ (8002f10 <I2C_Slave_STOPF+0x258>)
 8002dd8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe f97e 	bl	80010e0 <HAL_DMA_Abort_IT>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d008      	beq.n	8002dfc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002df4:	4610      	mov	r0, r2
 8002df6:	4798      	blx	r3
 8002df8:	e000      	b.n	8002dfc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002dfa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d03e      	beq.n	8002e84 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	f003 0304 	and.w	r3, r3, #4
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d112      	bne.n	8002e3a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	691a      	ldr	r2, [r3, #16]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e26:	1c5a      	adds	r2, r3, #1
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e44:	2b40      	cmp	r3, #64	@ 0x40
 8002e46:	d112      	bne.n	8002e6e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691a      	ldr	r2, [r3, #16]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d005      	beq.n	8002e84 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7c:	f043 0204 	orr.w	r2, r3, #4
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 f8b7 	bl	8003000 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8002e92:	e039      	b.n	8002f08 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
 8002e96:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e98:	d109      	bne.n	8002eae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2228      	movs	r2, #40	@ 0x28
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7ff f810 	bl	8001ece <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b28      	cmp	r3, #40	@ 0x28
 8002eb8:	d111      	bne.n	8002ede <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a15      	ldr	r2, [pc, #84]	@ (8002f14 <I2C_Slave_STOPF+0x25c>)
 8002ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7ff f80f 	bl	8001efa <HAL_I2C_ListenCpltCallback>
}
 8002edc:	e014      	b.n	8002f08 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee2:	2b22      	cmp	r3, #34	@ 0x22
 8002ee4:	d002      	beq.n	8002eec <I2C_Slave_STOPF+0x234>
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	2b22      	cmp	r3, #34	@ 0x22
 8002eea:	d10d      	bne.n	8002f08 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fe ffe3 	bl	8001ece <HAL_I2C_SlaveRxCpltCallback>
}
 8002f08:	bf00      	nop
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	08003265 	.word	0x08003265
 8002f14:	ffff0000 	.word	0xffff0000

08002f18 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f26:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d002      	beq.n	8002f3a <I2C_Slave_AF+0x22>
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b20      	cmp	r3, #32
 8002f38:	d129      	bne.n	8002f8e <I2C_Slave_AF+0x76>
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	2b28      	cmp	r3, #40	@ 0x28
 8002f3e:	d126      	bne.n	8002f8e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a2e      	ldr	r2, [pc, #184]	@ (8002ffc <I2C_Slave_AF+0xe4>)
 8002f44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f54:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f5e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f6e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7fe ffb7 	bl	8001efa <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002f8c:	e031      	b.n	8002ff2 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
 8002f90:	2b21      	cmp	r3, #33	@ 0x21
 8002f92:	d129      	bne.n	8002fe8 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a19      	ldr	r2, [pc, #100]	@ (8002ffc <I2C_Slave_AF+0xe4>)
 8002f98:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2221      	movs	r2, #33	@ 0x21
 8002f9e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fbe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002fc8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fd8:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7fe fd28 	bl	8001a30 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f7fe ff6b 	bl	8001ebc <HAL_I2C_SlaveTxCpltCallback>
}
 8002fe6:	e004      	b.n	8002ff2 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ff0:	615a      	str	r2, [r3, #20]
}
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	ffff0000 	.word	0xffff0000

08003000 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800300e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003016:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003018:	7bbb      	ldrb	r3, [r7, #14]
 800301a:	2b10      	cmp	r3, #16
 800301c:	d002      	beq.n	8003024 <I2C_ITError+0x24>
 800301e:	7bbb      	ldrb	r3, [r7, #14]
 8003020:	2b40      	cmp	r3, #64	@ 0x40
 8003022:	d10a      	bne.n	800303a <I2C_ITError+0x3a>
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	2b22      	cmp	r3, #34	@ 0x22
 8003028:	d107      	bne.n	800303a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003038:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003040:	2b28      	cmp	r3, #40	@ 0x28
 8003042:	d107      	bne.n	8003054 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2228      	movs	r2, #40	@ 0x28
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003052:	e015      	b.n	8003080 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800305e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003062:	d00a      	beq.n	800307a <I2C_ITError+0x7a>
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	2b60      	cmp	r3, #96	@ 0x60
 8003068:	d007      	beq.n	800307a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800308a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800308e:	d162      	bne.n	8003156 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800309e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d020      	beq.n	80030f0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b2:	4a6a      	ldr	r2, [pc, #424]	@ (800325c <I2C_ITError+0x25c>)
 80030b4:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe f810 	bl	80010e0 <HAL_DMA_Abort_IT>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f000 8089 	beq.w	80031da <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0201 	bic.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030ea:	4610      	mov	r0, r2
 80030ec:	4798      	blx	r3
 80030ee:	e074      	b.n	80031da <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f4:	4a59      	ldr	r2, [pc, #356]	@ (800325c <I2C_ITError+0x25c>)
 80030f6:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd ffef 	bl	80010e0 <HAL_DMA_Abort_IT>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d068      	beq.n	80031da <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003112:	2b40      	cmp	r3, #64	@ 0x40
 8003114:	d10b      	bne.n	800312e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0201 	bic.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2220      	movs	r2, #32
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800314a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003150:	4610      	mov	r0, r2
 8003152:	4798      	blx	r3
 8003154:	e041      	b.n	80031da <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b60      	cmp	r3, #96	@ 0x60
 8003160:	d125      	bne.n	80031ae <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2220      	movs	r2, #32
 8003166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317a:	2b40      	cmp	r3, #64	@ 0x40
 800317c:	d10b      	bne.n	8003196 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0201 	bic.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7fe fecb 	bl	8001f42 <HAL_I2C_AbortCpltCallback>
 80031ac:	e015      	b.n	80031da <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b8:	2b40      	cmp	r3, #64	@ 0x40
 80031ba:	d10b      	bne.n	80031d4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	b2d2      	uxtb	r2, r2
 80031c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7fe feab 	bl	8001f30 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10e      	bne.n	8003208 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d104      	bne.n	8003208 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003204:	2b00      	cmp	r3, #0
 8003206:	d007      	beq.n	8003218 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003216:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800321e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b04      	cmp	r3, #4
 800322a:	d113      	bne.n	8003254 <I2C_ITError+0x254>
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	2b28      	cmp	r3, #40	@ 0x28
 8003230:	d110      	bne.n	8003254 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a0a      	ldr	r2, [pc, #40]	@ (8003260 <I2C_ITError+0x260>)
 8003236:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2220      	movs	r2, #32
 8003242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7fe fe53 	bl	8001efa <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	08003265 	.word	0x08003265
 8003260:	ffff0000 	.word	0xffff0000

08003264 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003274:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800327c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800327e:	4b4b      	ldr	r3, [pc, #300]	@ (80033ac <I2C_DMAAbort+0x148>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	08db      	lsrs	r3, r3, #3
 8003284:	4a4a      	ldr	r2, [pc, #296]	@ (80033b0 <I2C_DMAAbort+0x14c>)
 8003286:	fba2 2303 	umull	r2, r3, r2, r3
 800328a:	0a1a      	lsrs	r2, r3, #8
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	00da      	lsls	r2, r3, #3
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	f043 0220 	orr.w	r2, r3, #32
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80032aa:	e00a      	b.n	80032c2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	3b01      	subs	r3, #1
 80032b0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032c0:	d0ea      	beq.n	8003298 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ce:	2200      	movs	r2, #0
 80032d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032de:	2200      	movs	r2, #0
 80032e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032f0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2200      	movs	r2, #0
 80032f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d003      	beq.n	8003308 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003304:	2200      	movs	r2, #0
 8003306:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003314:	2200      	movs	r2, #0
 8003316:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b60      	cmp	r3, #96	@ 0x60
 8003332:	d10e      	bne.n	8003352 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2220      	movs	r2, #32
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2200      	movs	r2, #0
 8003348:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800334a:	6978      	ldr	r0, [r7, #20]
 800334c:	f7fe fdf9 	bl	8001f42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003350:	e027      	b.n	80033a2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003352:	7cfb      	ldrb	r3, [r7, #19]
 8003354:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003358:	2b28      	cmp	r3, #40	@ 0x28
 800335a:	d117      	bne.n	800338c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800337a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2200      	movs	r2, #0
 8003380:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2228      	movs	r2, #40	@ 0x28
 8003386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800338a:	e007      	b.n	800339c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2220      	movs	r2, #32
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800339c:	6978      	ldr	r0, [r7, #20]
 800339e:	f7fe fdc7 	bl	8001f30 <HAL_I2C_ErrorCallback>
}
 80033a2:	bf00      	nop
 80033a4:	3718      	adds	r7, #24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20000000 	.word	0x20000000
 80033b0:	14f8b589 	.word	0x14f8b589

080033b4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80033c0:	4b13      	ldr	r3, [pc, #76]	@ (8003410 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	08db      	lsrs	r3, r3, #3
 80033c6:	4a13      	ldr	r2, [pc, #76]	@ (8003414 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80033c8:	fba2 2303 	umull	r2, r3, r2, r3
 80033cc:	0a1a      	lsrs	r2, r3, #8
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	3b01      	subs	r3, #1
 80033da:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d107      	bne.n	80033f2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e6:	f043 0220 	orr.w	r2, r3, #32
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e008      	b.n	8003404 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003400:	d0e9      	beq.n	80033d6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20000000 	.word	0x20000000
 8003414:	14f8b589 	.word	0x14f8b589

08003418 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003424:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003428:	d103      	bne.n	8003432 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003430:	e007      	b.n	8003442 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003436:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800343a:	d102      	bne.n	8003442 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2208      	movs	r2, #8
 8003440:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e272      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 8087 	beq.w	800357a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800346c:	4b92      	ldr	r3, [pc, #584]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f003 030c 	and.w	r3, r3, #12
 8003474:	2b04      	cmp	r3, #4
 8003476:	d00c      	beq.n	8003492 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003478:	4b8f      	ldr	r3, [pc, #572]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 030c 	and.w	r3, r3, #12
 8003480:	2b08      	cmp	r3, #8
 8003482:	d112      	bne.n	80034aa <HAL_RCC_OscConfig+0x5e>
 8003484:	4b8c      	ldr	r3, [pc, #560]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800348c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003490:	d10b      	bne.n	80034aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003492:	4b89      	ldr	r3, [pc, #548]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d06c      	beq.n	8003578 <HAL_RCC_OscConfig+0x12c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d168      	bne.n	8003578 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e24c      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034b2:	d106      	bne.n	80034c2 <HAL_RCC_OscConfig+0x76>
 80034b4:	4b80      	ldr	r3, [pc, #512]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a7f      	ldr	r2, [pc, #508]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034be:	6013      	str	r3, [r2, #0]
 80034c0:	e02e      	b.n	8003520 <HAL_RCC_OscConfig+0xd4>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10c      	bne.n	80034e4 <HAL_RCC_OscConfig+0x98>
 80034ca:	4b7b      	ldr	r3, [pc, #492]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a7a      	ldr	r2, [pc, #488]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	4b78      	ldr	r3, [pc, #480]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a77      	ldr	r2, [pc, #476]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034e0:	6013      	str	r3, [r2, #0]
 80034e2:	e01d      	b.n	8003520 <HAL_RCC_OscConfig+0xd4>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034ec:	d10c      	bne.n	8003508 <HAL_RCC_OscConfig+0xbc>
 80034ee:	4b72      	ldr	r3, [pc, #456]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a71      	ldr	r2, [pc, #452]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	4b6f      	ldr	r3, [pc, #444]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a6e      	ldr	r2, [pc, #440]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	e00b      	b.n	8003520 <HAL_RCC_OscConfig+0xd4>
 8003508:	4b6b      	ldr	r3, [pc, #428]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a6a      	ldr	r2, [pc, #424]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800350e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003512:	6013      	str	r3, [r2, #0]
 8003514:	4b68      	ldr	r3, [pc, #416]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a67      	ldr	r2, [pc, #412]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800351a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800351e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d013      	beq.n	8003550 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003528:	f7fd fc2c 	bl	8000d84 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003530:	f7fd fc28 	bl	8000d84 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b64      	cmp	r3, #100	@ 0x64
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e200      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003542:	4b5d      	ldr	r3, [pc, #372]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0f0      	beq.n	8003530 <HAL_RCC_OscConfig+0xe4>
 800354e:	e014      	b.n	800357a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003550:	f7fd fc18 	bl	8000d84 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003558:	f7fd fc14 	bl	8000d84 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b64      	cmp	r3, #100	@ 0x64
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e1ec      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800356a:	4b53      	ldr	r3, [pc, #332]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f0      	bne.n	8003558 <HAL_RCC_OscConfig+0x10c>
 8003576:	e000      	b.n	800357a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d063      	beq.n	800364e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003586:	4b4c      	ldr	r3, [pc, #304]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00b      	beq.n	80035aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003592:	4b49      	ldr	r3, [pc, #292]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b08      	cmp	r3, #8
 800359c:	d11c      	bne.n	80035d8 <HAL_RCC_OscConfig+0x18c>
 800359e:	4b46      	ldr	r3, [pc, #280]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d116      	bne.n	80035d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035aa:	4b43      	ldr	r3, [pc, #268]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d005      	beq.n	80035c2 <HAL_RCC_OscConfig+0x176>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d001      	beq.n	80035c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e1c0      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035c2:	4b3d      	ldr	r3, [pc, #244]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	4939      	ldr	r1, [pc, #228]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035d6:	e03a      	b.n	800364e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d020      	beq.n	8003622 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035e0:	4b36      	ldr	r3, [pc, #216]	@ (80036bc <HAL_RCC_OscConfig+0x270>)
 80035e2:	2201      	movs	r2, #1
 80035e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e6:	f7fd fbcd 	bl	8000d84 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ec:	e008      	b.n	8003600 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ee:	f7fd fbc9 	bl	8000d84 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e1a1      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003600:	4b2d      	ldr	r3, [pc, #180]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d0f0      	beq.n	80035ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360c:	4b2a      	ldr	r3, [pc, #168]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	4927      	ldr	r1, [pc, #156]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 800361c:	4313      	orrs	r3, r2
 800361e:	600b      	str	r3, [r1, #0]
 8003620:	e015      	b.n	800364e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003622:	4b26      	ldr	r3, [pc, #152]	@ (80036bc <HAL_RCC_OscConfig+0x270>)
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003628:	f7fd fbac 	bl	8000d84 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003630:	f7fd fba8 	bl	8000d84 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e180      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003642:	4b1d      	ldr	r3, [pc, #116]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0308 	and.w	r3, r3, #8
 8003656:	2b00      	cmp	r3, #0
 8003658:	d03a      	beq.n	80036d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d019      	beq.n	8003696 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003662:	4b17      	ldr	r3, [pc, #92]	@ (80036c0 <HAL_RCC_OscConfig+0x274>)
 8003664:	2201      	movs	r2, #1
 8003666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003668:	f7fd fb8c 	bl	8000d84 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003670:	f7fd fb88 	bl	8000d84 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e160      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003682:	4b0d      	ldr	r3, [pc, #52]	@ (80036b8 <HAL_RCC_OscConfig+0x26c>)
 8003684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800368e:	2001      	movs	r0, #1
 8003690:	f000 face 	bl	8003c30 <RCC_Delay>
 8003694:	e01c      	b.n	80036d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003696:	4b0a      	ldr	r3, [pc, #40]	@ (80036c0 <HAL_RCC_OscConfig+0x274>)
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800369c:	f7fd fb72 	bl	8000d84 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a2:	e00f      	b.n	80036c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036a4:	f7fd fb6e 	bl	8000d84 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d908      	bls.n	80036c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e146      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
 80036b6:	bf00      	nop
 80036b8:	40021000 	.word	0x40021000
 80036bc:	42420000 	.word	0x42420000
 80036c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036c4:	4b92      	ldr	r3, [pc, #584]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1e9      	bne.n	80036a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80a6 	beq.w	800382a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036de:	2300      	movs	r3, #0
 80036e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036e2:	4b8b      	ldr	r3, [pc, #556]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10d      	bne.n	800370a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ee:	4b88      	ldr	r3, [pc, #544]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	4a87      	ldr	r2, [pc, #540]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80036f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036f8:	61d3      	str	r3, [r2, #28]
 80036fa:	4b85      	ldr	r3, [pc, #532]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003702:	60bb      	str	r3, [r7, #8]
 8003704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003706:	2301      	movs	r3, #1
 8003708:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800370a:	4b82      	ldr	r3, [pc, #520]	@ (8003914 <HAL_RCC_OscConfig+0x4c8>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003712:	2b00      	cmp	r3, #0
 8003714:	d118      	bne.n	8003748 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003716:	4b7f      	ldr	r3, [pc, #508]	@ (8003914 <HAL_RCC_OscConfig+0x4c8>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a7e      	ldr	r2, [pc, #504]	@ (8003914 <HAL_RCC_OscConfig+0x4c8>)
 800371c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003722:	f7fd fb2f 	bl	8000d84 <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800372a:	f7fd fb2b 	bl	8000d84 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b64      	cmp	r3, #100	@ 0x64
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e103      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373c:	4b75      	ldr	r3, [pc, #468]	@ (8003914 <HAL_RCC_OscConfig+0x4c8>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0f0      	beq.n	800372a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d106      	bne.n	800375e <HAL_RCC_OscConfig+0x312>
 8003750:	4b6f      	ldr	r3, [pc, #444]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	4a6e      	ldr	r2, [pc, #440]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003756:	f043 0301 	orr.w	r3, r3, #1
 800375a:	6213      	str	r3, [r2, #32]
 800375c:	e02d      	b.n	80037ba <HAL_RCC_OscConfig+0x36e>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10c      	bne.n	8003780 <HAL_RCC_OscConfig+0x334>
 8003766:	4b6a      	ldr	r3, [pc, #424]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	4a69      	ldr	r2, [pc, #420]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800376c:	f023 0301 	bic.w	r3, r3, #1
 8003770:	6213      	str	r3, [r2, #32]
 8003772:	4b67      	ldr	r3, [pc, #412]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	4a66      	ldr	r2, [pc, #408]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003778:	f023 0304 	bic.w	r3, r3, #4
 800377c:	6213      	str	r3, [r2, #32]
 800377e:	e01c      	b.n	80037ba <HAL_RCC_OscConfig+0x36e>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	2b05      	cmp	r3, #5
 8003786:	d10c      	bne.n	80037a2 <HAL_RCC_OscConfig+0x356>
 8003788:	4b61      	ldr	r3, [pc, #388]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	4a60      	ldr	r2, [pc, #384]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800378e:	f043 0304 	orr.w	r3, r3, #4
 8003792:	6213      	str	r3, [r2, #32]
 8003794:	4b5e      	ldr	r3, [pc, #376]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	4a5d      	ldr	r2, [pc, #372]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	6213      	str	r3, [r2, #32]
 80037a0:	e00b      	b.n	80037ba <HAL_RCC_OscConfig+0x36e>
 80037a2:	4b5b      	ldr	r3, [pc, #364]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	4a5a      	ldr	r2, [pc, #360]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80037a8:	f023 0301 	bic.w	r3, r3, #1
 80037ac:	6213      	str	r3, [r2, #32]
 80037ae:	4b58      	ldr	r3, [pc, #352]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	4a57      	ldr	r2, [pc, #348]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	f023 0304 	bic.w	r3, r3, #4
 80037b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d015      	beq.n	80037ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c2:	f7fd fadf 	bl	8000d84 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ca:	f7fd fadb 	bl	8000d84 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037d8:	4293      	cmp	r3, r2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e0b1      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0ee      	beq.n	80037ca <HAL_RCC_OscConfig+0x37e>
 80037ec:	e014      	b.n	8003818 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ee:	f7fd fac9 	bl	8000d84 <HAL_GetTick>
 80037f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f4:	e00a      	b.n	800380c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f6:	f7fd fac5 	bl	8000d84 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003804:	4293      	cmp	r3, r2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e09b      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800380c:	4b40      	ldr	r3, [pc, #256]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1ee      	bne.n	80037f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003818:	7dfb      	ldrb	r3, [r7, #23]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d105      	bne.n	800382a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800381e:	4b3c      	ldr	r3, [pc, #240]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	4a3b      	ldr	r2, [pc, #236]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003828:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8087 	beq.w	8003942 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003834:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d061      	beq.n	8003904 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	2b02      	cmp	r3, #2
 8003846:	d146      	bne.n	80038d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003848:	4b33      	ldr	r3, [pc, #204]	@ (8003918 <HAL_RCC_OscConfig+0x4cc>)
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384e:	f7fd fa99 	bl	8000d84 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003856:	f7fd fa95 	bl	8000d84 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e06d      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003868:	4b29      	ldr	r3, [pc, #164]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1f0      	bne.n	8003856 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800387c:	d108      	bne.n	8003890 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800387e:	4b24      	ldr	r3, [pc, #144]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	4921      	ldr	r1, [pc, #132]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	4313      	orrs	r3, r2
 800388e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003890:	4b1f      	ldr	r3, [pc, #124]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a19      	ldr	r1, [r3, #32]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	430b      	orrs	r3, r1
 80038a2:	491b      	ldr	r1, [pc, #108]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003918 <HAL_RCC_OscConfig+0x4cc>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ae:	f7fd fa69 	bl	8000d84 <HAL_GetTick>
 80038b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038b4:	e008      	b.n	80038c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b6:	f7fd fa65 	bl	8000d84 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d901      	bls.n	80038c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e03d      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038c8:	4b11      	ldr	r3, [pc, #68]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0f0      	beq.n	80038b6 <HAL_RCC_OscConfig+0x46a>
 80038d4:	e035      	b.n	8003942 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d6:	4b10      	ldr	r3, [pc, #64]	@ (8003918 <HAL_RCC_OscConfig+0x4cc>)
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038dc:	f7fd fa52 	bl	8000d84 <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038e4:	f7fd fa4e 	bl	8000d84 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e026      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f6:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <HAL_RCC_OscConfig+0x4c4>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x498>
 8003902:	e01e      	b.n	8003942 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d107      	bne.n	800391c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e019      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
 8003910:	40021000 	.word	0x40021000
 8003914:	40007000 	.word	0x40007000
 8003918:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800391c:	4b0b      	ldr	r3, [pc, #44]	@ (800394c <HAL_RCC_OscConfig+0x500>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	429a      	cmp	r2, r3
 800392e:	d106      	bne.n	800393e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800393a:	429a      	cmp	r2, r3
 800393c:	d001      	beq.n	8003942 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e000      	b.n	8003944 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40021000 	.word	0x40021000

08003950 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0d0      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003964:	4b6a      	ldr	r3, [pc, #424]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	429a      	cmp	r2, r3
 8003970:	d910      	bls.n	8003994 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003972:	4b67      	ldr	r3, [pc, #412]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f023 0207 	bic.w	r2, r3, #7
 800397a:	4965      	ldr	r1, [pc, #404]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	4313      	orrs	r3, r2
 8003980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003982:	4b63      	ldr	r3, [pc, #396]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	429a      	cmp	r2, r3
 800398e:	d001      	beq.n	8003994 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e0b8      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d020      	beq.n	80039e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d005      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039ac:	4b59      	ldr	r3, [pc, #356]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	4a58      	ldr	r2, [pc, #352]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0308 	and.w	r3, r3, #8
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039c4:	4b53      	ldr	r3, [pc, #332]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	4a52      	ldr	r2, [pc, #328]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80039ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039d0:	4b50      	ldr	r3, [pc, #320]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	494d      	ldr	r1, [pc, #308]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d040      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d107      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f6:	4b47      	ldr	r3, [pc, #284]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d115      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e07f      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d107      	bne.n	8003a1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a0e:	4b41      	ldr	r3, [pc, #260]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d109      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e073      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e06b      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a2e:	4b39      	ldr	r3, [pc, #228]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f023 0203 	bic.w	r2, r3, #3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	4936      	ldr	r1, [pc, #216]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a40:	f7fd f9a0 	bl	8000d84 <HAL_GetTick>
 8003a44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a46:	e00a      	b.n	8003a5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a48:	f7fd f99c 	bl	8000d84 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e053      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 020c 	and.w	r2, r3, #12
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d1eb      	bne.n	8003a48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a70:	4b27      	ldr	r3, [pc, #156]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d210      	bcs.n	8003aa0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7e:	4b24      	ldr	r3, [pc, #144]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f023 0207 	bic.w	r2, r3, #7
 8003a86:	4922      	ldr	r1, [pc, #136]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8e:	4b20      	ldr	r3, [pc, #128]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d001      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e032      	b.n	8003b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d008      	beq.n	8003abe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aac:	4b19      	ldr	r3, [pc, #100]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	4916      	ldr	r1, [pc, #88]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0308 	and.w	r3, r3, #8
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d009      	beq.n	8003ade <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003aca:	4b12      	ldr	r3, [pc, #72]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	490e      	ldr	r1, [pc, #56]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ade:	f000 f821 	bl	8003b24 <HAL_RCC_GetSysClockFreq>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	490a      	ldr	r1, [pc, #40]	@ (8003b18 <HAL_RCC_ClockConfig+0x1c8>)
 8003af0:	5ccb      	ldrb	r3, [r1, r3]
 8003af2:	fa22 f303 	lsr.w	r3, r2, r3
 8003af6:	4a09      	ldr	r2, [pc, #36]	@ (8003b1c <HAL_RCC_ClockConfig+0x1cc>)
 8003af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003afa:	4b09      	ldr	r3, [pc, #36]	@ (8003b20 <HAL_RCC_ClockConfig+0x1d0>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd f8fe 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	40022000 	.word	0x40022000
 8003b14:	40021000 	.word	0x40021000
 8003b18:	08007368 	.word	0x08007368
 8003b1c:	20000000 	.word	0x20000000
 8003b20:	20000004 	.word	0x20000004

08003b24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b087      	sub	sp, #28
 8003b28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]
 8003b36:	2300      	movs	r3, #0
 8003b38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f003 030c 	and.w	r3, r3, #12
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d002      	beq.n	8003b54 <HAL_RCC_GetSysClockFreq+0x30>
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d003      	beq.n	8003b5a <HAL_RCC_GetSysClockFreq+0x36>
 8003b52:	e027      	b.n	8003ba4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b54:	4b19      	ldr	r3, [pc, #100]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8003b56:	613b      	str	r3, [r7, #16]
      break;
 8003b58:	e027      	b.n	8003baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	0c9b      	lsrs	r3, r3, #18
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	4a17      	ldr	r2, [pc, #92]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b64:	5cd3      	ldrb	r3, [r2, r3]
 8003b66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d010      	beq.n	8003b94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b72:	4b11      	ldr	r3, [pc, #68]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	0c5b      	lsrs	r3, r3, #17
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	4a11      	ldr	r2, [pc, #68]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b7e:	5cd3      	ldrb	r3, [r2, r3]
 8003b80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a0d      	ldr	r2, [pc, #52]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8003b86:	fb03 f202 	mul.w	r2, r3, r2
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	e004      	b.n	8003b9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a0c      	ldr	r2, [pc, #48]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b98:	fb02 f303 	mul.w	r3, r2, r3
 8003b9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	613b      	str	r3, [r7, #16]
      break;
 8003ba2:	e002      	b.n	8003baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ba4:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8003ba6:	613b      	str	r3, [r7, #16]
      break;
 8003ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003baa:	693b      	ldr	r3, [r7, #16]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	371c      	adds	r7, #28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bc80      	pop	{r7}
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	007a1200 	.word	0x007a1200
 8003bc0:	08007380 	.word	0x08007380
 8003bc4:	08007390 	.word	0x08007390
 8003bc8:	003d0900 	.word	0x003d0900

08003bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bd0:	4b02      	ldr	r3, [pc, #8]	@ (8003bdc <HAL_RCC_GetHCLKFreq+0x10>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr
 8003bdc:	20000000 	.word	0x20000000

08003be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003be4:	f7ff fff2 	bl	8003bcc <HAL_RCC_GetHCLKFreq>
 8003be8:	4602      	mov	r2, r0
 8003bea:	4b05      	ldr	r3, [pc, #20]	@ (8003c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	0a1b      	lsrs	r3, r3, #8
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	4903      	ldr	r1, [pc, #12]	@ (8003c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bf6:	5ccb      	ldrb	r3, [r1, r3]
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40021000 	.word	0x40021000
 8003c04:	08007378 	.word	0x08007378

08003c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c0c:	f7ff ffde 	bl	8003bcc <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b05      	ldr	r3, [pc, #20]	@ (8003c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	0adb      	lsrs	r3, r3, #11
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4903      	ldr	r1, [pc, #12]	@ (8003c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	08007378 	.word	0x08007378

08003c30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b085      	sub	sp, #20
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c38:	4b0a      	ldr	r3, [pc, #40]	@ (8003c64 <RCC_Delay+0x34>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c68 <RCC_Delay+0x38>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	0a5b      	lsrs	r3, r3, #9
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	fb02 f303 	mul.w	r3, r2, r3
 8003c4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c4c:	bf00      	nop
  }
  while (Delay --);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	1e5a      	subs	r2, r3, #1
 8003c52:	60fa      	str	r2, [r7, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1f9      	bne.n	8003c4c <RCC_Delay+0x1c>
}
 8003c58:	bf00      	nop
 8003c5a:	bf00      	nop
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	20000000 	.word	0x20000000
 8003c68:	10624dd3 	.word	0x10624dd3

08003c6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e076      	b.n	8003d6c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d108      	bne.n	8003c98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c8e:	d009      	beq.n	8003ca4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	61da      	str	r2, [r3, #28]
 8003c96:	e005      	b.n	8003ca4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d106      	bne.n	8003cc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fc fdb0 	bl	8000824 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003cec:	431a      	orrs	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cf6:	431a      	orrs	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	431a      	orrs	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d28:	ea42 0103 	orr.w	r1, r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	0c1a      	lsrs	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f002 0204 	and.w	r2, r2, #4
 8003d4a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	69da      	ldr	r2, [r3, #28]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3708      	adds	r7, #8
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	099b      	lsrs	r3, r3, #6
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10f      	bne.n	8003db8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d004      	beq.n	8003db8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4798      	blx	r3
    return;
 8003db6:	e0be      	b.n	8003f36 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	085b      	lsrs	r3, r3, #1
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <HAL_SPI_IRQHandler+0x66>
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	09db      	lsrs	r3, r3, #7
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d004      	beq.n	8003dda <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	4798      	blx	r3
    return;
 8003dd8:	e0ad      	b.n	8003f36 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	095b      	lsrs	r3, r3, #5
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d106      	bne.n	8003df4 <HAL_SPI_IRQHandler+0x80>
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	099b      	lsrs	r3, r3, #6
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 80a1 	beq.w	8003f36 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	095b      	lsrs	r3, r3, #5
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 809a 	beq.w	8003f36 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	099b      	lsrs	r3, r3, #6
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d023      	beq.n	8003e56 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	d011      	beq.n	8003e3e <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1e:	f043 0204 	orr.w	r2, r3, #4
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e26:	2300      	movs	r3, #0
 8003e28:	617b      	str	r3, [r7, #20]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	e00b      	b.n	8003e56 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e3e:	2300      	movs	r3, #0
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	613b      	str	r3, [r7, #16]
 8003e52:	693b      	ldr	r3, [r7, #16]
        return;
 8003e54:	e06f      	b.n	8003f36 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	095b      	lsrs	r3, r3, #5
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d014      	beq.n	8003e8c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e66:	f043 0201 	orr.w	r2, r3, #1
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	60fb      	str	r3, [r7, #12]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d04f      	beq.n	8003f34 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ea2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d104      	bne.n	8003ec0 <HAL_SPI_IRQHandler+0x14c>
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d034      	beq.n	8003f2a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0203 	bic.w	r2, r2, #3
 8003ece:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d011      	beq.n	8003efc <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003edc:	4a17      	ldr	r2, [pc, #92]	@ (8003f3c <HAL_SPI_IRQHandler+0x1c8>)
 8003ede:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fd f8fb 	bl	80010e0 <HAL_DMA_Abort_IT>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d005      	beq.n	8003efc <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d016      	beq.n	8003f32 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f08:	4a0c      	ldr	r2, [pc, #48]	@ (8003f3c <HAL_SPI_IRQHandler+0x1c8>)
 8003f0a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fd f8e5 	bl	80010e0 <HAL_DMA_Abort_IT>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f20:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003f28:	e003      	b.n	8003f32 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f808 	bl	8003f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003f30:	e000      	b.n	8003f34 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003f32:	bf00      	nop
    return;
 8003f34:	bf00      	nop
  }
}
 8003f36:	3720      	adds	r7, #32
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	08003f53 	.word	0x08003f53

08003f40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr

08003f52 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b084      	sub	sp, #16
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f7ff ffe7 	bl	8003f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b082      	sub	sp, #8
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e042      	b.n	8004012 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d106      	bne.n	8003fa6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7fc fc93 	bl	80008cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2224      	movs	r2, #36	@ 0x24
 8003faa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fbc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 fdb8 	bl	8004b34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	691a      	ldr	r2, [r3, #16]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fd2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695a      	ldr	r2, [r3, #20]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fe2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ff2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2220      	movs	r2, #32
 8004006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b08a      	sub	sp, #40	@ 0x28
 800401e:	af02      	add	r7, sp, #8
 8004020:	60f8      	str	r0, [r7, #12]
 8004022:	60b9      	str	r1, [r7, #8]
 8004024:	603b      	str	r3, [r7, #0]
 8004026:	4613      	mov	r3, r2
 8004028:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b20      	cmp	r3, #32
 8004038:	d175      	bne.n	8004126 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d002      	beq.n	8004046 <HAL_UART_Transmit+0x2c>
 8004040:	88fb      	ldrh	r3, [r7, #6]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e06e      	b.n	8004128 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2221      	movs	r2, #33	@ 0x21
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004058:	f7fc fe94 	bl	8000d84 <HAL_GetTick>
 800405c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	88fa      	ldrh	r2, [r7, #6]
 8004062:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	88fa      	ldrh	r2, [r7, #6]
 8004068:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004072:	d108      	bne.n	8004086 <HAL_UART_Transmit+0x6c>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d104      	bne.n	8004086 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800407c:	2300      	movs	r3, #0
 800407e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	61bb      	str	r3, [r7, #24]
 8004084:	e003      	b.n	800408e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800408a:	2300      	movs	r3, #0
 800408c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800408e:	e02e      	b.n	80040ee <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2200      	movs	r2, #0
 8004098:	2180      	movs	r1, #128	@ 0x80
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 fb1d 	bl	80046da <UART_WaitOnFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e03a      	b.n	8004128 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10b      	bne.n	80040d0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	881b      	ldrh	r3, [r3, #0]
 80040bc:	461a      	mov	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040c6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	3302      	adds	r3, #2
 80040cc:	61bb      	str	r3, [r7, #24]
 80040ce:	e007      	b.n	80040e0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	781a      	ldrb	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	3301      	adds	r3, #1
 80040de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1cb      	bne.n	8004090 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	2200      	movs	r2, #0
 8004100:	2140      	movs	r1, #64	@ 0x40
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 fae9 	bl	80046da <UART_WaitOnFlagUntilTimeout>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d005      	beq.n	800411a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e006      	b.n	8004128 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2220      	movs	r2, #32
 800411e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004122:	2300      	movs	r3, #0
 8004124:	e000      	b.n	8004128 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004126:	2302      	movs	r3, #2
  }
}
 8004128:	4618      	mov	r0, r3
 800412a:	3720      	adds	r7, #32
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	4613      	mov	r3, r2
 800413c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b20      	cmp	r3, #32
 8004148:	d112      	bne.n	8004170 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <HAL_UART_Receive_IT+0x26>
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e00b      	b.n	8004172 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004160:	88fb      	ldrh	r3, [r7, #6]
 8004162:	461a      	mov	r2, r3
 8004164:	68b9      	ldr	r1, [r7, #8]
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 fb10 	bl	800478c <UART_Start_Receive_IT>
 800416c:	4603      	mov	r3, r0
 800416e:	e000      	b.n	8004172 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004170:	2302      	movs	r3, #2
  }
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
	...

0800417c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b0ba      	sub	sp, #232	@ 0xe8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80041ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80041ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10f      	bne.n	80041e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041c6:	f003 0320 	and.w	r3, r3, #32
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d009      	beq.n	80041e2 <HAL_UART_IRQHandler+0x66>
 80041ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fbec 	bl	80049b8 <UART_Receive_IT>
      return;
 80041e0:	e25b      	b.n	800469a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 80de 	beq.w	80043a8 <HAL_UART_IRQHandler+0x22c>
 80041ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d106      	bne.n	8004206 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 80d1 	beq.w	80043a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00b      	beq.n	800422a <HAL_UART_IRQHandler+0xae>
 8004212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800421a:	2b00      	cmp	r3, #0
 800421c:	d005      	beq.n	800422a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004222:	f043 0201 	orr.w	r2, r3, #1
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800422a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800422e:	f003 0304 	and.w	r3, r3, #4
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <HAL_UART_IRQHandler+0xd2>
 8004236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004246:	f043 0202 	orr.w	r2, r3, #2
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800424e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_UART_IRQHandler+0xf6>
 800425a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d005      	beq.n	8004272 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	f043 0204 	orr.w	r2, r3, #4
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004276:	f003 0308 	and.w	r3, r3, #8
 800427a:	2b00      	cmp	r3, #0
 800427c:	d011      	beq.n	80042a2 <HAL_UART_IRQHandler+0x126>
 800427e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004282:	f003 0320 	and.w	r3, r3, #32
 8004286:	2b00      	cmp	r3, #0
 8004288:	d105      	bne.n	8004296 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800428a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d005      	beq.n	80042a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429a:	f043 0208 	orr.w	r2, r3, #8
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 81f2 	beq.w	8004690 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b0:	f003 0320 	and.w	r3, r3, #32
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_UART_IRQHandler+0x14e>
 80042b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042bc:	f003 0320 	and.w	r3, r3, #32
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fb77 	bl	80049b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695b      	ldr	r3, [r3, #20]
 80042d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	bf14      	ite	ne
 80042d8:	2301      	movne	r3, #1
 80042da:	2300      	moveq	r3, #0
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d103      	bne.n	80042f6 <HAL_UART_IRQHandler+0x17a>
 80042ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d04f      	beq.n	8004396 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 fa81 	bl	80047fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	d041      	beq.n	800438e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3314      	adds	r3, #20
 8004310:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004314:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004318:	e853 3f00 	ldrex	r3, [r3]
 800431c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004320:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004324:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004328:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3314      	adds	r3, #20
 8004332:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004336:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800433a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004342:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800434e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1d9      	bne.n	800430a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435a:	2b00      	cmp	r3, #0
 800435c:	d013      	beq.n	8004386 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004362:	4a7e      	ldr	r2, [pc, #504]	@ (800455c <HAL_UART_IRQHandler+0x3e0>)
 8004364:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436a:	4618      	mov	r0, r3
 800436c:	f7fc feb8 	bl	80010e0 <HAL_DMA_Abort_IT>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d016      	beq.n	80043a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004380:	4610      	mov	r0, r2
 8004382:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004384:	e00e      	b.n	80043a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f993 	bl	80046b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800438c:	e00a      	b.n	80043a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f98f 	bl	80046b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004394:	e006      	b.n	80043a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f98b 	bl	80046b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80043a2:	e175      	b.n	8004690 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043a4:	bf00      	nop
    return;
 80043a6:	e173      	b.n	8004690 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	f040 814f 	bne.w	8004650 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80043b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b6:	f003 0310 	and.w	r3, r3, #16
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 8148 	beq.w	8004650 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80043c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043c4:	f003 0310 	and.w	r3, r3, #16
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 8141 	beq.w	8004650 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043ce:	2300      	movs	r3, #0
 80043d0:	60bb      	str	r3, [r7, #8]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	60bb      	str	r3, [r7, #8]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 80b6 	beq.w	8004560 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004400:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 8145 	beq.w	8004694 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800440e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004412:	429a      	cmp	r2, r3
 8004414:	f080 813e 	bcs.w	8004694 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800441e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	2b20      	cmp	r3, #32
 8004428:	f000 8088 	beq.w	800453c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	330c      	adds	r3, #12
 8004432:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004436:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800443a:	e853 3f00 	ldrex	r3, [r3]
 800443e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004442:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004446:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800444a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	330c      	adds	r3, #12
 8004454:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004458:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800445c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004460:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004464:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004468:	e841 2300 	strex	r3, r2, [r1]
 800446c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004470:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1d9      	bne.n	800442c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	3314      	adds	r3, #20
 800447e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004488:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800448a:	f023 0301 	bic.w	r3, r3, #1
 800448e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3314      	adds	r3, #20
 8004498:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800449c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80044a8:	e841 2300 	strex	r3, r2, [r1]
 80044ac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80044ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1e1      	bne.n	8004478 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	3314      	adds	r3, #20
 80044ba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044be:	e853 3f00 	ldrex	r3, [r3]
 80044c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	3314      	adds	r3, #20
 80044d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044d8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044de:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044e0:	e841 2300 	strex	r3, r2, [r1]
 80044e4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e3      	bne.n	80044b4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	330c      	adds	r3, #12
 8004500:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004504:	e853 3f00 	ldrex	r3, [r3]
 8004508:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800450a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800450c:	f023 0310 	bic.w	r3, r3, #16
 8004510:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	330c      	adds	r3, #12
 800451a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800451e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004520:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004522:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004524:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004526:	e841 2300 	strex	r3, r2, [r1]
 800452a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800452c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1e3      	bne.n	80044fa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004536:	4618      	mov	r0, r3
 8004538:	f7fc fd96 	bl	8001068 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800454a:	b29b      	uxth	r3, r3
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	b29b      	uxth	r3, r3
 8004550:	4619      	mov	r1, r3
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f8b6 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004558:	e09c      	b.n	8004694 <HAL_UART_IRQHandler+0x518>
 800455a:	bf00      	nop
 800455c:	080048c3 	.word	0x080048c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004568:	b29b      	uxth	r3, r3
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	f000 808e 	beq.w	8004698 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800457c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 8089 	beq.w	8004698 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	330c      	adds	r3, #12
 800458c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004590:	e853 3f00 	ldrex	r3, [r3]
 8004594:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004598:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800459c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	330c      	adds	r3, #12
 80045a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80045aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80045ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045b2:	e841 2300 	strex	r3, r2, [r1]
 80045b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1e3      	bne.n	8004586 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3314      	adds	r3, #20
 80045c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	e853 3f00 	ldrex	r3, [r3]
 80045cc:	623b      	str	r3, [r7, #32]
   return(result);
 80045ce:	6a3b      	ldr	r3, [r7, #32]
 80045d0:	f023 0301 	bic.w	r3, r3, #1
 80045d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	3314      	adds	r3, #20
 80045de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80045e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ea:	e841 2300 	strex	r3, r2, [r1]
 80045ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1e3      	bne.n	80045be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	330c      	adds	r3, #12
 800460a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	e853 3f00 	ldrex	r3, [r3]
 8004612:	60fb      	str	r3, [r7, #12]
   return(result);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0310 	bic.w	r3, r3, #16
 800461a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	330c      	adds	r3, #12
 8004624:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004628:	61fa      	str	r2, [r7, #28]
 800462a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462c:	69b9      	ldr	r1, [r7, #24]
 800462e:	69fa      	ldr	r2, [r7, #28]
 8004630:	e841 2300 	strex	r3, r2, [r1]
 8004634:	617b      	str	r3, [r7, #20]
   return(result);
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1e3      	bne.n	8004604 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004642:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004646:	4619      	mov	r1, r3
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f83b 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800464e:	e023      	b.n	8004698 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004658:	2b00      	cmp	r3, #0
 800465a:	d009      	beq.n	8004670 <HAL_UART_IRQHandler+0x4f4>
 800465c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f93e 	bl	80048ea <UART_Transmit_IT>
    return;
 800466e:	e014      	b.n	800469a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00e      	beq.n	800469a <HAL_UART_IRQHandler+0x51e>
 800467c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004684:	2b00      	cmp	r3, #0
 8004686:	d008      	beq.n	800469a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f97d 	bl	8004988 <UART_EndTransmit_IT>
    return;
 800468e:	e004      	b.n	800469a <HAL_UART_IRQHandler+0x51e>
    return;
 8004690:	bf00      	nop
 8004692:	e002      	b.n	800469a <HAL_UART_IRQHandler+0x51e>
      return;
 8004694:	bf00      	nop
 8004696:	e000      	b.n	800469a <HAL_UART_IRQHandler+0x51e>
      return;
 8004698:	bf00      	nop
  }
}
 800469a:	37e8      	adds	r7, #232	@ 0xe8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr

080046b2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr

080046da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b086      	sub	sp, #24
 80046de:	af00      	add	r7, sp, #0
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	60b9      	str	r1, [r7, #8]
 80046e4:	603b      	str	r3, [r7, #0]
 80046e6:	4613      	mov	r3, r2
 80046e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ea:	e03b      	b.n	8004764 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ec:	6a3b      	ldr	r3, [r7, #32]
 80046ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f2:	d037      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046f4:	f7fc fb46 	bl	8000d84 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	6a3a      	ldr	r2, [r7, #32]
 8004700:	429a      	cmp	r2, r3
 8004702:	d302      	bcc.n	800470a <UART_WaitOnFlagUntilTimeout+0x30>
 8004704:	6a3b      	ldr	r3, [r7, #32]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d101      	bne.n	800470e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e03a      	b.n	8004784 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f003 0304 	and.w	r3, r3, #4
 8004718:	2b00      	cmp	r3, #0
 800471a:	d023      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x8a>
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b80      	cmp	r3, #128	@ 0x80
 8004720:	d020      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b40      	cmp	r3, #64	@ 0x40
 8004726:	d01d      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b08      	cmp	r3, #8
 8004734:	d116      	bne.n	8004764 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004736:	2300      	movs	r3, #0
 8004738:	617b      	str	r3, [r7, #20]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	617b      	str	r3, [r7, #20]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 f856 	bl	80047fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2208      	movs	r2, #8
 8004756:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e00f      	b.n	8004784 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	4013      	ands	r3, r2
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	429a      	cmp	r2, r3
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	461a      	mov	r2, r3
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	429a      	cmp	r2, r3
 8004780:	d0b4      	beq.n	80046ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3718      	adds	r7, #24
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	4613      	mov	r3, r2
 8004798:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	68ba      	ldr	r2, [r7, #8]
 800479e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	88fa      	ldrh	r2, [r7, #6]
 80047a4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	88fa      	ldrh	r2, [r7, #6]
 80047aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2222      	movs	r2, #34	@ 0x22
 80047b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d007      	beq.n	80047d2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695a      	ldr	r2, [r3, #20]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0201 	orr.w	r2, r2, #1
 80047e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68da      	ldr	r2, [r3, #12]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f042 0220 	orr.w	r2, r2, #32
 80047f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bc80      	pop	{r7}
 80047fc:	4770      	bx	lr

080047fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047fe:	b480      	push	{r7}
 8004800:	b095      	sub	sp, #84	@ 0x54
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	330c      	adds	r3, #12
 800480c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004810:	e853 3f00 	ldrex	r3, [r3]
 8004814:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004818:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800481c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	330c      	adds	r3, #12
 8004824:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004826:	643a      	str	r2, [r7, #64]	@ 0x40
 8004828:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800482c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e5      	bne.n	8004806 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004842:	6a3b      	ldr	r3, [r7, #32]
 8004844:	e853 3f00 	ldrex	r3, [r3]
 8004848:	61fb      	str	r3, [r7, #28]
   return(result);
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	3314      	adds	r3, #20
 8004858:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800485a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800485c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004860:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004862:	e841 2300 	strex	r3, r2, [r1]
 8004866:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1e5      	bne.n	800483a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004872:	2b01      	cmp	r3, #1
 8004874:	d119      	bne.n	80048aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	330c      	adds	r3, #12
 800487c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	e853 3f00 	ldrex	r3, [r3]
 8004884:	60bb      	str	r3, [r7, #8]
   return(result);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f023 0310 	bic.w	r3, r3, #16
 800488c:	647b      	str	r3, [r7, #68]	@ 0x44
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	330c      	adds	r3, #12
 8004894:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004896:	61ba      	str	r2, [r7, #24]
 8004898:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489a:	6979      	ldr	r1, [r7, #20]
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	e841 2300 	strex	r3, r2, [r1]
 80048a2:	613b      	str	r3, [r7, #16]
   return(result);
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1e5      	bne.n	8004876 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2220      	movs	r2, #32
 80048ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80048b8:	bf00      	nop
 80048ba:	3754      	adds	r7, #84	@ 0x54
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr

080048c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b084      	sub	sp, #16
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f7ff fee8 	bl	80046b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048e2:	bf00      	nop
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b085      	sub	sp, #20
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b21      	cmp	r3, #33	@ 0x21
 80048fc:	d13e      	bne.n	800497c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004906:	d114      	bne.n	8004932 <UART_Transmit_IT+0x48>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d110      	bne.n	8004932 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	881b      	ldrh	r3, [r3, #0]
 800491a:	461a      	mov	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004924:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	1c9a      	adds	r2, r3, #2
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	621a      	str	r2, [r3, #32]
 8004930:	e008      	b.n	8004944 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	1c59      	adds	r1, r3, #1
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6211      	str	r1, [r2, #32]
 800493c:	781a      	ldrb	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004948:	b29b      	uxth	r3, r3
 800494a:	3b01      	subs	r3, #1
 800494c:	b29b      	uxth	r3, r3
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	4619      	mov	r1, r3
 8004952:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004954:	2b00      	cmp	r3, #0
 8004956:	d10f      	bne.n	8004978 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004966:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004976:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004978:	2300      	movs	r3, #0
 800497a:	e000      	b.n	800497e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800497c:	2302      	movs	r3, #2
  }
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800499e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7ff fe79 	bl	80046a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08c      	sub	sp, #48	@ 0x30
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b22      	cmp	r3, #34	@ 0x22
 80049ca:	f040 80ae 	bne.w	8004b2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049d6:	d117      	bne.n	8004a08 <UART_Receive_IT+0x50>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d113      	bne.n	8004a08 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a00:	1c9a      	adds	r2, r3, #2
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a06:	e026      	b.n	8004a56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a1a:	d007      	beq.n	8004a2c <UART_Receive_IT+0x74>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <UART_Receive_IT+0x82>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d106      	bne.n	8004a3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	b2da      	uxtb	r2, r3
 8004a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a36:	701a      	strb	r2, [r3, #0]
 8004a38:	e008      	b.n	8004a4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	4619      	mov	r1, r3
 8004a64:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d15d      	bne.n	8004b26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68da      	ldr	r2, [r3, #12]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0220 	bic.w	r2, r2, #32
 8004a78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	695a      	ldr	r2, [r3, #20]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 0201 	bic.w	r2, r2, #1
 8004a98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d135      	bne.n	8004b1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	330c      	adds	r3, #12
 8004abc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	613b      	str	r3, [r7, #16]
   return(result);
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f023 0310 	bic.w	r3, r3, #16
 8004acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	330c      	adds	r3, #12
 8004ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad6:	623a      	str	r2, [r7, #32]
 8004ad8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	69f9      	ldr	r1, [r7, #28]
 8004adc:	6a3a      	ldr	r2, [r7, #32]
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e5      	bne.n	8004ab6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0310 	and.w	r3, r3, #16
 8004af4:	2b10      	cmp	r3, #16
 8004af6:	d10a      	bne.n	8004b0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004af8:	2300      	movs	r3, #0
 8004afa:	60fb      	str	r3, [r7, #12]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b12:	4619      	mov	r1, r3
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7ff fdd5 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
 8004b1a:	e002      	b.n	8004b22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f7fb fd3d 	bl	800059c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b22:	2300      	movs	r3, #0
 8004b24:	e002      	b.n	8004b2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004b26:	2300      	movs	r3, #0
 8004b28:	e000      	b.n	8004b2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004b2a:	2302      	movs	r3, #2
  }
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3730      	adds	r7, #48	@ 0x30
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68da      	ldr	r2, [r3, #12]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	689a      	ldr	r2, [r3, #8]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004b6e:	f023 030c 	bic.w	r3, r3, #12
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6812      	ldr	r2, [r2, #0]
 8004b76:	68b9      	ldr	r1, [r7, #8]
 8004b78:	430b      	orrs	r3, r1
 8004b7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	699a      	ldr	r2, [r3, #24]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a2c      	ldr	r2, [pc, #176]	@ (8004c48 <UART_SetConfig+0x114>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d103      	bne.n	8004ba4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b9c:	f7ff f834 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8004ba0:	60f8      	str	r0, [r7, #12]
 8004ba2:	e002      	b.n	8004baa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ba4:	f7ff f81c 	bl	8003be0 <HAL_RCC_GetPCLK1Freq>
 8004ba8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	4613      	mov	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	009a      	lsls	r2, r3, #2
 8004bb4:	441a      	add	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc0:	4a22      	ldr	r2, [pc, #136]	@ (8004c4c <UART_SetConfig+0x118>)
 8004bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	0119      	lsls	r1, r3, #4
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	4413      	add	r3, r2
 8004bd2:	009a      	lsls	r2, r3, #2
 8004bd4:	441a      	add	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004be0:	4b1a      	ldr	r3, [pc, #104]	@ (8004c4c <UART_SetConfig+0x118>)
 8004be2:	fba3 0302 	umull	r0, r3, r3, r2
 8004be6:	095b      	lsrs	r3, r3, #5
 8004be8:	2064      	movs	r0, #100	@ 0x64
 8004bea:	fb00 f303 	mul.w	r3, r0, r3
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	3332      	adds	r3, #50	@ 0x32
 8004bf4:	4a15      	ldr	r2, [pc, #84]	@ (8004c4c <UART_SetConfig+0x118>)
 8004bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c00:	4419      	add	r1, r3
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4613      	mov	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4413      	add	r3, r2
 8004c0a:	009a      	lsls	r2, r3, #2
 8004c0c:	441a      	add	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c18:	4b0c      	ldr	r3, [pc, #48]	@ (8004c4c <UART_SetConfig+0x118>)
 8004c1a:	fba3 0302 	umull	r0, r3, r3, r2
 8004c1e:	095b      	lsrs	r3, r3, #5
 8004c20:	2064      	movs	r0, #100	@ 0x64
 8004c22:	fb00 f303 	mul.w	r3, r0, r3
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	3332      	adds	r3, #50	@ 0x32
 8004c2c:	4a07      	ldr	r2, [pc, #28]	@ (8004c4c <UART_SetConfig+0x118>)
 8004c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c32:	095b      	lsrs	r3, r3, #5
 8004c34:	f003 020f 	and.w	r2, r3, #15
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	440a      	add	r2, r1
 8004c3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004c40:	bf00      	nop
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40013800 	.word	0x40013800
 8004c4c:	51eb851f 	.word	0x51eb851f

08004c50 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b085      	sub	sp, #20
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	4603      	mov	r3, r0
 8004c58:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c62:	2b84      	cmp	r3, #132	@ 0x84
 8004c64:	d005      	beq.n	8004c72 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004c66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	3303      	adds	r3, #3
 8004c70:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004c72:	68fb      	ldr	r3, [r7, #12]
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bc80      	pop	{r7}
 8004c7c:	4770      	bx	lr

08004c7e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004c82:	f000 fb2d 	bl	80052e0 <vTaskStartScheduler>
  
  return osOK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c8e:	b089      	sub	sp, #36	@ 0x24
 8004c90:	af04      	add	r7, sp, #16
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d020      	beq.n	8004ce0 <osThreadCreate+0x54>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d01c      	beq.n	8004ce0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685c      	ldr	r4, [r3, #4]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	691e      	ldr	r6, [r3, #16]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7ff ffc9 	bl	8004c50 <makeFreeRtosPriority>
 8004cbe:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cc8:	9202      	str	r2, [sp, #8]
 8004cca:	9301      	str	r3, [sp, #4]
 8004ccc:	9100      	str	r1, [sp, #0]
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	4632      	mov	r2, r6
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	f000 f8d4 	bl	8004e82 <xTaskCreateStatic>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	60fb      	str	r3, [r7, #12]
 8004cde:	e01c      	b.n	8004d1a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685c      	ldr	r4, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cec:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff ffab 	bl	8004c50 <makeFreeRtosPriority>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	f107 030c 	add.w	r3, r7, #12
 8004d00:	9301      	str	r3, [sp, #4]
 8004d02:	9200      	str	r2, [sp, #0]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	4632      	mov	r2, r6
 8004d08:	4629      	mov	r1, r5
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f000 f919 	bl	8004f42 <xTaskCreate>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d001      	beq.n	8004d1a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004d16:	2300      	movs	r3, #0
 8004d18:	e000      	b.n	8004d1c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f103 0208 	add.w	r2, r3, #8
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f103 0208 	add.w	r2, r3, #8
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f103 0208 	add.w	r2, r3, #8
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bc80      	pop	{r7}
 8004d60:	4770      	bx	lr

08004d62 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bc80      	pop	{r7}
 8004d78:	4770      	bx	lr

08004d7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b085      	sub	sp, #20
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	601a      	str	r2, [r3, #0]
}
 8004db6:	bf00      	nop
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bc80      	pop	{r7}
 8004dbe:	4770      	bx	lr

08004dc0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd6:	d103      	bne.n	8004de0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	e00c      	b.n	8004dfa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	3308      	adds	r3, #8
 8004de4:	60fb      	str	r3, [r7, #12]
 8004de6:	e002      	b.n	8004dee <vListInsert+0x2e>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	60fb      	str	r3, [r7, #12]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d2f6      	bcs.n	8004de8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	601a      	str	r2, [r3, #0]
}
 8004e26:	bf00      	nop
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	6892      	ldr	r2, [r2, #8]
 8004e46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	6852      	ldr	r2, [r2, #4]
 8004e50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d103      	bne.n	8004e64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689a      	ldr	r2, [r3, #8]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	1e5a      	subs	r2, r3, #1
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bc80      	pop	{r7}
 8004e80:	4770      	bx	lr

08004e82 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b08e      	sub	sp, #56	@ 0x38
 8004e86:	af04      	add	r7, sp, #16
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	607a      	str	r2, [r7, #4]
 8004e8e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10b      	bne.n	8004eae <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9a:	f383 8811 	msr	BASEPRI, r3
 8004e9e:	f3bf 8f6f 	isb	sy
 8004ea2:	f3bf 8f4f 	dsb	sy
 8004ea6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004ea8:	bf00      	nop
 8004eaa:	bf00      	nop
 8004eac:	e7fd      	b.n	8004eaa <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10b      	bne.n	8004ecc <xTaskCreateStatic+0x4a>
	__asm volatile
 8004eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	61fb      	str	r3, [r7, #28]
}
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ecc:	23a0      	movs	r3, #160	@ 0xa0
 8004ece:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ed4:	d00b      	beq.n	8004eee <xTaskCreateStatic+0x6c>
	__asm volatile
 8004ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eda:	f383 8811 	msr	BASEPRI, r3
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	f3bf 8f4f 	dsb	sy
 8004ee6:	61bb      	str	r3, [r7, #24]
}
 8004ee8:	bf00      	nop
 8004eea:	bf00      	nop
 8004eec:	e7fd      	b.n	8004eea <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004eee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01e      	beq.n	8004f34 <xTaskCreateStatic+0xb2>
 8004ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d01b      	beq.n	8004f34 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f04:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	2202      	movs	r2, #2
 8004f0a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f0e:	2300      	movs	r3, #0
 8004f10:	9303      	str	r3, [sp, #12]
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	9302      	str	r3, [sp, #8]
 8004f16:	f107 0314 	add.w	r3, r7, #20
 8004f1a:	9301      	str	r3, [sp, #4]
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f850 	bl	8004fcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f2e:	f000 f8ed 	bl	800510c <prvAddNewTaskToReadyList>
 8004f32:	e001      	b.n	8004f38 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004f34:	2300      	movs	r3, #0
 8004f36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f38:	697b      	ldr	r3, [r7, #20]
	}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3728      	adds	r7, #40	@ 0x28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}

08004f42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b08c      	sub	sp, #48	@ 0x30
 8004f46:	af04      	add	r7, sp, #16
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	603b      	str	r3, [r7, #0]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f52:	88fb      	ldrh	r3, [r7, #6]
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4618      	mov	r0, r3
 8004f58:	f001 f83a 	bl	8005fd0 <pvPortMalloc>
 8004f5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00e      	beq.n	8004f82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f64:	20a0      	movs	r0, #160	@ 0xa0
 8004f66:	f001 f833 	bl	8005fd0 <pvPortMalloc>
 8004f6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f78:	e005      	b.n	8004f86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f7a:	6978      	ldr	r0, [r7, #20]
 8004f7c:	f001 f8f6 	bl	800616c <vPortFree>
 8004f80:	e001      	b.n	8004f86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d017      	beq.n	8004fbc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f94:	88fa      	ldrh	r2, [r7, #6]
 8004f96:	2300      	movs	r3, #0
 8004f98:	9303      	str	r3, [sp, #12]
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	9302      	str	r3, [sp, #8]
 8004f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa0:	9301      	str	r3, [sp, #4]
 8004fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68b9      	ldr	r1, [r7, #8]
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f000 f80e 	bl	8004fcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fb0:	69f8      	ldr	r0, [r7, #28]
 8004fb2:	f000 f8ab 	bl	800510c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	61bb      	str	r3, [r7, #24]
 8004fba:	e002      	b.n	8004fc2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004fc2:	69bb      	ldr	r3, [r7, #24]
	}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3720      	adds	r7, #32
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
 8004fd8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fdc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	f023 0307 	bic.w	r3, r3, #7
 8004ff2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	617b      	str	r3, [r7, #20]
}
 8005010:	bf00      	nop
 8005012:	bf00      	nop
 8005014:	e7fd      	b.n	8005012 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d01f      	beq.n	800505c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800501c:	2300      	movs	r3, #0
 800501e:	61fb      	str	r3, [r7, #28]
 8005020:	e012      	b.n	8005048 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	4413      	add	r3, r2
 8005028:	7819      	ldrb	r1, [r3, #0]
 800502a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	4413      	add	r3, r2
 8005030:	3334      	adds	r3, #52	@ 0x34
 8005032:	460a      	mov	r2, r1
 8005034:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	4413      	add	r3, r2
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d006      	beq.n	8005050 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	3301      	adds	r3, #1
 8005046:	61fb      	str	r3, [r7, #28]
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	2b0f      	cmp	r3, #15
 800504c:	d9e9      	bls.n	8005022 <prvInitialiseNewTask+0x56>
 800504e:	e000      	b.n	8005052 <prvInitialiseNewTask+0x86>
			{
				break;
 8005050:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005054:	2200      	movs	r2, #0
 8005056:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800505a:	e003      	b.n	8005064 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800505c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005066:	2b06      	cmp	r3, #6
 8005068:	d901      	bls.n	800506e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800506a:	2306      	movs	r3, #6
 800506c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005072:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005076:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005078:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800507a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507c:	2200      	movs	r2, #0
 800507e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005082:	3304      	adds	r3, #4
 8005084:	4618      	mov	r0, r3
 8005086:	f7ff fe6c 	bl	8004d62 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800508a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508c:	3318      	adds	r3, #24
 800508e:	4618      	mov	r0, r3
 8005090:	f7ff fe67 	bl	8004d62 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005098:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800509a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509c:	f1c3 0207 	rsb	r2, r3, #7
 80050a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80050a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80050aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ac:	2200      	movs	r2, #0
 80050ae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	334c      	adds	r3, #76	@ 0x4c
 80050be:	224c      	movs	r2, #76	@ 0x4c
 80050c0:	2100      	movs	r1, #0
 80050c2:	4618      	mov	r0, r3
 80050c4:	f001 fa87 	bl	80065d6 <memset>
 80050c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005100 <prvInitialiseNewTask+0x134>)
 80050cc:	651a      	str	r2, [r3, #80]	@ 0x50
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005104 <prvInitialiseNewTask+0x138>)
 80050d2:	655a      	str	r2, [r3, #84]	@ 0x54
 80050d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d6:	4a0c      	ldr	r2, [pc, #48]	@ (8005108 <prvInitialiseNewTask+0x13c>)
 80050d8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80050da:	683a      	ldr	r2, [r7, #0]
 80050dc:	68f9      	ldr	r1, [r7, #12]
 80050de:	69b8      	ldr	r0, [r7, #24]
 80050e0:	f000 fd80 	bl	8005be4 <pxPortInitialiseStack>
 80050e4:	4602      	mov	r2, r0
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80050ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80050f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050f6:	bf00      	nop
 80050f8:	3720      	adds	r7, #32
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20001264 	.word	0x20001264
 8005104:	200012cc 	.word	0x200012cc
 8005108:	20001334 	.word	0x20001334

0800510c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005114:	f000 fe5a 	bl	8005dcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005118:	4b2a      	ldr	r3, [pc, #168]	@ (80051c4 <prvAddNewTaskToReadyList+0xb8>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3301      	adds	r3, #1
 800511e:	4a29      	ldr	r2, [pc, #164]	@ (80051c4 <prvAddNewTaskToReadyList+0xb8>)
 8005120:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005122:	4b29      	ldr	r3, [pc, #164]	@ (80051c8 <prvAddNewTaskToReadyList+0xbc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d109      	bne.n	800513e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800512a:	4a27      	ldr	r2, [pc, #156]	@ (80051c8 <prvAddNewTaskToReadyList+0xbc>)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005130:	4b24      	ldr	r3, [pc, #144]	@ (80051c4 <prvAddNewTaskToReadyList+0xb8>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d110      	bne.n	800515a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005138:	f000 fb2a 	bl	8005790 <prvInitialiseTaskLists>
 800513c:	e00d      	b.n	800515a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800513e:	4b23      	ldr	r3, [pc, #140]	@ (80051cc <prvAddNewTaskToReadyList+0xc0>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d109      	bne.n	800515a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005146:	4b20      	ldr	r3, [pc, #128]	@ (80051c8 <prvAddNewTaskToReadyList+0xbc>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005150:	429a      	cmp	r2, r3
 8005152:	d802      	bhi.n	800515a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005154:	4a1c      	ldr	r2, [pc, #112]	@ (80051c8 <prvAddNewTaskToReadyList+0xbc>)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800515a:	4b1d      	ldr	r3, [pc, #116]	@ (80051d0 <prvAddNewTaskToReadyList+0xc4>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3301      	adds	r3, #1
 8005160:	4a1b      	ldr	r2, [pc, #108]	@ (80051d0 <prvAddNewTaskToReadyList+0xc4>)
 8005162:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	2201      	movs	r2, #1
 800516a:	409a      	lsls	r2, r3
 800516c:	4b19      	ldr	r3, [pc, #100]	@ (80051d4 <prvAddNewTaskToReadyList+0xc8>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4313      	orrs	r3, r2
 8005172:	4a18      	ldr	r2, [pc, #96]	@ (80051d4 <prvAddNewTaskToReadyList+0xc8>)
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800517a:	4613      	mov	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4a15      	ldr	r2, [pc, #84]	@ (80051d8 <prvAddNewTaskToReadyList+0xcc>)
 8005184:	441a      	add	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3304      	adds	r3, #4
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f7ff fdf4 	bl	8004d7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005192:	f000 fe4b 	bl	8005e2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005196:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <prvAddNewTaskToReadyList+0xc0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00e      	beq.n	80051bc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800519e:	4b0a      	ldr	r3, [pc, #40]	@ (80051c8 <prvAddNewTaskToReadyList+0xbc>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d207      	bcs.n	80051bc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051ac:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <prvAddNewTaskToReadyList+0xd0>)
 80051ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	f3bf 8f4f 	dsb	sy
 80051b8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051bc:	bf00      	nop
 80051be:	3708      	adds	r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	20000610 	.word	0x20000610
 80051c8:	20000510 	.word	0x20000510
 80051cc:	2000061c 	.word	0x2000061c
 80051d0:	2000062c 	.word	0x2000062c
 80051d4:	20000618 	.word	0x20000618
 80051d8:	20000514 	.word	0x20000514
 80051dc:	e000ed04 	.word	0xe000ed04

080051e0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b08a      	sub	sp, #40	@ 0x28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10b      	bne.n	800520c <vTaskDelayUntil+0x2c>
	__asm volatile
 80051f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f8:	f383 8811 	msr	BASEPRI, r3
 80051fc:	f3bf 8f6f 	isb	sy
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	617b      	str	r3, [r7, #20]
}
 8005206:	bf00      	nop
 8005208:	bf00      	nop
 800520a:	e7fd      	b.n	8005208 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <vTaskDelayUntil+0x4a>
	__asm volatile
 8005212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005216:	f383 8811 	msr	BASEPRI, r3
 800521a:	f3bf 8f6f 	isb	sy
 800521e:	f3bf 8f4f 	dsb	sy
 8005222:	613b      	str	r3, [r7, #16]
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	e7fd      	b.n	8005226 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800522a:	4b2a      	ldr	r3, [pc, #168]	@ (80052d4 <vTaskDelayUntil+0xf4>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00b      	beq.n	800524a <vTaskDelayUntil+0x6a>
	__asm volatile
 8005232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005236:	f383 8811 	msr	BASEPRI, r3
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	60fb      	str	r3, [r7, #12]
}
 8005244:	bf00      	nop
 8005246:	bf00      	nop
 8005248:	e7fd      	b.n	8005246 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800524a:	f000 f8b3 	bl	80053b4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800524e:	4b22      	ldr	r3, [pc, #136]	@ (80052d8 <vTaskDelayUntil+0xf8>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	683a      	ldr	r2, [r7, #0]
 800525a:	4413      	add	r3, r2
 800525c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6a3a      	ldr	r2, [r7, #32]
 8005264:	429a      	cmp	r2, r3
 8005266:	d20b      	bcs.n	8005280 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	69fa      	ldr	r2, [r7, #28]
 800526e:	429a      	cmp	r2, r3
 8005270:	d211      	bcs.n	8005296 <vTaskDelayUntil+0xb6>
 8005272:	69fa      	ldr	r2, [r7, #28]
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	429a      	cmp	r2, r3
 8005278:	d90d      	bls.n	8005296 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800527a:	2301      	movs	r3, #1
 800527c:	627b      	str	r3, [r7, #36]	@ 0x24
 800527e:	e00a      	b.n	8005296 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	69fa      	ldr	r2, [r7, #28]
 8005286:	429a      	cmp	r2, r3
 8005288:	d303      	bcc.n	8005292 <vTaskDelayUntil+0xb2>
 800528a:	69fa      	ldr	r2, [r7, #28]
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	429a      	cmp	r2, r3
 8005290:	d901      	bls.n	8005296 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005292:	2301      	movs	r3, #1
 8005294:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	69fa      	ldr	r2, [r7, #28]
 800529a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d006      	beq.n	80052b0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80052a2:	69fa      	ldr	r2, [r7, #28]
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2100      	movs	r1, #0
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fc34 	bl	8005b18 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80052b0:	f000 f88e 	bl	80053d0 <xTaskResumeAll>
 80052b4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d107      	bne.n	80052cc <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80052bc:	4b07      	ldr	r3, [pc, #28]	@ (80052dc <vTaskDelayUntil+0xfc>)
 80052be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052cc:	bf00      	nop
 80052ce:	3728      	adds	r7, #40	@ 0x28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	20000638 	.word	0x20000638
 80052d8:	20000614 	.word	0x20000614
 80052dc:	e000ed04 	.word	0xe000ed04

080052e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08a      	sub	sp, #40	@ 0x28
 80052e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052ea:	2300      	movs	r3, #0
 80052ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052ee:	463a      	mov	r2, r7
 80052f0:	1d39      	adds	r1, r7, #4
 80052f2:	f107 0308 	add.w	r3, r7, #8
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7fa ff2a 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052fc:	6839      	ldr	r1, [r7, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	9202      	str	r2, [sp, #8]
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	2300      	movs	r3, #0
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	2300      	movs	r3, #0
 800530c:	460a      	mov	r2, r1
 800530e:	4921      	ldr	r1, [pc, #132]	@ (8005394 <vTaskStartScheduler+0xb4>)
 8005310:	4821      	ldr	r0, [pc, #132]	@ (8005398 <vTaskStartScheduler+0xb8>)
 8005312:	f7ff fdb6 	bl	8004e82 <xTaskCreateStatic>
 8005316:	4603      	mov	r3, r0
 8005318:	4a20      	ldr	r2, [pc, #128]	@ (800539c <vTaskStartScheduler+0xbc>)
 800531a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800531c:	4b1f      	ldr	r3, [pc, #124]	@ (800539c <vTaskStartScheduler+0xbc>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d002      	beq.n	800532a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005324:	2301      	movs	r3, #1
 8005326:	617b      	str	r3, [r7, #20]
 8005328:	e001      	b.n	800532e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800532a:	2300      	movs	r3, #0
 800532c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d11b      	bne.n	800536c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	613b      	str	r3, [r7, #16]
}
 8005346:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005348:	4b15      	ldr	r3, [pc, #84]	@ (80053a0 <vTaskStartScheduler+0xc0>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	334c      	adds	r3, #76	@ 0x4c
 800534e:	4a15      	ldr	r2, [pc, #84]	@ (80053a4 <vTaskStartScheduler+0xc4>)
 8005350:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005352:	4b15      	ldr	r3, [pc, #84]	@ (80053a8 <vTaskStartScheduler+0xc8>)
 8005354:	f04f 32ff 	mov.w	r2, #4294967295
 8005358:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800535a:	4b14      	ldr	r3, [pc, #80]	@ (80053ac <vTaskStartScheduler+0xcc>)
 800535c:	2201      	movs	r2, #1
 800535e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005360:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <vTaskStartScheduler+0xd0>)
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005366:	f000 fcbf 	bl	8005ce8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800536a:	e00f      	b.n	800538c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005372:	d10b      	bne.n	800538c <vTaskStartScheduler+0xac>
	__asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	60fb      	str	r3, [r7, #12]
}
 8005386:	bf00      	nop
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <vTaskStartScheduler+0xa8>
}
 800538c:	bf00      	nop
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	08007360 	.word	0x08007360
 8005398:	08005761 	.word	0x08005761
 800539c:	20000634 	.word	0x20000634
 80053a0:	20000510 	.word	0x20000510
 80053a4:	2000001c 	.word	0x2000001c
 80053a8:	20000630 	.word	0x20000630
 80053ac:	2000061c 	.word	0x2000061c
 80053b0:	20000614 	.word	0x20000614

080053b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80053b8:	4b04      	ldr	r3, [pc, #16]	@ (80053cc <vTaskSuspendAll+0x18>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3301      	adds	r3, #1
 80053be:	4a03      	ldr	r2, [pc, #12]	@ (80053cc <vTaskSuspendAll+0x18>)
 80053c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80053c2:	bf00      	nop
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	20000638 	.word	0x20000638

080053d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053da:	2300      	movs	r3, #0
 80053dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053de:	4b42      	ldr	r3, [pc, #264]	@ (80054e8 <xTaskResumeAll+0x118>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10b      	bne.n	80053fe <xTaskResumeAll+0x2e>
	__asm volatile
 80053e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ea:	f383 8811 	msr	BASEPRI, r3
 80053ee:	f3bf 8f6f 	isb	sy
 80053f2:	f3bf 8f4f 	dsb	sy
 80053f6:	603b      	str	r3, [r7, #0]
}
 80053f8:	bf00      	nop
 80053fa:	bf00      	nop
 80053fc:	e7fd      	b.n	80053fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053fe:	f000 fce5 	bl	8005dcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005402:	4b39      	ldr	r3, [pc, #228]	@ (80054e8 <xTaskResumeAll+0x118>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3b01      	subs	r3, #1
 8005408:	4a37      	ldr	r2, [pc, #220]	@ (80054e8 <xTaskResumeAll+0x118>)
 800540a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800540c:	4b36      	ldr	r3, [pc, #216]	@ (80054e8 <xTaskResumeAll+0x118>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d161      	bne.n	80054d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005414:	4b35      	ldr	r3, [pc, #212]	@ (80054ec <xTaskResumeAll+0x11c>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d05d      	beq.n	80054d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800541c:	e02e      	b.n	800547c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800541e:	4b34      	ldr	r3, [pc, #208]	@ (80054f0 <xTaskResumeAll+0x120>)
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	3318      	adds	r3, #24
 800542a:	4618      	mov	r0, r3
 800542c:	f7ff fd00 	bl	8004e30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	3304      	adds	r3, #4
 8005434:	4618      	mov	r0, r3
 8005436:	f7ff fcfb 	bl	8004e30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543e:	2201      	movs	r2, #1
 8005440:	409a      	lsls	r2, r3
 8005442:	4b2c      	ldr	r3, [pc, #176]	@ (80054f4 <xTaskResumeAll+0x124>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4313      	orrs	r3, r2
 8005448:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <xTaskResumeAll+0x124>)
 800544a:	6013      	str	r3, [r2, #0]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005450:	4613      	mov	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	4a27      	ldr	r2, [pc, #156]	@ (80054f8 <xTaskResumeAll+0x128>)
 800545a:	441a      	add	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	3304      	adds	r3, #4
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f7ff fc89 	bl	8004d7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800546c:	4b23      	ldr	r3, [pc, #140]	@ (80054fc <xTaskResumeAll+0x12c>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005472:	429a      	cmp	r2, r3
 8005474:	d302      	bcc.n	800547c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005476:	4b22      	ldr	r3, [pc, #136]	@ (8005500 <xTaskResumeAll+0x130>)
 8005478:	2201      	movs	r2, #1
 800547a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800547c:	4b1c      	ldr	r3, [pc, #112]	@ (80054f0 <xTaskResumeAll+0x120>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1cc      	bne.n	800541e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800548a:	f000 fa25 	bl	80058d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800548e:	4b1d      	ldr	r3, [pc, #116]	@ (8005504 <xTaskResumeAll+0x134>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d010      	beq.n	80054bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800549a:	f000 f845 	bl	8005528 <xTaskIncrementTick>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80054a4:	4b16      	ldr	r3, [pc, #88]	@ (8005500 <xTaskResumeAll+0x130>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	3b01      	subs	r3, #1
 80054ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1f1      	bne.n	800549a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80054b6:	4b13      	ldr	r3, [pc, #76]	@ (8005504 <xTaskResumeAll+0x134>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80054bc:	4b10      	ldr	r3, [pc, #64]	@ (8005500 <xTaskResumeAll+0x130>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80054c4:	2301      	movs	r3, #1
 80054c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <xTaskResumeAll+0x138>)
 80054ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054d8:	f000 fca8 	bl	8005e2c <vPortExitCritical>

	return xAlreadyYielded;
 80054dc:	68bb      	ldr	r3, [r7, #8]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	20000638 	.word	0x20000638
 80054ec:	20000610 	.word	0x20000610
 80054f0:	200005d0 	.word	0x200005d0
 80054f4:	20000618 	.word	0x20000618
 80054f8:	20000514 	.word	0x20000514
 80054fc:	20000510 	.word	0x20000510
 8005500:	20000624 	.word	0x20000624
 8005504:	20000620 	.word	0x20000620
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005512:	4b04      	ldr	r3, [pc, #16]	@ (8005524 <xTaskGetTickCount+0x18>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005518:	687b      	ldr	r3, [r7, #4]
}
 800551a:	4618      	mov	r0, r3
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr
 8005524:	20000614 	.word	0x20000614

08005528 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800552e:	2300      	movs	r3, #0
 8005530:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005532:	4b4f      	ldr	r3, [pc, #316]	@ (8005670 <xTaskIncrementTick+0x148>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	f040 808f 	bne.w	800565a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800553c:	4b4d      	ldr	r3, [pc, #308]	@ (8005674 <xTaskIncrementTick+0x14c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3301      	adds	r3, #1
 8005542:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005544:	4a4b      	ldr	r2, [pc, #300]	@ (8005674 <xTaskIncrementTick+0x14c>)
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d121      	bne.n	8005594 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005550:	4b49      	ldr	r3, [pc, #292]	@ (8005678 <xTaskIncrementTick+0x150>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00b      	beq.n	8005572 <xTaskIncrementTick+0x4a>
	__asm volatile
 800555a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555e:	f383 8811 	msr	BASEPRI, r3
 8005562:	f3bf 8f6f 	isb	sy
 8005566:	f3bf 8f4f 	dsb	sy
 800556a:	603b      	str	r3, [r7, #0]
}
 800556c:	bf00      	nop
 800556e:	bf00      	nop
 8005570:	e7fd      	b.n	800556e <xTaskIncrementTick+0x46>
 8005572:	4b41      	ldr	r3, [pc, #260]	@ (8005678 <xTaskIncrementTick+0x150>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	4b40      	ldr	r3, [pc, #256]	@ (800567c <xTaskIncrementTick+0x154>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a3e      	ldr	r2, [pc, #248]	@ (8005678 <xTaskIncrementTick+0x150>)
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	4a3e      	ldr	r2, [pc, #248]	@ (800567c <xTaskIncrementTick+0x154>)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6013      	str	r3, [r2, #0]
 8005586:	4b3e      	ldr	r3, [pc, #248]	@ (8005680 <xTaskIncrementTick+0x158>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3301      	adds	r3, #1
 800558c:	4a3c      	ldr	r2, [pc, #240]	@ (8005680 <xTaskIncrementTick+0x158>)
 800558e:	6013      	str	r3, [r2, #0]
 8005590:	f000 f9a2 	bl	80058d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005594:	4b3b      	ldr	r3, [pc, #236]	@ (8005684 <xTaskIncrementTick+0x15c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	429a      	cmp	r2, r3
 800559c:	d348      	bcc.n	8005630 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800559e:	4b36      	ldr	r3, [pc, #216]	@ (8005678 <xTaskIncrementTick+0x150>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d104      	bne.n	80055b2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055a8:	4b36      	ldr	r3, [pc, #216]	@ (8005684 <xTaskIncrementTick+0x15c>)
 80055aa:	f04f 32ff 	mov.w	r2, #4294967295
 80055ae:	601a      	str	r2, [r3, #0]
					break;
 80055b0:	e03e      	b.n	8005630 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055b2:	4b31      	ldr	r3, [pc, #196]	@ (8005678 <xTaskIncrementTick+0x150>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d203      	bcs.n	80055d2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80055ca:	4a2e      	ldr	r2, [pc, #184]	@ (8005684 <xTaskIncrementTick+0x15c>)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80055d0:	e02e      	b.n	8005630 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	3304      	adds	r3, #4
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff fc2a 	bl	8004e30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d004      	beq.n	80055ee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	3318      	adds	r3, #24
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fc21 	bl	8004e30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f2:	2201      	movs	r2, #1
 80055f4:	409a      	lsls	r2, r3
 80055f6:	4b24      	ldr	r3, [pc, #144]	@ (8005688 <xTaskIncrementTick+0x160>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	4a22      	ldr	r2, [pc, #136]	@ (8005688 <xTaskIncrementTick+0x160>)
 80055fe:	6013      	str	r3, [r2, #0]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4a1f      	ldr	r2, [pc, #124]	@ (800568c <xTaskIncrementTick+0x164>)
 800560e:	441a      	add	r2, r3
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	3304      	adds	r3, #4
 8005614:	4619      	mov	r1, r3
 8005616:	4610      	mov	r0, r2
 8005618:	f7ff fbaf 	bl	8004d7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005620:	4b1b      	ldr	r3, [pc, #108]	@ (8005690 <xTaskIncrementTick+0x168>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005626:	429a      	cmp	r2, r3
 8005628:	d3b9      	bcc.n	800559e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800562a:	2301      	movs	r3, #1
 800562c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800562e:	e7b6      	b.n	800559e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005630:	4b17      	ldr	r3, [pc, #92]	@ (8005690 <xTaskIncrementTick+0x168>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005636:	4915      	ldr	r1, [pc, #84]	@ (800568c <xTaskIncrementTick+0x164>)
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d901      	bls.n	800564c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005648:	2301      	movs	r3, #1
 800564a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800564c:	4b11      	ldr	r3, [pc, #68]	@ (8005694 <xTaskIncrementTick+0x16c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005654:	2301      	movs	r3, #1
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	e004      	b.n	8005664 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800565a:	4b0f      	ldr	r3, [pc, #60]	@ (8005698 <xTaskIncrementTick+0x170>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	3301      	adds	r3, #1
 8005660:	4a0d      	ldr	r2, [pc, #52]	@ (8005698 <xTaskIncrementTick+0x170>)
 8005662:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005664:	697b      	ldr	r3, [r7, #20]
}
 8005666:	4618      	mov	r0, r3
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	20000638 	.word	0x20000638
 8005674:	20000614 	.word	0x20000614
 8005678:	200005c8 	.word	0x200005c8
 800567c:	200005cc 	.word	0x200005cc
 8005680:	20000628 	.word	0x20000628
 8005684:	20000630 	.word	0x20000630
 8005688:	20000618 	.word	0x20000618
 800568c:	20000514 	.word	0x20000514
 8005690:	20000510 	.word	0x20000510
 8005694:	20000624 	.word	0x20000624
 8005698:	20000620 	.word	0x20000620

0800569c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80056a2:	4b29      	ldr	r3, [pc, #164]	@ (8005748 <vTaskSwitchContext+0xac>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80056aa:	4b28      	ldr	r3, [pc, #160]	@ (800574c <vTaskSwitchContext+0xb0>)
 80056ac:	2201      	movs	r2, #1
 80056ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80056b0:	e045      	b.n	800573e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80056b2:	4b26      	ldr	r3, [pc, #152]	@ (800574c <vTaskSwitchContext+0xb0>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056b8:	4b25      	ldr	r3, [pc, #148]	@ (8005750 <vTaskSwitchContext+0xb4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	fab3 f383 	clz	r3, r3
 80056c4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80056c6:	7afb      	ldrb	r3, [r7, #11]
 80056c8:	f1c3 031f 	rsb	r3, r3, #31
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	4921      	ldr	r1, [pc, #132]	@ (8005754 <vTaskSwitchContext+0xb8>)
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	4613      	mov	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10b      	bne.n	80056fa <vTaskSwitchContext+0x5e>
	__asm volatile
 80056e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e6:	f383 8811 	msr	BASEPRI, r3
 80056ea:	f3bf 8f6f 	isb	sy
 80056ee:	f3bf 8f4f 	dsb	sy
 80056f2:	607b      	str	r3, [r7, #4]
}
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop
 80056f8:	e7fd      	b.n	80056f6 <vTaskSwitchContext+0x5a>
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	4613      	mov	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4a13      	ldr	r2, [pc, #76]	@ (8005754 <vTaskSwitchContext+0xb8>)
 8005706:	4413      	add	r3, r2
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	605a      	str	r2, [r3, #4]
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	3308      	adds	r3, #8
 800571c:	429a      	cmp	r2, r3
 800571e:	d104      	bne.n	800572a <vTaskSwitchContext+0x8e>
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	605a      	str	r2, [r3, #4]
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	4a09      	ldr	r2, [pc, #36]	@ (8005758 <vTaskSwitchContext+0xbc>)
 8005732:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005734:	4b08      	ldr	r3, [pc, #32]	@ (8005758 <vTaskSwitchContext+0xbc>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	334c      	adds	r3, #76	@ 0x4c
 800573a:	4a08      	ldr	r2, [pc, #32]	@ (800575c <vTaskSwitchContext+0xc0>)
 800573c:	6013      	str	r3, [r2, #0]
}
 800573e:	bf00      	nop
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr
 8005748:	20000638 	.word	0x20000638
 800574c:	20000624 	.word	0x20000624
 8005750:	20000618 	.word	0x20000618
 8005754:	20000514 	.word	0x20000514
 8005758:	20000510 	.word	0x20000510
 800575c:	2000001c 	.word	0x2000001c

08005760 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005768:	f000 f852 	bl	8005810 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800576c:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <prvIdleTask+0x28>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d9f9      	bls.n	8005768 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005774:	4b05      	ldr	r3, [pc, #20]	@ (800578c <prvIdleTask+0x2c>)
 8005776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800577a:	601a      	str	r2, [r3, #0]
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005784:	e7f0      	b.n	8005768 <prvIdleTask+0x8>
 8005786:	bf00      	nop
 8005788:	20000514 	.word	0x20000514
 800578c:	e000ed04 	.word	0xe000ed04

08005790 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005796:	2300      	movs	r3, #0
 8005798:	607b      	str	r3, [r7, #4]
 800579a:	e00c      	b.n	80057b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4a12      	ldr	r2, [pc, #72]	@ (80057f0 <prvInitialiseTaskLists+0x60>)
 80057a8:	4413      	add	r3, r2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff faba 	bl	8004d24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3301      	adds	r3, #1
 80057b4:	607b      	str	r3, [r7, #4]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b06      	cmp	r3, #6
 80057ba:	d9ef      	bls.n	800579c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057bc:	480d      	ldr	r0, [pc, #52]	@ (80057f4 <prvInitialiseTaskLists+0x64>)
 80057be:	f7ff fab1 	bl	8004d24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057c2:	480d      	ldr	r0, [pc, #52]	@ (80057f8 <prvInitialiseTaskLists+0x68>)
 80057c4:	f7ff faae 	bl	8004d24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057c8:	480c      	ldr	r0, [pc, #48]	@ (80057fc <prvInitialiseTaskLists+0x6c>)
 80057ca:	f7ff faab 	bl	8004d24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057ce:	480c      	ldr	r0, [pc, #48]	@ (8005800 <prvInitialiseTaskLists+0x70>)
 80057d0:	f7ff faa8 	bl	8004d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057d4:	480b      	ldr	r0, [pc, #44]	@ (8005804 <prvInitialiseTaskLists+0x74>)
 80057d6:	f7ff faa5 	bl	8004d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057da:	4b0b      	ldr	r3, [pc, #44]	@ (8005808 <prvInitialiseTaskLists+0x78>)
 80057dc:	4a05      	ldr	r2, [pc, #20]	@ (80057f4 <prvInitialiseTaskLists+0x64>)
 80057de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80057e0:	4b0a      	ldr	r3, [pc, #40]	@ (800580c <prvInitialiseTaskLists+0x7c>)
 80057e2:	4a05      	ldr	r2, [pc, #20]	@ (80057f8 <prvInitialiseTaskLists+0x68>)
 80057e4:	601a      	str	r2, [r3, #0]
}
 80057e6:	bf00      	nop
 80057e8:	3708      	adds	r7, #8
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20000514 	.word	0x20000514
 80057f4:	200005a0 	.word	0x200005a0
 80057f8:	200005b4 	.word	0x200005b4
 80057fc:	200005d0 	.word	0x200005d0
 8005800:	200005e4 	.word	0x200005e4
 8005804:	200005fc 	.word	0x200005fc
 8005808:	200005c8 	.word	0x200005c8
 800580c:	200005cc 	.word	0x200005cc

08005810 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005816:	e019      	b.n	800584c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005818:	f000 fad8 	bl	8005dcc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800581c:	4b10      	ldr	r3, [pc, #64]	@ (8005860 <prvCheckTasksWaitingTermination+0x50>)
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	3304      	adds	r3, #4
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fb01 	bl	8004e30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800582e:	4b0d      	ldr	r3, [pc, #52]	@ (8005864 <prvCheckTasksWaitingTermination+0x54>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	3b01      	subs	r3, #1
 8005834:	4a0b      	ldr	r2, [pc, #44]	@ (8005864 <prvCheckTasksWaitingTermination+0x54>)
 8005836:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005838:	4b0b      	ldr	r3, [pc, #44]	@ (8005868 <prvCheckTasksWaitingTermination+0x58>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3b01      	subs	r3, #1
 800583e:	4a0a      	ldr	r2, [pc, #40]	@ (8005868 <prvCheckTasksWaitingTermination+0x58>)
 8005840:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005842:	f000 faf3 	bl	8005e2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f810 	bl	800586c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800584c:	4b06      	ldr	r3, [pc, #24]	@ (8005868 <prvCheckTasksWaitingTermination+0x58>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1e1      	bne.n	8005818 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005854:	bf00      	nop
 8005856:	bf00      	nop
 8005858:	3708      	adds	r7, #8
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	200005e4 	.word	0x200005e4
 8005864:	20000610 	.word	0x20000610
 8005868:	200005f8 	.word	0x200005f8

0800586c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	334c      	adds	r3, #76	@ 0x4c
 8005878:	4618      	mov	r0, r3
 800587a:	f000 fec5 	bl	8006608 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005884:	2b00      	cmp	r3, #0
 8005886:	d108      	bne.n	800589a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800588c:	4618      	mov	r0, r3
 800588e:	f000 fc6d 	bl	800616c <vPortFree>
				vPortFree( pxTCB );
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fc6a 	bl	800616c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005898:	e019      	b.n	80058ce <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d103      	bne.n	80058ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 fc61 	bl	800616c <vPortFree>
	}
 80058aa:	e010      	b.n	80058ce <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d00b      	beq.n	80058ce <prvDeleteTCB+0x62>
	__asm volatile
 80058b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ba:	f383 8811 	msr	BASEPRI, r3
 80058be:	f3bf 8f6f 	isb	sy
 80058c2:	f3bf 8f4f 	dsb	sy
 80058c6:	60fb      	str	r3, [r7, #12]
}
 80058c8:	bf00      	nop
 80058ca:	bf00      	nop
 80058cc:	e7fd      	b.n	80058ca <prvDeleteTCB+0x5e>
	}
 80058ce:	bf00      	nop
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
	...

080058d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058de:	4b0c      	ldr	r3, [pc, #48]	@ (8005910 <prvResetNextTaskUnblockTime+0x38>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d104      	bne.n	80058f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80058e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005914 <prvResetNextTaskUnblockTime+0x3c>)
 80058ea:	f04f 32ff 	mov.w	r2, #4294967295
 80058ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058f0:	e008      	b.n	8005904 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058f2:	4b07      	ldr	r3, [pc, #28]	@ (8005910 <prvResetNextTaskUnblockTime+0x38>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	4a04      	ldr	r2, [pc, #16]	@ (8005914 <prvResetNextTaskUnblockTime+0x3c>)
 8005902:	6013      	str	r3, [r2, #0]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	bc80      	pop	{r7}
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	200005c8 	.word	0x200005c8
 8005914:	20000630 	.word	0x20000630

08005918 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800591e:	4b0b      	ldr	r3, [pc, #44]	@ (800594c <xTaskGetSchedulerState+0x34>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d102      	bne.n	800592c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005926:	2301      	movs	r3, #1
 8005928:	607b      	str	r3, [r7, #4]
 800592a:	e008      	b.n	800593e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800592c:	4b08      	ldr	r3, [pc, #32]	@ (8005950 <xTaskGetSchedulerState+0x38>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d102      	bne.n	800593a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005934:	2302      	movs	r3, #2
 8005936:	607b      	str	r3, [r7, #4]
 8005938:	e001      	b.n	800593e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800593a:	2300      	movs	r3, #0
 800593c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800593e:	687b      	ldr	r3, [r7, #4]
	}
 8005940:	4618      	mov	r0, r3
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	bc80      	pop	{r7}
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	2000061c 	.word	0x2000061c
 8005950:	20000638 	.word	0x20000638

08005954 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800595e:	f000 fa35 	bl	8005dcc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8005962:	4b20      	ldr	r3, [pc, #128]	@ (80059e4 <ulTaskNotifyTake+0x90>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800596a:	2b00      	cmp	r3, #0
 800596c:	d113      	bne.n	8005996 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800596e:	4b1d      	ldr	r3, [pc, #116]	@ (80059e4 <ulTaskNotifyTake+0x90>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00b      	beq.n	8005996 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800597e:	2101      	movs	r1, #1
 8005980:	6838      	ldr	r0, [r7, #0]
 8005982:	f000 f8c9 	bl	8005b18 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005986:	4b18      	ldr	r3, [pc, #96]	@ (80059e8 <ulTaskNotifyTake+0x94>)
 8005988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005996:	f000 fa49 	bl	8005e2c <vPortExitCritical>

		taskENTER_CRITICAL();
 800599a:	f000 fa17 	bl	8005dcc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800599e:	4b11      	ldr	r3, [pc, #68]	@ (80059e4 <ulTaskNotifyTake+0x90>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059a6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00e      	beq.n	80059cc <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d005      	beq.n	80059c0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80059b4:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <ulTaskNotifyTake+0x90>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80059be:	e005      	b.n	80059cc <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80059c0:	4b08      	ldr	r3, [pc, #32]	@ (80059e4 <ulTaskNotifyTake+0x90>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	3a01      	subs	r2, #1
 80059c8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059cc:	4b05      	ldr	r3, [pc, #20]	@ (80059e4 <ulTaskNotifyTake+0x90>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 80059d6:	f000 fa29 	bl	8005e2c <vPortExitCritical>

		return ulReturn;
 80059da:	68fb      	ldr	r3, [r7, #12]
	}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	20000510 	.word	0x20000510
 80059e8:	e000ed04 	.word	0xe000ed04

080059ec <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b08a      	sub	sp, #40	@ 0x28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10b      	bne.n	8005a14 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80059fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a00:	f383 8811 	msr	BASEPRI, r3
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	61bb      	str	r3, [r7, #24]
}
 8005a0e:	bf00      	nop
 8005a10:	bf00      	nop
 8005a12:	e7fd      	b.n	8005a10 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a14:	f000 fa9c 	bl	8005f50 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005a1c:	f3ef 8211 	mrs	r2, BASEPRI
 8005a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	617a      	str	r2, [r7, #20]
 8005a32:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005a34:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a36:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8005a3e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8005a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a4e:	1c5a      	adds	r2, r3, #1
 8005a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a52:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005a56:	7ffb      	ldrb	r3, [r7, #31]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d146      	bne.n	8005aea <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00b      	beq.n	8005a7c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8005a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	60fb      	str	r3, [r7, #12]
}
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
 8005a7a:	e7fd      	b.n	8005a78 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a7c:	4b20      	ldr	r3, [pc, #128]	@ (8005b00 <vTaskNotifyGiveFromISR+0x114>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d11c      	bne.n	8005abe <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a86:	3304      	adds	r3, #4
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7ff f9d1 	bl	8004e30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a92:	2201      	movs	r2, #1
 8005a94:	409a      	lsls	r2, r3
 8005a96:	4b1b      	ldr	r3, [pc, #108]	@ (8005b04 <vTaskNotifyGiveFromISR+0x118>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	4a19      	ldr	r2, [pc, #100]	@ (8005b04 <vTaskNotifyGiveFromISR+0x118>)
 8005a9e:	6013      	str	r3, [r2, #0]
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4a16      	ldr	r2, [pc, #88]	@ (8005b08 <vTaskNotifyGiveFromISR+0x11c>)
 8005aae:	441a      	add	r2, r3
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab2:	3304      	adds	r3, #4
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	4610      	mov	r0, r2
 8005ab8:	f7ff f95f 	bl	8004d7a <vListInsertEnd>
 8005abc:	e005      	b.n	8005aca <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac0:	3318      	adds	r3, #24
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	4811      	ldr	r0, [pc, #68]	@ (8005b0c <vTaskNotifyGiveFromISR+0x120>)
 8005ac6:	f7ff f958 	bl	8004d7a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ace:	4b10      	ldr	r3, [pc, #64]	@ (8005b10 <vTaskNotifyGiveFromISR+0x124>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d908      	bls.n	8005aea <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d002      	beq.n	8005ae4 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8005b14 <vTaskNotifyGiveFromISR+0x128>)
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005af4:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8005af6:	bf00      	nop
 8005af8:	3728      	adds	r7, #40	@ 0x28
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	20000638 	.word	0x20000638
 8005b04:	20000618 	.word	0x20000618
 8005b08:	20000514 	.word	0x20000514
 8005b0c:	200005d0 	.word	0x200005d0
 8005b10:	20000510 	.word	0x20000510
 8005b14:	20000624 	.word	0x20000624

08005b18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005b22:	4b29      	ldr	r3, [pc, #164]	@ (8005bc8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b28:	4b28      	ldr	r3, [pc, #160]	@ (8005bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7ff f97e 	bl	8004e30 <uxListRemove>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d10b      	bne.n	8005b52 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005b3a:	4b24      	ldr	r3, [pc, #144]	@ (8005bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b40:	2201      	movs	r2, #1
 8005b42:	fa02 f303 	lsl.w	r3, r2, r3
 8005b46:	43da      	mvns	r2, r3
 8005b48:	4b21      	ldr	r3, [pc, #132]	@ (8005bd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	4a20      	ldr	r2, [pc, #128]	@ (8005bd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005b50:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b58:	d10a      	bne.n	8005b70 <prvAddCurrentTaskToDelayedList+0x58>
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d007      	beq.n	8005b70 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b60:	4b1a      	ldr	r3, [pc, #104]	@ (8005bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4619      	mov	r1, r3
 8005b68:	481a      	ldr	r0, [pc, #104]	@ (8005bd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005b6a:	f7ff f906 	bl	8004d7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b6e:	e026      	b.n	8005bbe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4413      	add	r3, r2
 8005b76:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b78:	4b14      	ldr	r3, [pc, #80]	@ (8005bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d209      	bcs.n	8005b9c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b88:	4b13      	ldr	r3, [pc, #76]	@ (8005bd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3304      	adds	r3, #4
 8005b92:	4619      	mov	r1, r3
 8005b94:	4610      	mov	r0, r2
 8005b96:	f7ff f913 	bl	8004dc0 <vListInsert>
}
 8005b9a:	e010      	b.n	8005bbe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8005bdc <prvAddCurrentTaskToDelayedList+0xc4>)
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	4610      	mov	r0, r2
 8005baa:	f7ff f909 	bl	8004dc0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005bae:	4b0c      	ldr	r3, [pc, #48]	@ (8005be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d202      	bcs.n	8005bbe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005bb8:	4a09      	ldr	r2, [pc, #36]	@ (8005be0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	6013      	str	r3, [r2, #0]
}
 8005bbe:	bf00      	nop
 8005bc0:	3710      	adds	r7, #16
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	20000614 	.word	0x20000614
 8005bcc:	20000510 	.word	0x20000510
 8005bd0:	20000618 	.word	0x20000618
 8005bd4:	200005fc 	.word	0x200005fc
 8005bd8:	200005cc 	.word	0x200005cc
 8005bdc:	200005c8 	.word	0x200005c8
 8005be0:	20000630 	.word	0x20000630

08005be4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	3b04      	subs	r3, #4
 8005bf4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005bfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	3b04      	subs	r3, #4
 8005c02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	f023 0201 	bic.w	r2, r3, #1
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	3b04      	subs	r3, #4
 8005c12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005c14:	4a08      	ldr	r2, [pc, #32]	@ (8005c38 <pxPortInitialiseStack+0x54>)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	3b14      	subs	r3, #20
 8005c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	3b20      	subs	r3, #32
 8005c2a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3714      	adds	r7, #20
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr
 8005c38:	08005c3d 	.word	0x08005c3d

08005c3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005c42:	2300      	movs	r3, #0
 8005c44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005c46:	4b12      	ldr	r3, [pc, #72]	@ (8005c90 <prvTaskExitError+0x54>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4e:	d00b      	beq.n	8005c68 <prvTaskExitError+0x2c>
	__asm volatile
 8005c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c54:	f383 8811 	msr	BASEPRI, r3
 8005c58:	f3bf 8f6f 	isb	sy
 8005c5c:	f3bf 8f4f 	dsb	sy
 8005c60:	60fb      	str	r3, [r7, #12]
}
 8005c62:	bf00      	nop
 8005c64:	bf00      	nop
 8005c66:	e7fd      	b.n	8005c64 <prvTaskExitError+0x28>
	__asm volatile
 8005c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6c:	f383 8811 	msr	BASEPRI, r3
 8005c70:	f3bf 8f6f 	isb	sy
 8005c74:	f3bf 8f4f 	dsb	sy
 8005c78:	60bb      	str	r3, [r7, #8]
}
 8005c7a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005c7c:	bf00      	nop
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d0fc      	beq.n	8005c7e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005c84:	bf00      	nop
 8005c86:	bf00      	nop
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bc80      	pop	{r7}
 8005c8e:	4770      	bx	lr
 8005c90:	2000000c 	.word	0x2000000c
	...

08005ca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ca0:	4b07      	ldr	r3, [pc, #28]	@ (8005cc0 <pxCurrentTCBConst2>)
 8005ca2:	6819      	ldr	r1, [r3, #0]
 8005ca4:	6808      	ldr	r0, [r1, #0]
 8005ca6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005caa:	f380 8809 	msr	PSP, r0
 8005cae:	f3bf 8f6f 	isb	sy
 8005cb2:	f04f 0000 	mov.w	r0, #0
 8005cb6:	f380 8811 	msr	BASEPRI, r0
 8005cba:	f04e 0e0d 	orr.w	lr, lr, #13
 8005cbe:	4770      	bx	lr

08005cc0 <pxCurrentTCBConst2>:
 8005cc0:	20000510 	.word	0x20000510
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop

08005cc8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005cc8:	4806      	ldr	r0, [pc, #24]	@ (8005ce4 <prvPortStartFirstTask+0x1c>)
 8005cca:	6800      	ldr	r0, [r0, #0]
 8005ccc:	6800      	ldr	r0, [r0, #0]
 8005cce:	f380 8808 	msr	MSP, r0
 8005cd2:	b662      	cpsie	i
 8005cd4:	b661      	cpsie	f
 8005cd6:	f3bf 8f4f 	dsb	sy
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	df00      	svc	0
 8005ce0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005ce2:	bf00      	nop
 8005ce4:	e000ed08 	.word	0xe000ed08

08005ce8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005cee:	4b32      	ldr	r3, [pc, #200]	@ (8005db8 <xPortStartScheduler+0xd0>)
 8005cf0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	22ff      	movs	r2, #255	@ 0xff
 8005cfe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d08:	78fb      	ldrb	r3, [r7, #3]
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	4b2a      	ldr	r3, [pc, #168]	@ (8005dbc <xPortStartScheduler+0xd4>)
 8005d14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005d16:	4b2a      	ldr	r3, [pc, #168]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d18:	2207      	movs	r2, #7
 8005d1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005d1c:	e009      	b.n	8005d32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005d1e:	4b28      	ldr	r3, [pc, #160]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	4a26      	ldr	r2, [pc, #152]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005d28:	78fb      	ldrb	r3, [r7, #3]
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d3a:	2b80      	cmp	r3, #128	@ 0x80
 8005d3c:	d0ef      	beq.n	8005d1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005d3e:	4b20      	ldr	r3, [pc, #128]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f1c3 0307 	rsb	r3, r3, #7
 8005d46:	2b04      	cmp	r3, #4
 8005d48:	d00b      	beq.n	8005d62 <xPortStartScheduler+0x7a>
	__asm volatile
 8005d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4e:	f383 8811 	msr	BASEPRI, r3
 8005d52:	f3bf 8f6f 	isb	sy
 8005d56:	f3bf 8f4f 	dsb	sy
 8005d5a:	60bb      	str	r3, [r7, #8]
}
 8005d5c:	bf00      	nop
 8005d5e:	bf00      	nop
 8005d60:	e7fd      	b.n	8005d5e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005d62:	4b17      	ldr	r3, [pc, #92]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	021b      	lsls	r3, r3, #8
 8005d68:	4a15      	ldr	r2, [pc, #84]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005d6c:	4b14      	ldr	r3, [pc, #80]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d74:	4a12      	ldr	r2, [pc, #72]	@ (8005dc0 <xPortStartScheduler+0xd8>)
 8005d76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005d80:	4b10      	ldr	r3, [pc, #64]	@ (8005dc4 <xPortStartScheduler+0xdc>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a0f      	ldr	r2, [pc, #60]	@ (8005dc4 <xPortStartScheduler+0xdc>)
 8005d86:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc4 <xPortStartScheduler+0xdc>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc4 <xPortStartScheduler+0xdc>)
 8005d92:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005d96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005d98:	f000 f8b8 	bl	8005f0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc8 <xPortStartScheduler+0xe0>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005da2:	f7ff ff91 	bl	8005cc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005da6:	f7ff fc79 	bl	800569c <vTaskSwitchContext>
	prvTaskExitError();
 8005daa:	f7ff ff47 	bl	8005c3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	e000e400 	.word	0xe000e400
 8005dbc:	2000063c 	.word	0x2000063c
 8005dc0:	20000640 	.word	0x20000640
 8005dc4:	e000ed20 	.word	0xe000ed20
 8005dc8:	2000000c 	.word	0x2000000c

08005dcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
	__asm volatile
 8005dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	607b      	str	r3, [r7, #4]
}
 8005de4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005de6:	4b0f      	ldr	r3, [pc, #60]	@ (8005e24 <vPortEnterCritical+0x58>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	3301      	adds	r3, #1
 8005dec:	4a0d      	ldr	r2, [pc, #52]	@ (8005e24 <vPortEnterCritical+0x58>)
 8005dee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005df0:	4b0c      	ldr	r3, [pc, #48]	@ (8005e24 <vPortEnterCritical+0x58>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d110      	bne.n	8005e1a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005df8:	4b0b      	ldr	r3, [pc, #44]	@ (8005e28 <vPortEnterCritical+0x5c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00b      	beq.n	8005e1a <vPortEnterCritical+0x4e>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	603b      	str	r3, [r7, #0]
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	e7fd      	b.n	8005e16 <vPortEnterCritical+0x4a>
	}
}
 8005e1a:	bf00      	nop
 8005e1c:	370c      	adds	r7, #12
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bc80      	pop	{r7}
 8005e22:	4770      	bx	lr
 8005e24:	2000000c 	.word	0x2000000c
 8005e28:	e000ed04 	.word	0xe000ed04

08005e2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005e32:	4b12      	ldr	r3, [pc, #72]	@ (8005e7c <vPortExitCritical+0x50>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10b      	bne.n	8005e52 <vPortExitCritical+0x26>
	__asm volatile
 8005e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	607b      	str	r3, [r7, #4]
}
 8005e4c:	bf00      	nop
 8005e4e:	bf00      	nop
 8005e50:	e7fd      	b.n	8005e4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005e52:	4b0a      	ldr	r3, [pc, #40]	@ (8005e7c <vPortExitCritical+0x50>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	4a08      	ldr	r2, [pc, #32]	@ (8005e7c <vPortExitCritical+0x50>)
 8005e5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005e5c:	4b07      	ldr	r3, [pc, #28]	@ (8005e7c <vPortExitCritical+0x50>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d105      	bne.n	8005e70 <vPortExitCritical+0x44>
 8005e64:	2300      	movs	r3, #0
 8005e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	f383 8811 	msr	BASEPRI, r3
}
 8005e6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bc80      	pop	{r7}
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	2000000c 	.word	0x2000000c

08005e80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005e80:	f3ef 8009 	mrs	r0, PSP
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec0 <pxCurrentTCBConst>)
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005e90:	6010      	str	r0, [r2, #0]
 8005e92:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005e96:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005e9a:	f380 8811 	msr	BASEPRI, r0
 8005e9e:	f7ff fbfd 	bl	800569c <vTaskSwitchContext>
 8005ea2:	f04f 0000 	mov.w	r0, #0
 8005ea6:	f380 8811 	msr	BASEPRI, r0
 8005eaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005eae:	6819      	ldr	r1, [r3, #0]
 8005eb0:	6808      	ldr	r0, [r1, #0]
 8005eb2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005eb6:	f380 8809 	msr	PSP, r0
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	4770      	bx	lr

08005ec0 <pxCurrentTCBConst>:
 8005ec0:	20000510 	.word	0x20000510
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop

08005ec8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	607b      	str	r3, [r7, #4]
}
 8005ee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ee2:	f7ff fb21 	bl	8005528 <xTaskIncrementTick>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d003      	beq.n	8005ef4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005eec:	4b06      	ldr	r3, [pc, #24]	@ (8005f08 <xPortSysTickHandler+0x40>)
 8005eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	f383 8811 	msr	BASEPRI, r3
}
 8005efe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005f00:	bf00      	nop
 8005f02:	3708      	adds	r7, #8
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	e000ed04 	.word	0xe000ed04

08005f0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005f10:	4b0a      	ldr	r3, [pc, #40]	@ (8005f3c <vPortSetupTimerInterrupt+0x30>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005f16:	4b0a      	ldr	r3, [pc, #40]	@ (8005f40 <vPortSetupTimerInterrupt+0x34>)
 8005f18:	2200      	movs	r2, #0
 8005f1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005f1c:	4b09      	ldr	r3, [pc, #36]	@ (8005f44 <vPortSetupTimerInterrupt+0x38>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a09      	ldr	r2, [pc, #36]	@ (8005f48 <vPortSetupTimerInterrupt+0x3c>)
 8005f22:	fba2 2303 	umull	r2, r3, r2, r3
 8005f26:	099b      	lsrs	r3, r3, #6
 8005f28:	4a08      	ldr	r2, [pc, #32]	@ (8005f4c <vPortSetupTimerInterrupt+0x40>)
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005f2e:	4b03      	ldr	r3, [pc, #12]	@ (8005f3c <vPortSetupTimerInterrupt+0x30>)
 8005f30:	2207      	movs	r2, #7
 8005f32:	601a      	str	r2, [r3, #0]
}
 8005f34:	bf00      	nop
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bc80      	pop	{r7}
 8005f3a:	4770      	bx	lr
 8005f3c:	e000e010 	.word	0xe000e010
 8005f40:	e000e018 	.word	0xe000e018
 8005f44:	20000000 	.word	0x20000000
 8005f48:	10624dd3 	.word	0x10624dd3
 8005f4c:	e000e014 	.word	0xe000e014

08005f50 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005f56:	f3ef 8305 	mrs	r3, IPSR
 8005f5a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2b0f      	cmp	r3, #15
 8005f60:	d915      	bls.n	8005f8e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f62:	4a17      	ldr	r2, [pc, #92]	@ (8005fc0 <vPortValidateInterruptPriority+0x70>)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	4413      	add	r3, r2
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f6c:	4b15      	ldr	r3, [pc, #84]	@ (8005fc4 <vPortValidateInterruptPriority+0x74>)
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	7afa      	ldrb	r2, [r7, #11]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d20b      	bcs.n	8005f8e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	607b      	str	r3, [r7, #4]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc8 <vPortValidateInterruptPriority+0x78>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f96:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <vPortValidateInterruptPriority+0x7c>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d90b      	bls.n	8005fb6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa2:	f383 8811 	msr	BASEPRI, r3
 8005fa6:	f3bf 8f6f 	isb	sy
 8005faa:	f3bf 8f4f 	dsb	sy
 8005fae:	603b      	str	r3, [r7, #0]
}
 8005fb0:	bf00      	nop
 8005fb2:	bf00      	nop
 8005fb4:	e7fd      	b.n	8005fb2 <vPortValidateInterruptPriority+0x62>
	}
 8005fb6:	bf00      	nop
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bc80      	pop	{r7}
 8005fbe:	4770      	bx	lr
 8005fc0:	e000e3f0 	.word	0xe000e3f0
 8005fc4:	2000063c 	.word	0x2000063c
 8005fc8:	e000ed0c 	.word	0xe000ed0c
 8005fcc:	20000640 	.word	0x20000640

08005fd0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08a      	sub	sp, #40	@ 0x28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005fdc:	f7ff f9ea 	bl	80053b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005fe0:	4b5c      	ldr	r3, [pc, #368]	@ (8006154 <pvPortMalloc+0x184>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005fe8:	f000 f924 	bl	8006234 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005fec:	4b5a      	ldr	r3, [pc, #360]	@ (8006158 <pvPortMalloc+0x188>)
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	f040 8095 	bne.w	8006124 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d01e      	beq.n	800603e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006000:	2208      	movs	r2, #8
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4413      	add	r3, r2
 8006006:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	2b00      	cmp	r3, #0
 8006010:	d015      	beq.n	800603e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f023 0307 	bic.w	r3, r3, #7
 8006018:	3308      	adds	r3, #8
 800601a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f003 0307 	and.w	r3, r3, #7
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00b      	beq.n	800603e <pvPortMalloc+0x6e>
	__asm volatile
 8006026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602a:	f383 8811 	msr	BASEPRI, r3
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	617b      	str	r3, [r7, #20]
}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	e7fd      	b.n	800603a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d06f      	beq.n	8006124 <pvPortMalloc+0x154>
 8006044:	4b45      	ldr	r3, [pc, #276]	@ (800615c <pvPortMalloc+0x18c>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	429a      	cmp	r2, r3
 800604c:	d86a      	bhi.n	8006124 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800604e:	4b44      	ldr	r3, [pc, #272]	@ (8006160 <pvPortMalloc+0x190>)
 8006050:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006052:	4b43      	ldr	r3, [pc, #268]	@ (8006160 <pvPortMalloc+0x190>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006058:	e004      	b.n	8006064 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800605e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	429a      	cmp	r2, r3
 800606c:	d903      	bls.n	8006076 <pvPortMalloc+0xa6>
 800606e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f1      	bne.n	800605a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006076:	4b37      	ldr	r3, [pc, #220]	@ (8006154 <pvPortMalloc+0x184>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800607c:	429a      	cmp	r2, r3
 800607e:	d051      	beq.n	8006124 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2208      	movs	r2, #8
 8006086:	4413      	add	r3, r2
 8006088:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800608a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	6a3b      	ldr	r3, [r7, #32]
 8006090:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	1ad2      	subs	r2, r2, r3
 800609a:	2308      	movs	r3, #8
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	429a      	cmp	r2, r3
 80060a0:	d920      	bls.n	80060e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80060a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4413      	add	r3, r2
 80060a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d00b      	beq.n	80060cc <pvPortMalloc+0xfc>
	__asm volatile
 80060b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b8:	f383 8811 	msr	BASEPRI, r3
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	613b      	str	r3, [r7, #16]
}
 80060c6:	bf00      	nop
 80060c8:	bf00      	nop
 80060ca:	e7fd      	b.n	80060c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80060cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	1ad2      	subs	r2, r2, r3
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80060d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80060de:	69b8      	ldr	r0, [r7, #24]
 80060e0:	f000 f90a 	bl	80062f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80060e4:	4b1d      	ldr	r3, [pc, #116]	@ (800615c <pvPortMalloc+0x18c>)
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	4a1b      	ldr	r2, [pc, #108]	@ (800615c <pvPortMalloc+0x18c>)
 80060f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80060f2:	4b1a      	ldr	r3, [pc, #104]	@ (800615c <pvPortMalloc+0x18c>)
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	4b1b      	ldr	r3, [pc, #108]	@ (8006164 <pvPortMalloc+0x194>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d203      	bcs.n	8006106 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80060fe:	4b17      	ldr	r3, [pc, #92]	@ (800615c <pvPortMalloc+0x18c>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a18      	ldr	r2, [pc, #96]	@ (8006164 <pvPortMalloc+0x194>)
 8006104:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	4b13      	ldr	r3, [pc, #76]	@ (8006158 <pvPortMalloc+0x188>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	431a      	orrs	r2, r3
 8006110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006112:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006116:	2200      	movs	r2, #0
 8006118:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800611a:	4b13      	ldr	r3, [pc, #76]	@ (8006168 <pvPortMalloc+0x198>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3301      	adds	r3, #1
 8006120:	4a11      	ldr	r2, [pc, #68]	@ (8006168 <pvPortMalloc+0x198>)
 8006122:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006124:	f7ff f954 	bl	80053d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	f003 0307 	and.w	r3, r3, #7
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00b      	beq.n	800614a <pvPortMalloc+0x17a>
	__asm volatile
 8006132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006136:	f383 8811 	msr	BASEPRI, r3
 800613a:	f3bf 8f6f 	isb	sy
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	60fb      	str	r3, [r7, #12]
}
 8006144:	bf00      	nop
 8006146:	bf00      	nop
 8006148:	e7fd      	b.n	8006146 <pvPortMalloc+0x176>
	return pvReturn;
 800614a:	69fb      	ldr	r3, [r7, #28]
}
 800614c:	4618      	mov	r0, r3
 800614e:	3728      	adds	r7, #40	@ 0x28
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	2000124c 	.word	0x2000124c
 8006158:	20001260 	.word	0x20001260
 800615c:	20001250 	.word	0x20001250
 8006160:	20001244 	.word	0x20001244
 8006164:	20001254 	.word	0x20001254
 8006168:	20001258 	.word	0x20001258

0800616c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d04f      	beq.n	800621e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800617e:	2308      	movs	r3, #8
 8006180:	425b      	negs	r3, r3
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	4413      	add	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	4b25      	ldr	r3, [pc, #148]	@ (8006228 <vPortFree+0xbc>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4013      	ands	r3, r2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10b      	bne.n	80061b2 <vPortFree+0x46>
	__asm volatile
 800619a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619e:	f383 8811 	msr	BASEPRI, r3
 80061a2:	f3bf 8f6f 	isb	sy
 80061a6:	f3bf 8f4f 	dsb	sy
 80061aa:	60fb      	str	r3, [r7, #12]
}
 80061ac:	bf00      	nop
 80061ae:	bf00      	nop
 80061b0:	e7fd      	b.n	80061ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00b      	beq.n	80061d2 <vPortFree+0x66>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	60bb      	str	r3, [r7, #8]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	4b14      	ldr	r3, [pc, #80]	@ (8006228 <vPortFree+0xbc>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4013      	ands	r3, r2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01e      	beq.n	800621e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d11a      	bne.n	800621e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006228 <vPortFree+0xbc>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	43db      	mvns	r3, r3
 80061f2:	401a      	ands	r2, r3
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80061f8:	f7ff f8dc 	bl	80053b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	4b0a      	ldr	r3, [pc, #40]	@ (800622c <vPortFree+0xc0>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4413      	add	r3, r2
 8006206:	4a09      	ldr	r2, [pc, #36]	@ (800622c <vPortFree+0xc0>)
 8006208:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800620a:	6938      	ldr	r0, [r7, #16]
 800620c:	f000 f874 	bl	80062f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006210:	4b07      	ldr	r3, [pc, #28]	@ (8006230 <vPortFree+0xc4>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3301      	adds	r3, #1
 8006216:	4a06      	ldr	r2, [pc, #24]	@ (8006230 <vPortFree+0xc4>)
 8006218:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800621a:	f7ff f8d9 	bl	80053d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800621e:	bf00      	nop
 8006220:	3718      	adds	r7, #24
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	20001260 	.word	0x20001260
 800622c:	20001250 	.word	0x20001250
 8006230:	2000125c 	.word	0x2000125c

08006234 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800623a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800623e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006240:	4b27      	ldr	r3, [pc, #156]	@ (80062e0 <prvHeapInit+0xac>)
 8006242:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f003 0307 	and.w	r3, r3, #7
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00c      	beq.n	8006268 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	3307      	adds	r3, #7
 8006252:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0307 	bic.w	r3, r3, #7
 800625a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	4a1f      	ldr	r2, [pc, #124]	@ (80062e0 <prvHeapInit+0xac>)
 8006264:	4413      	add	r3, r2
 8006266:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800626c:	4a1d      	ldr	r2, [pc, #116]	@ (80062e4 <prvHeapInit+0xb0>)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006272:	4b1c      	ldr	r3, [pc, #112]	@ (80062e4 <prvHeapInit+0xb0>)
 8006274:	2200      	movs	r2, #0
 8006276:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	4413      	add	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006280:	2208      	movs	r2, #8
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	1a9b      	subs	r3, r3, r2
 8006286:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 0307 	bic.w	r3, r3, #7
 800628e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	4a15      	ldr	r2, [pc, #84]	@ (80062e8 <prvHeapInit+0xb4>)
 8006294:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006296:	4b14      	ldr	r3, [pc, #80]	@ (80062e8 <prvHeapInit+0xb4>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2200      	movs	r2, #0
 800629c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800629e:	4b12      	ldr	r3, [pc, #72]	@ (80062e8 <prvHeapInit+0xb4>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2200      	movs	r2, #0
 80062a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	1ad2      	subs	r2, r2, r3
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80062b4:	4b0c      	ldr	r3, [pc, #48]	@ (80062e8 <prvHeapInit+0xb4>)
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	4a0a      	ldr	r2, [pc, #40]	@ (80062ec <prvHeapInit+0xb8>)
 80062c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	4a09      	ldr	r2, [pc, #36]	@ (80062f0 <prvHeapInit+0xbc>)
 80062ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80062cc:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <prvHeapInit+0xc0>)
 80062ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80062d2:	601a      	str	r2, [r3, #0]
}
 80062d4:	bf00      	nop
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000644 	.word	0x20000644
 80062e4:	20001244 	.word	0x20001244
 80062e8:	2000124c 	.word	0x2000124c
 80062ec:	20001254 	.word	0x20001254
 80062f0:	20001250 	.word	0x20001250
 80062f4:	20001260 	.word	0x20001260

080062f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006300:	4b27      	ldr	r3, [pc, #156]	@ (80063a0 <prvInsertBlockIntoFreeList+0xa8>)
 8006302:	60fb      	str	r3, [r7, #12]
 8006304:	e002      	b.n	800630c <prvInsertBlockIntoFreeList+0x14>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	429a      	cmp	r2, r3
 8006314:	d8f7      	bhi.n	8006306 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	4413      	add	r3, r2
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	429a      	cmp	r2, r3
 8006326:	d108      	bne.n	800633a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	685a      	ldr	r2, [r3, #4]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	441a      	add	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	441a      	add	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d118      	bne.n	8006380 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	4b14      	ldr	r3, [pc, #80]	@ (80063a4 <prvInsertBlockIntoFreeList+0xac>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	429a      	cmp	r2, r3
 8006358:	d00d      	beq.n	8006376 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	441a      	add	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	e008      	b.n	8006388 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006376:	4b0b      	ldr	r3, [pc, #44]	@ (80063a4 <prvInsertBlockIntoFreeList+0xac>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	e003      	b.n	8006388 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	429a      	cmp	r2, r3
 800638e:	d002      	beq.n	8006396 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	687a      	ldr	r2, [r7, #4]
 8006394:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006396:	bf00      	nop
 8006398:	3714      	adds	r7, #20
 800639a:	46bd      	mov	sp, r7
 800639c:	bc80      	pop	{r7}
 800639e:	4770      	bx	lr
 80063a0:	20001244 	.word	0x20001244
 80063a4:	2000124c 	.word	0x2000124c

080063a8 <std>:
 80063a8:	2300      	movs	r3, #0
 80063aa:	b510      	push	{r4, lr}
 80063ac:	4604      	mov	r4, r0
 80063ae:	e9c0 3300 	strd	r3, r3, [r0]
 80063b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063b6:	6083      	str	r3, [r0, #8]
 80063b8:	8181      	strh	r1, [r0, #12]
 80063ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80063bc:	81c2      	strh	r2, [r0, #14]
 80063be:	6183      	str	r3, [r0, #24]
 80063c0:	4619      	mov	r1, r3
 80063c2:	2208      	movs	r2, #8
 80063c4:	305c      	adds	r0, #92	@ 0x5c
 80063c6:	f000 f906 	bl	80065d6 <memset>
 80063ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006400 <std+0x58>)
 80063cc:	6224      	str	r4, [r4, #32]
 80063ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80063d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006404 <std+0x5c>)
 80063d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006408 <std+0x60>)
 80063d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063d8:	4b0c      	ldr	r3, [pc, #48]	@ (800640c <std+0x64>)
 80063da:	6323      	str	r3, [r4, #48]	@ 0x30
 80063dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006410 <std+0x68>)
 80063de:	429c      	cmp	r4, r3
 80063e0:	d006      	beq.n	80063f0 <std+0x48>
 80063e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063e6:	4294      	cmp	r4, r2
 80063e8:	d002      	beq.n	80063f0 <std+0x48>
 80063ea:	33d0      	adds	r3, #208	@ 0xd0
 80063ec:	429c      	cmp	r4, r3
 80063ee:	d105      	bne.n	80063fc <std+0x54>
 80063f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80063f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063f8:	f000 b9c4 	b.w	8006784 <__retarget_lock_init_recursive>
 80063fc:	bd10      	pop	{r4, pc}
 80063fe:	bf00      	nop
 8006400:	08006551 	.word	0x08006551
 8006404:	08006573 	.word	0x08006573
 8006408:	080065ab 	.word	0x080065ab
 800640c:	080065cf 	.word	0x080065cf
 8006410:	20001264 	.word	0x20001264

08006414 <stdio_exit_handler>:
 8006414:	4a02      	ldr	r2, [pc, #8]	@ (8006420 <stdio_exit_handler+0xc>)
 8006416:	4903      	ldr	r1, [pc, #12]	@ (8006424 <stdio_exit_handler+0x10>)
 8006418:	4803      	ldr	r0, [pc, #12]	@ (8006428 <stdio_exit_handler+0x14>)
 800641a:	f000 b869 	b.w	80064f0 <_fwalk_sglue>
 800641e:	bf00      	nop
 8006420:	20000010 	.word	0x20000010
 8006424:	08007019 	.word	0x08007019
 8006428:	20000020 	.word	0x20000020

0800642c <cleanup_stdio>:
 800642c:	6841      	ldr	r1, [r0, #4]
 800642e:	4b0c      	ldr	r3, [pc, #48]	@ (8006460 <cleanup_stdio+0x34>)
 8006430:	b510      	push	{r4, lr}
 8006432:	4299      	cmp	r1, r3
 8006434:	4604      	mov	r4, r0
 8006436:	d001      	beq.n	800643c <cleanup_stdio+0x10>
 8006438:	f000 fdee 	bl	8007018 <_fflush_r>
 800643c:	68a1      	ldr	r1, [r4, #8]
 800643e:	4b09      	ldr	r3, [pc, #36]	@ (8006464 <cleanup_stdio+0x38>)
 8006440:	4299      	cmp	r1, r3
 8006442:	d002      	beq.n	800644a <cleanup_stdio+0x1e>
 8006444:	4620      	mov	r0, r4
 8006446:	f000 fde7 	bl	8007018 <_fflush_r>
 800644a:	68e1      	ldr	r1, [r4, #12]
 800644c:	4b06      	ldr	r3, [pc, #24]	@ (8006468 <cleanup_stdio+0x3c>)
 800644e:	4299      	cmp	r1, r3
 8006450:	d004      	beq.n	800645c <cleanup_stdio+0x30>
 8006452:	4620      	mov	r0, r4
 8006454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006458:	f000 bdde 	b.w	8007018 <_fflush_r>
 800645c:	bd10      	pop	{r4, pc}
 800645e:	bf00      	nop
 8006460:	20001264 	.word	0x20001264
 8006464:	200012cc 	.word	0x200012cc
 8006468:	20001334 	.word	0x20001334

0800646c <global_stdio_init.part.0>:
 800646c:	b510      	push	{r4, lr}
 800646e:	4b0b      	ldr	r3, [pc, #44]	@ (800649c <global_stdio_init.part.0+0x30>)
 8006470:	4c0b      	ldr	r4, [pc, #44]	@ (80064a0 <global_stdio_init.part.0+0x34>)
 8006472:	4a0c      	ldr	r2, [pc, #48]	@ (80064a4 <global_stdio_init.part.0+0x38>)
 8006474:	4620      	mov	r0, r4
 8006476:	601a      	str	r2, [r3, #0]
 8006478:	2104      	movs	r1, #4
 800647a:	2200      	movs	r2, #0
 800647c:	f7ff ff94 	bl	80063a8 <std>
 8006480:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006484:	2201      	movs	r2, #1
 8006486:	2109      	movs	r1, #9
 8006488:	f7ff ff8e 	bl	80063a8 <std>
 800648c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006490:	2202      	movs	r2, #2
 8006492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006496:	2112      	movs	r1, #18
 8006498:	f7ff bf86 	b.w	80063a8 <std>
 800649c:	2000139c 	.word	0x2000139c
 80064a0:	20001264 	.word	0x20001264
 80064a4:	08006415 	.word	0x08006415

080064a8 <__sfp_lock_acquire>:
 80064a8:	4801      	ldr	r0, [pc, #4]	@ (80064b0 <__sfp_lock_acquire+0x8>)
 80064aa:	f000 b96c 	b.w	8006786 <__retarget_lock_acquire_recursive>
 80064ae:	bf00      	nop
 80064b0:	200013a5 	.word	0x200013a5

080064b4 <__sfp_lock_release>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__sfp_lock_release+0x8>)
 80064b6:	f000 b967 	b.w	8006788 <__retarget_lock_release_recursive>
 80064ba:	bf00      	nop
 80064bc:	200013a5 	.word	0x200013a5

080064c0 <__sinit>:
 80064c0:	b510      	push	{r4, lr}
 80064c2:	4604      	mov	r4, r0
 80064c4:	f7ff fff0 	bl	80064a8 <__sfp_lock_acquire>
 80064c8:	6a23      	ldr	r3, [r4, #32]
 80064ca:	b11b      	cbz	r3, 80064d4 <__sinit+0x14>
 80064cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064d0:	f7ff bff0 	b.w	80064b4 <__sfp_lock_release>
 80064d4:	4b04      	ldr	r3, [pc, #16]	@ (80064e8 <__sinit+0x28>)
 80064d6:	6223      	str	r3, [r4, #32]
 80064d8:	4b04      	ldr	r3, [pc, #16]	@ (80064ec <__sinit+0x2c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1f5      	bne.n	80064cc <__sinit+0xc>
 80064e0:	f7ff ffc4 	bl	800646c <global_stdio_init.part.0>
 80064e4:	e7f2      	b.n	80064cc <__sinit+0xc>
 80064e6:	bf00      	nop
 80064e8:	0800642d 	.word	0x0800642d
 80064ec:	2000139c 	.word	0x2000139c

080064f0 <_fwalk_sglue>:
 80064f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064f4:	4607      	mov	r7, r0
 80064f6:	4688      	mov	r8, r1
 80064f8:	4614      	mov	r4, r2
 80064fa:	2600      	movs	r6, #0
 80064fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006500:	f1b9 0901 	subs.w	r9, r9, #1
 8006504:	d505      	bpl.n	8006512 <_fwalk_sglue+0x22>
 8006506:	6824      	ldr	r4, [r4, #0]
 8006508:	2c00      	cmp	r4, #0
 800650a:	d1f7      	bne.n	80064fc <_fwalk_sglue+0xc>
 800650c:	4630      	mov	r0, r6
 800650e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006512:	89ab      	ldrh	r3, [r5, #12]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d907      	bls.n	8006528 <_fwalk_sglue+0x38>
 8006518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800651c:	3301      	adds	r3, #1
 800651e:	d003      	beq.n	8006528 <_fwalk_sglue+0x38>
 8006520:	4629      	mov	r1, r5
 8006522:	4638      	mov	r0, r7
 8006524:	47c0      	blx	r8
 8006526:	4306      	orrs	r6, r0
 8006528:	3568      	adds	r5, #104	@ 0x68
 800652a:	e7e9      	b.n	8006500 <_fwalk_sglue+0x10>

0800652c <iprintf>:
 800652c:	b40f      	push	{r0, r1, r2, r3}
 800652e:	b507      	push	{r0, r1, r2, lr}
 8006530:	4906      	ldr	r1, [pc, #24]	@ (800654c <iprintf+0x20>)
 8006532:	ab04      	add	r3, sp, #16
 8006534:	6808      	ldr	r0, [r1, #0]
 8006536:	f853 2b04 	ldr.w	r2, [r3], #4
 800653a:	6881      	ldr	r1, [r0, #8]
 800653c:	9301      	str	r3, [sp, #4]
 800653e:	f000 fa43 	bl	80069c8 <_vfiprintf_r>
 8006542:	b003      	add	sp, #12
 8006544:	f85d eb04 	ldr.w	lr, [sp], #4
 8006548:	b004      	add	sp, #16
 800654a:	4770      	bx	lr
 800654c:	2000001c 	.word	0x2000001c

08006550 <__sread>:
 8006550:	b510      	push	{r4, lr}
 8006552:	460c      	mov	r4, r1
 8006554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006558:	f000 f8c6 	bl	80066e8 <_read_r>
 800655c:	2800      	cmp	r0, #0
 800655e:	bfab      	itete	ge
 8006560:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006562:	89a3      	ldrhlt	r3, [r4, #12]
 8006564:	181b      	addge	r3, r3, r0
 8006566:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800656a:	bfac      	ite	ge
 800656c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800656e:	81a3      	strhlt	r3, [r4, #12]
 8006570:	bd10      	pop	{r4, pc}

08006572 <__swrite>:
 8006572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006576:	461f      	mov	r7, r3
 8006578:	898b      	ldrh	r3, [r1, #12]
 800657a:	4605      	mov	r5, r0
 800657c:	05db      	lsls	r3, r3, #23
 800657e:	460c      	mov	r4, r1
 8006580:	4616      	mov	r6, r2
 8006582:	d505      	bpl.n	8006590 <__swrite+0x1e>
 8006584:	2302      	movs	r3, #2
 8006586:	2200      	movs	r2, #0
 8006588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800658c:	f000 f89a 	bl	80066c4 <_lseek_r>
 8006590:	89a3      	ldrh	r3, [r4, #12]
 8006592:	4632      	mov	r2, r6
 8006594:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006598:	81a3      	strh	r3, [r4, #12]
 800659a:	4628      	mov	r0, r5
 800659c:	463b      	mov	r3, r7
 800659e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065a6:	f000 b8b1 	b.w	800670c <_write_r>

080065aa <__sseek>:
 80065aa:	b510      	push	{r4, lr}
 80065ac:	460c      	mov	r4, r1
 80065ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b2:	f000 f887 	bl	80066c4 <_lseek_r>
 80065b6:	1c43      	adds	r3, r0, #1
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	bf15      	itete	ne
 80065bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065c6:	81a3      	strheq	r3, [r4, #12]
 80065c8:	bf18      	it	ne
 80065ca:	81a3      	strhne	r3, [r4, #12]
 80065cc:	bd10      	pop	{r4, pc}

080065ce <__sclose>:
 80065ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d2:	f000 b809 	b.w	80065e8 <_close_r>

080065d6 <memset>:
 80065d6:	4603      	mov	r3, r0
 80065d8:	4402      	add	r2, r0
 80065da:	4293      	cmp	r3, r2
 80065dc:	d100      	bne.n	80065e0 <memset+0xa>
 80065de:	4770      	bx	lr
 80065e0:	f803 1b01 	strb.w	r1, [r3], #1
 80065e4:	e7f9      	b.n	80065da <memset+0x4>
	...

080065e8 <_close_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	2300      	movs	r3, #0
 80065ec:	4d05      	ldr	r5, [pc, #20]	@ (8006604 <_close_r+0x1c>)
 80065ee:	4604      	mov	r4, r0
 80065f0:	4608      	mov	r0, r1
 80065f2:	602b      	str	r3, [r5, #0]
 80065f4:	f7fa fadb 	bl	8000bae <_close>
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d102      	bne.n	8006602 <_close_r+0x1a>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	b103      	cbz	r3, 8006602 <_close_r+0x1a>
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	200013a0 	.word	0x200013a0

08006608 <_reclaim_reent>:
 8006608:	4b2d      	ldr	r3, [pc, #180]	@ (80066c0 <_reclaim_reent+0xb8>)
 800660a:	b570      	push	{r4, r5, r6, lr}
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4604      	mov	r4, r0
 8006610:	4283      	cmp	r3, r0
 8006612:	d053      	beq.n	80066bc <_reclaim_reent+0xb4>
 8006614:	69c3      	ldr	r3, [r0, #28]
 8006616:	b31b      	cbz	r3, 8006660 <_reclaim_reent+0x58>
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	b163      	cbz	r3, 8006636 <_reclaim_reent+0x2e>
 800661c:	2500      	movs	r5, #0
 800661e:	69e3      	ldr	r3, [r4, #28]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	5959      	ldr	r1, [r3, r5]
 8006624:	b9b1      	cbnz	r1, 8006654 <_reclaim_reent+0x4c>
 8006626:	3504      	adds	r5, #4
 8006628:	2d80      	cmp	r5, #128	@ 0x80
 800662a:	d1f8      	bne.n	800661e <_reclaim_reent+0x16>
 800662c:	69e3      	ldr	r3, [r4, #28]
 800662e:	4620      	mov	r0, r4
 8006630:	68d9      	ldr	r1, [r3, #12]
 8006632:	f000 f8ab 	bl	800678c <_free_r>
 8006636:	69e3      	ldr	r3, [r4, #28]
 8006638:	6819      	ldr	r1, [r3, #0]
 800663a:	b111      	cbz	r1, 8006642 <_reclaim_reent+0x3a>
 800663c:	4620      	mov	r0, r4
 800663e:	f000 f8a5 	bl	800678c <_free_r>
 8006642:	69e3      	ldr	r3, [r4, #28]
 8006644:	689d      	ldr	r5, [r3, #8]
 8006646:	b15d      	cbz	r5, 8006660 <_reclaim_reent+0x58>
 8006648:	4629      	mov	r1, r5
 800664a:	4620      	mov	r0, r4
 800664c:	682d      	ldr	r5, [r5, #0]
 800664e:	f000 f89d 	bl	800678c <_free_r>
 8006652:	e7f8      	b.n	8006646 <_reclaim_reent+0x3e>
 8006654:	680e      	ldr	r6, [r1, #0]
 8006656:	4620      	mov	r0, r4
 8006658:	f000 f898 	bl	800678c <_free_r>
 800665c:	4631      	mov	r1, r6
 800665e:	e7e1      	b.n	8006624 <_reclaim_reent+0x1c>
 8006660:	6961      	ldr	r1, [r4, #20]
 8006662:	b111      	cbz	r1, 800666a <_reclaim_reent+0x62>
 8006664:	4620      	mov	r0, r4
 8006666:	f000 f891 	bl	800678c <_free_r>
 800666a:	69e1      	ldr	r1, [r4, #28]
 800666c:	b111      	cbz	r1, 8006674 <_reclaim_reent+0x6c>
 800666e:	4620      	mov	r0, r4
 8006670:	f000 f88c 	bl	800678c <_free_r>
 8006674:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006676:	b111      	cbz	r1, 800667e <_reclaim_reent+0x76>
 8006678:	4620      	mov	r0, r4
 800667a:	f000 f887 	bl	800678c <_free_r>
 800667e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006680:	b111      	cbz	r1, 8006688 <_reclaim_reent+0x80>
 8006682:	4620      	mov	r0, r4
 8006684:	f000 f882 	bl	800678c <_free_r>
 8006688:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800668a:	b111      	cbz	r1, 8006692 <_reclaim_reent+0x8a>
 800668c:	4620      	mov	r0, r4
 800668e:	f000 f87d 	bl	800678c <_free_r>
 8006692:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006694:	b111      	cbz	r1, 800669c <_reclaim_reent+0x94>
 8006696:	4620      	mov	r0, r4
 8006698:	f000 f878 	bl	800678c <_free_r>
 800669c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800669e:	b111      	cbz	r1, 80066a6 <_reclaim_reent+0x9e>
 80066a0:	4620      	mov	r0, r4
 80066a2:	f000 f873 	bl	800678c <_free_r>
 80066a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80066a8:	b111      	cbz	r1, 80066b0 <_reclaim_reent+0xa8>
 80066aa:	4620      	mov	r0, r4
 80066ac:	f000 f86e 	bl	800678c <_free_r>
 80066b0:	6a23      	ldr	r3, [r4, #32]
 80066b2:	b11b      	cbz	r3, 80066bc <_reclaim_reent+0xb4>
 80066b4:	4620      	mov	r0, r4
 80066b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80066ba:	4718      	bx	r3
 80066bc:	bd70      	pop	{r4, r5, r6, pc}
 80066be:	bf00      	nop
 80066c0:	2000001c 	.word	0x2000001c

080066c4 <_lseek_r>:
 80066c4:	b538      	push	{r3, r4, r5, lr}
 80066c6:	4604      	mov	r4, r0
 80066c8:	4608      	mov	r0, r1
 80066ca:	4611      	mov	r1, r2
 80066cc:	2200      	movs	r2, #0
 80066ce:	4d05      	ldr	r5, [pc, #20]	@ (80066e4 <_lseek_r+0x20>)
 80066d0:	602a      	str	r2, [r5, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	f7fa fa8f 	bl	8000bf6 <_lseek>
 80066d8:	1c43      	adds	r3, r0, #1
 80066da:	d102      	bne.n	80066e2 <_lseek_r+0x1e>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	b103      	cbz	r3, 80066e2 <_lseek_r+0x1e>
 80066e0:	6023      	str	r3, [r4, #0]
 80066e2:	bd38      	pop	{r3, r4, r5, pc}
 80066e4:	200013a0 	.word	0x200013a0

080066e8 <_read_r>:
 80066e8:	b538      	push	{r3, r4, r5, lr}
 80066ea:	4604      	mov	r4, r0
 80066ec:	4608      	mov	r0, r1
 80066ee:	4611      	mov	r1, r2
 80066f0:	2200      	movs	r2, #0
 80066f2:	4d05      	ldr	r5, [pc, #20]	@ (8006708 <_read_r+0x20>)
 80066f4:	602a      	str	r2, [r5, #0]
 80066f6:	461a      	mov	r2, r3
 80066f8:	f7fa fa20 	bl	8000b3c <_read>
 80066fc:	1c43      	adds	r3, r0, #1
 80066fe:	d102      	bne.n	8006706 <_read_r+0x1e>
 8006700:	682b      	ldr	r3, [r5, #0]
 8006702:	b103      	cbz	r3, 8006706 <_read_r+0x1e>
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	bd38      	pop	{r3, r4, r5, pc}
 8006708:	200013a0 	.word	0x200013a0

0800670c <_write_r>:
 800670c:	b538      	push	{r3, r4, r5, lr}
 800670e:	4604      	mov	r4, r0
 8006710:	4608      	mov	r0, r1
 8006712:	4611      	mov	r1, r2
 8006714:	2200      	movs	r2, #0
 8006716:	4d05      	ldr	r5, [pc, #20]	@ (800672c <_write_r+0x20>)
 8006718:	602a      	str	r2, [r5, #0]
 800671a:	461a      	mov	r2, r3
 800671c:	f7fa fa2b 	bl	8000b76 <_write>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d102      	bne.n	800672a <_write_r+0x1e>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	b103      	cbz	r3, 800672a <_write_r+0x1e>
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	bd38      	pop	{r3, r4, r5, pc}
 800672c:	200013a0 	.word	0x200013a0

08006730 <__errno>:
 8006730:	4b01      	ldr	r3, [pc, #4]	@ (8006738 <__errno+0x8>)
 8006732:	6818      	ldr	r0, [r3, #0]
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	2000001c 	.word	0x2000001c

0800673c <__libc_init_array>:
 800673c:	b570      	push	{r4, r5, r6, lr}
 800673e:	2600      	movs	r6, #0
 8006740:	4d0c      	ldr	r5, [pc, #48]	@ (8006774 <__libc_init_array+0x38>)
 8006742:	4c0d      	ldr	r4, [pc, #52]	@ (8006778 <__libc_init_array+0x3c>)
 8006744:	1b64      	subs	r4, r4, r5
 8006746:	10a4      	asrs	r4, r4, #2
 8006748:	42a6      	cmp	r6, r4
 800674a:	d109      	bne.n	8006760 <__libc_init_array+0x24>
 800674c:	f000 fdc2 	bl	80072d4 <_init>
 8006750:	2600      	movs	r6, #0
 8006752:	4d0a      	ldr	r5, [pc, #40]	@ (800677c <__libc_init_array+0x40>)
 8006754:	4c0a      	ldr	r4, [pc, #40]	@ (8006780 <__libc_init_array+0x44>)
 8006756:	1b64      	subs	r4, r4, r5
 8006758:	10a4      	asrs	r4, r4, #2
 800675a:	42a6      	cmp	r6, r4
 800675c:	d105      	bne.n	800676a <__libc_init_array+0x2e>
 800675e:	bd70      	pop	{r4, r5, r6, pc}
 8006760:	f855 3b04 	ldr.w	r3, [r5], #4
 8006764:	4798      	blx	r3
 8006766:	3601      	adds	r6, #1
 8006768:	e7ee      	b.n	8006748 <__libc_init_array+0xc>
 800676a:	f855 3b04 	ldr.w	r3, [r5], #4
 800676e:	4798      	blx	r3
 8006770:	3601      	adds	r6, #1
 8006772:	e7f2      	b.n	800675a <__libc_init_array+0x1e>
 8006774:	080073c8 	.word	0x080073c8
 8006778:	080073c8 	.word	0x080073c8
 800677c:	080073c8 	.word	0x080073c8
 8006780:	080073cc 	.word	0x080073cc

08006784 <__retarget_lock_init_recursive>:
 8006784:	4770      	bx	lr

08006786 <__retarget_lock_acquire_recursive>:
 8006786:	4770      	bx	lr

08006788 <__retarget_lock_release_recursive>:
 8006788:	4770      	bx	lr
	...

0800678c <_free_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	4605      	mov	r5, r0
 8006790:	2900      	cmp	r1, #0
 8006792:	d040      	beq.n	8006816 <_free_r+0x8a>
 8006794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006798:	1f0c      	subs	r4, r1, #4
 800679a:	2b00      	cmp	r3, #0
 800679c:	bfb8      	it	lt
 800679e:	18e4      	addlt	r4, r4, r3
 80067a0:	f000 f8de 	bl	8006960 <__malloc_lock>
 80067a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006818 <_free_r+0x8c>)
 80067a6:	6813      	ldr	r3, [r2, #0]
 80067a8:	b933      	cbnz	r3, 80067b8 <_free_r+0x2c>
 80067aa:	6063      	str	r3, [r4, #4]
 80067ac:	6014      	str	r4, [r2, #0]
 80067ae:	4628      	mov	r0, r5
 80067b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067b4:	f000 b8da 	b.w	800696c <__malloc_unlock>
 80067b8:	42a3      	cmp	r3, r4
 80067ba:	d908      	bls.n	80067ce <_free_r+0x42>
 80067bc:	6820      	ldr	r0, [r4, #0]
 80067be:	1821      	adds	r1, r4, r0
 80067c0:	428b      	cmp	r3, r1
 80067c2:	bf01      	itttt	eq
 80067c4:	6819      	ldreq	r1, [r3, #0]
 80067c6:	685b      	ldreq	r3, [r3, #4]
 80067c8:	1809      	addeq	r1, r1, r0
 80067ca:	6021      	streq	r1, [r4, #0]
 80067cc:	e7ed      	b.n	80067aa <_free_r+0x1e>
 80067ce:	461a      	mov	r2, r3
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	b10b      	cbz	r3, 80067d8 <_free_r+0x4c>
 80067d4:	42a3      	cmp	r3, r4
 80067d6:	d9fa      	bls.n	80067ce <_free_r+0x42>
 80067d8:	6811      	ldr	r1, [r2, #0]
 80067da:	1850      	adds	r0, r2, r1
 80067dc:	42a0      	cmp	r0, r4
 80067de:	d10b      	bne.n	80067f8 <_free_r+0x6c>
 80067e0:	6820      	ldr	r0, [r4, #0]
 80067e2:	4401      	add	r1, r0
 80067e4:	1850      	adds	r0, r2, r1
 80067e6:	4283      	cmp	r3, r0
 80067e8:	6011      	str	r1, [r2, #0]
 80067ea:	d1e0      	bne.n	80067ae <_free_r+0x22>
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	4408      	add	r0, r1
 80067f2:	6010      	str	r0, [r2, #0]
 80067f4:	6053      	str	r3, [r2, #4]
 80067f6:	e7da      	b.n	80067ae <_free_r+0x22>
 80067f8:	d902      	bls.n	8006800 <_free_r+0x74>
 80067fa:	230c      	movs	r3, #12
 80067fc:	602b      	str	r3, [r5, #0]
 80067fe:	e7d6      	b.n	80067ae <_free_r+0x22>
 8006800:	6820      	ldr	r0, [r4, #0]
 8006802:	1821      	adds	r1, r4, r0
 8006804:	428b      	cmp	r3, r1
 8006806:	bf01      	itttt	eq
 8006808:	6819      	ldreq	r1, [r3, #0]
 800680a:	685b      	ldreq	r3, [r3, #4]
 800680c:	1809      	addeq	r1, r1, r0
 800680e:	6021      	streq	r1, [r4, #0]
 8006810:	6063      	str	r3, [r4, #4]
 8006812:	6054      	str	r4, [r2, #4]
 8006814:	e7cb      	b.n	80067ae <_free_r+0x22>
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	200013ac 	.word	0x200013ac

0800681c <sbrk_aligned>:
 800681c:	b570      	push	{r4, r5, r6, lr}
 800681e:	4e0f      	ldr	r6, [pc, #60]	@ (800685c <sbrk_aligned+0x40>)
 8006820:	460c      	mov	r4, r1
 8006822:	6831      	ldr	r1, [r6, #0]
 8006824:	4605      	mov	r5, r0
 8006826:	b911      	cbnz	r1, 800682e <sbrk_aligned+0x12>
 8006828:	f000 fcb2 	bl	8007190 <_sbrk_r>
 800682c:	6030      	str	r0, [r6, #0]
 800682e:	4621      	mov	r1, r4
 8006830:	4628      	mov	r0, r5
 8006832:	f000 fcad 	bl	8007190 <_sbrk_r>
 8006836:	1c43      	adds	r3, r0, #1
 8006838:	d103      	bne.n	8006842 <sbrk_aligned+0x26>
 800683a:	f04f 34ff 	mov.w	r4, #4294967295
 800683e:	4620      	mov	r0, r4
 8006840:	bd70      	pop	{r4, r5, r6, pc}
 8006842:	1cc4      	adds	r4, r0, #3
 8006844:	f024 0403 	bic.w	r4, r4, #3
 8006848:	42a0      	cmp	r0, r4
 800684a:	d0f8      	beq.n	800683e <sbrk_aligned+0x22>
 800684c:	1a21      	subs	r1, r4, r0
 800684e:	4628      	mov	r0, r5
 8006850:	f000 fc9e 	bl	8007190 <_sbrk_r>
 8006854:	3001      	adds	r0, #1
 8006856:	d1f2      	bne.n	800683e <sbrk_aligned+0x22>
 8006858:	e7ef      	b.n	800683a <sbrk_aligned+0x1e>
 800685a:	bf00      	nop
 800685c:	200013a8 	.word	0x200013a8

08006860 <_malloc_r>:
 8006860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006864:	1ccd      	adds	r5, r1, #3
 8006866:	f025 0503 	bic.w	r5, r5, #3
 800686a:	3508      	adds	r5, #8
 800686c:	2d0c      	cmp	r5, #12
 800686e:	bf38      	it	cc
 8006870:	250c      	movcc	r5, #12
 8006872:	2d00      	cmp	r5, #0
 8006874:	4606      	mov	r6, r0
 8006876:	db01      	blt.n	800687c <_malloc_r+0x1c>
 8006878:	42a9      	cmp	r1, r5
 800687a:	d904      	bls.n	8006886 <_malloc_r+0x26>
 800687c:	230c      	movs	r3, #12
 800687e:	6033      	str	r3, [r6, #0]
 8006880:	2000      	movs	r0, #0
 8006882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006886:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800695c <_malloc_r+0xfc>
 800688a:	f000 f869 	bl	8006960 <__malloc_lock>
 800688e:	f8d8 3000 	ldr.w	r3, [r8]
 8006892:	461c      	mov	r4, r3
 8006894:	bb44      	cbnz	r4, 80068e8 <_malloc_r+0x88>
 8006896:	4629      	mov	r1, r5
 8006898:	4630      	mov	r0, r6
 800689a:	f7ff ffbf 	bl	800681c <sbrk_aligned>
 800689e:	1c43      	adds	r3, r0, #1
 80068a0:	4604      	mov	r4, r0
 80068a2:	d158      	bne.n	8006956 <_malloc_r+0xf6>
 80068a4:	f8d8 4000 	ldr.w	r4, [r8]
 80068a8:	4627      	mov	r7, r4
 80068aa:	2f00      	cmp	r7, #0
 80068ac:	d143      	bne.n	8006936 <_malloc_r+0xd6>
 80068ae:	2c00      	cmp	r4, #0
 80068b0:	d04b      	beq.n	800694a <_malloc_r+0xea>
 80068b2:	6823      	ldr	r3, [r4, #0]
 80068b4:	4639      	mov	r1, r7
 80068b6:	4630      	mov	r0, r6
 80068b8:	eb04 0903 	add.w	r9, r4, r3
 80068bc:	f000 fc68 	bl	8007190 <_sbrk_r>
 80068c0:	4581      	cmp	r9, r0
 80068c2:	d142      	bne.n	800694a <_malloc_r+0xea>
 80068c4:	6821      	ldr	r1, [r4, #0]
 80068c6:	4630      	mov	r0, r6
 80068c8:	1a6d      	subs	r5, r5, r1
 80068ca:	4629      	mov	r1, r5
 80068cc:	f7ff ffa6 	bl	800681c <sbrk_aligned>
 80068d0:	3001      	adds	r0, #1
 80068d2:	d03a      	beq.n	800694a <_malloc_r+0xea>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	442b      	add	r3, r5
 80068d8:	6023      	str	r3, [r4, #0]
 80068da:	f8d8 3000 	ldr.w	r3, [r8]
 80068de:	685a      	ldr	r2, [r3, #4]
 80068e0:	bb62      	cbnz	r2, 800693c <_malloc_r+0xdc>
 80068e2:	f8c8 7000 	str.w	r7, [r8]
 80068e6:	e00f      	b.n	8006908 <_malloc_r+0xa8>
 80068e8:	6822      	ldr	r2, [r4, #0]
 80068ea:	1b52      	subs	r2, r2, r5
 80068ec:	d420      	bmi.n	8006930 <_malloc_r+0xd0>
 80068ee:	2a0b      	cmp	r2, #11
 80068f0:	d917      	bls.n	8006922 <_malloc_r+0xc2>
 80068f2:	1961      	adds	r1, r4, r5
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	6025      	str	r5, [r4, #0]
 80068f8:	bf18      	it	ne
 80068fa:	6059      	strne	r1, [r3, #4]
 80068fc:	6863      	ldr	r3, [r4, #4]
 80068fe:	bf08      	it	eq
 8006900:	f8c8 1000 	streq.w	r1, [r8]
 8006904:	5162      	str	r2, [r4, r5]
 8006906:	604b      	str	r3, [r1, #4]
 8006908:	4630      	mov	r0, r6
 800690a:	f000 f82f 	bl	800696c <__malloc_unlock>
 800690e:	f104 000b 	add.w	r0, r4, #11
 8006912:	1d23      	adds	r3, r4, #4
 8006914:	f020 0007 	bic.w	r0, r0, #7
 8006918:	1ac2      	subs	r2, r0, r3
 800691a:	bf1c      	itt	ne
 800691c:	1a1b      	subne	r3, r3, r0
 800691e:	50a3      	strne	r3, [r4, r2]
 8006920:	e7af      	b.n	8006882 <_malloc_r+0x22>
 8006922:	6862      	ldr	r2, [r4, #4]
 8006924:	42a3      	cmp	r3, r4
 8006926:	bf0c      	ite	eq
 8006928:	f8c8 2000 	streq.w	r2, [r8]
 800692c:	605a      	strne	r2, [r3, #4]
 800692e:	e7eb      	b.n	8006908 <_malloc_r+0xa8>
 8006930:	4623      	mov	r3, r4
 8006932:	6864      	ldr	r4, [r4, #4]
 8006934:	e7ae      	b.n	8006894 <_malloc_r+0x34>
 8006936:	463c      	mov	r4, r7
 8006938:	687f      	ldr	r7, [r7, #4]
 800693a:	e7b6      	b.n	80068aa <_malloc_r+0x4a>
 800693c:	461a      	mov	r2, r3
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	42a3      	cmp	r3, r4
 8006942:	d1fb      	bne.n	800693c <_malloc_r+0xdc>
 8006944:	2300      	movs	r3, #0
 8006946:	6053      	str	r3, [r2, #4]
 8006948:	e7de      	b.n	8006908 <_malloc_r+0xa8>
 800694a:	230c      	movs	r3, #12
 800694c:	4630      	mov	r0, r6
 800694e:	6033      	str	r3, [r6, #0]
 8006950:	f000 f80c 	bl	800696c <__malloc_unlock>
 8006954:	e794      	b.n	8006880 <_malloc_r+0x20>
 8006956:	6005      	str	r5, [r0, #0]
 8006958:	e7d6      	b.n	8006908 <_malloc_r+0xa8>
 800695a:	bf00      	nop
 800695c:	200013ac 	.word	0x200013ac

08006960 <__malloc_lock>:
 8006960:	4801      	ldr	r0, [pc, #4]	@ (8006968 <__malloc_lock+0x8>)
 8006962:	f7ff bf10 	b.w	8006786 <__retarget_lock_acquire_recursive>
 8006966:	bf00      	nop
 8006968:	200013a4 	.word	0x200013a4

0800696c <__malloc_unlock>:
 800696c:	4801      	ldr	r0, [pc, #4]	@ (8006974 <__malloc_unlock+0x8>)
 800696e:	f7ff bf0b 	b.w	8006788 <__retarget_lock_release_recursive>
 8006972:	bf00      	nop
 8006974:	200013a4 	.word	0x200013a4

08006978 <__sfputc_r>:
 8006978:	6893      	ldr	r3, [r2, #8]
 800697a:	b410      	push	{r4}
 800697c:	3b01      	subs	r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	6093      	str	r3, [r2, #8]
 8006982:	da07      	bge.n	8006994 <__sfputc_r+0x1c>
 8006984:	6994      	ldr	r4, [r2, #24]
 8006986:	42a3      	cmp	r3, r4
 8006988:	db01      	blt.n	800698e <__sfputc_r+0x16>
 800698a:	290a      	cmp	r1, #10
 800698c:	d102      	bne.n	8006994 <__sfputc_r+0x1c>
 800698e:	bc10      	pop	{r4}
 8006990:	f000 bb6a 	b.w	8007068 <__swbuf_r>
 8006994:	6813      	ldr	r3, [r2, #0]
 8006996:	1c58      	adds	r0, r3, #1
 8006998:	6010      	str	r0, [r2, #0]
 800699a:	7019      	strb	r1, [r3, #0]
 800699c:	4608      	mov	r0, r1
 800699e:	bc10      	pop	{r4}
 80069a0:	4770      	bx	lr

080069a2 <__sfputs_r>:
 80069a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069a4:	4606      	mov	r6, r0
 80069a6:	460f      	mov	r7, r1
 80069a8:	4614      	mov	r4, r2
 80069aa:	18d5      	adds	r5, r2, r3
 80069ac:	42ac      	cmp	r4, r5
 80069ae:	d101      	bne.n	80069b4 <__sfputs_r+0x12>
 80069b0:	2000      	movs	r0, #0
 80069b2:	e007      	b.n	80069c4 <__sfputs_r+0x22>
 80069b4:	463a      	mov	r2, r7
 80069b6:	4630      	mov	r0, r6
 80069b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069bc:	f7ff ffdc 	bl	8006978 <__sfputc_r>
 80069c0:	1c43      	adds	r3, r0, #1
 80069c2:	d1f3      	bne.n	80069ac <__sfputs_r+0xa>
 80069c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069c8 <_vfiprintf_r>:
 80069c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069cc:	460d      	mov	r5, r1
 80069ce:	4614      	mov	r4, r2
 80069d0:	4698      	mov	r8, r3
 80069d2:	4606      	mov	r6, r0
 80069d4:	b09d      	sub	sp, #116	@ 0x74
 80069d6:	b118      	cbz	r0, 80069e0 <_vfiprintf_r+0x18>
 80069d8:	6a03      	ldr	r3, [r0, #32]
 80069da:	b90b      	cbnz	r3, 80069e0 <_vfiprintf_r+0x18>
 80069dc:	f7ff fd70 	bl	80064c0 <__sinit>
 80069e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069e2:	07d9      	lsls	r1, r3, #31
 80069e4:	d405      	bmi.n	80069f2 <_vfiprintf_r+0x2a>
 80069e6:	89ab      	ldrh	r3, [r5, #12]
 80069e8:	059a      	lsls	r2, r3, #22
 80069ea:	d402      	bmi.n	80069f2 <_vfiprintf_r+0x2a>
 80069ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069ee:	f7ff feca 	bl	8006786 <__retarget_lock_acquire_recursive>
 80069f2:	89ab      	ldrh	r3, [r5, #12]
 80069f4:	071b      	lsls	r3, r3, #28
 80069f6:	d501      	bpl.n	80069fc <_vfiprintf_r+0x34>
 80069f8:	692b      	ldr	r3, [r5, #16]
 80069fa:	b99b      	cbnz	r3, 8006a24 <_vfiprintf_r+0x5c>
 80069fc:	4629      	mov	r1, r5
 80069fe:	4630      	mov	r0, r6
 8006a00:	f000 fb70 	bl	80070e4 <__swsetup_r>
 8006a04:	b170      	cbz	r0, 8006a24 <_vfiprintf_r+0x5c>
 8006a06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a08:	07dc      	lsls	r4, r3, #31
 8006a0a:	d504      	bpl.n	8006a16 <_vfiprintf_r+0x4e>
 8006a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a10:	b01d      	add	sp, #116	@ 0x74
 8006a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a16:	89ab      	ldrh	r3, [r5, #12]
 8006a18:	0598      	lsls	r0, r3, #22
 8006a1a:	d4f7      	bmi.n	8006a0c <_vfiprintf_r+0x44>
 8006a1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a1e:	f7ff feb3 	bl	8006788 <__retarget_lock_release_recursive>
 8006a22:	e7f3      	b.n	8006a0c <_vfiprintf_r+0x44>
 8006a24:	2300      	movs	r3, #0
 8006a26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a28:	2320      	movs	r3, #32
 8006a2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a2e:	2330      	movs	r3, #48	@ 0x30
 8006a30:	f04f 0901 	mov.w	r9, #1
 8006a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a38:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006be4 <_vfiprintf_r+0x21c>
 8006a3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a40:	4623      	mov	r3, r4
 8006a42:	469a      	mov	sl, r3
 8006a44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a48:	b10a      	cbz	r2, 8006a4e <_vfiprintf_r+0x86>
 8006a4a:	2a25      	cmp	r2, #37	@ 0x25
 8006a4c:	d1f9      	bne.n	8006a42 <_vfiprintf_r+0x7a>
 8006a4e:	ebba 0b04 	subs.w	fp, sl, r4
 8006a52:	d00b      	beq.n	8006a6c <_vfiprintf_r+0xa4>
 8006a54:	465b      	mov	r3, fp
 8006a56:	4622      	mov	r2, r4
 8006a58:	4629      	mov	r1, r5
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f7ff ffa1 	bl	80069a2 <__sfputs_r>
 8006a60:	3001      	adds	r0, #1
 8006a62:	f000 80a7 	beq.w	8006bb4 <_vfiprintf_r+0x1ec>
 8006a66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a68:	445a      	add	r2, fp
 8006a6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 809f 	beq.w	8006bb4 <_vfiprintf_r+0x1ec>
 8006a76:	2300      	movs	r3, #0
 8006a78:	f04f 32ff 	mov.w	r2, #4294967295
 8006a7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a80:	f10a 0a01 	add.w	sl, sl, #1
 8006a84:	9304      	str	r3, [sp, #16]
 8006a86:	9307      	str	r3, [sp, #28]
 8006a88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a8e:	4654      	mov	r4, sl
 8006a90:	2205      	movs	r2, #5
 8006a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a96:	4853      	ldr	r0, [pc, #332]	@ (8006be4 <_vfiprintf_r+0x21c>)
 8006a98:	f000 fb8a 	bl	80071b0 <memchr>
 8006a9c:	9a04      	ldr	r2, [sp, #16]
 8006a9e:	b9d8      	cbnz	r0, 8006ad8 <_vfiprintf_r+0x110>
 8006aa0:	06d1      	lsls	r1, r2, #27
 8006aa2:	bf44      	itt	mi
 8006aa4:	2320      	movmi	r3, #32
 8006aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aaa:	0713      	lsls	r3, r2, #28
 8006aac:	bf44      	itt	mi
 8006aae:	232b      	movmi	r3, #43	@ 0x2b
 8006ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ab8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006aba:	d015      	beq.n	8006ae8 <_vfiprintf_r+0x120>
 8006abc:	4654      	mov	r4, sl
 8006abe:	2000      	movs	r0, #0
 8006ac0:	f04f 0c0a 	mov.w	ip, #10
 8006ac4:	9a07      	ldr	r2, [sp, #28]
 8006ac6:	4621      	mov	r1, r4
 8006ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006acc:	3b30      	subs	r3, #48	@ 0x30
 8006ace:	2b09      	cmp	r3, #9
 8006ad0:	d94b      	bls.n	8006b6a <_vfiprintf_r+0x1a2>
 8006ad2:	b1b0      	cbz	r0, 8006b02 <_vfiprintf_r+0x13a>
 8006ad4:	9207      	str	r2, [sp, #28]
 8006ad6:	e014      	b.n	8006b02 <_vfiprintf_r+0x13a>
 8006ad8:	eba0 0308 	sub.w	r3, r0, r8
 8006adc:	fa09 f303 	lsl.w	r3, r9, r3
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	46a2      	mov	sl, r4
 8006ae4:	9304      	str	r3, [sp, #16]
 8006ae6:	e7d2      	b.n	8006a8e <_vfiprintf_r+0xc6>
 8006ae8:	9b03      	ldr	r3, [sp, #12]
 8006aea:	1d19      	adds	r1, r3, #4
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	9103      	str	r1, [sp, #12]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	bfbb      	ittet	lt
 8006af4:	425b      	neglt	r3, r3
 8006af6:	f042 0202 	orrlt.w	r2, r2, #2
 8006afa:	9307      	strge	r3, [sp, #28]
 8006afc:	9307      	strlt	r3, [sp, #28]
 8006afe:	bfb8      	it	lt
 8006b00:	9204      	strlt	r2, [sp, #16]
 8006b02:	7823      	ldrb	r3, [r4, #0]
 8006b04:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b06:	d10a      	bne.n	8006b1e <_vfiprintf_r+0x156>
 8006b08:	7863      	ldrb	r3, [r4, #1]
 8006b0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b0c:	d132      	bne.n	8006b74 <_vfiprintf_r+0x1ac>
 8006b0e:	9b03      	ldr	r3, [sp, #12]
 8006b10:	3402      	adds	r4, #2
 8006b12:	1d1a      	adds	r2, r3, #4
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	9203      	str	r2, [sp, #12]
 8006b18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b1c:	9305      	str	r3, [sp, #20]
 8006b1e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006be8 <_vfiprintf_r+0x220>
 8006b22:	2203      	movs	r2, #3
 8006b24:	4650      	mov	r0, sl
 8006b26:	7821      	ldrb	r1, [r4, #0]
 8006b28:	f000 fb42 	bl	80071b0 <memchr>
 8006b2c:	b138      	cbz	r0, 8006b3e <_vfiprintf_r+0x176>
 8006b2e:	2240      	movs	r2, #64	@ 0x40
 8006b30:	9b04      	ldr	r3, [sp, #16]
 8006b32:	eba0 000a 	sub.w	r0, r0, sl
 8006b36:	4082      	lsls	r2, r0
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	3401      	adds	r4, #1
 8006b3c:	9304      	str	r3, [sp, #16]
 8006b3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b42:	2206      	movs	r2, #6
 8006b44:	4829      	ldr	r0, [pc, #164]	@ (8006bec <_vfiprintf_r+0x224>)
 8006b46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b4a:	f000 fb31 	bl	80071b0 <memchr>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d03f      	beq.n	8006bd2 <_vfiprintf_r+0x20a>
 8006b52:	4b27      	ldr	r3, [pc, #156]	@ (8006bf0 <_vfiprintf_r+0x228>)
 8006b54:	bb1b      	cbnz	r3, 8006b9e <_vfiprintf_r+0x1d6>
 8006b56:	9b03      	ldr	r3, [sp, #12]
 8006b58:	3307      	adds	r3, #7
 8006b5a:	f023 0307 	bic.w	r3, r3, #7
 8006b5e:	3308      	adds	r3, #8
 8006b60:	9303      	str	r3, [sp, #12]
 8006b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b64:	443b      	add	r3, r7
 8006b66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b68:	e76a      	b.n	8006a40 <_vfiprintf_r+0x78>
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	2001      	movs	r0, #1
 8006b6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b72:	e7a8      	b.n	8006ac6 <_vfiprintf_r+0xfe>
 8006b74:	2300      	movs	r3, #0
 8006b76:	f04f 0c0a 	mov.w	ip, #10
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	3401      	adds	r4, #1
 8006b7e:	9305      	str	r3, [sp, #20]
 8006b80:	4620      	mov	r0, r4
 8006b82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b86:	3a30      	subs	r2, #48	@ 0x30
 8006b88:	2a09      	cmp	r2, #9
 8006b8a:	d903      	bls.n	8006b94 <_vfiprintf_r+0x1cc>
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d0c6      	beq.n	8006b1e <_vfiprintf_r+0x156>
 8006b90:	9105      	str	r1, [sp, #20]
 8006b92:	e7c4      	b.n	8006b1e <_vfiprintf_r+0x156>
 8006b94:	4604      	mov	r4, r0
 8006b96:	2301      	movs	r3, #1
 8006b98:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b9c:	e7f0      	b.n	8006b80 <_vfiprintf_r+0x1b8>
 8006b9e:	ab03      	add	r3, sp, #12
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	462a      	mov	r2, r5
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	4b13      	ldr	r3, [pc, #76]	@ (8006bf4 <_vfiprintf_r+0x22c>)
 8006ba8:	a904      	add	r1, sp, #16
 8006baa:	f3af 8000 	nop.w
 8006bae:	4607      	mov	r7, r0
 8006bb0:	1c78      	adds	r0, r7, #1
 8006bb2:	d1d6      	bne.n	8006b62 <_vfiprintf_r+0x19a>
 8006bb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bb6:	07d9      	lsls	r1, r3, #31
 8006bb8:	d405      	bmi.n	8006bc6 <_vfiprintf_r+0x1fe>
 8006bba:	89ab      	ldrh	r3, [r5, #12]
 8006bbc:	059a      	lsls	r2, r3, #22
 8006bbe:	d402      	bmi.n	8006bc6 <_vfiprintf_r+0x1fe>
 8006bc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bc2:	f7ff fde1 	bl	8006788 <__retarget_lock_release_recursive>
 8006bc6:	89ab      	ldrh	r3, [r5, #12]
 8006bc8:	065b      	lsls	r3, r3, #25
 8006bca:	f53f af1f 	bmi.w	8006a0c <_vfiprintf_r+0x44>
 8006bce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bd0:	e71e      	b.n	8006a10 <_vfiprintf_r+0x48>
 8006bd2:	ab03      	add	r3, sp, #12
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	462a      	mov	r2, r5
 8006bd8:	4630      	mov	r0, r6
 8006bda:	4b06      	ldr	r3, [pc, #24]	@ (8006bf4 <_vfiprintf_r+0x22c>)
 8006bdc:	a904      	add	r1, sp, #16
 8006bde:	f000 f87d 	bl	8006cdc <_printf_i>
 8006be2:	e7e4      	b.n	8006bae <_vfiprintf_r+0x1e6>
 8006be4:	08007392 	.word	0x08007392
 8006be8:	08007398 	.word	0x08007398
 8006bec:	0800739c 	.word	0x0800739c
 8006bf0:	00000000 	.word	0x00000000
 8006bf4:	080069a3 	.word	0x080069a3

08006bf8 <_printf_common>:
 8006bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	4616      	mov	r6, r2
 8006bfe:	4698      	mov	r8, r3
 8006c00:	688a      	ldr	r2, [r1, #8]
 8006c02:	690b      	ldr	r3, [r1, #16]
 8006c04:	4607      	mov	r7, r0
 8006c06:	4293      	cmp	r3, r2
 8006c08:	bfb8      	it	lt
 8006c0a:	4613      	movlt	r3, r2
 8006c0c:	6033      	str	r3, [r6, #0]
 8006c0e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c12:	460c      	mov	r4, r1
 8006c14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c18:	b10a      	cbz	r2, 8006c1e <_printf_common+0x26>
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	6033      	str	r3, [r6, #0]
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	0699      	lsls	r1, r3, #26
 8006c22:	bf42      	ittt	mi
 8006c24:	6833      	ldrmi	r3, [r6, #0]
 8006c26:	3302      	addmi	r3, #2
 8006c28:	6033      	strmi	r3, [r6, #0]
 8006c2a:	6825      	ldr	r5, [r4, #0]
 8006c2c:	f015 0506 	ands.w	r5, r5, #6
 8006c30:	d106      	bne.n	8006c40 <_printf_common+0x48>
 8006c32:	f104 0a19 	add.w	sl, r4, #25
 8006c36:	68e3      	ldr	r3, [r4, #12]
 8006c38:	6832      	ldr	r2, [r6, #0]
 8006c3a:	1a9b      	subs	r3, r3, r2
 8006c3c:	42ab      	cmp	r3, r5
 8006c3e:	dc2b      	bgt.n	8006c98 <_printf_common+0xa0>
 8006c40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c44:	6822      	ldr	r2, [r4, #0]
 8006c46:	3b00      	subs	r3, #0
 8006c48:	bf18      	it	ne
 8006c4a:	2301      	movne	r3, #1
 8006c4c:	0692      	lsls	r2, r2, #26
 8006c4e:	d430      	bmi.n	8006cb2 <_printf_common+0xba>
 8006c50:	4641      	mov	r1, r8
 8006c52:	4638      	mov	r0, r7
 8006c54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c58:	47c8      	blx	r9
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d023      	beq.n	8006ca6 <_printf_common+0xae>
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	6922      	ldr	r2, [r4, #16]
 8006c62:	f003 0306 	and.w	r3, r3, #6
 8006c66:	2b04      	cmp	r3, #4
 8006c68:	bf14      	ite	ne
 8006c6a:	2500      	movne	r5, #0
 8006c6c:	6833      	ldreq	r3, [r6, #0]
 8006c6e:	f04f 0600 	mov.w	r6, #0
 8006c72:	bf08      	it	eq
 8006c74:	68e5      	ldreq	r5, [r4, #12]
 8006c76:	f104 041a 	add.w	r4, r4, #26
 8006c7a:	bf08      	it	eq
 8006c7c:	1aed      	subeq	r5, r5, r3
 8006c7e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006c82:	bf08      	it	eq
 8006c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	bfc4      	itt	gt
 8006c8c:	1a9b      	subgt	r3, r3, r2
 8006c8e:	18ed      	addgt	r5, r5, r3
 8006c90:	42b5      	cmp	r5, r6
 8006c92:	d11a      	bne.n	8006cca <_printf_common+0xd2>
 8006c94:	2000      	movs	r0, #0
 8006c96:	e008      	b.n	8006caa <_printf_common+0xb2>
 8006c98:	2301      	movs	r3, #1
 8006c9a:	4652      	mov	r2, sl
 8006c9c:	4641      	mov	r1, r8
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	47c8      	blx	r9
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	d103      	bne.n	8006cae <_printf_common+0xb6>
 8006ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8006caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cae:	3501      	adds	r5, #1
 8006cb0:	e7c1      	b.n	8006c36 <_printf_common+0x3e>
 8006cb2:	2030      	movs	r0, #48	@ 0x30
 8006cb4:	18e1      	adds	r1, r4, r3
 8006cb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cc0:	4422      	add	r2, r4
 8006cc2:	3302      	adds	r3, #2
 8006cc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cc8:	e7c2      	b.n	8006c50 <_printf_common+0x58>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	4622      	mov	r2, r4
 8006cce:	4641      	mov	r1, r8
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	47c8      	blx	r9
 8006cd4:	3001      	adds	r0, #1
 8006cd6:	d0e6      	beq.n	8006ca6 <_printf_common+0xae>
 8006cd8:	3601      	adds	r6, #1
 8006cda:	e7d9      	b.n	8006c90 <_printf_common+0x98>

08006cdc <_printf_i>:
 8006cdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce0:	7e0f      	ldrb	r7, [r1, #24]
 8006ce2:	4691      	mov	r9, r2
 8006ce4:	2f78      	cmp	r7, #120	@ 0x78
 8006ce6:	4680      	mov	r8, r0
 8006ce8:	460c      	mov	r4, r1
 8006cea:	469a      	mov	sl, r3
 8006cec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cf2:	d807      	bhi.n	8006d04 <_printf_i+0x28>
 8006cf4:	2f62      	cmp	r7, #98	@ 0x62
 8006cf6:	d80a      	bhi.n	8006d0e <_printf_i+0x32>
 8006cf8:	2f00      	cmp	r7, #0
 8006cfa:	f000 80d1 	beq.w	8006ea0 <_printf_i+0x1c4>
 8006cfe:	2f58      	cmp	r7, #88	@ 0x58
 8006d00:	f000 80b8 	beq.w	8006e74 <_printf_i+0x198>
 8006d04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d0c:	e03a      	b.n	8006d84 <_printf_i+0xa8>
 8006d0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d12:	2b15      	cmp	r3, #21
 8006d14:	d8f6      	bhi.n	8006d04 <_printf_i+0x28>
 8006d16:	a101      	add	r1, pc, #4	@ (adr r1, 8006d1c <_printf_i+0x40>)
 8006d18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d1c:	08006d75 	.word	0x08006d75
 8006d20:	08006d89 	.word	0x08006d89
 8006d24:	08006d05 	.word	0x08006d05
 8006d28:	08006d05 	.word	0x08006d05
 8006d2c:	08006d05 	.word	0x08006d05
 8006d30:	08006d05 	.word	0x08006d05
 8006d34:	08006d89 	.word	0x08006d89
 8006d38:	08006d05 	.word	0x08006d05
 8006d3c:	08006d05 	.word	0x08006d05
 8006d40:	08006d05 	.word	0x08006d05
 8006d44:	08006d05 	.word	0x08006d05
 8006d48:	08006e87 	.word	0x08006e87
 8006d4c:	08006db3 	.word	0x08006db3
 8006d50:	08006e41 	.word	0x08006e41
 8006d54:	08006d05 	.word	0x08006d05
 8006d58:	08006d05 	.word	0x08006d05
 8006d5c:	08006ea9 	.word	0x08006ea9
 8006d60:	08006d05 	.word	0x08006d05
 8006d64:	08006db3 	.word	0x08006db3
 8006d68:	08006d05 	.word	0x08006d05
 8006d6c:	08006d05 	.word	0x08006d05
 8006d70:	08006e49 	.word	0x08006e49
 8006d74:	6833      	ldr	r3, [r6, #0]
 8006d76:	1d1a      	adds	r2, r3, #4
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	6032      	str	r2, [r6, #0]
 8006d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d84:	2301      	movs	r3, #1
 8006d86:	e09c      	b.n	8006ec2 <_printf_i+0x1e6>
 8006d88:	6833      	ldr	r3, [r6, #0]
 8006d8a:	6820      	ldr	r0, [r4, #0]
 8006d8c:	1d19      	adds	r1, r3, #4
 8006d8e:	6031      	str	r1, [r6, #0]
 8006d90:	0606      	lsls	r6, r0, #24
 8006d92:	d501      	bpl.n	8006d98 <_printf_i+0xbc>
 8006d94:	681d      	ldr	r5, [r3, #0]
 8006d96:	e003      	b.n	8006da0 <_printf_i+0xc4>
 8006d98:	0645      	lsls	r5, r0, #25
 8006d9a:	d5fb      	bpl.n	8006d94 <_printf_i+0xb8>
 8006d9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006da0:	2d00      	cmp	r5, #0
 8006da2:	da03      	bge.n	8006dac <_printf_i+0xd0>
 8006da4:	232d      	movs	r3, #45	@ 0x2d
 8006da6:	426d      	negs	r5, r5
 8006da8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dac:	230a      	movs	r3, #10
 8006dae:	4858      	ldr	r0, [pc, #352]	@ (8006f10 <_printf_i+0x234>)
 8006db0:	e011      	b.n	8006dd6 <_printf_i+0xfa>
 8006db2:	6821      	ldr	r1, [r4, #0]
 8006db4:	6833      	ldr	r3, [r6, #0]
 8006db6:	0608      	lsls	r0, r1, #24
 8006db8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dbc:	d402      	bmi.n	8006dc4 <_printf_i+0xe8>
 8006dbe:	0649      	lsls	r1, r1, #25
 8006dc0:	bf48      	it	mi
 8006dc2:	b2ad      	uxthmi	r5, r5
 8006dc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dc6:	6033      	str	r3, [r6, #0]
 8006dc8:	bf14      	ite	ne
 8006dca:	230a      	movne	r3, #10
 8006dcc:	2308      	moveq	r3, #8
 8006dce:	4850      	ldr	r0, [pc, #320]	@ (8006f10 <_printf_i+0x234>)
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dd6:	6866      	ldr	r6, [r4, #4]
 8006dd8:	2e00      	cmp	r6, #0
 8006dda:	60a6      	str	r6, [r4, #8]
 8006ddc:	db05      	blt.n	8006dea <_printf_i+0x10e>
 8006dde:	6821      	ldr	r1, [r4, #0]
 8006de0:	432e      	orrs	r6, r5
 8006de2:	f021 0104 	bic.w	r1, r1, #4
 8006de6:	6021      	str	r1, [r4, #0]
 8006de8:	d04b      	beq.n	8006e82 <_printf_i+0x1a6>
 8006dea:	4616      	mov	r6, r2
 8006dec:	fbb5 f1f3 	udiv	r1, r5, r3
 8006df0:	fb03 5711 	mls	r7, r3, r1, r5
 8006df4:	5dc7      	ldrb	r7, [r0, r7]
 8006df6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dfa:	462f      	mov	r7, r5
 8006dfc:	42bb      	cmp	r3, r7
 8006dfe:	460d      	mov	r5, r1
 8006e00:	d9f4      	bls.n	8006dec <_printf_i+0x110>
 8006e02:	2b08      	cmp	r3, #8
 8006e04:	d10b      	bne.n	8006e1e <_printf_i+0x142>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	07df      	lsls	r7, r3, #31
 8006e0a:	d508      	bpl.n	8006e1e <_printf_i+0x142>
 8006e0c:	6923      	ldr	r3, [r4, #16]
 8006e0e:	6861      	ldr	r1, [r4, #4]
 8006e10:	4299      	cmp	r1, r3
 8006e12:	bfde      	ittt	le
 8006e14:	2330      	movle	r3, #48	@ 0x30
 8006e16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e1e:	1b92      	subs	r2, r2, r6
 8006e20:	6122      	str	r2, [r4, #16]
 8006e22:	464b      	mov	r3, r9
 8006e24:	4621      	mov	r1, r4
 8006e26:	4640      	mov	r0, r8
 8006e28:	f8cd a000 	str.w	sl, [sp]
 8006e2c:	aa03      	add	r2, sp, #12
 8006e2e:	f7ff fee3 	bl	8006bf8 <_printf_common>
 8006e32:	3001      	adds	r0, #1
 8006e34:	d14a      	bne.n	8006ecc <_printf_i+0x1f0>
 8006e36:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3a:	b004      	add	sp, #16
 8006e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e40:	6823      	ldr	r3, [r4, #0]
 8006e42:	f043 0320 	orr.w	r3, r3, #32
 8006e46:	6023      	str	r3, [r4, #0]
 8006e48:	2778      	movs	r7, #120	@ 0x78
 8006e4a:	4832      	ldr	r0, [pc, #200]	@ (8006f14 <_printf_i+0x238>)
 8006e4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	6831      	ldr	r1, [r6, #0]
 8006e54:	061f      	lsls	r7, r3, #24
 8006e56:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e5a:	d402      	bmi.n	8006e62 <_printf_i+0x186>
 8006e5c:	065f      	lsls	r7, r3, #25
 8006e5e:	bf48      	it	mi
 8006e60:	b2ad      	uxthmi	r5, r5
 8006e62:	6031      	str	r1, [r6, #0]
 8006e64:	07d9      	lsls	r1, r3, #31
 8006e66:	bf44      	itt	mi
 8006e68:	f043 0320 	orrmi.w	r3, r3, #32
 8006e6c:	6023      	strmi	r3, [r4, #0]
 8006e6e:	b11d      	cbz	r5, 8006e78 <_printf_i+0x19c>
 8006e70:	2310      	movs	r3, #16
 8006e72:	e7ad      	b.n	8006dd0 <_printf_i+0xf4>
 8006e74:	4826      	ldr	r0, [pc, #152]	@ (8006f10 <_printf_i+0x234>)
 8006e76:	e7e9      	b.n	8006e4c <_printf_i+0x170>
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	f023 0320 	bic.w	r3, r3, #32
 8006e7e:	6023      	str	r3, [r4, #0]
 8006e80:	e7f6      	b.n	8006e70 <_printf_i+0x194>
 8006e82:	4616      	mov	r6, r2
 8006e84:	e7bd      	b.n	8006e02 <_printf_i+0x126>
 8006e86:	6833      	ldr	r3, [r6, #0]
 8006e88:	6825      	ldr	r5, [r4, #0]
 8006e8a:	1d18      	adds	r0, r3, #4
 8006e8c:	6961      	ldr	r1, [r4, #20]
 8006e8e:	6030      	str	r0, [r6, #0]
 8006e90:	062e      	lsls	r6, r5, #24
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	d501      	bpl.n	8006e9a <_printf_i+0x1be>
 8006e96:	6019      	str	r1, [r3, #0]
 8006e98:	e002      	b.n	8006ea0 <_printf_i+0x1c4>
 8006e9a:	0668      	lsls	r0, r5, #25
 8006e9c:	d5fb      	bpl.n	8006e96 <_printf_i+0x1ba>
 8006e9e:	8019      	strh	r1, [r3, #0]
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	4616      	mov	r6, r2
 8006ea4:	6123      	str	r3, [r4, #16]
 8006ea6:	e7bc      	b.n	8006e22 <_printf_i+0x146>
 8006ea8:	6833      	ldr	r3, [r6, #0]
 8006eaa:	2100      	movs	r1, #0
 8006eac:	1d1a      	adds	r2, r3, #4
 8006eae:	6032      	str	r2, [r6, #0]
 8006eb0:	681e      	ldr	r6, [r3, #0]
 8006eb2:	6862      	ldr	r2, [r4, #4]
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f000 f97b 	bl	80071b0 <memchr>
 8006eba:	b108      	cbz	r0, 8006ec0 <_printf_i+0x1e4>
 8006ebc:	1b80      	subs	r0, r0, r6
 8006ebe:	6060      	str	r0, [r4, #4]
 8006ec0:	6863      	ldr	r3, [r4, #4]
 8006ec2:	6123      	str	r3, [r4, #16]
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006eca:	e7aa      	b.n	8006e22 <_printf_i+0x146>
 8006ecc:	4632      	mov	r2, r6
 8006ece:	4649      	mov	r1, r9
 8006ed0:	4640      	mov	r0, r8
 8006ed2:	6923      	ldr	r3, [r4, #16]
 8006ed4:	47d0      	blx	sl
 8006ed6:	3001      	adds	r0, #1
 8006ed8:	d0ad      	beq.n	8006e36 <_printf_i+0x15a>
 8006eda:	6823      	ldr	r3, [r4, #0]
 8006edc:	079b      	lsls	r3, r3, #30
 8006ede:	d413      	bmi.n	8006f08 <_printf_i+0x22c>
 8006ee0:	68e0      	ldr	r0, [r4, #12]
 8006ee2:	9b03      	ldr	r3, [sp, #12]
 8006ee4:	4298      	cmp	r0, r3
 8006ee6:	bfb8      	it	lt
 8006ee8:	4618      	movlt	r0, r3
 8006eea:	e7a6      	b.n	8006e3a <_printf_i+0x15e>
 8006eec:	2301      	movs	r3, #1
 8006eee:	4632      	mov	r2, r6
 8006ef0:	4649      	mov	r1, r9
 8006ef2:	4640      	mov	r0, r8
 8006ef4:	47d0      	blx	sl
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d09d      	beq.n	8006e36 <_printf_i+0x15a>
 8006efa:	3501      	adds	r5, #1
 8006efc:	68e3      	ldr	r3, [r4, #12]
 8006efe:	9903      	ldr	r1, [sp, #12]
 8006f00:	1a5b      	subs	r3, r3, r1
 8006f02:	42ab      	cmp	r3, r5
 8006f04:	dcf2      	bgt.n	8006eec <_printf_i+0x210>
 8006f06:	e7eb      	b.n	8006ee0 <_printf_i+0x204>
 8006f08:	2500      	movs	r5, #0
 8006f0a:	f104 0619 	add.w	r6, r4, #25
 8006f0e:	e7f5      	b.n	8006efc <_printf_i+0x220>
 8006f10:	080073a3 	.word	0x080073a3
 8006f14:	080073b4 	.word	0x080073b4

08006f18 <__sflush_r>:
 8006f18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1e:	0716      	lsls	r6, r2, #28
 8006f20:	4605      	mov	r5, r0
 8006f22:	460c      	mov	r4, r1
 8006f24:	d454      	bmi.n	8006fd0 <__sflush_r+0xb8>
 8006f26:	684b      	ldr	r3, [r1, #4]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	dc02      	bgt.n	8006f32 <__sflush_r+0x1a>
 8006f2c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	dd48      	ble.n	8006fc4 <__sflush_r+0xac>
 8006f32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f34:	2e00      	cmp	r6, #0
 8006f36:	d045      	beq.n	8006fc4 <__sflush_r+0xac>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f3e:	682f      	ldr	r7, [r5, #0]
 8006f40:	6a21      	ldr	r1, [r4, #32]
 8006f42:	602b      	str	r3, [r5, #0]
 8006f44:	d030      	beq.n	8006fa8 <__sflush_r+0x90>
 8006f46:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f48:	89a3      	ldrh	r3, [r4, #12]
 8006f4a:	0759      	lsls	r1, r3, #29
 8006f4c:	d505      	bpl.n	8006f5a <__sflush_r+0x42>
 8006f4e:	6863      	ldr	r3, [r4, #4]
 8006f50:	1ad2      	subs	r2, r2, r3
 8006f52:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f54:	b10b      	cbz	r3, 8006f5a <__sflush_r+0x42>
 8006f56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f58:	1ad2      	subs	r2, r2, r3
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f60:	6a21      	ldr	r1, [r4, #32]
 8006f62:	47b0      	blx	r6
 8006f64:	1c43      	adds	r3, r0, #1
 8006f66:	89a3      	ldrh	r3, [r4, #12]
 8006f68:	d106      	bne.n	8006f78 <__sflush_r+0x60>
 8006f6a:	6829      	ldr	r1, [r5, #0]
 8006f6c:	291d      	cmp	r1, #29
 8006f6e:	d82b      	bhi.n	8006fc8 <__sflush_r+0xb0>
 8006f70:	4a28      	ldr	r2, [pc, #160]	@ (8007014 <__sflush_r+0xfc>)
 8006f72:	40ca      	lsrs	r2, r1
 8006f74:	07d6      	lsls	r6, r2, #31
 8006f76:	d527      	bpl.n	8006fc8 <__sflush_r+0xb0>
 8006f78:	2200      	movs	r2, #0
 8006f7a:	6062      	str	r2, [r4, #4]
 8006f7c:	6922      	ldr	r2, [r4, #16]
 8006f7e:	04d9      	lsls	r1, r3, #19
 8006f80:	6022      	str	r2, [r4, #0]
 8006f82:	d504      	bpl.n	8006f8e <__sflush_r+0x76>
 8006f84:	1c42      	adds	r2, r0, #1
 8006f86:	d101      	bne.n	8006f8c <__sflush_r+0x74>
 8006f88:	682b      	ldr	r3, [r5, #0]
 8006f8a:	b903      	cbnz	r3, 8006f8e <__sflush_r+0x76>
 8006f8c:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f90:	602f      	str	r7, [r5, #0]
 8006f92:	b1b9      	cbz	r1, 8006fc4 <__sflush_r+0xac>
 8006f94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f98:	4299      	cmp	r1, r3
 8006f9a:	d002      	beq.n	8006fa2 <__sflush_r+0x8a>
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	f7ff fbf5 	bl	800678c <_free_r>
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fa6:	e00d      	b.n	8006fc4 <__sflush_r+0xac>
 8006fa8:	2301      	movs	r3, #1
 8006faa:	4628      	mov	r0, r5
 8006fac:	47b0      	blx	r6
 8006fae:	4602      	mov	r2, r0
 8006fb0:	1c50      	adds	r0, r2, #1
 8006fb2:	d1c9      	bne.n	8006f48 <__sflush_r+0x30>
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d0c6      	beq.n	8006f48 <__sflush_r+0x30>
 8006fba:	2b1d      	cmp	r3, #29
 8006fbc:	d001      	beq.n	8006fc2 <__sflush_r+0xaa>
 8006fbe:	2b16      	cmp	r3, #22
 8006fc0:	d11d      	bne.n	8006ffe <__sflush_r+0xe6>
 8006fc2:	602f      	str	r7, [r5, #0]
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e021      	b.n	800700c <__sflush_r+0xf4>
 8006fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fcc:	b21b      	sxth	r3, r3
 8006fce:	e01a      	b.n	8007006 <__sflush_r+0xee>
 8006fd0:	690f      	ldr	r7, [r1, #16]
 8006fd2:	2f00      	cmp	r7, #0
 8006fd4:	d0f6      	beq.n	8006fc4 <__sflush_r+0xac>
 8006fd6:	0793      	lsls	r3, r2, #30
 8006fd8:	bf18      	it	ne
 8006fda:	2300      	movne	r3, #0
 8006fdc:	680e      	ldr	r6, [r1, #0]
 8006fde:	bf08      	it	eq
 8006fe0:	694b      	ldreq	r3, [r1, #20]
 8006fe2:	1bf6      	subs	r6, r6, r7
 8006fe4:	600f      	str	r7, [r1, #0]
 8006fe6:	608b      	str	r3, [r1, #8]
 8006fe8:	2e00      	cmp	r6, #0
 8006fea:	ddeb      	ble.n	8006fc4 <__sflush_r+0xac>
 8006fec:	4633      	mov	r3, r6
 8006fee:	463a      	mov	r2, r7
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	6a21      	ldr	r1, [r4, #32]
 8006ff4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006ff8:	47e0      	blx	ip
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	dc07      	bgt.n	800700e <__sflush_r+0xf6>
 8006ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007006:	f04f 30ff 	mov.w	r0, #4294967295
 800700a:	81a3      	strh	r3, [r4, #12]
 800700c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800700e:	4407      	add	r7, r0
 8007010:	1a36      	subs	r6, r6, r0
 8007012:	e7e9      	b.n	8006fe8 <__sflush_r+0xd0>
 8007014:	20400001 	.word	0x20400001

08007018 <_fflush_r>:
 8007018:	b538      	push	{r3, r4, r5, lr}
 800701a:	690b      	ldr	r3, [r1, #16]
 800701c:	4605      	mov	r5, r0
 800701e:	460c      	mov	r4, r1
 8007020:	b913      	cbnz	r3, 8007028 <_fflush_r+0x10>
 8007022:	2500      	movs	r5, #0
 8007024:	4628      	mov	r0, r5
 8007026:	bd38      	pop	{r3, r4, r5, pc}
 8007028:	b118      	cbz	r0, 8007032 <_fflush_r+0x1a>
 800702a:	6a03      	ldr	r3, [r0, #32]
 800702c:	b90b      	cbnz	r3, 8007032 <_fflush_r+0x1a>
 800702e:	f7ff fa47 	bl	80064c0 <__sinit>
 8007032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d0f3      	beq.n	8007022 <_fflush_r+0xa>
 800703a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800703c:	07d0      	lsls	r0, r2, #31
 800703e:	d404      	bmi.n	800704a <_fflush_r+0x32>
 8007040:	0599      	lsls	r1, r3, #22
 8007042:	d402      	bmi.n	800704a <_fflush_r+0x32>
 8007044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007046:	f7ff fb9e 	bl	8006786 <__retarget_lock_acquire_recursive>
 800704a:	4628      	mov	r0, r5
 800704c:	4621      	mov	r1, r4
 800704e:	f7ff ff63 	bl	8006f18 <__sflush_r>
 8007052:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007054:	4605      	mov	r5, r0
 8007056:	07da      	lsls	r2, r3, #31
 8007058:	d4e4      	bmi.n	8007024 <_fflush_r+0xc>
 800705a:	89a3      	ldrh	r3, [r4, #12]
 800705c:	059b      	lsls	r3, r3, #22
 800705e:	d4e1      	bmi.n	8007024 <_fflush_r+0xc>
 8007060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007062:	f7ff fb91 	bl	8006788 <__retarget_lock_release_recursive>
 8007066:	e7dd      	b.n	8007024 <_fflush_r+0xc>

08007068 <__swbuf_r>:
 8007068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706a:	460e      	mov	r6, r1
 800706c:	4614      	mov	r4, r2
 800706e:	4605      	mov	r5, r0
 8007070:	b118      	cbz	r0, 800707a <__swbuf_r+0x12>
 8007072:	6a03      	ldr	r3, [r0, #32]
 8007074:	b90b      	cbnz	r3, 800707a <__swbuf_r+0x12>
 8007076:	f7ff fa23 	bl	80064c0 <__sinit>
 800707a:	69a3      	ldr	r3, [r4, #24]
 800707c:	60a3      	str	r3, [r4, #8]
 800707e:	89a3      	ldrh	r3, [r4, #12]
 8007080:	071a      	lsls	r2, r3, #28
 8007082:	d501      	bpl.n	8007088 <__swbuf_r+0x20>
 8007084:	6923      	ldr	r3, [r4, #16]
 8007086:	b943      	cbnz	r3, 800709a <__swbuf_r+0x32>
 8007088:	4621      	mov	r1, r4
 800708a:	4628      	mov	r0, r5
 800708c:	f000 f82a 	bl	80070e4 <__swsetup_r>
 8007090:	b118      	cbz	r0, 800709a <__swbuf_r+0x32>
 8007092:	f04f 37ff 	mov.w	r7, #4294967295
 8007096:	4638      	mov	r0, r7
 8007098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800709a:	6823      	ldr	r3, [r4, #0]
 800709c:	6922      	ldr	r2, [r4, #16]
 800709e:	b2f6      	uxtb	r6, r6
 80070a0:	1a98      	subs	r0, r3, r2
 80070a2:	6963      	ldr	r3, [r4, #20]
 80070a4:	4637      	mov	r7, r6
 80070a6:	4283      	cmp	r3, r0
 80070a8:	dc05      	bgt.n	80070b6 <__swbuf_r+0x4e>
 80070aa:	4621      	mov	r1, r4
 80070ac:	4628      	mov	r0, r5
 80070ae:	f7ff ffb3 	bl	8007018 <_fflush_r>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d1ed      	bne.n	8007092 <__swbuf_r+0x2a>
 80070b6:	68a3      	ldr	r3, [r4, #8]
 80070b8:	3b01      	subs	r3, #1
 80070ba:	60a3      	str	r3, [r4, #8]
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	1c5a      	adds	r2, r3, #1
 80070c0:	6022      	str	r2, [r4, #0]
 80070c2:	701e      	strb	r6, [r3, #0]
 80070c4:	6962      	ldr	r2, [r4, #20]
 80070c6:	1c43      	adds	r3, r0, #1
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d004      	beq.n	80070d6 <__swbuf_r+0x6e>
 80070cc:	89a3      	ldrh	r3, [r4, #12]
 80070ce:	07db      	lsls	r3, r3, #31
 80070d0:	d5e1      	bpl.n	8007096 <__swbuf_r+0x2e>
 80070d2:	2e0a      	cmp	r6, #10
 80070d4:	d1df      	bne.n	8007096 <__swbuf_r+0x2e>
 80070d6:	4621      	mov	r1, r4
 80070d8:	4628      	mov	r0, r5
 80070da:	f7ff ff9d 	bl	8007018 <_fflush_r>
 80070de:	2800      	cmp	r0, #0
 80070e0:	d0d9      	beq.n	8007096 <__swbuf_r+0x2e>
 80070e2:	e7d6      	b.n	8007092 <__swbuf_r+0x2a>

080070e4 <__swsetup_r>:
 80070e4:	b538      	push	{r3, r4, r5, lr}
 80070e6:	4b29      	ldr	r3, [pc, #164]	@ (800718c <__swsetup_r+0xa8>)
 80070e8:	4605      	mov	r5, r0
 80070ea:	6818      	ldr	r0, [r3, #0]
 80070ec:	460c      	mov	r4, r1
 80070ee:	b118      	cbz	r0, 80070f8 <__swsetup_r+0x14>
 80070f0:	6a03      	ldr	r3, [r0, #32]
 80070f2:	b90b      	cbnz	r3, 80070f8 <__swsetup_r+0x14>
 80070f4:	f7ff f9e4 	bl	80064c0 <__sinit>
 80070f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070fc:	0719      	lsls	r1, r3, #28
 80070fe:	d422      	bmi.n	8007146 <__swsetup_r+0x62>
 8007100:	06da      	lsls	r2, r3, #27
 8007102:	d407      	bmi.n	8007114 <__swsetup_r+0x30>
 8007104:	2209      	movs	r2, #9
 8007106:	602a      	str	r2, [r5, #0]
 8007108:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800710c:	f04f 30ff 	mov.w	r0, #4294967295
 8007110:	81a3      	strh	r3, [r4, #12]
 8007112:	e033      	b.n	800717c <__swsetup_r+0x98>
 8007114:	0758      	lsls	r0, r3, #29
 8007116:	d512      	bpl.n	800713e <__swsetup_r+0x5a>
 8007118:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800711a:	b141      	cbz	r1, 800712e <__swsetup_r+0x4a>
 800711c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007120:	4299      	cmp	r1, r3
 8007122:	d002      	beq.n	800712a <__swsetup_r+0x46>
 8007124:	4628      	mov	r0, r5
 8007126:	f7ff fb31 	bl	800678c <_free_r>
 800712a:	2300      	movs	r3, #0
 800712c:	6363      	str	r3, [r4, #52]	@ 0x34
 800712e:	89a3      	ldrh	r3, [r4, #12]
 8007130:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007134:	81a3      	strh	r3, [r4, #12]
 8007136:	2300      	movs	r3, #0
 8007138:	6063      	str	r3, [r4, #4]
 800713a:	6923      	ldr	r3, [r4, #16]
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	89a3      	ldrh	r3, [r4, #12]
 8007140:	f043 0308 	orr.w	r3, r3, #8
 8007144:	81a3      	strh	r3, [r4, #12]
 8007146:	6923      	ldr	r3, [r4, #16]
 8007148:	b94b      	cbnz	r3, 800715e <__swsetup_r+0x7a>
 800714a:	89a3      	ldrh	r3, [r4, #12]
 800714c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007154:	d003      	beq.n	800715e <__swsetup_r+0x7a>
 8007156:	4621      	mov	r1, r4
 8007158:	4628      	mov	r0, r5
 800715a:	f000 f85c 	bl	8007216 <__smakebuf_r>
 800715e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007162:	f013 0201 	ands.w	r2, r3, #1
 8007166:	d00a      	beq.n	800717e <__swsetup_r+0x9a>
 8007168:	2200      	movs	r2, #0
 800716a:	60a2      	str	r2, [r4, #8]
 800716c:	6962      	ldr	r2, [r4, #20]
 800716e:	4252      	negs	r2, r2
 8007170:	61a2      	str	r2, [r4, #24]
 8007172:	6922      	ldr	r2, [r4, #16]
 8007174:	b942      	cbnz	r2, 8007188 <__swsetup_r+0xa4>
 8007176:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800717a:	d1c5      	bne.n	8007108 <__swsetup_r+0x24>
 800717c:	bd38      	pop	{r3, r4, r5, pc}
 800717e:	0799      	lsls	r1, r3, #30
 8007180:	bf58      	it	pl
 8007182:	6962      	ldrpl	r2, [r4, #20]
 8007184:	60a2      	str	r2, [r4, #8]
 8007186:	e7f4      	b.n	8007172 <__swsetup_r+0x8e>
 8007188:	2000      	movs	r0, #0
 800718a:	e7f7      	b.n	800717c <__swsetup_r+0x98>
 800718c:	2000001c 	.word	0x2000001c

08007190 <_sbrk_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	2300      	movs	r3, #0
 8007194:	4d05      	ldr	r5, [pc, #20]	@ (80071ac <_sbrk_r+0x1c>)
 8007196:	4604      	mov	r4, r0
 8007198:	4608      	mov	r0, r1
 800719a:	602b      	str	r3, [r5, #0]
 800719c:	f7f9 fd38 	bl	8000c10 <_sbrk>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d102      	bne.n	80071aa <_sbrk_r+0x1a>
 80071a4:	682b      	ldr	r3, [r5, #0]
 80071a6:	b103      	cbz	r3, 80071aa <_sbrk_r+0x1a>
 80071a8:	6023      	str	r3, [r4, #0]
 80071aa:	bd38      	pop	{r3, r4, r5, pc}
 80071ac:	200013a0 	.word	0x200013a0

080071b0 <memchr>:
 80071b0:	4603      	mov	r3, r0
 80071b2:	b510      	push	{r4, lr}
 80071b4:	b2c9      	uxtb	r1, r1
 80071b6:	4402      	add	r2, r0
 80071b8:	4293      	cmp	r3, r2
 80071ba:	4618      	mov	r0, r3
 80071bc:	d101      	bne.n	80071c2 <memchr+0x12>
 80071be:	2000      	movs	r0, #0
 80071c0:	e003      	b.n	80071ca <memchr+0x1a>
 80071c2:	7804      	ldrb	r4, [r0, #0]
 80071c4:	3301      	adds	r3, #1
 80071c6:	428c      	cmp	r4, r1
 80071c8:	d1f6      	bne.n	80071b8 <memchr+0x8>
 80071ca:	bd10      	pop	{r4, pc}

080071cc <__swhatbuf_r>:
 80071cc:	b570      	push	{r4, r5, r6, lr}
 80071ce:	460c      	mov	r4, r1
 80071d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071d4:	4615      	mov	r5, r2
 80071d6:	2900      	cmp	r1, #0
 80071d8:	461e      	mov	r6, r3
 80071da:	b096      	sub	sp, #88	@ 0x58
 80071dc:	da0c      	bge.n	80071f8 <__swhatbuf_r+0x2c>
 80071de:	89a3      	ldrh	r3, [r4, #12]
 80071e0:	2100      	movs	r1, #0
 80071e2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80071e6:	bf14      	ite	ne
 80071e8:	2340      	movne	r3, #64	@ 0x40
 80071ea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80071ee:	2000      	movs	r0, #0
 80071f0:	6031      	str	r1, [r6, #0]
 80071f2:	602b      	str	r3, [r5, #0]
 80071f4:	b016      	add	sp, #88	@ 0x58
 80071f6:	bd70      	pop	{r4, r5, r6, pc}
 80071f8:	466a      	mov	r2, sp
 80071fa:	f000 f849 	bl	8007290 <_fstat_r>
 80071fe:	2800      	cmp	r0, #0
 8007200:	dbed      	blt.n	80071de <__swhatbuf_r+0x12>
 8007202:	9901      	ldr	r1, [sp, #4]
 8007204:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007208:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800720c:	4259      	negs	r1, r3
 800720e:	4159      	adcs	r1, r3
 8007210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007214:	e7eb      	b.n	80071ee <__swhatbuf_r+0x22>

08007216 <__smakebuf_r>:
 8007216:	898b      	ldrh	r3, [r1, #12]
 8007218:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800721a:	079d      	lsls	r5, r3, #30
 800721c:	4606      	mov	r6, r0
 800721e:	460c      	mov	r4, r1
 8007220:	d507      	bpl.n	8007232 <__smakebuf_r+0x1c>
 8007222:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007226:	6023      	str	r3, [r4, #0]
 8007228:	6123      	str	r3, [r4, #16]
 800722a:	2301      	movs	r3, #1
 800722c:	6163      	str	r3, [r4, #20]
 800722e:	b003      	add	sp, #12
 8007230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007232:	466a      	mov	r2, sp
 8007234:	ab01      	add	r3, sp, #4
 8007236:	f7ff ffc9 	bl	80071cc <__swhatbuf_r>
 800723a:	9f00      	ldr	r7, [sp, #0]
 800723c:	4605      	mov	r5, r0
 800723e:	4639      	mov	r1, r7
 8007240:	4630      	mov	r0, r6
 8007242:	f7ff fb0d 	bl	8006860 <_malloc_r>
 8007246:	b948      	cbnz	r0, 800725c <__smakebuf_r+0x46>
 8007248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800724c:	059a      	lsls	r2, r3, #22
 800724e:	d4ee      	bmi.n	800722e <__smakebuf_r+0x18>
 8007250:	f023 0303 	bic.w	r3, r3, #3
 8007254:	f043 0302 	orr.w	r3, r3, #2
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	e7e2      	b.n	8007222 <__smakebuf_r+0xc>
 800725c:	89a3      	ldrh	r3, [r4, #12]
 800725e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007266:	81a3      	strh	r3, [r4, #12]
 8007268:	9b01      	ldr	r3, [sp, #4]
 800726a:	6020      	str	r0, [r4, #0]
 800726c:	b15b      	cbz	r3, 8007286 <__smakebuf_r+0x70>
 800726e:	4630      	mov	r0, r6
 8007270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007274:	f000 f81e 	bl	80072b4 <_isatty_r>
 8007278:	b128      	cbz	r0, 8007286 <__smakebuf_r+0x70>
 800727a:	89a3      	ldrh	r3, [r4, #12]
 800727c:	f023 0303 	bic.w	r3, r3, #3
 8007280:	f043 0301 	orr.w	r3, r3, #1
 8007284:	81a3      	strh	r3, [r4, #12]
 8007286:	89a3      	ldrh	r3, [r4, #12]
 8007288:	431d      	orrs	r5, r3
 800728a:	81a5      	strh	r5, [r4, #12]
 800728c:	e7cf      	b.n	800722e <__smakebuf_r+0x18>
	...

08007290 <_fstat_r>:
 8007290:	b538      	push	{r3, r4, r5, lr}
 8007292:	2300      	movs	r3, #0
 8007294:	4d06      	ldr	r5, [pc, #24]	@ (80072b0 <_fstat_r+0x20>)
 8007296:	4604      	mov	r4, r0
 8007298:	4608      	mov	r0, r1
 800729a:	4611      	mov	r1, r2
 800729c:	602b      	str	r3, [r5, #0]
 800729e:	f7f9 fc91 	bl	8000bc4 <_fstat>
 80072a2:	1c43      	adds	r3, r0, #1
 80072a4:	d102      	bne.n	80072ac <_fstat_r+0x1c>
 80072a6:	682b      	ldr	r3, [r5, #0]
 80072a8:	b103      	cbz	r3, 80072ac <_fstat_r+0x1c>
 80072aa:	6023      	str	r3, [r4, #0]
 80072ac:	bd38      	pop	{r3, r4, r5, pc}
 80072ae:	bf00      	nop
 80072b0:	200013a0 	.word	0x200013a0

080072b4 <_isatty_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	2300      	movs	r3, #0
 80072b8:	4d05      	ldr	r5, [pc, #20]	@ (80072d0 <_isatty_r+0x1c>)
 80072ba:	4604      	mov	r4, r0
 80072bc:	4608      	mov	r0, r1
 80072be:	602b      	str	r3, [r5, #0]
 80072c0:	f7f9 fc8f 	bl	8000be2 <_isatty>
 80072c4:	1c43      	adds	r3, r0, #1
 80072c6:	d102      	bne.n	80072ce <_isatty_r+0x1a>
 80072c8:	682b      	ldr	r3, [r5, #0]
 80072ca:	b103      	cbz	r3, 80072ce <_isatty_r+0x1a>
 80072cc:	6023      	str	r3, [r4, #0]
 80072ce:	bd38      	pop	{r3, r4, r5, pc}
 80072d0:	200013a0 	.word	0x200013a0

080072d4 <_init>:
 80072d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d6:	bf00      	nop
 80072d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072da:	bc08      	pop	{r3}
 80072dc:	469e      	mov	lr, r3
 80072de:	4770      	bx	lr

080072e0 <_fini>:
 80072e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e2:	bf00      	nop
 80072e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072e6:	bc08      	pop	{r3}
 80072e8:	469e      	mov	lr, r3
 80072ea:	4770      	bx	lr
