{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744247997635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744247997636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 18:19:31 2025 " "Processing started: Wed Apr  9 18:19:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744247997636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744247997636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lfoGenerator -c lfoGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off lfoGenerator -c lfoGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744247997636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744247998724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744247998724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/encoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveGen " "Found entity 1: waveGen" {  } { { "waveGen.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/waveGen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqGen " "Found entity 1: freqGen" {  } { { "freqGen.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/freqGen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc2val.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc2val.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2val " "Found entity 1: enc2val" {  } { { "enc2val.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/enc2val.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc2sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc2sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2sel " "Found entity 1: enc2sel" {  } { { "enc2sel.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/enc2sel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dacinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file dacinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dacInterface " "Found entity 1: dacInterface" {  } { { "dacInterface.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/dacInterface.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfogenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfogenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfoGenerator " "Found entity 1: lfoGenerator" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcddisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdDisplay " "Found entity 1: lcdDisplay" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744248007472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248007472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk lfoGenerator.sv(52) " "Verilog HDL Implicit Net warning at lfoGenerator.sv(52): created implicit net for \"clk\"" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248007473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lfoGenerator " "Elaborating entity \"lfoGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744248007560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk lfoGenerator.sv(52) " "Verilog HDL or VHDL warning at lfoGenerator.sv(52): object \"clk\" assigned a value but never read" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744248007560 "|lfoGenerator"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "onOff lfoGenerator.sv(28) " "Verilog HDL warning at lfoGenerator.sv(28): object onOff used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744248007560 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "onOff 0 lfoGenerator.sv(28) " "Net \"onOff\" at lfoGenerator.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744248007562 "|lfoGenerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[17..16\] lfoGenerator.sv(17) " "Output port \"GPIO_0\[17..16\]\" at lfoGenerator.sv(17) has no driver" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744248007562 "|lfoGenerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[7\] lfoGenerator.sv(17) " "Output port \"GPIO_0\[7\]\" at lfoGenerator.sv(17) has no driver" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744248007562 "|lfoGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_1\"" {  } { { "lfoGenerator.sv" "encoder_1" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248007571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc2sel enc2sel:enc2sel_0 " "Elaborating entity \"enc2sel\" for hierarchy \"enc2sel:enc2sel_0\"" {  } { { "lfoGenerator.sv" "enc2sel_0" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248007572 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enc2sel.sv(20) " "Verilog HDL Case Statement information at enc2sel.sv(20): all case item expressions in this case statement are onehot" {  } { { "enc2sel.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/enc2sel.sv" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744248007573 "|lfoGenerator|enc2sel:enc2sel_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc2val enc2val:enc2val_0 " "Elaborating entity \"enc2val\" for hierarchy \"enc2val:enc2val_0\"" {  } { { "lfoGenerator.sv" "enc2val_0" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248007573 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enc2val.sv(28) " "Verilog HDL Case Statement information at enc2val.sv(28): all case item expressions in this case statement are onehot" {  } { { "enc2val.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/enc2val.sv" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744248007574 "|lfoGenerator|enc2val:enc2val_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enc2val.sv(56) " "Verilog HDL Case Statement information at enc2val.sv(56): all case item expressions in this case statement are onehot" {  } { { "enc2val.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/enc2val.sv" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744248007574 "|lfoGenerator|enc2val:enc2val_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enc2val.sv(75) " "Verilog HDL Case Statement information at enc2val.sv(75): all case item expressions in this case statement are onehot" {  } { { "enc2val.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/enc2val.sv" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744248007574 "|lfoGenerator|enc2val:enc2val_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqGen freqGen:freqGen_0 " "Elaborating entity \"freqGen\" for hierarchy \"freqGen:freqGen_0\"" {  } { { "lfoGenerator.sv" "freqGen_0" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248007575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdDisplay lcdDisplay:lcdDisplay_0 " "Elaborating entity \"lcdDisplay\" for hierarchy \"lcdDisplay:lcdDisplay_0\"" {  } { { "lfoGenerator.sv" "lcdDisplay_0" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248007576 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcdDisplay.sv(46) " "Verilog HDL Case Statement information at lcdDisplay.sv(46): all case item expressions in this case statement are onehot" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744248007579 "|lfoGenerator|lcdDisplay:lcdDisplay_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcdDisplay.sv(92) " "Verilog HDL Case Statement warning at lcdDisplay.sv(92): case item expression covers a value already covered by a previous case item" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 92 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1744248007581 "|lfoGenerator|lcdDisplay:lcdDisplay_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcdDisplay.sv(404) " "Verilog HDL assignment warning at lcdDisplay.sv(404): truncated value with size 32 to match size of target (13)" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744248007599 "|lfoGenerator|lcdDisplay:lcdDisplay_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcdDisplay.sv(417) " "Verilog HDL assignment warning at lcdDisplay.sv(417): truncated value with size 32 to match size of target (13)" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744248007600 "|lfoGenerator|lcdDisplay:lcdDisplay_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcdDisplay.sv(489) " "Verilog HDL assignment warning at lcdDisplay.sv(489): truncated value with size 32 to match size of target (13)" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744248007601 "|lfoGenerator|lcdDisplay:lcdDisplay_0"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744248007814 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744248007814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcdDisplay.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lcdDisplay.sv" 506 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744248008226 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744248008226 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744248008650 "|lfoGenerator|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744248008650 "|lfoGenerator|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744248008650 "|lfoGenerator|GPIO_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "C:/Users/Parry/Documents/GitHub/ELEX-7660-PROJECT-V2/ELEX-7660-PROJECT/lfoGenerator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744248008650 "|lfoGenerator|GPIO_0[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744248008650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744248008728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744248010306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744248010482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744248010482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744248010540 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744248010540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "389 " "Implemented 389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744248010540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744248010540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744248010568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 18:20:10 2025 " "Processing ended: Wed Apr  9 18:20:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744248010568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744248010568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744248010568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744248010568 ""}
