{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662376083929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662376083929 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C10_BAIKAL 10CL006YE144C8G " "Selected device 10CL006YE144C8G for design \"C10_BAIKAL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662376083972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662376084006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662376084006 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|pll7 Cyclone 10 LP PLL " "Implemented PLL \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|pll7\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] port" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "/home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 5381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1662376084029 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "/home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 5381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1662376084029 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662376084133 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662376084302 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662376084302 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662376084302 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662376084302 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662376084307 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662376084307 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662376084307 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1662376084307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662376084309 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1662376084383 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1662376085065 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1662376085065 ""}
{ "Info" "ISTA_SDC_FOUND" "C10_BAIKAL.out.sdc " "Reading SDC File: 'C10_BAIKAL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1662376085125 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1662376085129 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sopc_0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]\} \{sopc_0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{sopc_0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]\} \{sopc_0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1662376085129 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1662376085129 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1662376085129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock C10_BAIKAL.out.sdc 47 Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at C10_BAIKAL.out.sdc(47): Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{sys_clk\} -period 40.000 \[get_ports \{clk\}\] " "create_clock -name \{sys_clk\} -period 40.000 \[get_ports \{clk\}\]" {  } { { "/home/kif/C10_BAIKAL/C10_BAIKAL.out.sdc" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.out.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1662376085129 ""}  } { { "/home/kif/C10_BAIKAL/C10_BAIKAL.out.sdc" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.out.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1662376085129 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_top/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_top/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1662376085145 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1662376085152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SCL " "Node: PM_I2C_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] PM_I2C_SCL " "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] is being clocked by PM_I2C_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1662376085159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1662376085159 "|C10_BAIKAL|PM_I2C_SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SDA " "Node: PM_I2C_SDA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|start PM_I2C_SDA " "Register I2C_to_GPIO:i2g_0\|start is being clocked by PM_I2C_SDA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1662376085159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1662376085159 "|C10_BAIKAL|PM_I2C_SDA"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1662376085176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1662376085176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1662376085176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1662376085176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From clk (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1662376085176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1662376085176 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1662376085176 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1662376085185 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662376085185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662376085185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662376085185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662376085185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " "  10.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662376085185 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1662376085185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085557 ""}  } { { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 16384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "/home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 5381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 15545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/kif/intelFPGA/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 15793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "pzdyqx.vhd" "" { Text "/home/kif/intelFPGA/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 15630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "pzdyqx.vhd" "" { Text "/home/kif/intelFPGA/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 15652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sopc_top:sopc_0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 6476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_top:sopc_0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sopc_top:sopc_0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 7227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/kif/intelFPGA/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 2441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 6476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg~0 " "Destination node I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg~0" {  } { { "I2C_to_GPIO.v" "" { Text "/home/kif/C10_BAIKAL/I2C_to_GPIO.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 7763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|sda_out~5 " "Destination node I2C_to_GPIO:i2g_0\|sda_out~5" {  } { { "I2C_to_GPIO.v" "" { Text "/home/kif/C10_BAIKAL/I2C_to_GPIO.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 7766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|GPIO_input_reg\[7\]~2 " "Destination node I2C_to_GPIO:i2g_0\|GPIO_input_reg\[7\]~2" {  } { { "I2C_to_GPIO.v" "" { Text "/home/kif/C10_BAIKAL/I2C_to_GPIO.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 8204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 7762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_to_GPIO:i2g_0\|reset  " "Automatically promoted node I2C_to_GPIO:i2g_0\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|reset~0 " "Destination node I2C_to_GPIO:i2g_0\|reset~0" {  } { { "I2C_to_GPIO.v" "" { Text "/home/kif/C10_BAIKAL/I2C_to_GPIO.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 9583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "I2C_to_GPIO.v" "" { Text "/home/kif/C10_BAIKAL/I2C_to_GPIO.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 6051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|comb~0  " "Automatically promoted node sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662376085558 ""}  } { { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 7226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662376085558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662376086034 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662376086039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662376086039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662376086046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662376086056 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662376086065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662376086206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1662376086212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1662376086212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1662376086212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1662376086212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662376086212 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_CS_0 " "Node \"SPI_CS_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CS_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1662376086357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_MOSI " "Node \"SPI_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1662376086357 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1662376086357 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662376086357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662376086363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662376086892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662376087327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662376087356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662376090167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662376090167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662376090798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662376092066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662376092066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662376093221 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1662376093221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662376093221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662376093223 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662376093362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662376093393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662376093700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662376093702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662376094135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662376094880 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1662376095135 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 Cyclone 10 LP " "40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_TX_FAULT 3.3-V LVCMOS 2 " "Pin SFP_TX_FAULT uses I/O standard 3.3-V LVCMOS at 2" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SFP_TX_FAULT } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SFP_TX_FAULT" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_RS_0 3.3-V LVCMOS 7 " "Pin SFP_RS_0 uses I/O standard 3.3-V LVCMOS at 7" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SFP_RS_0 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SFP_RS_0" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_RS_1 3.3-V LVCMOS 10 " "Pin SFP_RS_1 uses I/O standard 3.3-V LVCMOS at 10" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SFP_RS_1 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SFP_RS_1" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_PWR_FLT 3.3-V LVCMOS 23 " "Pin SFP_PWR_FLT uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SFP_PWR_FLT } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SFP_PWR_FLT" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_PGOOD 3.3-V LVCMOS 101 " "Pin PEX_PGOOD uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PEX_PGOOD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PEX_PGOOD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TAHO_IN_1_1V8 3.3-V LVCMOS 133 " "Pin TAHO_IN_1_1V8 uses I/O standard 3.3-V LVCMOS at 133" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { TAHO_IN_1_1V8 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TAHO_IN_1_1V8" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TAHO_IN_2_1V8 3.3-V LVCMOS 144 " "Pin TAHO_IN_2_1V8 uses I/O standard 3.3-V LVCMOS at 144" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { TAHO_IN_2_1V8 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TAHO_IN_2_1V8" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_CLK 3.3-V LVCMOS 77 " "Pin BMC_SPI_CLK uses I/O standard 3.3-V LVCMOS at 77" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BMC_SPI_CLK } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_CLK" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_CS 3.3-V LVCMOS 76 " "Pin BMC_SPI_CS uses I/O standard 3.3-V LVCMOS at 76" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BMC_SPI_CS } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_CS" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_1 3.3-V LVCMOS 91 " "Pin DIP_SW_1 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { DIP_SW_1 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIP_SW_1" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_3 3.3-V LVCMOS 74 " "Pin DIP_SW_3 uses I/O standard 3.3-V LVCMOS at 74" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { DIP_SW_3 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIP_SW_3" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_4 3.3-V LVCMOS 85 " "Pin DIP_SW_4 uses I/O standard 3.3-V LVCMOS at 85" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { DIP_SW_4 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIP_SW_4" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_FATAL 3.3-V LVCMOS 135 " "Pin PEX_FATAL uses I/O standard 3.3-V LVCMOS at 135" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PEX_FATAL } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PEX_FATAL" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_LS_OK_IN 3.3-V LVCMOS 141 " "Pin XAUI_LS_OK_IN uses I/O standard 3.3-V LVCMOS at 141" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_LS_OK_IN } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_IN" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_LS_OK_OUT 3.3-V LVCMOS 142 " "Pin XAUI_LS_OK_OUT uses I/O standard 3.3-V LVCMOS at 142" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_LS_OK_OUT } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_OUT" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_LOSA 3.3-V LVCMOS 143 " "Pin XAUI_LOSA uses I/O standard 3.3-V LVCMOS at 143" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_LOSA } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_LOSA" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_SCL 3.3-V LVCMOS 106 " "Pin CLK_SCL uses I/O standard 3.3-V LVCMOS at 106" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { CLK_SCL } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_SCL" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_SDA 3.3-V LVCMOS 105 " "Pin CLK_SDA uses I/O standard 3.3-V LVCMOS at 105" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { CLK_SDA } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_SDA" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BOOT_CFG_0 3.3-V LVCMOS 128 " "Pin BOOT_CFG_0 uses I/O standard 3.3-V LVCMOS at 128" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BOOT_CFG_0 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BOOT_CFG_0" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BOOT_CFG_1 3.3-V LVCMOS 129 " "Pin BOOT_CFG_1 uses I/O standard 3.3-V LVCMOS at 129" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BOOT_CFG_1 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BOOT_CFG_1" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RESET 3.3-V LVCMOS 132 " "Pin CPU_RESET uses I/O standard 3.3-V LVCMOS at 132" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { CPU_RESET } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPU_RESET" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_PERST 3.3-V LVCMOS 136 " "Pin PEX_PERST uses I/O standard 3.3-V LVCMOS at 136" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PEX_PERST } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PEX_PERST" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_NT_PERST 3.3-V LVCMOS 137 " "Pin PEX_NT_PERST uses I/O standard 3.3-V LVCMOS at 137" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PEX_NT_PERST } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PEX_NT_PERST" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_PDTRXAN 3.3-V LVCMOS 138 " "Pin XAUI_PDTRXAN uses I/O standard 3.3-V LVCMOS at 138" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_PDTRXAN } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_PDTRXAN" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_MOSI 3.3-V LVCMOS 75 " "Pin BMC_SPI_MOSI uses I/O standard 3.3-V LVCMOS at 75" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BMC_SPI_MOSI } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_MOSI" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_MISO 3.3-V LVCMOS 80 " "Pin BMC_SPI_MISO uses I/O standard 3.3-V LVCMOS at 80" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BMC_SPI_MISO } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_MISO" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_MODEDEF 3.3-V LVCMOS 1 " "Pin SFP_MODEDEF uses I/O standard 3.3-V LVCMOS at 1" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SFP_MODEDEF } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SFP_MODEDEF" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMIC_PGOOD 3.3-V LVCMOS 90 " "Pin PMIC_PGOOD uses I/O standard 3.3-V LVCMOS at 90" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PMIC_PGOOD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMIC_PGOOD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_2 3.3-V LVCMOS 73 " "Pin DIP_SW_2 uses I/O standard 3.3-V LVCMOS at 73" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { DIP_SW_2 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIP_SW_2" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 22 " "Pin clk uses I/O standard 3.3-V LVCMOS at 22" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_RX_LOS 3.3-V LVCMOS 3 " "Pin SFP_RX_LOS uses I/O standard 3.3-V LVCMOS at 3" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SFP_RX_LOS } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SFP_RX_LOS" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVCMOS 88 " "Pin UART_RXD uses I/O standard 3.3-V LVCMOS at 88" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_3 3.3-V LVCMOS 59 " "Pin SLOT_PRSNT_3 uses I/O standard 3.3-V LVCMOS at 59" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SLOT_PRSNT_3 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_3" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_2 3.3-V LVCMOS 58 " "Pin SLOT_PRSNT_2 uses I/O standard 3.3-V LVCMOS at 58" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SLOT_PRSNT_2 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_2" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_1 3.3-V LVCMOS 55 " "Pin SLOT_PRSNT_1 uses I/O standard 3.3-V LVCMOS at 55" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SLOT_PRSNT_1 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_1" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_0 3.3-V LVCMOS 54 " "Pin SLOT_PRSNT_0 uses I/O standard 3.3-V LVCMOS at 54" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { SLOT_PRSNT_0 } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_0" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ATX_PGOOD 3.3-V LVCMOS 84 " "Pin ATX_PGOOD uses I/O standard 3.3-V LVCMOS at 84" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ATX_PGOOD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ATX_PGOOD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWR_BTN 3.3-V LVCMOS 25 " "Pin PWR_BTN uses I/O standard 3.3-V LVCMOS at 25" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PWR_BTN } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PWR_BTN" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_SW 3.3-V LVCMOS 24 " "Pin RST_SW uses I/O standard 3.3-V LVCMOS at 24" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { RST_SW } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_SW" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_MISO 3.3-V LVCMOS 33 " "Pin GPIO_MISO uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { GPIO_MISO } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_MISO" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662376095148 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1662376095148 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PEX_FATAL a permanently disabled " "Pin PEX_FATAL has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PEX_FATAL } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PEX_FATAL" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_LS_OK_IN a permanently disabled " "Pin XAUI_LS_OK_IN has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_LS_OK_IN } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_IN" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_LS_OK_OUT a permanently disabled " "Pin XAUI_LS_OK_OUT has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_LS_OK_OUT } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_OUT" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_LOSA a permanently disabled " "Pin XAUI_LOSA has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_LOSA } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_LOSA" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_TXD a permanently disabled " "Pin CPU_TXD has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { CPU_TXD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPU_TXD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_RXD a permanently disabled " "Pin CPU_RXD has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { CPU_RXD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPU_RXD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_PDTRXAN a permanently enabled " "Pin XAUI_PDTRXAN has a permanently enabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { XAUI_PDTRXAN } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XAUI_PDTRXAN" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWRFLT_A a permanently disabled " "Pin HP_PWRFLT_A has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_PWRFLT_A } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_PWRFLT_A" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PEX_HPC_INT a permanently disabled " "Pin PEX_HPC_INT has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PEX_HPC_INT } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PEX_HPC_INT" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_BUTTON_A a permanently disabled " "Pin HP_BUTTON_A has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_BUTTON_A } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_BUTTON_A" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWREN_A a permanently disabled " "Pin HP_PWREN_A has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_PWREN_A } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_PWREN_A" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_INT a permanently enabled " "Pin CPU_INT has a permanently enabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { CPU_INT } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPU_INT" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWR_GOOD a permanently disabled " "Pin HP_PWR_GOOD has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_PWR_GOOD } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_PWR_GOOD" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWR_LED a permanently disabled " "Pin HP_PWR_LED has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_PWR_LED } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_PWR_LED" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_CLKEN a permanently disabled " "Pin HP_CLKEN has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_CLKEN } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_CLKEN" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PERSTA a permanently disabled " "Pin HP_PERSTA has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_PERSTA } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_PERSTA" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_ATNLED a permanently disabled " "Pin HP_ATNLED has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HP_ATNLED } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HP_ATNLED" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SCL a permanently disabled " "Pin PM_I2C_SCL has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PM_I2C_SCL } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SCL" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BMC_SPI_MISO a permanently disabled " "Pin BMC_SPI_MISO has a permanently disabled output enable" {  } { { "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kif/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { BMC_SPI_MISO } } } { "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kif/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_MISO" } } } } { "C10_BAIKAL.v" "" { Text "/home/kif/C10_BAIKAL/C10_BAIKAL.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/kif/C10_BAIKAL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1662376095149 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1662376095149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kif/C10_BAIKAL/output_files/C10_BAIKAL.fit.smsg " "Generated suppressed messages file /home/kif/C10_BAIKAL/output_files/C10_BAIKAL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662376095442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2209 " "Peak virtual memory: 2209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662376096115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  5 11:08:16 2022 " "Processing ended: Mon Sep  5 11:08:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662376096115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662376096115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662376096115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662376096115 ""}
