// Seed: 1557265074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout tri1 id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2 ? 1 : 1'b0;
  parameter id_6 = -1'b0;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd13
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  supply1 [1 : id_1] id_5;
  assign id_3[""] = "";
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  logic id_6;
  ;
endmodule
