<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="DMAMUX0" description="TRGMUX DMAMUX0 Register">
    <alias type="id" value="TRGMUX_0"/>
    <alias type="CMSIS" value="TRGMUXn[0]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="EXTOUT0" description="TRGMUX EXTOUT0 Register">
    <alias type="id" value="TRGMUX_1"/>
    <alias type="CMSIS" value="TRGMUXn[1]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x8" width="32" name="EXTOUT1" description="TRGMUX EXTOUT1 Register">
    <alias type="id" value="TRGMUX_2"/>
    <alias type="CMSIS" value="TRGMUXn[2]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="ADC0" description="TRGMUX ADC0 Register">
    <alias type="id" value="TRGMUX_3"/>
    <alias type="CMSIS" value="TRGMUXn[3]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x10" width="32" name="ADC1" description="TRGMUX ADC1 Register">
    <alias type="id" value="TRGMUX_4"/>
    <alias type="CMSIS" value="TRGMUXn[4]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x1C" width="32" name="CMP0" description="TRGMUX CMP0 Register">
    <alias type="id" value="TRGMUX_7"/>
    <alias type="CMSIS" value="TRGMUXn[7]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x28" width="32" name="FTM0" description="TRGMUX FTM0 Register">
    <alias type="id" value="TRGMUX_10"/>
    <alias type="CMSIS" value="TRGMUXn[10]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x2C" width="32" name="FTM1" description="TRGMUX FTM1 Register">
    <alias type="id" value="TRGMUX_11"/>
    <alias type="CMSIS" value="TRGMUXn[11]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x30" width="32" name="FTM2" description="TRGMUX FTM2 Register">
    <alias type="id" value="TRGMUX_12"/>
    <alias type="CMSIS" value="TRGMUXn[12]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="FTM3" description="TRGMUX FTM3 Register">
    <alias type="id" value="TRGMUX_13"/>
    <alias type="CMSIS" value="TRGMUXn[13]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x38" width="32" name="PDB0" description="TRGMUX PDB0 Register">
    <alias type="id" value="TRGMUX_14"/>
    <alias type="CMSIS" value="TRGMUXn[14]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x3C" width="32" name="PDB1" description="TRGMUX PDB1 Register">
    <alias type="id" value="TRGMUX_15"/>
    <alias type="CMSIS" value="TRGMUXn[15]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x44" width="32" name="FLEXIO" description="TRGMUX FLEXIO Register">
    <alias type="id" value="TRGMUX_17"/>
    <alias type="CMSIS" value="TRGMUXn[17]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x48" width="32" name="LPIT0" description="TRGMUX LPIT0 Register">
    <alias type="id" value="TRGMUX_18"/>
    <alias type="CMSIS" value="TRGMUXn[18]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="6" name="SEL1" access="RW" reset_value="0" description="Trigger MUX Input 1 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL1(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="6" name="SEL2" access="RW" reset_value="0" description="Trigger MUX Input 2 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL2(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="6" name="SEL3" access="RW" reset_value="0" description="Trigger MUX Input 3 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL3(x)"/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x4C" width="32" name="LPUART0" description="TRGMUX LPUART0 Register">
    <alias type="id" value="TRGMUX_19"/>
    <alias type="CMSIS" value="TRGMUXn[19]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x50" width="32" name="LPUART1" description="TRGMUX LPUART1 Register">
    <alias type="id" value="TRGMUX_20"/>
    <alias type="CMSIS" value="TRGMUXn[20]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x54" width="32" name="LPI2C0" description="TRGMUX LPI2C0 Register">
    <alias type="id" value="TRGMUX_21"/>
    <alias type="CMSIS" value="TRGMUXn[21]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x5C" width="32" name="LPSPI0" description="TRGMUX LPSPI0 Register">
    <alias type="id" value="TRGMUX_23"/>
    <alias type="CMSIS" value="TRGMUXn[23]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x60" width="32" name="LPSPI1" description="TRGMUX LPSPI1 Register">
    <alias type="id" value="TRGMUX_24"/>
    <alias type="CMSIS" value="TRGMUXn[24]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
  <register offset="0x64" width="32" name="LPTMR0" description="TRGMUX LPTMR0 Register">
    <alias type="id" value="TRGMUX_25"/>
    <alias type="CMSIS" value="TRGMUXn[25]"/>
    <bit_field offset="0" width="6" name="SEL0" access="RW" reset_value="0" description="Trigger MUX Input 0 Source Select">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_SEL0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="8" reset_value="0"/>
    <reserved_bit_field offset="24" width="7" reset_value="0"/>
    <bit_field offset="31" width="1" name="LK" access="RW" reset_value="0" description="TRGMUX register lock.">
      <alias type="CMSIS" value="TRGMUX_TRGMUXn_LK(x)"/>
      <bit_field_value name="TRGMUXn_LK_UNLOCKED" value="0b0" description="Register can be written."/>
      <bit_field_value name="TRGMUXn_LK_LOCKED" value="0b1" description="Register cannot be written until the next system Reset."/>
    </bit_field>
  </register>
</regs:peripheral>