#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Dec 18 10:47:53 2017
# Process ID: 41952
# Current directory: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16884 F:\MZ7X\MZ702\s3\S03_CH03_AXI_DMA_OV7725_HDMI\Miz_sys\Miz_sys.xpr
# Log file: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/vivado.log
# Journal file: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/AXI_OLED'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/rgb2vga_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/OV_Sensor_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 856.496 ; gain = 205.840
open_bd_design {F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 918.770 ; gain = 57.527
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333}] [get_bd_cells processing_system7_0]
endgroup
open_bd_design {F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
set_property synth_checkpoint_mode Hierarchical [get_files  F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_dma_0/s_axis_s2mm_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1158.988 ; gain = 128.668
export_ip_user_files -of_objects [get_files F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_rst_processing_system7_0_50M_0_synth_1 system_axi_dma_0_0_synth_1 system_xlconcat_0_0_synth_1 system_v_vid_in_axi4s_0_0_synth_1 system_xlconstant_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_v_tc_0_0_synth_1 system_clk_wiz_0_0_synth_1 system_axi_gpio_0_0_synth_1 system_OV_Sensor_ML_0_2_synth_1 system_HDMI_FPGA_ML_0_0_synth_1 system_xbar_1_synth_1 system_xbar_0_synth_1 system_auto_pc_0_synth_1 system_auto_us_0_synth_1 system_auto_us_1_synth_1 system_auto_pc_1_synth_1}
[Mon Dec 18 10:51:51 2017] Launched system_processing_system7_0_0_synth_1, system_rst_processing_system7_0_50M_0_synth_1, system_axi_dma_0_0_synth_1, system_xlconcat_0_0_synth_1, system_v_vid_in_axi4s_0_0_synth_1, system_xlconstant_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_v_tc_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_OV_Sensor_ML_0_2_synth_1, system_HDMI_FPGA_ML_0_0_synth_1, system_xbar_1_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_auto_us_0_synth_1, system_auto_us_1_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_processing_system7_0_50M_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_rst_processing_system7_0_50M_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_axi_dma_0_0_synth_1/runme.log
system_xlconcat_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_xlconcat_0_0_synth_1/runme.log
system_v_vid_in_axi4s_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_v_vid_in_axi4s_0_0_synth_1/runme.log
system_xlconstant_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_xlconstant_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_v_tc_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_clk_wiz_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_axi_gpio_0_0_synth_1/runme.log
system_OV_Sensor_ML_0_2_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_OV_Sensor_ML_0_2_synth_1/runme.log
system_HDMI_FPGA_ML_0_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_HDMI_FPGA_ML_0_0_synth_1/runme.log
system_xbar_1_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_xbar_1_synth_1/runme.log
system_xbar_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_pc_0_synth_1/runme.log
system_auto_us_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_us_0_synth_1/runme.log
system_auto_us_1_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_us_1_synth_1/runme.log
system_auto_pc_1_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_ports vga_data]
delete_bd_objs [get_bd_ports vga_hs]
delete_bd_objs [get_bd_ports vga_vs]
generate_target all [get_files  F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_dma_0/s_axis_s2mm_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1462.461 ; gain = 70.742
export_ip_user_files -of_objects [get_files F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_auto_pc_0_synth_1 system_auto_us_0_synth_1 system_auto_us_1_synth_1 system_auto_pc_1_synth_1}
[Mon Dec 18 11:02:03 2017] Launched system_auto_pc_0_synth_1, system_auto_us_0_synth_1, system_auto_us_1_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_auto_pc_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_pc_0_synth_1/runme.log
system_auto_us_0_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_us_0_synth_1/runme.log
system_auto_us_1_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_us_1_synth_1/runme.log
system_auto_pc_1_synth_1: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec 18 11:06:41 2017] Launched synth_1...
Run output will be captured here: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Mon Dec 18 11:06:41 2017] Launched impl_1...
Run output will be captured here: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec 18 11:14:51 2017] Launched synth_1...
Run output will be captured here: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Mon Dec 18 11:14:51 2017] Launched impl_1...
Run output will be captured here: F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/impl_1/runme.log
file copy -force F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk -hwspec F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk -hwspec F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk -hwspec F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk -hwspec F:/MZ7X/MZ702/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 11:23:21 2017...
