<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/acr2/data/xmlReportxbr.dtd">
<document><ascFile>registered_alu.rpt</ascFile><devFile>C:/Xilinx/acr2/data/xa2c32a.chp</devFile><mfdFile>registered_alu.mfd</mfdFile><htmlFile logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="VQ44" date="11-11-2025" time=" 11:17AM" speed="-6" design="registered_alu" device="XA2C32A" status="1" eqnType="1" version="1.0" statusStr="Successful" swVersion="H.38"/><inputs id="a0_SPECSIG"/><inputs id="a1_SPECSIG"/><inputs id="a2_SPECSIG"/><inputs id="a3_SPECSIG"/><inputs id="b0_SPECSIG"/><inputs id="b1_SPECSIG"/><inputs id="b2_SPECSIG"/><inputs id="b3_SPECSIG"/><inputs id="cin"/><inputs id="sel2_SPECSIG"/><inputs id="sel1_SPECSIG"/><inputs id="sel0_SPECSIG"/><global_inputs id="clk" use="GCK"/><global_inputs id="reset_n" use="GSR"/><pin id="FB1_MC1_PIN38" use="O" iostd="LVCMOS18" pinnum="38" signal="cout"/><pin id="FB1_MC2_PIN37" use="O" iostd="LVCMOS18" pinnum="37" signal="f3_SPECSIG"/><pin id="FB1_MC3_PIN36" use="O" iostd="LVCMOS18" pinnum="36" signal="f2_SPECSIG"/><pin id="FB1_MC4_PIN34" use="O" iostd="LVCMOS18" pinnum="34" signal="f1_SPECSIG"/><pin id="FB1_MC5_PIN33" use="O" iostd="LVCMOS18" pinnum="33" signal="f0_SPECSIG"/><pin id="FB1_MC6_PIN32" use="I" iostd="LVCMOS18" pinnum="32" signal="a0_SPECSIG"/><pin id="FB1_MC7_PIN31" use="I" iostd="LVCMOS18" pinnum="31" signal="a1_SPECSIG"/><pin id="FB1_MC8_PIN30" use="GSR" iostd="LVCMOS18" pinnum="30" signal="reset_n"/><pin id="FB1_MC9_PIN29" use="I" iostd="LVCMOS18" pinnum="29" signal="a2_SPECSIG"/><pin id="FB1_MC10_PIN28" use="I" iostd="LVCMOS18" pinnum="28" signal="a3_SPECSIG"/><pin id="FB1_MC11_PIN27" use="I" iostd="LVCMOS18" pinnum="27" signal="b0_SPECSIG"/><pin id="FB1_MC12_PIN23" use="I" iostd="LVCMOS18" pinnum="23" signal="b1_SPECSIG"/><pin id="FB1_MC13_PIN22" use="I" iostd="LVCMOS18" pinnum="22" signal="b2_SPECSIG"/><pin id="FB1_MC14_PIN21" use="I" iostd="LVCMOS18" pinnum="21" signal="b3_SPECSIG"/><pin id="FB1_MC15_PIN20" use="I" iostd="LVCMOS18" pinnum="20" signal="cin"/><pin id="FB1_MC16_PIN19" use="I" iostd="LVCMOS18" pinnum="19" signal="sel0_SPECSIG"/><pin id="FB2_MC1_PIN39" use="I" iostd="LVCMOS18" pinnum="39" signal="sel1_SPECSIG"/><pin id="FB2_MC2_PIN40" use="I" iostd="LVCMOS18" pinnum="40" signal="sel2_SPECSIG"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" use="GCK" iostd="LVCMOS18" pinnum="43" signal="clk"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" use="b_SPECSIG" pinnum="6" signal="aluadderfa3xor_ab_SPECSIG"/><pin id="FB2_MC12_PIN8" use="b_SPECSIG" pinnum="8" signal="N_PZ_43"/><pin id="FB2_MC13_PIN12" use="b_SPECSIG" pinnum="12" signal="N_PZ_84"/><pin id="FB2_MC14_PIN13" use="b_SPECSIG" pinnum="13" signal="N_PZ_25"/><pin id="FB2_MC15_PIN14" use="b_SPECSIG" pinnum="14" signal="N_PZ_37"/><pin id="FB2_MC16_PIN16" use="b_SPECSIG" pinnum="16" signal="N_PZ_74"/><pin id="FB_PIN35" use="VCCAUX" pinnum="35"/><pin id="FB_PIN7" use="VCCIO-1.8" pinnum="7"/><pin id="FB_PIN15" use="VCC" pinnum="15"/><pin id="FB_PIN26" use="VCCIO-1.8" pinnum="26"/><fblock id="FB1" pinUse="15"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="6" signal="cout"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="8" signal="f3_SPECSIG"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_44"/><eq_pterm ptindx="FB1_43"/><eq_pterm ptindx="FB1_42"/><eq_pterm ptindx="FB1_45"/><eq_pterm ptindx="FB1_41"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="11" signal="f2_SPECSIG"><eq_pterm ptindx="FB1_31"/><eq_pterm ptindx="FB1_40"/><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_36"/><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_37"/><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_35"/><eq_pterm ptindx="FB1_38"/><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_33"/><eq_pterm ptindx="FB1_39"/><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_29"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34" sigUse="11" signal="f1_SPECSIG"><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_23"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33" sigUse="8" signal="f0_SPECSIG"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19" sigUse="10" signal="aluadderfa1cout1_SPECSIG"><eq_pterm ptindx="FB1_55"/><eq_pterm ptindx="FB1_46"/><eq_pterm ptindx="FB1_47"/><eq_pterm ptindx="FB1_51"/><eq_pterm ptindx="FB1_48"/><eq_pterm ptindx="FB1_54"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_49"/><eq_pterm ptindx="FB1_50"/><eq_pterm ptindx="FB1_52"/><eq_pterm ptindx="FB1_53"/></macrocell><fbinput id="FB1_I1" signal="N_PZ_25"/><fbinput id="FB1_I2" signal="N_PZ_37"/><fbinput id="FB1_I3" signal="N_PZ_43"/><fbinput id="FB1_I4" signal="N_PZ_74"/><fbinput id="FB1_I5" signal="N_PZ_84"/><fbinput id="FB1_I6" signal="a0_SPECSIG"/><fbinput id="FB1_I7" signal="a1_SPECSIG"/><fbinput id="FB1_I8" signal="a2_SPECSIG"/><fbinput id="FB1_I9" signal="a3_SPECSIG"/><fbinput id="FB1_I10" signal="aluadderfa1cout1_SPECSIG"/><fbinput id="FB1_I11" signal="aluadderfa3xor_ab_SPECSIG"/><fbinput id="FB1_I12" signal="b0_SPECSIG"/><fbinput id="FB1_I13" signal="b1_SPECSIG"/><fbinput id="FB1_I14" signal="b2_SPECSIG"/><fbinput id="FB1_I15" signal="b3_SPECSIG"/><fbinput id="FB1_I16" signal="cin"/><fbinput id="FB1_I17" signal="sel0_SPECSIG"/><fbinput id="FB1_I18" signal="sel1_SPECSIG"/><fbinput id="FB1_I19" signal="sel2_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="sel2_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG"/><signal id="b3_SPECSIG"/><signal id="aluadderfa3xor_ab_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1"><signal id="sel2_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG"/><signal id="b3_SPECSIG" negated="ON"/><signal id="aluadderfa3xor_ab_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2"><signal id="aluadderfa3xor_ab_SPECSIG"/><signal id="N_PZ_43"/></pterm><pterm id="FB1_3"><signal id="sel1_SPECSIG" negated="ON"/><signal id="b0_SPECSIG" negated="ON"/><signal id="N_PZ_74"/></pterm><pterm id="FB1_4"><signal id="sel2_SPECSIG" negated="ON"/><signal id="cin"/><signal id="a0_SPECSIG"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_5"><signal id="sel1_SPECSIG" negated="ON"/><signal id="cin" negated="ON"/><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_6"><signal id="sel2_SPECSIG"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_7"><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_74"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_8"><signal id="sel1_SPECSIG"/><signal id="a0_SPECSIG"/><signal id="N_PZ_74" negated="ON"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_9"><signal id="sel2_SPECSIG" negated="ON"/><signal id="cin"/><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_84" negated="ON"/></pterm><pterm id="FB1_10"><signal id="sel2_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="cin" negated="ON"/><signal id="a0_SPECSIG"/><signal id="N_PZ_84" negated="ON"/></pterm><pterm id="FB1_11"><signal id="sel1_SPECSIG"/><signal id="N_PZ_37"/><signal id="a0_SPECSIG"/><signal id="N_PZ_84" negated="ON"/></pterm><pterm id="FB1_12"><signal id="N_PZ_37" negated="ON"/><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_84" negated="ON"/></pterm><pterm id="FB1_13"><signal id="sel1_SPECSIG"/><signal id="a1_SPECSIG" negated="ON"/><signal id="b1_SPECSIG"/><signal id="N_PZ_74"/></pterm><pterm id="FB1_14"><signal id="sel1_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG"/><signal id="N_PZ_74"/></pterm><pterm id="FB1_15"><signal id="sel2_SPECSIG"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="a1_SPECSIG"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_16"><signal id="sel2_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="cin"/><signal id="a0_SPECSIG"/></pterm><pterm id="FB1_17"><signal id="sel1_SPECSIG"/><signal id="a1_SPECSIG" negated="ON"/><signal id="b1_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/></pterm><pterm id="FB1_18"><signal id="sel2_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="cin"/><signal id="b0_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="sel1_SPECSIG"/><signal id="b1_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="N_PZ_74"/></pterm><pterm id="FB1_20"><signal id="sel1_SPECSIG"/><signal id="N_PZ_37" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="N_PZ_74"/></pterm><pterm id="FB1_21"><signal id="sel1_SPECSIG" negated="ON"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_22"><signal id="N_PZ_37"/><signal id="a1_SPECSIG" negated="ON"/><signal id="b1_SPECSIG"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_23"><signal id="N_PZ_37" negated="ON"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_24"><signal id="sel1_SPECSIG"/><signal id="N_PZ_37" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="a0_SPECSIG"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_25"><signal id="sel2_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="a0_SPECSIG"/><signal id="N_PZ_84" negated="ON"/></pterm><pterm id="FB1_26"><signal id="sel2_SPECSIG"/><signal id="aluadderfa1cout1_SPECSIG" negated="ON"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_27"><signal id="sel1_SPECSIG"/><signal id="sel0_SPECSIG"/><signal id="N_PZ_37"/><signal id="a2_SPECSIG"/></pterm><pterm id="FB1_28"><signal id="sel2_SPECSIG" negated="ON"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG"/><signal id="a2_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="b2_SPECSIG"/></pterm><pterm id="FB1_29"><signal id="sel2_SPECSIG" negated="ON"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG" negated="ON"/><signal id="a2_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="b2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_30"><signal id="sel1_SPECSIG" negated="ON"/><signal id="N_PZ_37" negated="ON"/><signal id="a2_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/></pterm><pterm id="FB1_31"><signal id="N_PZ_43"/><signal id="a2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_32"><signal id="N_PZ_43"/><signal id="a1_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/></pterm><pterm id="FB1_33"><signal id="N_PZ_43"/><signal id="b1_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="b2_SPECSIG"/></pterm><pterm id="FB1_34"><signal id="N_PZ_43"/><signal id="b1_SPECSIG"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="b2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_35"><signal id="sel0_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="a2_SPECSIG" negated="ON"/><signal id="N_PZ_25"/></pterm><pterm id="FB1_36"><signal id="sel2_SPECSIG"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="a2_SPECSIG" negated="ON"/><signal id="N_PZ_25" negated="ON"/></pterm><pterm id="FB1_37"><signal id="sel1_SPECSIG"/><signal id="N_PZ_37"/><signal id="a2_SPECSIG"/><signal id="N_PZ_25" negated="ON"/></pterm><pterm id="FB1_38"><signal id="sel0_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="N_PZ_25" negated="ON"/><signal id="b2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_39"><signal id="sel2_SPECSIG" negated="ON"/><signal id="a1_SPECSIG" negated="ON"/><signal id="a2_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG"/><signal id="N_PZ_25" negated="ON"/></pterm><pterm id="FB1_40"><signal id="N_PZ_43"/><signal id="N_PZ_25" negated="ON"/></pterm><pterm id="FB1_41"><signal id="sel0_SPECSIG" negated="ON"/><signal id="b3_SPECSIG" negated="ON"/><signal id="a3_SPECSIG" negated="ON"/><signal id="N_PZ_37"/></pterm><pterm id="FB1_42"><signal id="sel1_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG" negated="ON"/><signal id="aluadderfa3xor_ab_SPECSIG"/><signal id="N_PZ_37"/></pterm><pterm id="FB1_43"><signal id="sel1_SPECSIG"/><signal id="b3_SPECSIG"/><signal id="aluadderfa3xor_ab_SPECSIG" negated="ON"/><signal id="N_PZ_37"/></pterm><pterm id="FB1_44"><signal id="sel2_SPECSIG" negated="ON"/><signal id="aluadderfa3xor_ab_SPECSIG" negated="ON"/><signal id="N_PZ_43" negated="ON"/></pterm><pterm id="FB1_45"><signal id="sel0_SPECSIG"/><signal id="b3_SPECSIG" negated="ON"/><signal id="aluadderfa3xor_ab_SPECSIG" negated="ON"/><signal id="N_PZ_43" negated="ON"/></pterm><pterm id="FB1_46"><signal id="sel2_SPECSIG" negated="ON"/><signal id="cin" negated="ON"/><signal id="a0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_47"><signal id="sel1_SPECSIG"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_48"><signal id="sel1_SPECSIG" negated="ON"/><signal id="a1_SPECSIG" negated="ON"/><signal id="b1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_49"><signal id="N_PZ_37"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG"/></pterm><pterm id="FB1_50"><signal id="N_PZ_37" negated="ON"/><signal id="a1_SPECSIG" negated="ON"/><signal id="b1_SPECSIG"/></pterm><pterm id="FB1_51"><signal id="sel1_SPECSIG"/><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_52"><signal id="a0_SPECSIG" negated="ON"/><signal id="b0_SPECSIG" negated="ON"/><signal id="N_PZ_74" negated="ON"/></pterm><pterm id="FB1_53"><signal id="sel2_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="cin" negated="ON"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_54"><signal id="sel1_SPECSIG" negated="ON"/><signal id="a0_SPECSIG" negated="ON"/><signal id="N_PZ_84"/></pterm><pterm id="FB1_55"><signal id="N_PZ_37" negated="ON"/><signal id="N_PZ_84" negated="ON"/></pterm></PAL><equation id="cout" regUse="DFF"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/></d2><clk><fastsig signal="clk"/></clk><reset negated="ON"><fastsig signal="reset_n"/></reset><prld ptindx="GND"/></equation><equation id="f3_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_44"/><eq_pterm ptindx="FB1_43"/><eq_pterm ptindx="FB1_42"/><eq_pterm ptindx="FB1_45"/><eq_pterm ptindx="FB1_41"/></d2><clk><fastsig signal="clk"/></clk><reset negated="ON"><fastsig signal="reset_n"/></reset><prld ptindx="GND"/></equation><equation id="f2_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="FB1_31"/><eq_pterm ptindx="FB1_40"/><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_36"/><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_37"/><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_35"/><eq_pterm ptindx="FB1_38"/><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_33"/><eq_pterm ptindx="FB1_39"/><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_29"/></d2><clk><fastsig signal="clk"/></clk><reset negated="ON"><fastsig signal="reset_n"/></reset><prld ptindx="GND"/></equation><equation id="f1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_23"/></d2><clk><fastsig signal="clk"/></clk><reset negated="ON"><fastsig signal="reset_n"/></reset><prld ptindx="GND"/></equation><equation id="f0_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_10"/></d2><clk><fastsig signal="clk"/></clk><reset negated="ON"><fastsig signal="reset_n"/></reset><prld ptindx="GND"/></equation><equation id="aluadderfa1cout1_SPECSIG"><d2><eq_pterm ptindx="FB1_55"/><eq_pterm ptindx="FB1_46"/><eq_pterm ptindx="FB1_47"/><eq_pterm ptindx="FB1_51"/><eq_pterm ptindx="FB1_48"/><eq_pterm ptindx="FB1_54"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_49"/><eq_pterm ptindx="FB1_50"/><eq_pterm ptindx="FB1_52"/><eq_pterm ptindx="FB1_53"/></d2></equation></fblock><fblock id="FB2" pinUse="2"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6" sigUse="4" signal="aluadderfa3xor_ab_SPECSIG"><eq_pterm ptindx="FB2_40"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_14"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8" sigUse="8" signal="N_PZ_43"><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_7"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12" sigUse="3" signal="N_PZ_84"><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_4"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13" sigUse="3" signal="N_PZ_25"><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_2"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14" sigUse="3" signal="N_PZ_37"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16" sigUse="2" signal="N_PZ_74"><eq_pterm ptindx="FB2_55"/></macrocell><fbinput id="FB2_I1" signal="N_PZ_25"/><fbinput id="FB2_I2" signal="N_PZ_37"/><fbinput id="FB2_I3" signal="a1_SPECSIG"/><fbinput id="FB2_I4" signal="a2_SPECSIG"/><fbinput id="FB2_I5" signal="a3_SPECSIG"/><fbinput id="FB2_I6" signal="aluadderfa1cout1_SPECSIG"/><fbinput id="FB2_I7" signal="b0_SPECSIG"/><fbinput id="FB2_I8" signal="b1_SPECSIG"/><fbinput id="FB2_I9" signal="b2_SPECSIG"/><fbinput id="FB2_I10" signal="b3_SPECSIG"/><fbinput id="FB2_I11" signal="sel0_SPECSIG"/><fbinput id="FB2_I12" signal="sel1_SPECSIG"/><fbinput id="FB2_I13" signal="sel2_SPECSIG"/><PAL><pterm id="FB2_0"><signal id="sel2_SPECSIG"/></pterm><pterm id="FB2_1"><signal id="sel1_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG"/></pterm><pterm id="FB2_2"><signal id="sel1_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG"/><signal id="b2_SPECSIG"/></pterm><pterm id="FB2_3"><signal id="sel1_SPECSIG"/><signal id="b2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4"><signal id="sel1_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5"><signal id="b0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6"><signal id="sel2_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG"/><signal id="a2_SPECSIG"/></pterm><pterm id="FB2_7"><signal id="sel1_SPECSIG"/><signal id="N_PZ_37" negated="ON"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG" negated="ON"/><signal id="a2_SPECSIG"/></pterm><pterm id="FB2_8"><signal id="sel2_SPECSIG" negated="ON"/><signal id="a2_SPECSIG"/><signal id="aluadderfa1cout1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_9"><signal id="sel2_SPECSIG" negated="ON"/><signal id="a2_SPECSIG"/><signal id="N_PZ_25"/></pterm><pterm id="FB2_10"><signal id="sel2_SPECSIG" negated="ON"/><signal id="N_PZ_37"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG"/><signal id="N_PZ_25"/></pterm><pterm id="FB2_11"><signal id="N_PZ_37" negated="ON"/><signal id="a1_SPECSIG"/><signal id="b1_SPECSIG" negated="ON"/><signal id="N_PZ_25"/></pterm><pterm id="FB2_12"><signal id="sel2_SPECSIG" negated="ON"/><signal id="aluadderfa1cout1_SPECSIG" negated="ON"/><signal id="N_PZ_25"/></pterm><pterm id="FB2_13"><signal id="sel1_SPECSIG"/><signal id="b3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14"><signal id="b3_SPECSIG"/><signal id="N_PZ_37"/></pterm><pterm id="FB2_40"><signal id="a3_SPECSIG"/></pterm><pterm id="FB2_55"><signal id="sel2_SPECSIG"/><signal id="sel0_SPECSIG" negated="ON"/></pterm></PAL><equation id="aluadderfa3xor_ab_SPECSIG"><d1><eq_pterm ptindx="FB2_40"/></d1><d2><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_14"/></d2></equation><equation id="N_PZ_43"><d2><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_7"/></d2></equation><equation id="N_PZ_84"><d2><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_4"/></d2></equation><equation id="N_PZ_25"><d2><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_2"/></d2></equation><equation id="N_PZ_37"><d2><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></d2></equation><equation id="N_PZ_74"><d1><eq_pterm ptindx="FB2_55"/></d1></equation></fblock><vcc/><gnd/><compOpts loc="ON" part="xa2c32a-6-VQ44" prld="LOW" slew="FAST" inreg="ON" iostd="LVCMOS18" mlopt="ON" gsropt="ON" gtsopt="ON" inputs="32" keepio="OFF" pterms="36" unused="GROUND" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" blkfanin="38" datagate="ON" ignoredg="OFF" ignorets="OFF" optimize="DENSITY" terminate="FLOAT"/><specSig value="a&lt;0&gt;" signal="a0_SPECSIG"/><specSig value="a&lt;1&gt;" signal="a1_SPECSIG"/><specSig value="a&lt;2&gt;" signal="a2_SPECSIG"/><specSig value="a&lt;3&gt;" signal="a3_SPECSIG"/><specSig value="b&lt;0&gt;" signal="b0_SPECSIG"/><specSig value="b&lt;1&gt;" signal="b1_SPECSIG"/><specSig value="b&lt;2&gt;" signal="b2_SPECSIG"/><specSig value="b&lt;3&gt;" signal="b3_SPECSIG"/><specSig value="sel&lt;2&gt;" signal="sel2_SPECSIG"/><specSig value="sel&lt;1&gt;" signal="sel1_SPECSIG"/><specSig value="sel&lt;0&gt;" signal="sel0_SPECSIG"/><specSig value="f&lt;3&gt;" signal="f3_SPECSIG"/><specSig value="f&lt;2&gt;" signal="f2_SPECSIG"/><specSig value="f&lt;1&gt;" signal="f1_SPECSIG"/><specSig value="f&lt;0&gt;" signal="f0_SPECSIG"/><specSig value="(b)" signal="b_SPECSIG"/><specSig value="alu/adder/fa3/xor_ab" signal="aluadderfa3xor_ab_SPECSIG"/><specSig value="alu/adder/fa1/cout1" signal="aluadderfa1cout1_SPECSIG"/></document>
