#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Aug 26 10:54:43 2023
# Process ID: 17880
# Current directory: C:/Users/abhii/Desktop/RISCV_PIPELINED4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16796 C:\Users\abhii\Desktop\RISCV_PIPELINED4\riscv.xpr
# Log file: C:/Users/abhii/Desktop/RISCV_PIPELINED4/vivado.log
# Journal file: C:/Users/abhii/Desktop/RISCV_PIPELINED4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/abhii/Desktop/riscv' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.gen/sources_1', nor could it be found using path 'C:/Users/abhii/Desktop/riscv/riscv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.770 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu7ev-ffvc1156-2-e
Top: pipelined_mipstest
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.812 ; gain = 132.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelined_mipstest' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:22]
INFO: [Synth 8-6157] synthesizing module 'initialise' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:78]
INFO: [Synth 8-6155] done synthesizing module 'initialise' (1#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:78]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:88]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (2#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:88]
INFO: [Synth 8-6157] synthesizing module 'add1' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:107]
INFO: [Synth 8-6155] done synthesizing module 'add1' (3#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:107]
INFO: [Synth 8-6157] synthesizing module 'dff1' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:113]
INFO: [Synth 8-6155] done synthesizing module 'dff1' (4#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:113]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:126]
INFO: [Synth 8-6155] done synthesizing module 'control' (5#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:122]
INFO: [Synth 8-6157] synthesizing module 'Register_mem' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:180]
INFO: [Synth 8-6155] done synthesizing module 'Register_mem' (6#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:180]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:203]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (7#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:203]
INFO: [Synth 8-6157] synthesizing module 'dff2' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:209]
INFO: [Synth 8-6155] done synthesizing module 'dff2' (8#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:209]
INFO: [Synth 8-6157] synthesizing module 'mux1' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:241]
INFO: [Synth 8-6155] done synthesizing module 'mux1' (9#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:241]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:245]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (10#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:245]
INFO: [Synth 8-6157] synthesizing module 'forward_1' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:367]
WARNING: [Synth 8-567] referenced signal 'RegWrite_s3' should be on the sensitivity list [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:369]
WARNING: [Synth 8-567] referenced signal 'RegWrite_s4' should be on the sensitivity list [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:369]
WARNING: [Synth 8-567] referenced signal 'write_reg_s4' should be on the sensitivity list [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:369]
INFO: [Synth 8-6155] done synthesizing module 'forward_1' (11#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:367]
INFO: [Synth 8-6157] synthesizing module 'muxfa1' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:407]
INFO: [Synth 8-6155] done synthesizing module 'muxfa1' (12#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:407]
INFO: [Synth 8-6157] synthesizing module 'muxfa2' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:392]
INFO: [Synth 8-6155] done synthesizing module 'muxfa2' (13#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:392]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (14#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:251]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:257]
INFO: [Synth 8-251] ------------- [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:322]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:260]
INFO: [Synth 8-251] control =  [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:270]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:257]
INFO: [Synth 8-6157] synthesizing module 'dff3' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:349]
INFO: [Synth 8-6155] done synthesizing module 'dff3' (16#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:349]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:419]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (17#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:419]
INFO: [Synth 8-6157] synthesizing module 'dff4' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:439]
INFO: [Synth 8-6155] done synthesizing module 'dff4' (18#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:439]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:455]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (19#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:455]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_mipstest' (20#1) [C:/Users/abhii/Desktop/RISCV_PIPELINED4/riscv.srcs/sources_1/new/riscv.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2230.781 ; gain = 203.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.199 ; gain = 217.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.199 ; gain = 217.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2244.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2351.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2764.543 ; gain = 737.535
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.543 ; gain = 1617.773
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 11:39:31 2023...
