module counter (clk, en, rst, count); // module declaration

    input clk, en, rst; // inputs declaration
    output reg [7:0] count; // output declaration

    always @(posedge clk) begin // always block
        if (rst) count <= 0; // reset condition
        else if (en) count <= count + 1; // enable condition
    end

endmodule // end of module counter