{
  "cells": [
    {
      "func": null,
      "handle_name": "/WORK/gcd/dpath",
      "leaf": false,
      "name": "dpath",
      "pins": [
        {
          "bits": [29],
          "direction": "output",
          "name": "is_a_lt_b"
        },
        {
          "bits": [28],
          "direction": "input",
          "name": "b_reg_en"
        },
        {
          "bits": [27],
          "direction": "input",
          "name": "b_mux_sel"
        },
        {
          "bits": [32],
          "direction": "output",
          "name": "is_b_zero"
        },
        {
          "bits": [19, 45],
          "direction": "input",
          "name": "a_mux_sel"
        },
        {
          "bits": [16],
          "direction": "input",
          "name": "a_reg_en"
        },
        {
          "bits": [
            8, 9, 10, 17, 21, 24, 25, 30, 35, 36, 37, 38, 40, 41, 46, 50
          ],
          "direction": "input",
          "name": "req_msg_a"
        },
        {
          "bits": [
            11, 12, 13, 14, 18, 20, 23, 33, 48, 51, 52, 54, 55, 56, 57, 59
          ],
          "direction": "input",
          "name": "req_msg_b"
        },
        {
          "bits": [1, 2, 3, 4, 5, 6, 7, 22, 31, 34, 39, 44, 47, 49, 53, 60],
          "direction": "output",
          "name": "resp_msg"
        },
        {
          "bits": [15],
          "direction": "input",
          "name": "clk"
        }
      ],
      "type": ""
    },
    {
      "func": null,
      "handle_name": "/WORK/gcd/ctrl",
      "leaf": false,
      "name": "ctrl",
      "pins": [
        {
          "bits": [43],
          "direction": "input",
          "name": "resp_rdy"
        },
        {
          "bits": [19, 45],
          "direction": "output",
          "name": "a_mux_sel"
        },
        {
          "bits": [16],
          "direction": "output",
          "name": "a_reg_en"
        },
        {
          "bits": [32],
          "direction": "input",
          "name": "is_b_zero"
        },
        {
          "bits": [15],
          "direction": "input",
          "name": "clk"
        },
        {
          "bits": [42],
          "direction": "input",
          "name": "reset"
        },
        {
          "bits": [0],
          "direction": "output",
          "name": "resp_val"
        },
        {
          "bits": [28],
          "direction": "output",
          "name": "b_reg_en"
        },
        {
          "bits": [26],
          "direction": "input",
          "name": "req_val"
        },
        {
          "bits": [58],
          "direction": "output",
          "name": "req_rdy"
        },
        {
          "bits": [27],
          "direction": "output",
          "name": "b_mux_sel"
        },
        {
          "bits": [29],
          "direction": "input",
          "name": "is_a_lt_b"
        }
      ],
      "type": ""
    }
  ],
  "nets": [
    {
      "bits": [43],
      "handle_name": "/WORK/gcd/resp_rdy",
      "name": "resp_rdy"
    },
    {
      "bits": [42],
      "handle_name": "/WORK/gcd/reset",
      "name": "reset"
    },
    {
      "bits": [58],
      "handle_name": "/WORK/gcd/req_rdy",
      "name": "req_rdy"
    },
    {
      "bits": [16],
      "handle_name": "/WORK/gcd/ctrl$a_reg_en",
      "name": "ctrl$a_reg_en"
    },
    {
      "bits": [1, 2, 3, 4, 5, 6, 7, 22, 31, 34, 39, 44, 47, 49, 53, 60],
      "handle_name": "/WORK/gcd/resp_msg",
      "name": "resp_msg"
    },
    {
      "bits": [19, 45],
      "handle_name": "/WORK/gcd/ctrl$a_mux_sel",
      "name": "ctrl$a_mux_sel"
    },
    {
      "bits": [
        8, 9, 10, 11, 12, 13, 14, 17, 18, 20, 21, 23, 24, 25, 30, 33, 35, 36,
        37, 38, 40, 41, 46, 48, 50, 51, 52, 54, 55, 56, 57, 59
      ],
      "handle_name": "/WORK/gcd/req_msg",
      "name": "req_msg"
    },
    {
      "bits": [26],
      "handle_name": "/WORK/gcd/req_val",
      "name": "req_val"
    },
    {
      "bits": [0],
      "handle_name": "/WORK/gcd/resp_val",
      "name": "resp_val"
    },
    {
      "bits": [27],
      "handle_name": "/WORK/gcd/ctrl$b_mux_sel",
      "name": "ctrl$b_mux_sel"
    },
    {
      "bits": [28],
      "handle_name": "/WORK/gcd/ctrl$b_reg_en",
      "name": "ctrl$b_reg_en"
    },
    {
      "bits": [32],
      "handle_name": "/WORK/gcd/dpath$is_b_zero",
      "name": "dpath$is_b_zero"
    },
    {
      "bits": [15],
      "handle_name": "/WORK/gcd/clk",
      "name": "clk"
    },
    {
      "bits": [29],
      "handle_name": "/WORK/gcd/dpath$is_a_lt_b",
      "name": "dpath$is_a_lt_b"
    }
  ],
  "ports": [
    {
      "bits": [43],
      "direction": "input",
      "handle_name": "resp_rdy",
      "name": "resp_rdy"
    },
    {
      "bits": [26],
      "direction": "input",
      "handle_name": "req_val",
      "name": "req_val"
    },
    {
      "bits": [58],
      "direction": "output",
      "handle_name": "req_rdy",
      "name": "req_rdy"
    },
    {
      "bits": [0],
      "direction": "output",
      "handle_name": "resp_val",
      "name": "resp_val"
    },
    {
      "bits": [
        8, 9, 10, 11, 12, 13, 14, 17, 18, 20, 21, 23, 24, 25, 30, 33, 35, 36,
        37, 38, 40, 41, 46, 48, 50, 51, 52, 54, 55, 56, 57, 59
      ],
      "direction": "input",
      "handle_name": "req_msg",
      "name": "req_msg"
    },
    {
      "bits": [42],
      "direction": "input",
      "handle_name": "reset",
      "name": "reset"
    },
    {
      "bits": [1, 2, 3, 4, 5, 6, 7, 22, 31, 34, 39, 44, 47, 49, 53, 60],
      "direction": "output",
      "handle_name": "resp_msg",
      "name": "resp_msg"
    },
    {
      "bits": [15],
      "direction": "input",
      "handle_name": "clk",
      "name": "clk"
    }
  ]
}
