// Seed: 1743787025
module module_0 (
    input wire id_0,
    output tri id_1,
    output wand id_2
    , id_20,
    input tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    output tri0 id_11,
    output uwire id_12,
    output wand id_13,
    output supply0 id_14,
    input tri id_15
    , id_21,
    input wor id_16,
    input supply0 id_17,
    output wand id_18
);
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2
    , id_10,
    output wor id_3,
    input uwire id_4,
    output logic id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8
);
  always @(-1 or posedge id_4) begin : LABEL_0
    id_5 <= id_6;
  end
  module_0 modCall_1 (
      id_6,
      id_0,
      id_3,
      id_8,
      id_4,
      id_0,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_2,
      id_7,
      id_2,
      id_3
  );
  assign modCall_1.id_14 = 0;
endmodule
