\hypertarget{structLPC__SSP__T}{\section{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T Struct Reference}
\label{structLPC__SSP__T}\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
}


S\-S\-P register block structure.  




{\ttfamily \#include $<$ssp\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_af8ad155254cb659608f4c1c6bd83b62b}{C\-R0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a648b740833659e86e8be3a8f6c17147c}{C\-R1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a7a32964f3ca72981b80cf4012c515ea8}{D\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a5f6421682b9a321abc8d4c91a6dbd964}{S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a48e7161fc6e6b91bd724a17df5435141}{C\-P\-S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a5969572eaab7a02f4bbd7c898f93ca73}{I\-M\-S\-C}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a0aa742f8d7d4b2e2a6038b01dbc1aa5b}{R\-I\-S}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__SSP__T_aa4b72809de09f83335e72d0d0844a90b}{M\-I\-S}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_ad788fb9f7178c7a79588b429f74b9946}{I\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SSP__T_a6a74b0cbac37f424e198ccef9a208d65}{D\-M\-A\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\-S\-P register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__SSP__T_a48e7161fc6e6b91bd724a17df5435141}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!C\-P\-S\-R@{C\-P\-S\-R}}
\index{C\-P\-S\-R@{C\-P\-S\-R}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{C\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-C\-P\-S\-R}}\label{structLPC__SSP__T_a48e7161fc6e6b91bd724a17df5435141}
Clock Prescale Register \hypertarget{structLPC__SSP__T_af8ad155254cb659608f4c1c6bd83b62b}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!C\-R0@{C\-R0}}
\index{C\-R0@{C\-R0}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{C\-R0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-C\-R0}}\label{structLPC__SSP__T_af8ad155254cb659608f4c1c6bd83b62b}
$<$ S\-S\-Pn Structure Control Register 0. Selects the serial clock rate, bus type, and data size. \hypertarget{structLPC__SSP__T_a648b740833659e86e8be3a8f6c17147c}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-C\-R1}}\label{structLPC__SSP__T_a648b740833659e86e8be3a8f6c17147c}
Control Register 1. Selects master/slave and other modes. \hypertarget{structLPC__SSP__T_a6a74b0cbac37f424e198ccef9a208d65}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!D\-M\-A\-C\-R@{D\-M\-A\-C\-R}}
\index{D\-M\-A\-C\-R@{D\-M\-A\-C\-R}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{D\-M\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-D\-M\-A\-C\-R}}\label{structLPC__SSP__T_a6a74b0cbac37f424e198ccef9a208d65}
S\-S\-Pn D\-M\-A control register \hypertarget{structLPC__SSP__T_a7a32964f3ca72981b80cf4012c515ea8}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-D\-R}}\label{structLPC__SSP__T_a7a32964f3ca72981b80cf4012c515ea8}
Data Register. Writes fill the transmit F\-I\-F\-O, and reads empty the receive F\-I\-F\-O. \hypertarget{structLPC__SSP__T_ad788fb9f7178c7a79588b429f74b9946}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-I\-C\-R}}\label{structLPC__SSP__T_ad788fb9f7178c7a79588b429f74b9946}
S\-S\-P\-I\-C\-R Interrupt Clear Register \hypertarget{structLPC__SSP__T_a5969572eaab7a02f4bbd7c898f93ca73}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!I\-M\-S\-C@{I\-M\-S\-C}}
\index{I\-M\-S\-C@{I\-M\-S\-C}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{I\-M\-S\-C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-I\-M\-S\-C}}\label{structLPC__SSP__T_a5969572eaab7a02f4bbd7c898f93ca73}
Interrupt Mask Set and Clear Register \hypertarget{structLPC__SSP__T_aa4b72809de09f83335e72d0d0844a90b}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!M\-I\-S@{M\-I\-S}}
\index{M\-I\-S@{M\-I\-S}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{M\-I\-S}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-M\-I\-S}}\label{structLPC__SSP__T_aa4b72809de09f83335e72d0d0844a90b}
Masked Interrupt Status Register \hypertarget{structLPC__SSP__T_a0aa742f8d7d4b2e2a6038b01dbc1aa5b}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!R\-I\-S@{R\-I\-S}}
\index{R\-I\-S@{R\-I\-S}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{R\-I\-S}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-R\-I\-S}}\label{structLPC__SSP__T_a0aa742f8d7d4b2e2a6038b01dbc1aa5b}
Raw Interrupt Status Register \hypertarget{structLPC__SSP__T_a5f6421682b9a321abc8d4c91a6dbd964}{\index{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!LPC_SSP_T@{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T\-::\-S\-R}}\label{structLPC__SSP__T_a5f6421682b9a321abc8d4c91a6dbd964}
Status Register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{ssp__17xx__40xx_8h}{ssp\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
