verilog xil_defaultlib --include "../../../../VeSPA_Pipeline.gen/sources_1/ip/ila_0/hdl/verilog" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/ila_0/sim/ila_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
