\hypertarget{creg__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/creg\+\_\+18xx\+\_\+43xx.h File Reference}
\label{creg__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/creg\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/creg\+\_\+18xx\+\_\+43xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___c_r_e_g___t}{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}
\begin{DoxyCompactList}\small\item\em C\+R\+EG Register Block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___c_r_e_g__18_x_x__43_x_x_gaecbf266e1dc43b19d1cca3b7cc800786}{C\+R\+E\+G\+\_\+\+F\+L\+A\+S\+H\+T\+I\+M\+\_\+T} \{ \newline
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786aeb017487ff6fd051dfc885ba063415a3}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+20\+M\+H\+Z\+\_\+\+C\+PU} = 0, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786a617391e132f72d731806d6af10863407}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+40\+M\+H\+Z\+\_\+\+C\+PU} = 1, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786af482ee6a465905fd232ff2da7f993514}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+60\+M\+H\+Z\+\_\+\+C\+PU} = 2, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786aff2c5410ad123adc43eb1a781f71ffe8}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+80\+M\+H\+Z\+\_\+\+C\+PU} = 3, 
\newline
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786af386ac4dceedf99032479736a40c7257}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+100\+M\+H\+Z\+\_\+\+C\+PU} = 4, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786a747d8440c3924f3546bbb895b101e085}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+120\+M\+H\+Z\+\_\+\+C\+PU} = 5, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786a938acf28b85b3a7f7a0c7d543e2bc2ac}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+150\+M\+H\+Z\+\_\+\+C\+PU} = 6, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786aca428852c818cf09b2446215c186a758}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+170\+M\+H\+Z\+\_\+\+C\+PU} = 7, 
\newline
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786a999b78e7a379308f5428c46e7908941f}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+190\+M\+H\+Z\+\_\+\+C\+PU} = 8, 
\hyperlink{group___c_r_e_g__18_x_x__43_x_x_ggaecbf266e1dc43b19d1cca3b7cc800786a769f5cbe41f1f487aeaf3ca300be86fb}{F\+L\+A\+S\+H\+T\+I\+M\+\_\+\+S\+A\+F\+E\+\_\+\+S\+E\+T\+T\+I\+NG} = 9
 \}\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Access time definitions. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___c_r_e_g__18_x_x__43_x_x_gaa6600641bde2e510902377f8c62dec80}{Chip\+\_\+\+C\+R\+E\+G\+\_\+\+On\+Chip\+Flash\+Is\+Present} (void)
\begin{DoxyCompactList}\small\item\em Identifies whether on-\/chip flash is present. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___c_r_e_g__18_x_x__43_x_x_gabe245d16e605579542492b553eb482ee}{Chip\+\_\+\+C\+R\+E\+G\+\_\+\+Set\+Flash\+Acceleration} (uint32\+\_\+t Hz)
\begin{DoxyCompactList}\small\item\em Configures the onboard Flash Accelerator in flash-\/based L\+P\+C18xx/\+L\+P\+C43xx parts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___c_r_e_g__18_x_x__43_x_x_ga8135e31d06c710b645e0752ec909308d}{Chip\+\_\+\+C\+R\+E\+G\+\_\+\+Set\+F\+L\+A\+S\+H\+Access} (\hyperlink{group___c_r_e_g__18_x_x__43_x_x_gaecbf266e1dc43b19d1cca3b7cc800786}{C\+R\+E\+G\+\_\+\+F\+L\+A\+S\+H\+T\+I\+M\+\_\+T} clks)
\begin{DoxyCompactList}\small\item\em Set F\+L\+A\+SH memory access time in clocks. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___c_r_e_g__18_x_x__43_x_x_gad0c399884bc0c82c8f38832eb7dee9c9}{Chip\+\_\+\+C\+R\+E\+G\+\_\+\+Enable\+U\+S\+B0\+Phy} (void)
\begin{DoxyCompactList}\small\item\em Enables the U\+S\+B0 high-\/speed P\+HY on L\+P\+C18xx/\+L\+P\+C43xx parts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___c_r_e_g__18_x_x__43_x_x_ga604f1e681ee7fcd16b9fe57c12e3e135}{Chip\+\_\+\+C\+R\+E\+G\+\_\+\+Disable\+U\+S\+B0\+Phy} (void)
\begin{DoxyCompactList}\small\item\em Disable the U\+S\+B0 high-\/speed P\+HY on L\+P\+C18xx/\+L\+P\+C43xx parts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___c_r_e_g__18_x_x__43_x_x_ga060a0c5a349e123114449c22e91b495f}{Chip\+\_\+\+C\+R\+E\+G\+\_\+\+Configure\+B\+O\+DaR} (uint32\+\_\+t B\+O\+D\+VL, uint32\+\_\+t B\+O\+R\+VL)
\begin{DoxyCompactList}\small\item\em Configures the B\+OD and Reset on L\+P\+C18xx/\+L\+P\+C43xx parts. \end{DoxyCompactList}\end{DoxyCompactItemize}
