-- Project:   stendo_MIS
-- Generated: 07/28/2018 18:22:55
-- PSoC Creator  4.1 Update 1

ENTITY stendo_MIS IS
    PORT(
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        SW1_LED2(0)_PAD : IN std_ulogic;
        ctrl_in5(0)_PAD : IN std_ulogic;
        ctrl_in4(0)_PAD : IN std_ulogic;
        ctrl_in3(0)_PAD : IN std_ulogic;
        ctrl_in2(0)_PAD : IN std_ulogic;
        DIO4(0)_PAD : IN std_ulogic;
        DIO3(0)_PAD : IN std_ulogic;
        ADR0(0)_PAD : IN std_ulogic;
        ADR1(0)_PAD : IN std_ulogic;
        mst_clk(0)_PAD : OUT std_ulogic;
        mst_cs(0)_PAD : OUT std_ulogic;
        mst_mosi(0)_PAD : OUT std_ulogic;
        mst_miso(0)_PAD : IN std_ulogic;
        ctrl_out4(0)_PAD : OUT std_ulogic;
        ctrl_out0(0)_PAD : OUT std_ulogic;
        ctrl_out5(0)_PAD : OUT std_ulogic;
        ctrl_out3(0)_PAD : OUT std_ulogic;
        ctrl_out2(0)_PAD : OUT std_ulogic;
        ctrl_out1(0)_PAD : OUT std_ulogic;
        ADR2(0)_PAD : IN std_ulogic;
        Pin_2(0)_PAD : OUT std_ulogic;
        DIO1(0)_PAD : IN std_ulogic;
        DIO2(0)_PAD : IN std_ulogic;
        Pin_1(0)_PAD : OUT std_ulogic;
        Pin_4(0)_PAD : OUT std_ulogic;
        Pin_3(0)_PAD : OUT std_ulogic;
        slc_cs(0)_PAD : IN std_ulogic;
        SIG1(0)_PAD : IN std_ulogic;
        slv_mosi(0)_PAD : IN std_ulogic;
        slv_miso(0)_PAD : OUT std_ulogic;
        slv_clk(0)_PAD : IN std_ulogic;
        Pin_5(0)_PAD : OUT std_ulogic;
        Pin_6(0)_PAD : OUT std_ulogic;
        Pin_7(0)_PAD : OUT std_ulogic;
        Pin_8(0)_PAD : OUT std_ulogic;
        ctl6(0)_PAD : OUT std_ulogic;
        ctl9(0)_PAD : OUT std_ulogic;
        LED1(0)_PAD : OUT std_ulogic;
        T2(0)_PAD : IN std_ulogic;
        LED2(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END stendo_MIS;

ARCHITECTURE __DEFAULT__ OF stendo_MIS IS
    SIGNAL ADR0(0)__PA : bit;
    SIGNAL ADR1(0)__PA : bit;
    SIGNAL ADR2(0)__PA : bit;
    SIGNAL BurstDetector_1 : bit;
    ATTRIBUTE placement_force OF BurstDetector_1 : SIGNAL IS "U(2,1,A)2";
    SIGNAL BurstDetector_2 : bit;
    ATTRIBUTE placement_force OF BurstDetector_2 : SIGNAL IS "U(2,2,B)3";
    SIGNAL BurstDetector_3 : bit;
    ATTRIBUTE placement_force OF BurstDetector_3 : SIGNAL IS "U(3,3,B)2";
    SIGNAL BurstDetector_4 : bit;
    ATTRIBUTE placement_force OF BurstDetector_4 : SIGNAL IS "U(2,0,A)0";
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DIO1(0)__PA : bit;
    SIGNAL DIO2(0)__PA : bit;
    SIGNAL DIO3(0)__PA : bit;
    SIGNAL DIO4(0)__PA : bit;
    SIGNAL LED1(0)__PA : bit;
    SIGNAL LED2(0)__PA : bit;
    SIGNAL MIS_IN1 : bit;
    SIGNAL MIS_IN1_SYNCOUT : bit;
    SIGNAL MIS_IN2 : bit;
    SIGNAL MIS_IN2_SYNCOUT : bit;
    SIGNAL MIS_IN3 : bit;
    SIGNAL MIS_IN3_SYNCOUT : bit;
    SIGNAL MIS_IN4 : bit;
    SIGNAL MIS_IN4_SYNCOUT : bit;
    SIGNAL Net_1414 : bit;
    ATTRIBUTE placement_force OF Net_1414 : SIGNAL IS "U(3,1,B)2";
    SIGNAL Net_20 : bit;
    ATTRIBUTE placement_force OF Net_20 : SIGNAL IS "U(3,0,A)3";
    SIGNAL Net_2213 : bit;
    SIGNAL Net_2213_SYNCOUT : bit;
    SIGNAL Net_2265 : bit;
    SIGNAL Net_2266 : bit;
    SIGNAL Net_2267 : bit;
    SIGNAL Net_25 : bit;
    SIGNAL Net_25_SYNCOUT : bit;
    SIGNAL Net_2616 : bit;
    ATTRIBUTE placement_force OF Net_2616 : SIGNAL IS "U(2,1,A)3";
    SIGNAL Net_2619 : bit;
    ATTRIBUTE placement_force OF Net_2619 : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_2692 : bit;
    ATTRIBUTE placement_force OF Net_2692 : SIGNAL IS "U(0,1,A)0";
    SIGNAL Net_2714 : bit;
    ATTRIBUTE placement_force OF Net_2714 : SIGNAL IS "U(1,0,A)1";
    SIGNAL Net_2720 : bit;
    SIGNAL Net_2721 : bit;
    ATTRIBUTE placement_force OF Net_2721 : SIGNAL IS "U(2,0,A)3";
    SIGNAL Net_2859 : bit;
    ATTRIBUTE placement_force OF Net_2859 : SIGNAL IS "U(3,3,B)3";
    SIGNAL Net_2865 : bit;
    SIGNAL Net_2883 : bit;
    ATTRIBUTE placement_force OF Net_2883 : SIGNAL IS "U(2,0,A)1";
    SIGNAL Net_2889 : bit;
    SIGNAL Net_2897 : bit;
    SIGNAL Net_2899 : bit;
    SIGNAL Net_2902 : bit;
    ATTRIBUTE placement_force OF Net_2902 : SIGNAL IS "U(2,0,B)1";
    SIGNAL Net_2904 : bit;
    SIGNAL Net_2906 : bit;
    SIGNAL Net_2929 : bit;
    SIGNAL Net_2934 : bit;
    SIGNAL Net_3025 : bit;
    ATTRIBUTE placement_force OF Net_3025 : SIGNAL IS "U(3,5,B)2";
    SIGNAL Net_3026 : bit;
    ATTRIBUTE placement_force OF Net_3026 : SIGNAL IS "U(3,5,B)0";
    SIGNAL Net_3047 : bit;
    ATTRIBUTE placement_force OF Net_3047 : SIGNAL IS "U(3,3,A)3";
    SIGNAL Net_3048 : bit;
    SIGNAL Net_3048_SYNCOUT : bit;
    SIGNAL Net_3049 : bit;
    SIGNAL Net_3049_SYNCOUT : bit;
    ATTRIBUTE udbclken_assigned OF Net_3049_SYNCOUT : SIGNAL IS "False";
    SIGNAL Net_3055 : bit;
    SIGNAL Net_3055_SYNCOUT : bit;
    SIGNAL Net_3056 : bit;
    ATTRIBUTE placement_force OF Net_3056 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_3057 : bit;
    ATTRIBUTE placement_force OF Net_3057 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_3085 : bit;
    SIGNAL Net_3085_SYNCOUT : bit;
    SIGNAL Net_3086 : bit;
    ATTRIBUTE placement_force OF Net_3086 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_3087 : bit;
    ATTRIBUTE placement_force OF Net_3087 : SIGNAL IS "U(3,5,A)3";
    SIGNAL Net_3120 : bit;
    ATTRIBUTE placement_force OF Net_3120 : SIGNAL IS "U(3,5,B)3";
    SIGNAL Net_3131 : bit;
    ATTRIBUTE placement_force OF Net_3131 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_3134 : bit;
    ATTRIBUTE placement_force OF Net_3134 : SIGNAL IS "U(1,2,A)0";
    SIGNAL Net_3137 : bit;
    ATTRIBUTE placement_force OF Net_3137 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_3138 : bit;
    ATTRIBUTE placement_force OF Net_3138 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_3172 : bit;
    SIGNAL Net_3172_SYNCOUT : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL Pin_2(0)__PA : bit;
    SIGNAL Pin_3(0)__PA : bit;
    SIGNAL Pin_4(0)__PA : bit;
    SIGNAL Pin_5(0)__PA : bit;
    SIGNAL Pin_6(0)__PA : bit;
    SIGNAL Pin_7(0)__PA : bit;
    SIGNAL Pin_8(0)__PA : bit;
    SIGNAL PulseCounterEN_1 : bit;
    ATTRIBUTE placement_force OF PulseCounterEN_1 : SIGNAL IS "U(2,1,B)3";
    SIGNAL PulseCounterEN_2 : bit;
    ATTRIBUTE placement_force OF PulseCounterEN_2 : SIGNAL IS "U(2,1,B)0";
    SIGNAL PulseCounterEN_3 : bit;
    ATTRIBUTE placement_force OF PulseCounterEN_3 : SIGNAL IS "U(2,1,B)2";
    SIGNAL PulseCounterEN_4 : bit;
    ATTRIBUTE placement_force OF PulseCounterEN_4 : SIGNAL IS "U(2,1,B)1";
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL SIG1(0)__PA : bit;
    SIGNAL SW1_LED2(0)__PA : bit;
    SIGNAL T2(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_0\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_1\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_2\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_3\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_4\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_5\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_6\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:control_7\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:per_zero\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:status_2\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:status_3\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \BurstTimeout_1:TimerUDB:status_tc\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \BurstTimeout_2:Net_261\ : bit;
    SIGNAL \BurstTimeout_2:Net_57\ : bit;
    SIGNAL \BurstTimeout_3:Net_261\ : bit;
    SIGNAL \BurstTimeout_3:Net_57\ : bit;
    SIGNAL \BurstTimeout_4:Net_261\ : bit;
    SIGNAL \BurstTimeout_4:Net_57\ : bit;
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \EdgeDetect_2:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_2:last\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \EdgeDetect_4:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_4:last\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \EdgeDetect_5:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_5:last\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \EdgeDetect_6:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_6:last\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \EdgeDetect_7:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_7:last\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \EdgeDetect_8:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_8:last\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \GlitchFilter_1:genblk1[0]:samples_3\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_1:genblk1[0]:samples_3\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \GlitchFilter_1:genblk1[0]:samples_4\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_1:genblk1[0]:samples_4\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \GlitchFilter_2:genblk1[0]:samples_3\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_2:genblk1[0]:samples_3\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \GlitchFilter_2:genblk1[0]:samples_4\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_2:genblk1[0]:samples_4\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \GlitchFilter_3:genblk1[0]:samples_3\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[0]:samples_3\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \GlitchFilter_3:genblk1[0]:samples_4\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[0]:samples_4\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \GlitchFilter_4:genblk1[0]:samples_3\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_4:genblk1[0]:samples_3\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \GlitchFilter_4:genblk1[0]:samples_4\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_4:genblk1[0]:samples_4\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \MIS_Reg:control_6\ : bit;
    SIGNAL \MIS_Reg:control_7\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:cmp_equal\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:cmp_less\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_0\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_1\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_2\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_3\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_4\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_5\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_6\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:control_7\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_1:CounterUDB:count_enable\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \PulseCounter_1:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_1:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \PulseCounter_1:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_1:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \PulseCounter_1:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_1:CounterUDB:prevCompare\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \PulseCounter_1:CounterUDB:reload\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_1:CounterUDB:status_0\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \PulseCounter_1:CounterUDB:status_1\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_1:CounterUDB:status_2\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \PulseCounter_1:CounterUDB:status_5\ : bit;
    SIGNAL \PulseCounter_1:CounterUDB:status_6\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:cmp_equal\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:cmp_less\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_0\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_1\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_2\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_3\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_4\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_5\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_6\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:control_7\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_2:CounterUDB:count_enable\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \PulseCounter_2:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_2:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \PulseCounter_2:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_2:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \PulseCounter_2:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_2:CounterUDB:prevCompare\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \PulseCounter_2:CounterUDB:reload\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_2:CounterUDB:status_0\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \PulseCounter_2:CounterUDB:status_1\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_2:CounterUDB:status_2\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \PulseCounter_2:CounterUDB:status_5\ : bit;
    SIGNAL \PulseCounter_2:CounterUDB:status_6\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:cmp_equal\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:cmp_less\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_0\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_1\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_2\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_3\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_4\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_5\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_6\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:control_7\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_3:CounterUDB:count_enable\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \PulseCounter_3:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_3:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \PulseCounter_3:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_3:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \PulseCounter_3:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_3:CounterUDB:prevCompare\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \PulseCounter_3:CounterUDB:reload\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_3:CounterUDB:status_0\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \PulseCounter_3:CounterUDB:status_1\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_3:CounterUDB:status_2\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \PulseCounter_3:CounterUDB:status_5\ : bit;
    SIGNAL \PulseCounter_3:CounterUDB:status_6\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:cmp_equal\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:cmp_less\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_0\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_1\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_2\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_3\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_4\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_5\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_6\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:control_7\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_4:CounterUDB:count_enable\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \PulseCounter_4:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_4:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \PulseCounter_4:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_4:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \PulseCounter_4:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_4:CounterUDB:prevCompare\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \PulseCounter_4:CounterUDB:reload\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_4:CounterUDB:status_0\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \PulseCounter_4:CounterUDB:status_1\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PulseCounter_4:CounterUDB:status_2\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \PulseCounter_4:CounterUDB:status_5\ : bit;
    SIGNAL \PulseCounter_4:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \QuadDec_1:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1203\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \QuadDec_1:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1251\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \QuadDec_1:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1251_split\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \QuadDec_1:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1260\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \QuadDec_1:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_1275\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \QuadDec_1:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_530\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \QuadDec_1:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:Net_611\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:error\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_A_filt\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:quad_B_filt\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:state_0\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_1:bQuadDec:state_1\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \QuadDec_2:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_1203\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \QuadDec_2:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_1251\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \QuadDec_2:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_1251_split\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \QuadDec_2:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_1260\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \QuadDec_2:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_1275\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \QuadDec_2:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_530\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \QuadDec_2:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:Net_611\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \QuadDec_2:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:error\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \QuadDec_2:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_A_filt\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \QuadDec_2:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:quad_B_filt\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \QuadDec_2:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:state_0\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \QuadDec_2:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_2:bQuadDec:state_1\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:cnt_enable\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:ld_ident\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \SPIM:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_cond\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_rx_data\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:rx_status_6\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \SPIM:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_0\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \SPIM:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_1\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \SPIM:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_0\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_4\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:byte_complete\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \SPIS:BSPIS:count_0\ : bit;
    SIGNAL \SPIS:BSPIS:count_1\ : bit;
    SIGNAL \SPIS:BSPIS:count_2\ : bit;
    SIGNAL \SPIS:BSPIS:count_3\ : bit;
    SIGNAL \SPIS:BSPIS:count_4\ : bit;
    SIGNAL \SPIS:BSPIS:count_5\ : bit;
    SIGNAL \SPIS:BSPIS:count_6\ : bit;
    SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
    SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:dpcounter_one_reg\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \SPIS:BSPIS:inv_ss\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:inv_ss\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
    SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_buf_overrun\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
    SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_tmp\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_to_dp\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:rx_buf_overrun\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:rx_status_4\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \SPIS:BSPIS:tx_load\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:tx_load\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:tx_status_0\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_0\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_1\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_2\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_3\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_4\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_5\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_6\ : bit;
    SIGNAL \Timestamp:TimerUDB:control_7\ : bit;
    SIGNAL \Timestamp:TimerUDB:per_zero\ : bit;
    SIGNAL \Timestamp:TimerUDB:status_2\ : bit;
    SIGNAL \Timestamp:TimerUDB:status_3\ : bit;
    SIGNAL \Timestamp:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timestamp:TimerUDB:status_tc\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_0\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_1\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,4,A)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL ccc : bit;
    ATTRIBUTE udbclken_assigned OF ccc : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ccc : SIGNAL IS true;
    SIGNAL ccc_local : bit;
    SIGNAL clk : bit;
    ATTRIBUTE udbclken_assigned OF clk : SIGNAL IS "True";
    ATTRIBUTE global_signal OF clk : SIGNAL IS true;
    SIGNAL clk_local : bit;
    SIGNAL ctl6(0)__PA : bit;
    SIGNAL ctl9(0)__PA : bit;
    SIGNAL ctr_0 : bit;
    SIGNAL ctrl_in2(0)__PA : bit;
    SIGNAL ctrl_in3(0)__PA : bit;
    SIGNAL ctrl_in4(0)__PA : bit;
    SIGNAL ctrl_in5(0)__PA : bit;
    SIGNAL ctrl_out0(0)__PA : bit;
    SIGNAL ctrl_out1(0)__PA : bit;
    SIGNAL ctrl_out2(0)__PA : bit;
    SIGNAL ctrl_out3(0)__PA : bit;
    SIGNAL ctrl_out4(0)__PA : bit;
    SIGNAL ctrl_out5(0)__PA : bit;
    SIGNAL cy_srff_10 : bit;
    ATTRIBUTE placement_force OF cy_srff_10 : SIGNAL IS "U(2,0,A)2";
    SIGNAL cy_srff_7 : bit;
    ATTRIBUTE placement_force OF cy_srff_7 : SIGNAL IS "U(2,2,B)0";
    SIGNAL mst_clk(0)__PA : bit;
    SIGNAL mst_cs(0)__PA : bit;
    SIGNAL mst_miso(0)__PA : bit;
    SIGNAL mst_mosi(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL rst : bit;
    SIGNAL rst0 : bit;
    SIGNAL slc_cs(0)__PA : bit;
    SIGNAL slv_clk(0)__PA : bit;
    SIGNAL slv_miso(0)__PA : bit;
    SIGNAL slv_mosi(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF SW1_LED2(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF SW1_LED2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF ctrl_in5(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF ctrl_in5(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF ctrl_in4(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF ctrl_in4(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF ctrl_in3(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF ctrl_in3(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF ctrl_in2(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF ctrl_in2(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF DIO4(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF DIO4(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF DIO3(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DIO3(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF ADR0(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF ADR0(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF ADR1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF ADR1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF mst_clk(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF mst_clk(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF mst_cs(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF mst_cs(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF mst_mosi(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF mst_mosi(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF mst_miso(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF mst_miso(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF ctrl_out4(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF ctrl_out4(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF ctrl_out0(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF ctrl_out0(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF ctrl_out5(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF ctrl_out5(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF ctrl_out3(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF ctrl_out3(0) : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF ctrl_out2(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF ctrl_out2(0) : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF ctrl_out1(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF ctrl_out1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF ADR2(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF ADR2(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Pin_2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Pin_2(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF DIO1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF DIO1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF DIO2(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF DIO2(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Pin_4(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Pin_4(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Pin_3(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Pin_3(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF slc_cs(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF slc_cs(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF SIG1(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF SIG1(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF slv_mosi(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF slv_mosi(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF slv_miso(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF slv_miso(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF slv_clk(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF slv_clk(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Pin_5(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF Pin_5(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Pin_6(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF Pin_6(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Pin_7(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF Pin_7(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF Pin_8(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF Pin_8(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF ctl6(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF ctl6(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF ctl9(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF ctl9(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF LED1(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF LED1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF T2(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF T2(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF LED2(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF LED2(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Net_20 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_20 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF Rx_1(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_3120 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_3120 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:reload\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_530\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \QuadDec_1:Net_530\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_611\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \QuadDec_1:Net_611\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_2616 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_2616 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BurstTimeout_1:TimerUDB:status_tc\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \BurstTimeout_1:TimerUDB:status_tc\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:count_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:count_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2714 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_2714 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:count_enable\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:count_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Timestamp:TimerUDB:status_tc\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Timestamp:TimerUDB:status_tc\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_3026 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_3026 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_3025 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_3025 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:inv_ss\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \SPIS:BSPIS:inv_ss\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:tx_load\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \SPIS:BSPIS:tx_load\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:byte_complete\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \SPIS:BSPIS:byte_complete\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_3047 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Net_3047 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:tx_status_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \SPIS:BSPIS:tx_status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:rx_status_4\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \SPIS:BSPIS:rx_status_4\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_to_dp\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_to_dp\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:status_0\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:status_2\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:status_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:count_enable\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:count_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_2859 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_2859 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:status_0\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:status_2\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:count_enable\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:count_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_2883 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_2883 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:reload\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:status_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:status_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:status_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_530\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \QuadDec_2:Net_530\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_611\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \QuadDec_2:Net_611\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_3086 : LABEL IS "macrocell57";
    ATTRIBUTE Location OF Net_3086 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_3087 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_3087 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MIS_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \MIS_Reg:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIS_Stat:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \MIS_Stat:sts:sts_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF isr_CS_Rise : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:Stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF isr_QuadDec_1 : LABEL IS "[IntrContainer=(0)][IntrId=(13)]";
    ATTRIBUTE lib_model OF \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \BurstTimeout_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \BurstTimeout_1:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF isr_Timestamp : LABEL IS "[IntrContainer=(0)][IntrId=(19)]";
    ATTRIBUTE Location OF isr_PulseCounter_2 : LABEL IS "[IntrContainer=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF isr_Capture_2 : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF isr_Capture_1 : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \BurstTimeout_2:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF isr_PulseCounter_1 : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE lib_model OF \Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timestamp:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Timestamp:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timestamp:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Timestamp:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF isr_START : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF isr_STOP : LABEL IS "[IntrContainer=(0)][IntrId=(16)]";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:BitCounter\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:TxStsReg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \SPIS:BSPIS:TxStsReg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:RxStsReg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \SPIS:BSPIS:RxStsReg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:sR8:Dp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \SPIS:BSPIS:sR8:Dp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \SPIS:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \SPIS:TxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \SPIM:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \SPIM:BSPIM:BitCounter\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell12";
    ATTRIBUTE Location OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \SPIM:TxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell13";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \BurstTimeout_3:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF isr_Capture_3 : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF isr_PulseCounter_3 : LABEL IS "[IntrContainer=(0)][IntrId=(11)]";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell14";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \BurstTimeout_4:TimerHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF isr_Capture_4 : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF isr_PulseCounter_4 : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell15";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:Stsreg\ : LABEL IS "statusicell16";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:Stsreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF isr_QuadDec_2 : LABEL IS "[IntrContainer=(0)][IntrId=(14)]";
    ATTRIBUTE Location OF isr_TURN_CONT_MODE : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF isr_TURN_OFF_CONT_MODE : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_3057 : LABEL IS "macrocell88";
    ATTRIBUTE Location OF Net_3057 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_2902 : LABEL IS "macrocell89";
    ATTRIBUTE Location OF Net_2902 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \EdgeDetect_5:last\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \EdgeDetect_5:last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1251\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \QuadDec_1:Net_1251\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1275\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \QuadDec_1:Net_1275\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1203\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \QuadDec_1:Net_1203\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_filt\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_A_filt\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_filt\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:quad_B_filt\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1260\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \QuadDec_1:Net_1260\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:error\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:error\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:state_1\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:state_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:state_0\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \QuadDec_1:bQuadDec:state_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_1414 : LABEL IS "macrocell104";
    ATTRIBUTE Location OF Net_1414 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2619 : LABEL IS "macrocell105";
    ATTRIBUTE Location OF Net_2619 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:prevCompare\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:prevCompare\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseCounter_1:CounterUDB:count_stored_i\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \PulseCounter_1:CounterUDB:count_stored_i\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF PulseCounterEN_1 : LABEL IS "macrocell109";
    ATTRIBUTE Location OF PulseCounterEN_1 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF BurstDetector_1 : LABEL IS "macrocell110";
    ATTRIBUTE Location OF BurstDetector_1 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF BurstDetector_2 : LABEL IS "macrocell111";
    ATTRIBUTE Location OF BurstDetector_2 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF PulseCounterEN_2 : LABEL IS "macrocell112";
    ATTRIBUTE Location OF PulseCounterEN_2 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2721 : LABEL IS "macrocell113";
    ATTRIBUTE Location OF Net_2721 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:prevCompare\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:prevCompare\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PulseCounter_2:CounterUDB:count_stored_i\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \PulseCounter_2:CounterUDB:count_stored_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_2692 : LABEL IS "macrocell117";
    ATTRIBUTE Location OF Net_2692 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \EdgeDetect_2:last\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \EdgeDetect_2:last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \EdgeDetect_4:last\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \EdgeDetect_4:last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_tmp\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_tmp\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_3056 : LABEL IS "macrocell124";
    ATTRIBUTE Location OF Net_3056 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_2\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_1\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_0\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF T2(0)_SYNC : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_cond\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_cond\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF slv_clk(0)_SYNC : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF slv_mosi(0)_SYNC : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \SPIM:BSPIM:ld_ident\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell130";
    ATTRIBUTE Location OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF SIG1(0)_SYNC : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF slc_cs(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:prevCompare\ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:prevCompare\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF DIO2(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PulseCounter_3:CounterUDB:count_stored_i\ : LABEL IS "macrocell133";
    ATTRIBUTE Location OF \PulseCounter_3:CounterUDB:count_stored_i\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF cy_srff_7 : LABEL IS "macrocell134";
    ATTRIBUTE Location OF cy_srff_7 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF PulseCounterEN_3 : LABEL IS "macrocell135";
    ATTRIBUTE Location OF PulseCounterEN_3 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF BurstDetector_3 : LABEL IS "macrocell136";
    ATTRIBUTE Location OF BurstDetector_3 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \EdgeDetect_6:last\ : LABEL IS "macrocell137";
    ATTRIBUTE Location OF \EdgeDetect_6:last\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF DIO1(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell138";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF mst_miso(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:prevCompare\ : LABEL IS "macrocell139";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:prevCompare\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF DIO3(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PulseCounter_4:CounterUDB:count_stored_i\ : LABEL IS "macrocell140";
    ATTRIBUTE Location OF \PulseCounter_4:CounterUDB:count_stored_i\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF cy_srff_10 : LABEL IS "macrocell141";
    ATTRIBUTE Location OF cy_srff_10 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF PulseCounterEN_4 : LABEL IS "macrocell142";
    ATTRIBUTE Location OF PulseCounterEN_4 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF BurstDetector_4 : LABEL IS "macrocell143";
    ATTRIBUTE Location OF BurstDetector_4 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \EdgeDetect_7:last\ : LABEL IS "macrocell144";
    ATTRIBUTE Location OF \EdgeDetect_7:last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1251\ : LABEL IS "macrocell145";
    ATTRIBUTE Location OF \QuadDec_2:Net_1251\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF DIO4(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell146";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell147";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1275\ : LABEL IS "macrocell148";
    ATTRIBUTE Location OF \QuadDec_2:Net_1275\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell149";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell150";
    ATTRIBUTE Location OF \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1203\ : LABEL IS "macrocell151";
    ATTRIBUTE Location OF \QuadDec_2:Net_1203\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_filt\ : LABEL IS "macrocell152";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_A_filt\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_filt\ : LABEL IS "macrocell153";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:quad_B_filt\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1260\ : LABEL IS "macrocell154";
    ATTRIBUTE Location OF \QuadDec_2:Net_1260\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:error\ : LABEL IS "macrocell155";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:error\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:state_1\ : LABEL IS "macrocell156";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:state_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:state_0\ : LABEL IS "macrocell157";
    ATTRIBUTE Location OF \QuadDec_2:bQuadDec:state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \EdgeDetect_8:last\ : LABEL IS "macrocell158";
    ATTRIBUTE Location OF \EdgeDetect_8:last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \GlitchFilter_1:genblk1[0]:samples_4\ : LABEL IS "macrocell159";
    ATTRIBUTE Location OF \GlitchFilter_1:genblk1[0]:samples_4\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \GlitchFilter_1:genblk1[0]:samples_3\ : LABEL IS "macrocell160";
    ATTRIBUTE Location OF \GlitchFilter_1:genblk1[0]:samples_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1251_split\ : LABEL IS "macrocell161";
    ATTRIBUTE Location OF \QuadDec_1:Net_1251_split\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_3138 : LABEL IS "macrocell162";
    ATTRIBUTE Location OF Net_3138 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \GlitchFilter_2:genblk1[0]:samples_4\ : LABEL IS "macrocell163";
    ATTRIBUTE Location OF \GlitchFilter_2:genblk1[0]:samples_4\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \GlitchFilter_2:genblk1[0]:samples_3\ : LABEL IS "macrocell164";
    ATTRIBUTE Location OF \GlitchFilter_2:genblk1[0]:samples_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1251_split\ : LABEL IS "macrocell165";
    ATTRIBUTE Location OF \QuadDec_2:Net_1251_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_3131 : LABEL IS "macrocell166";
    ATTRIBUTE Location OF Net_3131 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[0]:samples_4\ : LABEL IS "macrocell167";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[0]:samples_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[0]:samples_3\ : LABEL IS "macrocell168";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[0]:samples_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_3134 : LABEL IS "macrocell169";
    ATTRIBUTE Location OF Net_3134 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \GlitchFilter_4:genblk1[0]:samples_4\ : LABEL IS "macrocell170";
    ATTRIBUTE Location OF \GlitchFilter_4:genblk1[0]:samples_4\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \GlitchFilter_4:genblk1[0]:samples_3\ : LABEL IS "macrocell171";
    ATTRIBUTE Location OF \GlitchFilter_4:genblk1[0]:samples_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_3137 : LABEL IS "macrocell172";
    ATTRIBUTE Location OF Net_3137 : LABEL IS "U(0,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => ccc,
            dclk_0 => ccc_local,
            dclk_glb_1 => clk,
            dclk_1 => clk_local,
            dclk_glb_2 => \UART_1:Net_9\,
            dclk_2 => \UART_1:Net_9_local\,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\);

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_25,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_20,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW1_LED2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "563cb313-54dc-4535-95ac-f4c136fdbec1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SW1_LED2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW1_LED2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SW1_LED2(0)__PA,
            oe => open,
            pad_in => SW1_LED2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_in5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ce5511c6-5eda-477f-9858-59fd98754e46",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ctrl_in5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_in5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_in5(0)__PA,
            oe => open,
            pad_in => ctrl_in5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_in4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b1fd8052-9dc2-40ff-98a6-734b6aa7075e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ctrl_in4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_in4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_in4(0)__PA,
            oe => open,
            pad_in => ctrl_in4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_in3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ac81e94d-84ac-40d3-bdfe-06c7bbb70541",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ctrl_in3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_in3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_in3(0)__PA,
            oe => open,
            pad_in => ctrl_in3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_in2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fb929035-141b-4604-8465-500704423052",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ctrl_in2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_in2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_in2(0)__PA,
            oe => open,
            pad_in => ctrl_in2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b1959acf-4775-41a3-bcd7-1743e7373140",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DIO4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIO4(0)__PA,
            oe => open,
            fb => MIS_IN4,
            pad_in => DIO4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "bf00a547-e951-47f9-a8b8-aa94758ec5c0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DIO3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIO3(0)__PA,
            oe => open,
            fb => MIS_IN3,
            pad_in => DIO3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADR0:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2598a694-4c9d-4aee-b7bd-aec1164259ac",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ADR0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADR0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ADR0(0)__PA,
            oe => open,
            pad_in => ADR0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADR1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1f52b97d-907e-4795-a355-2f876fd64e19",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ADR1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADR1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ADR1(0)__PA,
            oe => open,
            pad_in => ADR1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mst_clk:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "39afe305-afe0-4bdc-ba58-5240b9bf2fea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    mst_clk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mst_clk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mst_clk(0)__PA,
            oe => open,
            pin_input => Net_3057,
            pad_out => mst_clk(0)_PAD,
            pad_in => mst_clk(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mst_cs:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "536ff7f7-9bb9-43fb-8a1d-32c86b6d710e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    mst_cs(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mst_cs",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mst_cs(0)__PA,
            oe => open,
            pin_input => Net_2902,
            pad_out => mst_cs(0)_PAD,
            pad_in => mst_cs(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mst_mosi:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "15390837-ff85-46de-9c85-77c87a9a693b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    mst_mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mst_mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mst_mosi(0)__PA,
            oe => open,
            pin_input => Net_3056,
            pad_out => mst_mosi(0)_PAD,
            pad_in => mst_mosi(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mst_miso:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "37cd422f-7316-436f-b8d7-6be00b858a13",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    mst_miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mst_miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mst_miso(0)__PA,
            oe => open,
            fb => Net_3055,
            pad_in => mst_miso(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_out4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cc3f7070-01d2-4bbc-9078-3c7f5a6398eb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctrl_out4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_out4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_out4(0)__PA,
            oe => open,
            pin_input => Net_2266,
            pad_out => ctrl_out4(0)_PAD,
            pad_in => ctrl_out4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_out0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a60184f9-3e17-4dca-b650-d25bdb839d99",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctrl_out0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_out0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_out0(0)__PA,
            oe => open,
            pin_input => MIS_IN1,
            pad_out => ctrl_out0(0)_PAD,
            pad_in => ctrl_out0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_out5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "538c2137-5e18-4147-9f01-7bcb51bcf5d6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctrl_out5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_out5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_out5(0)__PA,
            oe => open,
            pin_input => Net_2265,
            pad_out => ctrl_out5(0)_PAD,
            pad_in => ctrl_out5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_out3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f0f2a707-d011-4f1a-897a-7cd8584c1394",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctrl_out3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_out3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_out3(0)__PA,
            oe => open,
            pin_input => Net_2267,
            pad_out => ctrl_out3(0)_PAD,
            pad_in => ctrl_out3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_out2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "12a8eb31-5586-49a4-843f-72b2697f6a7c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctrl_out2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_out2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ctrl_out2(0)__PA,
            oe => open,
            pad_in => ctrl_out2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctrl_out1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c0ab1cef-dc1e-4460-897b-1a95d3efc1b9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctrl_out1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctrl_out1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctrl_out1(0)__PA,
            oe => open,
            pin_input => MIS_IN2,
            pad_out => ctrl_out1(0)_PAD,
            pad_in => ctrl_out1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADR2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "45e7541e-68f8-40e4-b828-1392237f8b5a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ADR2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADR2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ADR2(0)__PA,
            oe => open,
            pad_in => ADR2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "66a94eea-b07e-4188-94b2-0836a4b4d3e5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_2(0)__PA,
            oe => open,
            pin_input => PulseCounterEN_1,
            pad_out => Pin_2(0)_PAD,
            pad_in => Pin_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "72500ec8-4002-439a-a776-4f147d96d29e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DIO1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIO1(0)__PA,
            oe => open,
            fb => MIS_IN1,
            pad_in => DIO1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d13352b5-8f02-4776-b4d9-c0465e38f80c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DIO2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIO2(0)__PA,
            oe => open,
            fb => MIS_IN2,
            pad_in => DIO2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8152cc3b-f180-42a5-942c-c66ce013cb63",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pin_input => BurstDetector_1,
            pad_out => Pin_1(0)_PAD,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "87a3effd-0f92-4c8e-a9b3-5df236f1017f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_4(0)__PA,
            oe => open,
            pin_input => PulseCounterEN_2,
            pad_out => Pin_4(0)_PAD,
            pad_in => Pin_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dbd5242f-1eb7-4e32-9f38-991e2ab2aeec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_3(0)__PA,
            oe => open,
            pin_input => BurstDetector_2,
            pad_out => Pin_3(0)_PAD,
            pad_in => Pin_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    slc_cs:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6424d8e8-ad9e-4f11-a129-f6a6b594f2fb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    slc_cs(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "slc_cs",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => slc_cs(0)__PA,
            oe => open,
            fb => Net_2213,
            pad_in => slc_cs(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SIG1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "848cb00d-c6e1-43ad-8058-062ccedd47ef",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SIG1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SIG1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SIG1(0)__PA,
            oe => open,
            fb => Net_3172,
            pad_in => SIG1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    slv_mosi:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b3a26a56-d9f9-4551-8379-828b44629d3d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    slv_mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "slv_mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => slv_mosi(0)__PA,
            oe => open,
            fb => Net_3048,
            pad_in => slv_mosi(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    slv_miso:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5bea547f-146e-465e-bb42-0be04790f515",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    slv_miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "slv_miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => slv_miso(0)__PA,
            oe => open,
            pin_input => Net_3047,
            pad_out => slv_miso(0)_PAD,
            pad_in => slv_miso(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    slv_clk:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a5b74c2c-40a0-4aae-b49a-566107c8f89b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    slv_clk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "slv_clk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => slv_clk(0)__PA,
            oe => open,
            fb => Net_3049,
            pad_in => slv_clk(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7c781df3-1219-45d4-8170-9725ba7e77dc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_5(0)__PA,
            oe => open,
            pin_input => BurstDetector_3,
            pad_out => Pin_5(0)_PAD,
            pad_in => Pin_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4408ec45-d0b8-477e-8547-a41e70baefd9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_6(0)__PA,
            oe => open,
            pin_input => PulseCounterEN_3,
            pad_out => Pin_6(0)_PAD,
            pad_in => Pin_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "afc002c4-b80a-4042-bb4a-d58e06893708",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_7(0)__PA,
            oe => open,
            pin_input => BurstDetector_4,
            pad_out => Pin_7(0)_PAD,
            pad_in => Pin_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9a8f7138-61f4-440c-acd5-d0973a1e6ff1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_8(0)__PA,
            oe => open,
            pin_input => PulseCounterEN_4,
            pad_out => Pin_8(0)_PAD,
            pad_in => Pin_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctl6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "69a25187-299a-4d89-9229-f1f3dfdc17e5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctl6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctl6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctl6(0)__PA,
            oe => open,
            pin_input => MIS_IN1,
            pad_out => ctl6(0)_PAD,
            pad_in => ctl6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ctl9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "80aef85e-d0d5-4eae-907f-ba89c5cc9590",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ctl9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ctl9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ctl9(0)__PA,
            oe => open,
            pin_input => MIS_IN2,
            pad_out => ctl9(0)_PAD,
            pad_in => ctl9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c35a0d5c-67d2-4aa0-94c6-7a420d270400",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED1(0)__PA,
            oe => open,
            pin_input => MIS_IN1,
            pad_out => LED1(0)_PAD,
            pad_in => LED1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    T2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f676dfc3-abab-4d82-90f0-95261bc52c31",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    T2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "T2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => T2(0)__PA,
            oe => open,
            fb => Net_3085,
            pad_in => T2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "da8b2333-cef0-4312-89aa-d32830faeb7a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED2(0)__PA,
            oe => open,
            pin_input => BurstDetector_1,
            pad_out => LED2(0)_PAD,
            pad_in => LED2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_20:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_20,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    Rx_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_25,
            out => Net_25_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => \UART_1:BUART:pollcount_0\,
            main_2 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    Net_3120:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3120,
            main_0 => \EdgeDetect_5:last\,
            main_1 => Net_2213_SYNCOUT);

    \QuadDec_1:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_1:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_1:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_1:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_1:Net_1203\);

    \QuadDec_1:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_530\,
            main_0 => \QuadDec_1:Net_1275\,
            main_1 => \QuadDec_1:Net_1251\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_1:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_611\,
            main_0 => \QuadDec_1:Net_1275\,
            main_1 => \QuadDec_1:Net_1251\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    Net_2616:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2616,
            main_0 => rst,
            main_1 => Net_2619,
            main_2 => \EdgeDetect_1:last\,
            main_3 => Net_3138);

    \BurstTimeout_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BurstTimeout_1:TimerUDB:status_tc\,
            main_0 => \BurstTimeout_1:TimerUDB:control_7\,
            main_1 => \BurstTimeout_1:TimerUDB:per_zero\);

    \PulseCounter_1:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_1:CounterUDB:status_0\,
            main_0 => \PulseCounter_1:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_1:CounterUDB:cmp_equal\,
            main_2 => \PulseCounter_1:CounterUDB:prevCompare\);

    \PulseCounter_1:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_1:CounterUDB:status_2\,
            main_0 => \PulseCounter_1:CounterUDB:reload\,
            main_1 => \PulseCounter_1:CounterUDB:overflow_reg_i\);

    \PulseCounter_1:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_1:CounterUDB:count_enable\,
            main_0 => PulseCounterEN_1,
            main_1 => \PulseCounter_1:CounterUDB:control_7\,
            main_2 => \PulseCounter_1:CounterUDB:count_stored_i\,
            main_3 => \EdgeDetect_1:last\,
            main_4 => Net_3138);

    Net_2714:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2714,
            main_0 => rst,
            main_1 => Net_2721,
            main_2 => \EdgeDetect_2:last\,
            main_3 => Net_3131);

    \PulseCounter_2:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_2:CounterUDB:status_0\,
            main_0 => \PulseCounter_2:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_2:CounterUDB:cmp_equal\,
            main_2 => \PulseCounter_2:CounterUDB:prevCompare\);

    \PulseCounter_2:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_2:CounterUDB:status_2\,
            main_0 => \PulseCounter_2:CounterUDB:reload\,
            main_1 => \PulseCounter_2:CounterUDB:overflow_reg_i\);

    \PulseCounter_2:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_2:CounterUDB:count_enable\,
            main_0 => PulseCounterEN_2,
            main_1 => \PulseCounter_2:CounterUDB:control_7\,
            main_2 => \PulseCounter_2:CounterUDB:count_stored_i\,
            main_3 => \EdgeDetect_2:last\,
            main_4 => Net_3131);

    \Timestamp:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timestamp:TimerUDB:status_tc\,
            main_0 => \Timestamp:TimerUDB:control_7\,
            main_1 => \Timestamp:TimerUDB:per_zero\);

    Net_3026:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3026,
            main_0 => \EdgeDetect_4:last\,
            main_1 => Net_3172_SYNCOUT);

    Net_3025:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3025,
            main_0 => \EdgeDetect_4:last\,
            main_1 => Net_3172_SYNCOUT);

    \SPIS:BSPIS:inv_ss\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:inv_ss\,
            main_0 => Net_2213_SYNCOUT);

    \SPIS:BSPIS:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:tx_load\,
            main_0 => \SPIS:BSPIS:count_3\,
            main_1 => \SPIS:BSPIS:count_2\,
            main_2 => \SPIS:BSPIS:count_1\,
            main_3 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:byte_complete\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:dpcounter_one_reg\);

    \SPIS:BSPIS:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:rx_buf_overrun\,
            main_0 => \SPIS:BSPIS:mosi_buf_overrun_reg\,
            main_1 => \SPIS:BSPIS:mosi_buf_overrun_fin\);

    Net_3047:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3047,
            main_0 => \SPIS:BSPIS:miso_from_dp\,
            main_1 => Net_2213_SYNCOUT);

    \SPIS:BSPIS:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_buf_overrun\,
            main_0 => \SPIS:BSPIS:dpMOSI_fifo_full\,
            main_1 => \SPIS:BSPIS:count_3\,
            main_2 => \SPIS:BSPIS:count_2\,
            main_3 => \SPIS:BSPIS:count_1\,
            main_4 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:tx_status_0\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:dpcounter_one_reg\,
            main_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:rx_status_4\,
            main_0 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

    \SPIS:BSPIS:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_5) + (main_0 * main_4) + (main_1 * main_4) + (main_2 * main_4) + (!main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_to_dp\,
            main_0 => \SPIS:BSPIS:count_3\,
            main_1 => \SPIS:BSPIS:count_2\,
            main_2 => \SPIS:BSPIS:count_1\,
            main_3 => \SPIS:BSPIS:count_0\,
            main_4 => \SPIS:BSPIS:mosi_tmp\,
            main_5 => Net_3048_SYNCOUT);

    \SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_rx_data\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\);

    \SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_0\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_4\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:rx_status_6\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\,
            main_5 => \SPIM:BSPIM:rx_status_4\);

    \PulseCounter_3:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_3:CounterUDB:status_0\,
            main_0 => \PulseCounter_3:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_3:CounterUDB:cmp_equal\,
            main_2 => \PulseCounter_3:CounterUDB:prevCompare\);

    \PulseCounter_3:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_3:CounterUDB:status_2\,
            main_0 => \PulseCounter_3:CounterUDB:reload\,
            main_1 => \PulseCounter_3:CounterUDB:overflow_reg_i\);

    \PulseCounter_3:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_3:CounterUDB:count_enable\,
            main_0 => PulseCounterEN_3,
            main_1 => \PulseCounter_3:CounterUDB:control_7\,
            main_2 => \PulseCounter_3:CounterUDB:count_stored_i\,
            main_3 => \EdgeDetect_6:last\,
            main_4 => Net_3134);

    Net_2859:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2859,
            main_0 => rst,
            main_1 => cy_srff_7,
            main_2 => \EdgeDetect_6:last\,
            main_3 => Net_3134);

    \PulseCounter_4:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_4:CounterUDB:status_0\,
            main_0 => \PulseCounter_4:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_4:CounterUDB:cmp_equal\,
            main_2 => \PulseCounter_4:CounterUDB:prevCompare\);

    \PulseCounter_4:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_4:CounterUDB:status_2\,
            main_0 => \PulseCounter_4:CounterUDB:reload\,
            main_1 => \PulseCounter_4:CounterUDB:overflow_reg_i\);

    \PulseCounter_4:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_4:CounterUDB:count_enable\,
            main_0 => PulseCounterEN_4,
            main_1 => \PulseCounter_4:CounterUDB:control_7\,
            main_2 => \PulseCounter_4:CounterUDB:count_stored_i\,
            main_3 => \EdgeDetect_7:last\,
            main_4 => Net_3137);

    Net_2883:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2883,
            main_0 => rst,
            main_1 => cy_srff_10,
            main_2 => \EdgeDetect_7:last\,
            main_3 => Net_3137);

    \QuadDec_2:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_2:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_2:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_2:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_2:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_2:Net_1203\);

    \QuadDec_2:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_530\,
            main_0 => \QuadDec_2:Net_1275\,
            main_1 => \QuadDec_2:Net_1251\,
            main_2 => \QuadDec_2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_2:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_611\,
            main_0 => \QuadDec_2:Net_1275\,
            main_1 => \QuadDec_2:Net_1251\,
            main_2 => \QuadDec_2:Cnt16:CounterUDB:prevCompare\);

    Net_3086:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3086,
            main_0 => \EdgeDetect_8:last\,
            main_1 => Net_3085_SYNCOUT);

    Net_3087:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3087,
            main_0 => \EdgeDetect_8:last\,
            main_1 => Net_3085_SYNCOUT);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \MIS_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MIS_Reg:control_7\,
            control_6 => \MIS_Reg:control_6\,
            control_5 => Net_2265,
            control_4 => Net_2266,
            control_3 => Net_2267,
            control_2 => ctr_0,
            control_1 => rst,
            control_0 => rst0,
            busclk => ClockBlock_BUS_CLK);

    \MIS_Stat:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => PulseCounterEN_4,
            status_6 => PulseCounterEN_3,
            status_5 => PulseCounterEN_2,
            status_4 => PulseCounterEN_1,
            status_3 => BurstDetector_4,
            status_2 => BurstDetector_3,
            status_1 => BurstDetector_2,
            status_0 => BurstDetector_1);

    isr_CS_Rise:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3120,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_1:Net_1260\,
            clock => clk,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\);

    \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => \QuadDec_1:Net_1251\,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => \QuadDec_1:Net_1251\,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_1:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            clock_0 => clk,
            main_0 => MIS_IN1_SYNCOUT);

    \QuadDec_1:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\);

    \QuadDec_1:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_1\);

    \QuadDec_1:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            clock_0 => clk,
            main_0 => MIS_IN2_SYNCOUT);

    \QuadDec_1:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\);

    \QuadDec_1:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_1\);

    \QuadDec_1:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_1:bQuadDec:error\,
            status_2 => \QuadDec_1:Net_1260\,
            status_1 => \QuadDec_1:Net_611\,
            status_0 => \QuadDec_1:Net_530\,
            interrupt => Net_2929);

    isr_QuadDec_1:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2929,
            clock => ClockBlock_BUS_CLK);

    \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \BurstTimeout_1:TimerUDB:control_7\,
            control_6 => \BurstTimeout_1:TimerUDB:control_6\,
            control_5 => \BurstTimeout_1:TimerUDB:control_5\,
            control_4 => \BurstTimeout_1:TimerUDB:control_4\,
            control_3 => \BurstTimeout_1:TimerUDB:control_3\,
            control_2 => \BurstTimeout_1:TimerUDB:control_2\,
            control_1 => \BurstTimeout_1:TimerUDB:control_1\,
            control_0 => \BurstTimeout_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \BurstTimeout_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2616,
            clock => clk,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \BurstTimeout_1:TimerUDB:status_3\,
            status_2 => \BurstTimeout_1:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \BurstTimeout_1:TimerUDB:status_tc\);

    \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => Net_2616,
            cs_addr_1 => \BurstTimeout_1:TimerUDB:control_7\,
            cs_addr_0 => \BurstTimeout_1:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \BurstTimeout_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \BurstTimeout_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => Net_2616,
            cs_addr_1 => \BurstTimeout_1:TimerUDB:control_7\,
            cs_addr_0 => \BurstTimeout_1:TimerUDB:per_zero\,
            z0_comb => \BurstTimeout_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \BurstTimeout_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \BurstTimeout_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \BurstTimeout_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \BurstTimeout_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \BurstTimeout_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \PulseCounter_1:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \PulseCounter_1:CounterUDB:control_7\,
            control_6 => \PulseCounter_1:CounterUDB:control_6\,
            control_5 => \PulseCounter_1:CounterUDB:control_5\,
            control_4 => \PulseCounter_1:CounterUDB:control_4\,
            control_3 => \PulseCounter_1:CounterUDB:control_3\,
            control_2 => \PulseCounter_1:CounterUDB:control_2\,
            control_1 => \PulseCounter_1:CounterUDB:control_1\,
            control_0 => \PulseCounter_1:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PulseCounter_1:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => \PulseCounter_1:CounterUDB:status_6\,
            status_5 => \PulseCounter_1:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \PulseCounter_1:CounterUDB:status_2\,
            status_1 => \PulseCounter_1:CounterUDB:status_1\,
            status_0 => \PulseCounter_1:CounterUDB:status_0\);

    \PulseCounter_1:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \PulseCounter_1:CounterUDB:count_enable\,
            cs_addr_0 => \PulseCounter_1:CounterUDB:reload\,
            ce0_comb => \PulseCounter_1:CounterUDB:reload\,
            z0_comb => \PulseCounter_1:CounterUDB:status_1\,
            ce1_comb => \PulseCounter_1:CounterUDB:cmp_equal\,
            cl1_comb => \PulseCounter_1:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \PulseCounter_1:CounterUDB:status_6\,
            f0_blk_stat_comb => \PulseCounter_1:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    isr_Timestamp:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2692,
            clock => ClockBlock_BUS_CLK);

    isr_PulseCounter_2:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \PulseCounter_2:CounterUDB:overflow_reg_i\,
            clock => ClockBlock_BUS_CLK);

    isr_Capture_2:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => BurstDetector_2,
            clock => ClockBlock_BUS_CLK);

    isr_Capture_1:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => BurstDetector_1,
            clock => ClockBlock_BUS_CLK);

    \BurstTimeout_2:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_2714,
            tc => Net_2720,
            cmp => \BurstTimeout_2:Net_261\,
            irq => \BurstTimeout_2:Net_57\);

    \PulseCounter_2:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \PulseCounter_2:CounterUDB:control_7\,
            control_6 => \PulseCounter_2:CounterUDB:control_6\,
            control_5 => \PulseCounter_2:CounterUDB:control_5\,
            control_4 => \PulseCounter_2:CounterUDB:control_4\,
            control_3 => \PulseCounter_2:CounterUDB:control_3\,
            control_2 => \PulseCounter_2:CounterUDB:control_2\,
            control_1 => \PulseCounter_2:CounterUDB:control_1\,
            control_0 => \PulseCounter_2:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PulseCounter_2:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => \PulseCounter_2:CounterUDB:status_6\,
            status_5 => \PulseCounter_2:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \PulseCounter_2:CounterUDB:status_2\,
            status_1 => \PulseCounter_2:CounterUDB:status_1\,
            status_0 => \PulseCounter_2:CounterUDB:status_0\);

    \PulseCounter_2:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \PulseCounter_2:CounterUDB:count_enable\,
            cs_addr_0 => \PulseCounter_2:CounterUDB:reload\,
            ce0_comb => \PulseCounter_2:CounterUDB:reload\,
            z0_comb => \PulseCounter_2:CounterUDB:status_1\,
            ce1_comb => \PulseCounter_2:CounterUDB:cmp_equal\,
            cl1_comb => \PulseCounter_2:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \PulseCounter_2:CounterUDB:status_6\,
            f0_blk_stat_comb => \PulseCounter_2:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    isr_PulseCounter_1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \PulseCounter_1:CounterUDB:overflow_reg_i\,
            clock => ClockBlock_BUS_CLK);

    \Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \Timestamp:TimerUDB:control_7\,
            control_6 => \Timestamp:TimerUDB:control_6\,
            control_5 => \Timestamp:TimerUDB:control_5\,
            control_4 => \Timestamp:TimerUDB:control_4\,
            control_3 => \Timestamp:TimerUDB:control_3\,
            control_2 => \Timestamp:TimerUDB:control_2\,
            control_1 => \Timestamp:TimerUDB:control_1\,
            control_0 => \Timestamp:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timestamp:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timestamp:TimerUDB:status_3\,
            status_2 => \Timestamp:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timestamp:TimerUDB:status_tc\);

    \Timestamp:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_1 => \Timestamp:TimerUDB:control_7\,
            cs_addr_0 => \Timestamp:TimerUDB:per_zero\,
            f0_load => open,
            z0_comb => \Timestamp:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timestamp:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timestamp:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    isr_START:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3025,
            clock => ClockBlock_BUS_CLK);

    isr_STOP:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3026,
            clock => ClockBlock_BUS_CLK);

    \SPIS:BSPIS:sync_1\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            in => \SPIS:BSPIS:tx_load\,
            out => \SPIS:BSPIS:dpcounter_one_fin\);

    \SPIS:BSPIS:sync_2\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:sync_3\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            in => \SPIS:BSPIS:mosi_buf_overrun\,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:sync_4\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\);

    \SPIS:BSPIS:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '1',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock_n => Net_3049_SYNCOUT,
            reset => Net_2213_SYNCOUT,
            load => open,
            enable => \SPIS:BSPIS:inv_ss\,
            count_6 => \SPIS:BSPIS:count_6\,
            count_5 => \SPIS:BSPIS:count_5\,
            count_4 => \SPIS:BSPIS:count_4\,
            count_3 => \SPIS:BSPIS:count_3\,
            count_2 => \SPIS:BSPIS:count_2\,
            count_1 => \SPIS:BSPIS:count_1\,
            count_0 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            status_6 => \SPIS:BSPIS:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\,
            status_1 => \SPIS:BSPIS:tx_status_1\,
            status_0 => \SPIS:BSPIS:tx_status_0\,
            interrupt => Net_2897);

    \SPIS:BSPIS:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\,
            status_4 => \SPIS:BSPIS:rx_status_4\,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_2899);

    \SPIS:BSPIS:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3049_SYNCOUT,
            cs_addr_2 => \SPIS:BSPIS:inv_ss\,
            cs_addr_0 => \SPIS:BSPIS:tx_load\,
            route_si => \SPIS:BSPIS:mosi_to_dp\,
            f1_load => \SPIS:BSPIS:tx_load\,
            so_comb => \SPIS:BSPIS:miso_from_dp\,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\,
            busclk => ClockBlock_BUS_CLK);

    \SPIS:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2899,
            clock => ClockBlock_BUS_CLK);

    \SPIS:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2897,
            clock => ClockBlock_BUS_CLK);

    \SPIM:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2904,
            clock => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            load => open,
            enable => \SPIM:BSPIM:cnt_enable\,
            count_6 => \SPIM:BSPIM:count_6\,
            count_5 => \SPIM:BSPIM:count_5\,
            count_4 => \SPIM:BSPIM:count_4\,
            count_3 => \SPIM:BSPIM:count_3\,
            count_2 => \SPIM:BSPIM:count_2\,
            count_1 => \SPIM:BSPIM:count_1\,
            count_0 => \SPIM:BSPIM:count_0\,
            tc => \SPIM:BSPIM:cnt_tc\);

    \SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM:BSPIM:tx_status_4\,
            status_3 => \SPIM:BSPIM:load_rx_data\,
            status_2 => \SPIM:BSPIM:tx_status_2\,
            status_1 => \SPIM:BSPIM:tx_status_1\,
            status_0 => \SPIM:BSPIM:tx_status_0\,
            interrupt => Net_2906);

    \SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            status_6 => \SPIM:BSPIM:rx_status_6\,
            status_5 => \SPIM:BSPIM:rx_status_5\,
            status_4 => \SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_2904);

    \SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ccc,
            cs_addr_2 => \SPIM:BSPIM:state_2\,
            cs_addr_1 => \SPIM:BSPIM:state_1\,
            cs_addr_0 => \SPIM:BSPIM:state_0\,
            route_si => Net_3055_SYNCOUT,
            f1_load => \SPIM:BSPIM:load_rx_data\,
            so_comb => \SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2906,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_3:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \PulseCounter_3:CounterUDB:control_7\,
            control_6 => \PulseCounter_3:CounterUDB:control_6\,
            control_5 => \PulseCounter_3:CounterUDB:control_5\,
            control_4 => \PulseCounter_3:CounterUDB:control_4\,
            control_3 => \PulseCounter_3:CounterUDB:control_3\,
            control_2 => \PulseCounter_3:CounterUDB:control_2\,
            control_1 => \PulseCounter_3:CounterUDB:control_1\,
            control_0 => \PulseCounter_3:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PulseCounter_3:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => \PulseCounter_3:CounterUDB:status_6\,
            status_5 => \PulseCounter_3:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \PulseCounter_3:CounterUDB:status_2\,
            status_1 => \PulseCounter_3:CounterUDB:status_1\,
            status_0 => \PulseCounter_3:CounterUDB:status_0\);

    \PulseCounter_3:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \PulseCounter_3:CounterUDB:count_enable\,
            cs_addr_0 => \PulseCounter_3:CounterUDB:reload\,
            ce0_comb => \PulseCounter_3:CounterUDB:reload\,
            z0_comb => \PulseCounter_3:CounterUDB:status_1\,
            ce1_comb => \PulseCounter_3:CounterUDB:cmp_equal\,
            cl1_comb => \PulseCounter_3:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \PulseCounter_3:CounterUDB:status_6\,
            f0_blk_stat_comb => \PulseCounter_3:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \BurstTimeout_3:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_2859,
            tc => Net_2865,
            cmp => \BurstTimeout_3:Net_261\,
            irq => \BurstTimeout_3:Net_57\);

    isr_Capture_3:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => BurstDetector_3,
            clock => ClockBlock_BUS_CLK);

    isr_PulseCounter_3:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \PulseCounter_3:CounterUDB:overflow_reg_i\,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_4:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \PulseCounter_4:CounterUDB:control_7\,
            control_6 => \PulseCounter_4:CounterUDB:control_6\,
            control_5 => \PulseCounter_4:CounterUDB:control_5\,
            control_4 => \PulseCounter_4:CounterUDB:control_4\,
            control_3 => \PulseCounter_4:CounterUDB:control_3\,
            control_2 => \PulseCounter_4:CounterUDB:control_2\,
            control_1 => \PulseCounter_4:CounterUDB:control_1\,
            control_0 => \PulseCounter_4:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PulseCounter_4:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => \PulseCounter_4:CounterUDB:status_6\,
            status_5 => \PulseCounter_4:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \PulseCounter_4:CounterUDB:status_2\,
            status_1 => \PulseCounter_4:CounterUDB:status_1\,
            status_0 => \PulseCounter_4:CounterUDB:status_0\);

    \PulseCounter_4:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \PulseCounter_4:CounterUDB:count_enable\,
            cs_addr_0 => \PulseCounter_4:CounterUDB:reload\,
            ce0_comb => \PulseCounter_4:CounterUDB:reload\,
            z0_comb => \PulseCounter_4:CounterUDB:status_1\,
            ce1_comb => \PulseCounter_4:CounterUDB:cmp_equal\,
            cl1_comb => \PulseCounter_4:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \PulseCounter_4:CounterUDB:status_6\,
            f0_blk_stat_comb => \PulseCounter_4:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \BurstTimeout_4:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_2883,
            tc => Net_2889,
            cmp => \BurstTimeout_4:Net_261\,
            irq => \BurstTimeout_4:Net_57\);

    isr_Capture_4:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => BurstDetector_4,
            clock => ClockBlock_BUS_CLK);

    isr_PulseCounter_4:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \PulseCounter_4:CounterUDB:overflow_reg_i\,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_2:Net_1260\,
            clock => clk,
            status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\);

    \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => \QuadDec_2:Net_1251\,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            cs_addr_2 => \QuadDec_2:Net_1251\,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_2:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_delayed_0\,
            clock_0 => clk,
            main_0 => MIS_IN3_SYNCOUT);

    \QuadDec_2:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_delayed_1\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_0\);

    \QuadDec_2:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_delayed_2\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_1\);

    \QuadDec_2:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_delayed_0\,
            clock_0 => clk,
            main_0 => MIS_IN4_SYNCOUT);

    \QuadDec_2:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_delayed_1\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_0\);

    \QuadDec_2:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_delayed_2\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_1\);

    \QuadDec_2:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => clk,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_2:bQuadDec:error\,
            status_2 => \QuadDec_2:Net_1260\,
            status_1 => \QuadDec_2:Net_611\,
            status_0 => \QuadDec_2:Net_530\,
            interrupt => Net_2934);

    isr_QuadDec_2:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2934,
            clock => ClockBlock_BUS_CLK);

    isr_TURN_CONT_MODE:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3086,
            clock => ClockBlock_BUS_CLK);

    isr_TURN_OFF_CONT_MODE:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3087,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => \UART_1:BUART:pollcount_0\,
            main_10 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:rx_last\,
            main_9 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => \UART_1:BUART:pollcount_0\,
            main_4 => Net_25_SYNCOUT);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_0\,
            main_3 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => \UART_1:BUART:pollcount_0\,
            main_7 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_25_SYNCOUT);

    Net_3057:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3) + (!main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3057,
            clock_0 => ccc,
            main_0 => Net_3057,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\);

    Net_2902:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_2 * main_3) + (!main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2902,
            clock_0 => ccc,
            main_0 => Net_2902,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\);

    \EdgeDetect_5:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_5:last\,
            clock_0 => clk,
            main_0 => Net_2213_SYNCOUT);

    \QuadDec_1:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1251\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1251\,
            main_1 => \QuadDec_1:Net_1260\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\,
            main_7 => \QuadDec_1:Net_1251_split\);

    \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\);

    \QuadDec_1:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1275\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:prevCompare\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_1:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1203\);

    \QuadDec_1:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1203\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:Net_1203\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_filt\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_1:bQuadDec:quad_A_filt\);

    \QuadDec_1:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_filt\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\);

    \QuadDec_1:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1260\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:error\,
            main_2 => \QuadDec_1:bQuadDec:state_1\,
            main_3 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:error\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:state_1\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:state_0\,
            clock_0 => clk,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    Net_1414:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1414,
            clock_0 => clk,
            main_0 => \BurstTimeout_1:TimerUDB:control_7\,
            main_1 => \BurstTimeout_1:TimerUDB:per_zero\);

    Net_2619:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2619,
            clock_0 => clk,
            main_0 => rst,
            main_1 => Net_2619,
            main_2 => Net_1414);

    \PulseCounter_1:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_1:CounterUDB:overflow_reg_i\,
            clock_0 => clk,
            main_0 => \PulseCounter_1:CounterUDB:reload\);

    \PulseCounter_1:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_1:CounterUDB:prevCompare\,
            clock_0 => clk,
            main_0 => \PulseCounter_1:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_1:CounterUDB:cmp_equal\);

    \PulseCounter_1:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_1:CounterUDB:count_stored_i\,
            clock_0 => clk,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_3138);

    PulseCounterEN_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => PulseCounterEN_1,
            clock_0 => clk,
            main_0 => rst0,
            main_1 => ctr_0,
            main_2 => PulseCounterEN_1,
            main_3 => Net_2619);

    BurstDetector_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => BurstDetector_1,
            clock_0 => clk,
            main_0 => rst,
            main_1 => BurstDetector_1,
            main_2 => Net_2619,
            main_3 => \EdgeDetect_1:last\,
            main_4 => Net_3138);

    BurstDetector_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => BurstDetector_2,
            clock_0 => clk,
            main_0 => rst,
            main_1 => BurstDetector_2,
            main_2 => Net_2721,
            main_3 => \EdgeDetect_2:last\,
            main_4 => Net_3131);

    PulseCounterEN_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => PulseCounterEN_2,
            clock_0 => clk,
            main_0 => rst0,
            main_1 => ctr_0,
            main_2 => PulseCounterEN_2,
            main_3 => Net_2721);

    Net_2721:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2721,
            clock_0 => clk,
            main_0 => rst,
            main_1 => Net_2721,
            main_2 => Net_2720);

    \PulseCounter_2:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_2:CounterUDB:overflow_reg_i\,
            clock_0 => clk,
            main_0 => \PulseCounter_2:CounterUDB:reload\);

    \PulseCounter_2:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_2:CounterUDB:prevCompare\,
            clock_0 => clk,
            main_0 => \PulseCounter_2:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_2:CounterUDB:cmp_equal\);

    \PulseCounter_2:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_2:CounterUDB:count_stored_i\,
            clock_0 => clk,
            main_0 => \EdgeDetect_2:last\,
            main_1 => Net_3131);

    Net_2692:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2692,
            clock_0 => clk,
            main_0 => \Timestamp:TimerUDB:control_7\,
            main_1 => \Timestamp:TimerUDB:per_zero\);

    \EdgeDetect_2:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_2:last\,
            clock_0 => clk,
            main_0 => Net_3131);

    \EdgeDetect_4:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_4:last\,
            clock_0 => clk,
            main_0 => Net_3172_SYNCOUT);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => clk,
            main_0 => Net_3138);

    \SPIS:BSPIS:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:dpcounter_one_reg\,
            clock_0 => ccc,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\);

    \SPIS:BSPIS:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_buf_overrun_fin\,
            clock_0 => ccc,
            main_0 => \SPIS:BSPIS:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_tmp\,
            clock_0 => Net_3049_SYNCOUT,
            main_0 => Net_3048_SYNCOUT);

    Net_3056:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3056,
            clock_0 => ccc,
            main_0 => Net_3056,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\,
            main_4 => \SPIM:BSPIM:mosi_from_dp\,
            main_5 => \SPIM:BSPIM:count_4\,
            main_6 => \SPIM:BSPIM:count_3\,
            main_7 => \SPIM:BSPIM:count_2\,
            main_8 => \SPIM:BSPIM:count_1\,
            main_9 => \SPIM:BSPIM:count_0\,
            main_10 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_2\,
            clock_0 => ccc,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_1\,
            clock_0 => ccc,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_0\,
            clock_0 => ccc,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:tx_status_1\);

    T2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3085,
            out => Net_3085_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_cond\,
            clock_0 => ccc,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:load_cond\);

    slv_clk(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3049,
            out => Net_3049_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    slv_mosi(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3048,
            out => Net_3048_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:ld_ident\,
            clock_0 => ccc,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:cnt_enable\,
            clock_0 => ccc,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:cnt_enable\);

    SIG1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3172,
            out => Net_3172_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_3:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_3:CounterUDB:overflow_reg_i\,
            clock_0 => clk,
            main_0 => \PulseCounter_3:CounterUDB:reload\);

    slc_cs(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_2213,
            out => Net_2213_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_3:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_3:CounterUDB:prevCompare\,
            clock_0 => clk,
            main_0 => \PulseCounter_3:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_3:CounterUDB:cmp_equal\);

    DIO2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => MIS_IN2,
            out => MIS_IN2_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_3:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_3:CounterUDB:count_stored_i\,
            clock_0 => clk,
            main_0 => \EdgeDetect_6:last\,
            main_1 => Net_3134);

    cy_srff_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_7,
            clock_0 => clk,
            main_0 => rst,
            main_1 => Net_2865,
            main_2 => cy_srff_7);

    PulseCounterEN_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => PulseCounterEN_3,
            clock_0 => clk,
            main_0 => rst0,
            main_1 => ctr_0,
            main_2 => PulseCounterEN_3,
            main_3 => cy_srff_7);

    BurstDetector_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => BurstDetector_3,
            clock_0 => clk,
            main_0 => rst,
            main_1 => BurstDetector_3,
            main_2 => cy_srff_7,
            main_3 => \EdgeDetect_6:last\,
            main_4 => Net_3134);

    \EdgeDetect_6:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_6:last\,
            clock_0 => clk,
            main_0 => Net_3134);

    DIO1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => MIS_IN1,
            out => MIS_IN1_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_4:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_4:CounterUDB:overflow_reg_i\,
            clock_0 => clk,
            main_0 => \PulseCounter_4:CounterUDB:reload\);

    mst_miso(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3055,
            out => Net_3055_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_4:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_4:CounterUDB:prevCompare\,
            clock_0 => clk,
            main_0 => \PulseCounter_4:CounterUDB:cmp_less\,
            main_1 => \PulseCounter_4:CounterUDB:cmp_equal\);

    DIO3(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => MIS_IN3,
            out => MIS_IN3_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PulseCounter_4:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseCounter_4:CounterUDB:count_stored_i\,
            clock_0 => clk,
            main_0 => \EdgeDetect_7:last\,
            main_1 => Net_3137);

    cy_srff_10:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_10,
            clock_0 => clk,
            main_0 => rst,
            main_1 => Net_2889,
            main_2 => cy_srff_10);

    PulseCounterEN_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => PulseCounterEN_4,
            clock_0 => clk,
            main_0 => rst0,
            main_1 => ctr_0,
            main_2 => PulseCounterEN_4,
            main_3 => cy_srff_10);

    BurstDetector_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => BurstDetector_4,
            clock_0 => clk,
            main_0 => rst,
            main_1 => BurstDetector_4,
            main_2 => cy_srff_10,
            main_3 => \EdgeDetect_7:last\,
            main_4 => Net_3137);

    \EdgeDetect_7:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_7:last\,
            clock_0 => clk,
            main_0 => Net_3137);

    \QuadDec_2:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1251\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1251\,
            main_1 => \QuadDec_2:Net_1260\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_2:bQuadDec:error\,
            main_5 => \QuadDec_2:bQuadDec:state_1\,
            main_6 => \QuadDec_2:bQuadDec:state_0\,
            main_7 => \QuadDec_2:Net_1251_split\);

    DIO4(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => MIS_IN4,
            out => MIS_IN4_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:status_1\);

    \QuadDec_2:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1275\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_2:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:prevCompare\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_2:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1203\);

    \QuadDec_2:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1203\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:Net_1203\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_2:bQuadDec:error\,
            main_5 => \QuadDec_2:bQuadDec:state_1\,
            main_6 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_filt\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_2:bQuadDec:quad_A_filt\);

    \QuadDec_2:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_filt\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_2:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\);

    \QuadDec_2:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1260\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:error\,
            main_2 => \QuadDec_2:bQuadDec:state_1\,
            main_3 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:error\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_2:bQuadDec:error\,
            main_4 => \QuadDec_2:bQuadDec:state_1\,
            main_5 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:state_1\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_2:bQuadDec:error\,
            main_4 => \QuadDec_2:bQuadDec:state_1\,
            main_5 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:state_0\,
            clock_0 => clk,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_2:bQuadDec:error\,
            main_4 => \QuadDec_2:bQuadDec:state_1\,
            main_5 => \QuadDec_2:bQuadDec:state_0\);

    \EdgeDetect_8:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_8:last\,
            clock_0 => clk,
            main_0 => Net_3085_SYNCOUT);

    \GlitchFilter_1:genblk1[0]:samples_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_1:genblk1[0]:samples_4\,
            clock_0 => clk,
            main_0 => \GlitchFilter_1:genblk1[0]:samples_3\);

    \GlitchFilter_1:genblk1[0]:samples_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_1:genblk1[0]:samples_3\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_2\);

    \QuadDec_1:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1251_split\,
            main_0 => \QuadDec_1:Net_1251\,
            main_1 => \QuadDec_1:Net_1260\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\);

    Net_3138:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3138,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            main_3 => Net_3138,
            main_4 => \GlitchFilter_1:genblk1[0]:samples_4\,
            main_5 => \GlitchFilter_1:genblk1[0]:samples_3\,
            main_6 => MIS_IN1_SYNCOUT);

    \GlitchFilter_2:genblk1[0]:samples_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_2:genblk1[0]:samples_4\,
            clock_0 => clk,
            main_0 => \GlitchFilter_2:genblk1[0]:samples_3\);

    \GlitchFilter_2:genblk1[0]:samples_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_2:genblk1[0]:samples_3\,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_2\);

    \QuadDec_2:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1251_split\,
            main_0 => \QuadDec_2:Net_1251\,
            main_1 => \QuadDec_2:Net_1260\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_2:bQuadDec:error\,
            main_5 => \QuadDec_2:bQuadDec:state_1\,
            main_6 => \QuadDec_2:bQuadDec:state_0\);

    Net_3131:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3131,
            clock_0 => clk,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            main_3 => Net_3131,
            main_4 => \GlitchFilter_2:genblk1[0]:samples_4\,
            main_5 => \GlitchFilter_2:genblk1[0]:samples_3\,
            main_6 => MIS_IN2_SYNCOUT);

    \GlitchFilter_3:genblk1[0]:samples_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[0]:samples_4\,
            clock_0 => clk,
            main_0 => \GlitchFilter_3:genblk1[0]:samples_3\);

    \GlitchFilter_3:genblk1[0]:samples_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[0]:samples_3\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_2\);

    Net_3134:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3134,
            clock_0 => clk,
            main_0 => Net_3134,
            main_1 => \QuadDec_2:bQuadDec:quad_A_delayed_0\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_delayed_1\,
            main_3 => \QuadDec_2:bQuadDec:quad_A_delayed_2\,
            main_4 => \GlitchFilter_3:genblk1[0]:samples_4\,
            main_5 => \GlitchFilter_3:genblk1[0]:samples_3\,
            main_6 => MIS_IN3_SYNCOUT);

    \GlitchFilter_4:genblk1[0]:samples_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_4:genblk1[0]:samples_4\,
            clock_0 => clk,
            main_0 => \GlitchFilter_4:genblk1[0]:samples_3\);

    \GlitchFilter_4:genblk1[0]:samples_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_4:genblk1[0]:samples_3\,
            clock_0 => clk,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_2\);

    Net_3137:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3137,
            clock_0 => clk,
            main_0 => Net_3137,
            main_1 => \QuadDec_2:bQuadDec:quad_B_delayed_0\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_delayed_1\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_delayed_2\,
            main_4 => \GlitchFilter_4:genblk1[0]:samples_4\,
            main_5 => \GlitchFilter_4:genblk1[0]:samples_3\,
            main_6 => MIS_IN4_SYNCOUT);

END __DEFAULT__;
