INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
