
*** Running vivado
    with args -log design_1_auto_us_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_us_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1104.281 ; gain = 188.301 ; free physical = 4079 ; free virtual = 12913
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_top' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_axi4lite_upsizer' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_axi4lite_upsizer' (1#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_top' (2#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (3#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:02:02 . Memory (MB): peak = 1225.754 ; gain = 309.773 ; free physical = 3568 ; free virtual = 12416
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:02:02 . Memory (MB): peak = 1225.754 ; gain = 309.773 ; free physical = 3568 ; free virtual = 12416
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1461.613 ; gain = 0.004 ; free physical = 3384 ; free virtual = 12233
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:17 . Memory (MB): peak = 1461.613 ; gain = 545.633 ; free physical = 3390 ; free virtual = 12239
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:17 . Memory (MB): peak = 1461.613 ; gain = 545.633 ; free physical = 3390 ; free virtual = 12239
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:17 . Memory (MB): peak = 1461.613 ; gain = 545.633 ; free physical = 3390 ; free virtual = 12239
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:17 . Memory (MB): peak = 1461.613 ; gain = 545.633 ; free physical = 3387 ; free virtual = 12237
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3385 ; free virtual = 12235
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:30 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:30 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:30 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    11|
|3     |LUT3 |    35|
|4     |LUT4 |     2|
|5     |LUT5 |     4|
|6     |LUT6 |     6|
|7     |FDRE |    12|
|8     |FDSE |     1|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1461.617 ; gain = 545.637 ; free physical = 3426 ; free virtual = 12277
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:27 . Memory (MB): peak = 1461.617 ; gain = 451.918 ; free physical = 3426 ; free virtual = 12277
