$date
	Sun Oct 23 10:10:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#396205
b1 !
1"
#396206
b1 &
b1 %
1$
#396207
0"
#396210
1#
#396214
b0 &
0#
b0 %
0$
#1334812
b10011 !
1"
#1334814
b10011 &
b10011 %
1$
#1334815
0"
#1334818
b111010 &
b111010 %
#1334822
b11101 &
b11101 %
#1334826
b1011000 &
b1011000 %
#1334830
b101100 &
b101100 %
#1334834
b10110 &
b10110 %
#1334838
b1011 &
b1011 %
#1334842
b100010 &
b100010 %
#1334846
b10001 &
b10001 %
#1334850
b110100 &
b110100 %
#1334854
b11010 &
b11010 %
#1334858
b1101 &
b1101 %
#1334862
b101000 &
b101000 %
#1334866
b10100 &
b10100 %
#1334870
b1010 &
b1010 %
#1334874
b101 &
b101 %
#1334878
b10000 &
b10000 %
#1334882
b1000 &
b1000 %
#1334886
b100 &
b100 %
#1334890
b10 &
b10 %
#1334894
b1 &
1#
b1 %
#1334898
b0 &
b0 %
0#
0$
#2338764
b11 !
1"
#2338766
b11 &
b11 %
1$
#2338767
0"
#2338770
b1010 &
b1010 %
#2338774
b101 &
b101 %
#2338778
b10000 &
b10000 %
#2338782
b1000 &
b1000 %
#2338786
b100 &
b100 %
#2338790
b10 &
b10 %
#2338794
b1 &
b1 %
1#
#2338798
b0 &
0#
b0 %
0$
#4500012
