
Circuit_Analyser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ff0  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  080071b8  080071b8  000081b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074b8  080074b8  0000905c  2**0
                  CONTENTS
  4 .ARM          00000008  080074b8  080074b8  000084b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074c0  080074c0  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074c0  080074c0  000084c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074c4  080074c4  000084c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080074c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b8c  2000005c  08007524  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002be8  08007524  00009be8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010551  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000250c  00000000  00000000  000195dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  0001baf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c00  00000000  00000000  0001ca48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023abd  00000000  00000000  0001d648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012750  00000000  00000000  00041105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df98a  00000000  00000000  00053855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001331df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046d4  00000000  00000000  00133224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001378f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000005c 	.word	0x2000005c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080071a0 	.word	0x080071a0

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000060 	.word	0x20000060
 8000204:	080071a0 	.word	0x080071a0

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2uiz>:
 8000b04:	004a      	lsls	r2, r1, #1
 8000b06:	d211      	bcs.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b08:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b0c:	d211      	bcs.n	8000b32 <__aeabi_d2uiz+0x2e>
 8000b0e:	d50d      	bpl.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b10:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b18:	d40e      	bmi.n	8000b38 <__aeabi_d2uiz+0x34>
 8000b1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b36:	d102      	bne.n	8000b3e <__aeabi_d2uiz+0x3a>
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b96a 	b.w	8000e30 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9d08      	ldr	r5, [sp, #32]
 8000b7a:	460c      	mov	r4, r1
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d14e      	bne.n	8000c1e <__udivmoddi4+0xaa>
 8000b80:	4694      	mov	ip, r2
 8000b82:	458c      	cmp	ip, r1
 8000b84:	4686      	mov	lr, r0
 8000b86:	fab2 f282 	clz	r2, r2
 8000b8a:	d962      	bls.n	8000c52 <__udivmoddi4+0xde>
 8000b8c:	b14a      	cbz	r2, 8000ba2 <__udivmoddi4+0x2e>
 8000b8e:	f1c2 0320 	rsb	r3, r2, #32
 8000b92:	4091      	lsls	r1, r2
 8000b94:	fa20 f303 	lsr.w	r3, r0, r3
 8000b98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b9c:	4319      	orrs	r1, r3
 8000b9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ba2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba6:	fa1f f68c 	uxth.w	r6, ip
 8000baa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb2:	fb07 1114 	mls	r1, r7, r4, r1
 8000bb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bba:	fb04 f106 	mul.w	r1, r4, r6
 8000bbe:	4299      	cmp	r1, r3
 8000bc0:	d90a      	bls.n	8000bd8 <__udivmoddi4+0x64>
 8000bc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bca:	f080 8112 	bcs.w	8000df2 <__udivmoddi4+0x27e>
 8000bce:	4299      	cmp	r1, r3
 8000bd0:	f240 810f 	bls.w	8000df2 <__udivmoddi4+0x27e>
 8000bd4:	3c02      	subs	r4, #2
 8000bd6:	4463      	add	r3, ip
 8000bd8:	1a59      	subs	r1, r3, r1
 8000bda:	fa1f f38e 	uxth.w	r3, lr
 8000bde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be2:	fb07 1110 	mls	r1, r7, r0, r1
 8000be6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bea:	fb00 f606 	mul.w	r6, r0, r6
 8000bee:	429e      	cmp	r6, r3
 8000bf0:	d90a      	bls.n	8000c08 <__udivmoddi4+0x94>
 8000bf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bfa:	f080 80fc 	bcs.w	8000df6 <__udivmoddi4+0x282>
 8000bfe:	429e      	cmp	r6, r3
 8000c00:	f240 80f9 	bls.w	8000df6 <__udivmoddi4+0x282>
 8000c04:	4463      	add	r3, ip
 8000c06:	3802      	subs	r0, #2
 8000c08:	1b9b      	subs	r3, r3, r6
 8000c0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c0e:	2100      	movs	r1, #0
 8000c10:	b11d      	cbz	r5, 8000c1a <__udivmoddi4+0xa6>
 8000c12:	40d3      	lsrs	r3, r2
 8000c14:	2200      	movs	r2, #0
 8000c16:	e9c5 3200 	strd	r3, r2, [r5]
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	428b      	cmp	r3, r1
 8000c20:	d905      	bls.n	8000c2e <__udivmoddi4+0xba>
 8000c22:	b10d      	cbz	r5, 8000c28 <__udivmoddi4+0xb4>
 8000c24:	e9c5 0100 	strd	r0, r1, [r5]
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4608      	mov	r0, r1
 8000c2c:	e7f5      	b.n	8000c1a <__udivmoddi4+0xa6>
 8000c2e:	fab3 f183 	clz	r1, r3
 8000c32:	2900      	cmp	r1, #0
 8000c34:	d146      	bne.n	8000cc4 <__udivmoddi4+0x150>
 8000c36:	42a3      	cmp	r3, r4
 8000c38:	d302      	bcc.n	8000c40 <__udivmoddi4+0xcc>
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	f0c0 80f0 	bcc.w	8000e20 <__udivmoddi4+0x2ac>
 8000c40:	1a86      	subs	r6, r0, r2
 8000c42:	eb64 0303 	sbc.w	r3, r4, r3
 8000c46:	2001      	movs	r0, #1
 8000c48:	2d00      	cmp	r5, #0
 8000c4a:	d0e6      	beq.n	8000c1a <__udivmoddi4+0xa6>
 8000c4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000c50:	e7e3      	b.n	8000c1a <__udivmoddi4+0xa6>
 8000c52:	2a00      	cmp	r2, #0
 8000c54:	f040 8090 	bne.w	8000d78 <__udivmoddi4+0x204>
 8000c58:	eba1 040c 	sub.w	r4, r1, ip
 8000c5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c60:	fa1f f78c 	uxth.w	r7, ip
 8000c64:	2101      	movs	r1, #1
 8000c66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c76:	fb07 f006 	mul.w	r0, r7, r6
 8000c7a:	4298      	cmp	r0, r3
 8000c7c:	d908      	bls.n	8000c90 <__udivmoddi4+0x11c>
 8000c7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x11a>
 8000c88:	4298      	cmp	r0, r3
 8000c8a:	f200 80cd 	bhi.w	8000e28 <__udivmoddi4+0x2b4>
 8000c8e:	4626      	mov	r6, r4
 8000c90:	1a1c      	subs	r4, r3, r0
 8000c92:	fa1f f38e 	uxth.w	r3, lr
 8000c96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ca2:	fb00 f707 	mul.w	r7, r0, r7
 8000ca6:	429f      	cmp	r7, r3
 8000ca8:	d908      	bls.n	8000cbc <__udivmoddi4+0x148>
 8000caa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x146>
 8000cb4:	429f      	cmp	r7, r3
 8000cb6:	f200 80b0 	bhi.w	8000e1a <__udivmoddi4+0x2a6>
 8000cba:	4620      	mov	r0, r4
 8000cbc:	1bdb      	subs	r3, r3, r7
 8000cbe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cc2:	e7a5      	b.n	8000c10 <__udivmoddi4+0x9c>
 8000cc4:	f1c1 0620 	rsb	r6, r1, #32
 8000cc8:	408b      	lsls	r3, r1
 8000cca:	fa22 f706 	lsr.w	r7, r2, r6
 8000cce:	431f      	orrs	r7, r3
 8000cd0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cd4:	fa04 f301 	lsl.w	r3, r4, r1
 8000cd8:	ea43 030c 	orr.w	r3, r3, ip
 8000cdc:	40f4      	lsrs	r4, r6
 8000cde:	fa00 f801 	lsl.w	r8, r0, r1
 8000ce2:	0c38      	lsrs	r0, r7, #16
 8000ce4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ce8:	fbb4 fef0 	udiv	lr, r4, r0
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fb00 441e 	mls	r4, r0, lr, r4
 8000cf4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cf8:	fb0e f90c 	mul.w	r9, lr, ip
 8000cfc:	45a1      	cmp	r9, r4
 8000cfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x1a6>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d0a:	f080 8084 	bcs.w	8000e16 <__udivmoddi4+0x2a2>
 8000d0e:	45a1      	cmp	r9, r4
 8000d10:	f240 8081 	bls.w	8000e16 <__udivmoddi4+0x2a2>
 8000d14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d18:	443c      	add	r4, r7
 8000d1a:	eba4 0409 	sub.w	r4, r4, r9
 8000d1e:	fa1f f983 	uxth.w	r9, r3
 8000d22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d26:	fb00 4413 	mls	r4, r0, r3, r4
 8000d2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d32:	45a4      	cmp	ip, r4
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x1d2>
 8000d36:	193c      	adds	r4, r7, r4
 8000d38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d3c:	d267      	bcs.n	8000e0e <__udivmoddi4+0x29a>
 8000d3e:	45a4      	cmp	ip, r4
 8000d40:	d965      	bls.n	8000e0e <__udivmoddi4+0x29a>
 8000d42:	3b02      	subs	r3, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000d4e:	eba4 040c 	sub.w	r4, r4, ip
 8000d52:	429c      	cmp	r4, r3
 8000d54:	46ce      	mov	lr, r9
 8000d56:	469c      	mov	ip, r3
 8000d58:	d351      	bcc.n	8000dfe <__udivmoddi4+0x28a>
 8000d5a:	d04e      	beq.n	8000dfa <__udivmoddi4+0x286>
 8000d5c:	b155      	cbz	r5, 8000d74 <__udivmoddi4+0x200>
 8000d5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000d62:	eb64 040c 	sbc.w	r4, r4, ip
 8000d66:	fa04 f606 	lsl.w	r6, r4, r6
 8000d6a:	40cb      	lsrs	r3, r1
 8000d6c:	431e      	orrs	r6, r3
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	e9c5 6400 	strd	r6, r4, [r5]
 8000d74:	2100      	movs	r1, #0
 8000d76:	e750      	b.n	8000c1a <__udivmoddi4+0xa6>
 8000d78:	f1c2 0320 	rsb	r3, r2, #32
 8000d7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000d80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d84:	fa24 f303 	lsr.w	r3, r4, r3
 8000d88:	4094      	lsls	r4, r2
 8000d8a:	430c      	orrs	r4, r1
 8000d8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da6:	fb00 f107 	mul.w	r1, r0, r7
 8000daa:	4299      	cmp	r1, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x24c>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000db6:	d22c      	bcs.n	8000e12 <__udivmoddi4+0x29e>
 8000db8:	4299      	cmp	r1, r3
 8000dba:	d92a      	bls.n	8000e12 <__udivmoddi4+0x29e>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	1a5b      	subs	r3, r3, r1
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000dcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd0:	fb01 f307 	mul.w	r3, r1, r7
 8000dd4:	42a3      	cmp	r3, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x276>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000de0:	d213      	bcs.n	8000e0a <__udivmoddi4+0x296>
 8000de2:	42a3      	cmp	r3, r4
 8000de4:	d911      	bls.n	8000e0a <__udivmoddi4+0x296>
 8000de6:	3902      	subs	r1, #2
 8000de8:	4464      	add	r4, ip
 8000dea:	1ae4      	subs	r4, r4, r3
 8000dec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000df0:	e739      	b.n	8000c66 <__udivmoddi4+0xf2>
 8000df2:	4604      	mov	r4, r0
 8000df4:	e6f0      	b.n	8000bd8 <__udivmoddi4+0x64>
 8000df6:	4608      	mov	r0, r1
 8000df8:	e706      	b.n	8000c08 <__udivmoddi4+0x94>
 8000dfa:	45c8      	cmp	r8, r9
 8000dfc:	d2ae      	bcs.n	8000d5c <__udivmoddi4+0x1e8>
 8000dfe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e02:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e06:	3801      	subs	r0, #1
 8000e08:	e7a8      	b.n	8000d5c <__udivmoddi4+0x1e8>
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	e7ed      	b.n	8000dea <__udivmoddi4+0x276>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	e799      	b.n	8000d46 <__udivmoddi4+0x1d2>
 8000e12:	4630      	mov	r0, r6
 8000e14:	e7d4      	b.n	8000dc0 <__udivmoddi4+0x24c>
 8000e16:	46d6      	mov	lr, sl
 8000e18:	e77f      	b.n	8000d1a <__udivmoddi4+0x1a6>
 8000e1a:	4463      	add	r3, ip
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	e74d      	b.n	8000cbc <__udivmoddi4+0x148>
 8000e20:	4606      	mov	r6, r0
 8000e22:	4623      	mov	r3, r4
 8000e24:	4608      	mov	r0, r1
 8000e26:	e70f      	b.n	8000c48 <__udivmoddi4+0xd4>
 8000e28:	3e02      	subs	r6, #2
 8000e2a:	4463      	add	r3, ip
 8000e2c:	e730      	b.n	8000c90 <__udivmoddi4+0x11c>
 8000e2e:	bf00      	nop

08000e30 <__aeabi_idiv0>:
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	0000      	movs	r0, r0
	...

08000e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e3e:	f000 ffc7 	bl	8001dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e42:	f000 f879 	bl	8000f38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e46:	f000 fabf 	bl	80013c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e4a:	f000 fa77 	bl	800133c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e4e:	f000 fa4b 	bl	80012e8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e52:	f000 f8df 	bl	8001014 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e56:	f000 f9ab 	bl	80011b0 <MX_TIM2_Init>
  MX_DAC_Init();
 8000e5a:	f000 f97f 	bl	800115c <MX_DAC_Init>
  MX_ADC2_Init();
 8000e5e:	f000 f92b 	bl	80010b8 <MX_ADC2_Init>
  MX_TIM8_Init();
 8000e62:	f000 f9f1 	bl	8001248 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // Create sine LookUpTable, this table will contain samples from only one sine period
  for (int i = 0; i < LUT_SAMPLES; i++){
 8000e66:	2300      	movs	r3, #0
 8000e68:	607b      	str	r3, [r7, #4]
 8000e6a:	e039      	b.n	8000ee0 <main+0xa8>
	  DAC_buffer[i] = (uint16_t)((4095.0f/2.0f) * (1.0f + sin(2.0f*M_PI*i/LUT_SAMPLES)));
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff fb1d 	bl	80004ac <__aeabi_i2d>
 8000e72:	a32f      	add	r3, pc, #188	@ (adr r3, 8000f30 <main+0xf8>)
 8000e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e78:	f7ff fb82 	bl	8000580 <__aeabi_dmul>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4610      	mov	r0, r2
 8000e82:	4619      	mov	r1, r3
 8000e84:	f04f 0200 	mov.w	r2, #0
 8000e88:	4b23      	ldr	r3, [pc, #140]	@ (8000f18 <main+0xe0>)
 8000e8a:	f7ff fca3 	bl	80007d4 <__aeabi_ddiv>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	460b      	mov	r3, r1
 8000e92:	ec43 2b17 	vmov	d7, r2, r3
 8000e96:	eeb0 0a47 	vmov.f32	s0, s14
 8000e9a:	eef0 0a67 	vmov.f32	s1, s15
 8000e9e:	f005 f94f 	bl	8006140 <sin>
 8000ea2:	ec51 0b10 	vmov	r0, r1, d0
 8000ea6:	f04f 0200 	mov.w	r2, #0
 8000eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000f1c <main+0xe4>)
 8000eac:	f7ff f9b2 	bl	8000214 <__adddf3>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	a315      	add	r3, pc, #84	@ (adr r3, 8000f10 <main+0xd8>)
 8000eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ebe:	f7ff fb5f 	bl	8000580 <__aeabi_dmul>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4610      	mov	r0, r2
 8000ec8:	4619      	mov	r1, r3
 8000eca:	f7ff fe1b 	bl	8000b04 <__aeabi_d2uiz>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	b299      	uxth	r1, r3
 8000ed2:	4a13      	ldr	r2, [pc, #76]	@ (8000f20 <main+0xe8>)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < LUT_SAMPLES; i++){
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	3301      	adds	r3, #1
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ee6:	dbc1      	blt.n	8000e6c <main+0x34>
  }

  // Trigger connection with the user
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	490e      	ldr	r1, [pc, #56]	@ (8000f24 <main+0xec>)
 8000eec:	480e      	ldr	r0, [pc, #56]	@ (8000f28 <main+0xf0>)
 8000eee:	f003 ff88 	bl	8004e02 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Start step response routine
	  if (current_state == MODE_STEP_LAUNCH)stepResponse();
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <main+0xf4>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d101      	bne.n	8000efe <main+0xc6>
 8000efa:	f000 fbad 	bl	8001658 <stepResponse>

	  // Start frequency analysis routine
	  if (current_state == MODE_FREQ_LAUNCH)freqAnalysis();
 8000efe:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <main+0xf4>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d1f5      	bne.n	8000ef2 <main+0xba>
 8000f06:	f000 fbdd 	bl	80016c4 <freqAnalysis>
	  if (current_state == MODE_STEP_LAUNCH)stepResponse();
 8000f0a:	e7f2      	b.n	8000ef2 <main+0xba>
 8000f0c:	f3af 8000 	nop.w
 8000f10:	00000000 	.word	0x00000000
 8000f14:	409ffe00 	.word	0x409ffe00
 8000f18:	408f4000 	.word	0x408f4000
 8000f1c:	3ff00000 	.word	0x3ff00000
 8000f20:	200022b4 	.word	0x200022b4
 8000f24:	20002a85 	.word	0x20002a85
 8000f28:	200002cc 	.word	0x200002cc
 8000f2c:	20002a84 	.word	0x20002a84
 8000f30:	54442d18 	.word	0x54442d18
 8000f34:	401921fb 	.word	0x401921fb

08000f38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b094      	sub	sp, #80	@ 0x50
 8000f3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f3e:	f107 031c 	add.w	r3, r7, #28
 8000f42:	2234      	movs	r2, #52	@ 0x34
 8000f44:	2100      	movs	r1, #0
 8000f46:	4618      	mov	r0, r3
 8000f48:	f005 f8c6 	bl	80060d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f4c:	f107 0308 	add.w	r3, r7, #8
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <SystemClock_Config+0xd4>)
 8000f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f64:	4a29      	ldr	r2, [pc, #164]	@ (800100c <SystemClock_Config+0xd4>)
 8000f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f6c:	4b27      	ldr	r3, [pc, #156]	@ (800100c <SystemClock_Config+0xd4>)
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f78:	2300      	movs	r3, #0
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	4b24      	ldr	r3, [pc, #144]	@ (8001010 <SystemClock_Config+0xd8>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f84:	4a22      	ldr	r2, [pc, #136]	@ (8001010 <SystemClock_Config+0xd8>)
 8000f86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f8a:	6013      	str	r3, [r2, #0]
 8000f8c:	4b20      	ldr	r3, [pc, #128]	@ (8001010 <SystemClock_Config+0xd8>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f94:	603b      	str	r3, [r7, #0]
 8000f96:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa0:	2310      	movs	r3, #16
 8000fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fac:	2310      	movs	r3, #16
 8000fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fb0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fb4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc2:	f107 031c 	add.w	r3, r7, #28
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 f840 	bl	800404c <HAL_RCC_OscConfig>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000fd2:	f000 fc25 	bl	8001820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd6:	230f      	movs	r3, #15
 8000fd8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fe2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fec:	f107 0308 	add.w	r3, r7, #8
 8000ff0:	2102      	movs	r1, #2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f002 fce0 	bl	80039b8 <HAL_RCC_ClockConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ffe:	f000 fc0f 	bl	8001820 <Error_Handler>
  }
}
 8001002:	bf00      	nop
 8001004:	3750      	adds	r7, #80	@ 0x50
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800
 8001010:	40007000 	.word	0x40007000

08001014 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800101a:	463b      	mov	r3, r7
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001026:	4b22      	ldr	r3, [pc, #136]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001028:	4a22      	ldr	r2, [pc, #136]	@ (80010b4 <MX_ADC1_Init+0xa0>)
 800102a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800102c:	4b20      	ldr	r3, [pc, #128]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 800102e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001032:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001034:	4b1e      	ldr	r3, [pc, #120]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800103a:	4b1d      	ldr	r3, [pc, #116]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001040:	4b1b      	ldr	r3, [pc, #108]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001042:	2200      	movs	r2, #0
 8001044:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001046:	4b1a      	ldr	r3, [pc, #104]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001048:	2200      	movs	r2, #0
 800104a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800104e:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001054:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001056:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001058:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800105c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800105e:	4b14      	ldr	r3, [pc, #80]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001060:	2200      	movs	r2, #0
 8001062:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001064:	4b12      	ldr	r3, [pc, #72]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001066:	2201      	movs	r2, #1
 8001068:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800106a:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 800106c:	2201      	movs	r2, #1
 800106e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001072:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 8001074:	2201      	movs	r2, #1
 8001076:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001078:	480d      	ldr	r0, [pc, #52]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 800107a:	f000 ff3f 	bl	8001efc <HAL_ADC_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001084:	f000 fbcc 	bl	8001820 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001088:	2300      	movs	r3, #0
 800108a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800108c:	2301      	movs	r3, #1
 800108e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001090:	2307      	movs	r3, #7
 8001092:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001094:	463b      	mov	r3, r7
 8001096:	4619      	mov	r1, r3
 8001098:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 800109a:	f001 f8eb 	bl	8002274 <HAL_ADC_ConfigChannel>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80010a4:	f000 fbbc 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a8:	bf00      	nop
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000078 	.word	0x20000078
 80010b4:	40012000 	.word	0x40012000

080010b8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010be:	463b      	mov	r3, r7
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80010ca:	4b22      	ldr	r3, [pc, #136]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010cc:	4a22      	ldr	r2, [pc, #136]	@ (8001158 <MX_ADC2_Init+0xa0>)
 80010ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010d0:	4b20      	ldr	r3, [pc, #128]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80010de:	4b1d      	ldr	r3, [pc, #116]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80010e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 80010fa:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <MX_ADC2_Init+0x9c>)
 80010fc:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001100:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001102:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <MX_ADC2_Init+0x9c>)
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001108:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <MX_ADC2_Init+0x9c>)
 800110a:	2201      	movs	r2, #1
 800110c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_ADC2_Init+0x9c>)
 8001110:	2201      	movs	r2, #1
 8001112:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001116:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <MX_ADC2_Init+0x9c>)
 8001118:	2201      	movs	r2, #1
 800111a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800111c:	480d      	ldr	r0, [pc, #52]	@ (8001154 <MX_ADC2_Init+0x9c>)
 800111e:	f000 feed 	bl	8001efc <HAL_ADC_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001128:	f000 fb7a 	bl	8001820 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800112c:	2301      	movs	r3, #1
 800112e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001130:	2301      	movs	r3, #1
 8001132:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001134:	2306      	movs	r3, #6
 8001136:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001138:	463b      	mov	r3, r7
 800113a:	4619      	mov	r1, r3
 800113c:	4805      	ldr	r0, [pc, #20]	@ (8001154 <MX_ADC2_Init+0x9c>)
 800113e:	f001 f899 	bl	8002274 <HAL_ADC_ConfigChannel>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001148:	f000 fb6a 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200000c0 	.word	0x200000c0
 8001158:	40012100 	.word	0x40012100

0800115c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001162:	463b      	mov	r3, r7
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800116a:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <MX_DAC_Init+0x4c>)
 800116c:	4a0f      	ldr	r2, [pc, #60]	@ (80011ac <MX_DAC_Init+0x50>)
 800116e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <MX_DAC_Init+0x4c>)
 8001172:	f001 fc40 	bl	80029f6 <HAL_DAC_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800117c:	f000 fb50 	bl	8001820 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8001180:	230c      	movs	r3, #12
 8001182:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	2200      	movs	r2, #0
 800118c:	4619      	mov	r1, r3
 800118e:	4806      	ldr	r0, [pc, #24]	@ (80011a8 <MX_DAC_Init+0x4c>)
 8001190:	f001 fd7f 	bl	8002c92 <HAL_DAC_ConfigChannel>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800119a:	f000 fb41 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	200001c8 	.word	0x200001c8
 80011ac:	40007400 	.word	0x40007400

080011b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c4:	463b      	mov	r3, r7
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011d6:	2253      	movs	r2, #83	@ 0x53
 80011d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011da:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80011e0:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011e2:	2263      	movs	r2, #99	@ 0x63
 80011e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e6:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ec:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f2:	4814      	ldr	r0, [pc, #80]	@ (8001244 <MX_TIM2_Init+0x94>)
 80011f4:	f003 f9c8 	bl	8004588 <HAL_TIM_Base_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80011fe:	f000 fb0f 	bl	8001820 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001202:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001206:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001208:	f107 0308 	add.w	r3, r7, #8
 800120c:	4619      	mov	r1, r3
 800120e:	480d      	ldr	r0, [pc, #52]	@ (8001244 <MX_TIM2_Init+0x94>)
 8001210:	f003 fa99 	bl	8004746 <HAL_TIM_ConfigClockSource>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800121a:	f000 fb01 	bl	8001820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800121e:	2320      	movs	r3, #32
 8001220:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001226:	463b      	mov	r3, r7
 8001228:	4619      	mov	r1, r3
 800122a:	4806      	ldr	r0, [pc, #24]	@ (8001244 <MX_TIM2_Init+0x94>)
 800122c:	f003 fc92 	bl	8004b54 <HAL_TIMEx_MasterConfigSynchronization>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001236:	f000 faf3 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800123a:	bf00      	nop
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	2000023c 	.word	0x2000023c

08001248 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800124e:	f107 0308 	add.w	r3, r7, #8
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125c:	463b      	mov	r3, r7
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001264:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <MX_TIM8_Init+0x98>)
 8001266:	4a1f      	ldr	r2, [pc, #124]	@ (80012e4 <MX_TIM8_Init+0x9c>)
 8001268:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800126a:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <MX_TIM8_Init+0x98>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001270:	4b1b      	ldr	r3, [pc, #108]	@ (80012e0 <MX_TIM8_Init+0x98>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8399;
 8001276:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <MX_TIM8_Init+0x98>)
 8001278:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800127c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800127e:	4b18      	ldr	r3, [pc, #96]	@ (80012e0 <MX_TIM8_Init+0x98>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001284:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <MX_TIM8_Init+0x98>)
 8001286:	2200      	movs	r2, #0
 8001288:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128a:	4b15      	ldr	r3, [pc, #84]	@ (80012e0 <MX_TIM8_Init+0x98>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001290:	4813      	ldr	r0, [pc, #76]	@ (80012e0 <MX_TIM8_Init+0x98>)
 8001292:	f003 f979 	bl	8004588 <HAL_TIM_Base_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 800129c:	f000 fac0 	bl	8001820 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	4619      	mov	r1, r3
 80012ac:	480c      	ldr	r0, [pc, #48]	@ (80012e0 <MX_TIM8_Init+0x98>)
 80012ae:	f003 fa4a 	bl	8004746 <HAL_TIM_ConfigClockSource>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 80012b8:	f000 fab2 	bl	8001820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012bc:	2320      	movs	r3, #32
 80012be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012c4:	463b      	mov	r3, r7
 80012c6:	4619      	mov	r1, r3
 80012c8:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_TIM8_Init+0x98>)
 80012ca:	f003 fc43 	bl	8004b54 <HAL_TIMEx_MasterConfigSynchronization>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80012d4:	f000 faa4 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80012d8:	bf00      	nop
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000284 	.word	0x20000284
 80012e4:	40010400 	.word	0x40010400

080012e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <MX_USART2_UART_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012f4:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001320:	f003 fc94 	bl	8004c4c <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132a:	f000 fa79 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200002cc 	.word	0x200002cc
 8001338:	40004400 	.word	0x40004400

0800133c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <MX_DMA_Init+0x88>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a1e      	ldr	r2, [pc, #120]	@ (80013c4 <MX_DMA_Init+0x88>)
 800134c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b1c      	ldr	r3, [pc, #112]	@ (80013c4 <MX_DMA_Init+0x88>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	603b      	str	r3, [r7, #0]
 8001362:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_DMA_Init+0x88>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a17      	ldr	r2, [pc, #92]	@ (80013c4 <MX_DMA_Init+0x88>)
 8001368:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <MX_DMA_Init+0x88>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 3, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2103      	movs	r1, #3
 800137e:	2010      	movs	r0, #16
 8001380:	f001 fb03 	bl	800298a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001384:	2010      	movs	r0, #16
 8001386:	f001 fb1c 	bl	80029c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 800138a:	2200      	movs	r2, #0
 800138c:	2101      	movs	r1, #1
 800138e:	2011      	movs	r0, #17
 8001390:	f001 fafb 	bl	800298a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001394:	2011      	movs	r0, #17
 8001396:	f001 fb14 	bl	80029c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	2102      	movs	r1, #2
 800139e:	2038      	movs	r0, #56	@ 0x38
 80013a0:	f001 faf3 	bl	800298a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013a4:	2038      	movs	r0, #56	@ 0x38
 80013a6:	f001 fb0c 	bl	80029c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 2, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2102      	movs	r1, #2
 80013ae:	203a      	movs	r0, #58	@ 0x3a
 80013b0:	f001 faeb 	bl	800298a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013b4:	203a      	movs	r0, #58	@ 0x3a
 80013b6:	f001 fb04 	bl	80029c2 <HAL_NVIC_EnableIRQ>

}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800

080013c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
 80013dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
 80013e2:	4b2e      	ldr	r3, [pc, #184]	@ (800149c <MX_GPIO_Init+0xd4>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a2d      	ldr	r2, [pc, #180]	@ (800149c <MX_GPIO_Init+0xd4>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b2b      	ldr	r3, [pc, #172]	@ (800149c <MX_GPIO_Init+0xd4>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	4b27      	ldr	r3, [pc, #156]	@ (800149c <MX_GPIO_Init+0xd4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a26      	ldr	r2, [pc, #152]	@ (800149c <MX_GPIO_Init+0xd4>)
 8001404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b24      	ldr	r3, [pc, #144]	@ (800149c <MX_GPIO_Init+0xd4>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	4b20      	ldr	r3, [pc, #128]	@ (800149c <MX_GPIO_Init+0xd4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a1f      	ldr	r2, [pc, #124]	@ (800149c <MX_GPIO_Init+0xd4>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b1d      	ldr	r3, [pc, #116]	@ (800149c <MX_GPIO_Init+0xd4>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	4b19      	ldr	r3, [pc, #100]	@ (800149c <MX_GPIO_Init+0xd4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a18      	ldr	r2, [pc, #96]	@ (800149c <MX_GPIO_Init+0xd4>)
 800143c:	f043 0302 	orr.w	r3, r3, #2
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b16      	ldr	r3, [pc, #88]	@ (800149c <MX_GPIO_Init+0xd4>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|STEP_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001454:	4812      	ldr	r0, [pc, #72]	@ (80014a0 <MX_GPIO_Init+0xd8>)
 8001456:	f002 fa95 	bl	8003984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800145a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001460:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	480c      	ldr	r0, [pc, #48]	@ (80014a4 <MX_GPIO_Init+0xdc>)
 8001472:	f002 f8f3 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin STEP_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|STEP_Pin;
 8001476:	f248 0320 	movw	r3, #32800	@ 0x8020
 800147a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147c:	2301      	movs	r3, #1
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001484:	2300      	movs	r3, #0
 8001486:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	4804      	ldr	r0, [pc, #16]	@ (80014a0 <MX_GPIO_Init+0xd8>)
 8001490:	f002 f8e4 	bl	800365c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001494:	bf00      	nop
 8001496:	3728      	adds	r7, #40	@ 0x28
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020000 	.word	0x40020000
 80014a4:	40020800 	.word	0x40020800

080014a8 <HAL_ADC_ConvCpltCallback>:
 * For the frequency response, this callback handles the 'PONG' part of the buffer
 * transmission, sending the second half of the ADC conversion buffer, without
 * interrupting the conversion, as we want to continuously measure voltage.
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	if (current_state == MODE_IDLE) return;
 80014b0:	4b13      	ldr	r3, [pc, #76]	@ (8001500 <HAL_ADC_ConvCpltCallback+0x58>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d01f      	beq.n	80014f8 <HAL_ADC_ConvCpltCallback+0x50>

    // Handles STEP, measured on ADC1
    if (hadc->Instance == ADC1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a11      	ldr	r2, [pc, #68]	@ (8001504 <HAL_ADC_ConvCpltCallback+0x5c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d10e      	bne.n	80014e0 <HAL_ADC_ConvCpltCallback+0x38>
    {
        // Stop conversion (One-Shot)
        HAL_TIM_Base_Stop(&htim2);
 80014c2:	4811      	ldr	r0, [pc, #68]	@ (8001508 <HAL_ADC_ConvCpltCallback+0x60>)
 80014c4:	f003 f918 	bl	80046f8 <HAL_TIM_Base_Stop>
        HAL_ADC_Stop_DMA(&hadc1);
 80014c8:	4810      	ldr	r0, [pc, #64]	@ (800150c <HAL_ADC_ConvCpltCallback+0x64>)
 80014ca:	f000 fe6f 	bl	80021ac <HAL_ADC_Stop_DMA>

        // Send the measurements
        sendData(&ADC_buffer[0], STEP_SAMPLES, BIN_MODE_STEP);
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80014d4:	480e      	ldr	r0, [pc, #56]	@ (8001510 <HAL_ADC_ConvCpltCallback+0x68>)
 80014d6:	f000 f929 	bl	800172c <sendData>

        // Reset system state
        current_state = MODE_IDLE;
 80014da:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <HAL_ADC_ConvCpltCallback+0x58>)
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]
    }

    // Handles frequency response, measured on ADC2
    if (hadc->Instance == ADC2)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001514 <HAL_ADC_ConvCpltCallback+0x6c>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d107      	bne.n	80014fa <HAL_ADC_ConvCpltCallback+0x52>
    {
        // Send only the second part of the buffer, without stopping the conversion
        sendData(&ADC_buffer[TOTAL_BUFFER_SIZE/2], TOTAL_BUFFER_SIZE/2, BIN_MODE_FREQ);
 80014ea:	2202      	movs	r2, #2
 80014ec:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80014f0:	4809      	ldr	r0, [pc, #36]	@ (8001518 <HAL_ADC_ConvCpltCallback+0x70>)
 80014f2:	f000 f91b 	bl	800172c <sendData>
 80014f6:	e000      	b.n	80014fa <HAL_ADC_ConvCpltCallback+0x52>
	if (current_state == MODE_IDLE) return;
 80014f8:	bf00      	nop
    }
}
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20002a84 	.word	0x20002a84
 8001504:	40012000 	.word	0x40012000
 8001508:	2000023c 	.word	0x2000023c
 800150c:	20000078 	.word	0x20000078
 8001510:	20000374 	.word	0x20000374
 8001514:	40012100 	.word	0x40012100
 8001518:	20001314 	.word	0x20001314

0800151c <HAL_ADC_ConvHalfCpltCallback>:
 * This callback handles the 'PING' part of the buffer transmission, sending the
 * first half of the ADC conversion buffer, without  interrupting the conversion,
 * as we want to continuously measure voltage.
 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC2)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a06      	ldr	r2, [pc, #24]	@ (8001544 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d105      	bne.n	800153a <HAL_ADC_ConvHalfCpltCallback+0x1e>
    {
    	// Send only the first part of the buffer, without stopping the conversion
        sendData(&ADC_buffer[0], TOTAL_BUFFER_SIZE/2, BIN_MODE_FREQ);
 800152e:	2202      	movs	r2, #2
 8001530:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001534:	4804      	ldr	r0, [pc, #16]	@ (8001548 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8001536:	f000 f8f9 	bl	800172c <sendData>
    }
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40012100 	.word	0x40012100
 8001548:	20000374 	.word	0x20000374

0800154c <HAL_UART_RxCpltCallback>:
 * This callback handles the command reception. Every received byte is stored in an array,
 * when a line terminator is received, the whole command, stored in the array is parsed and
 * the system state is updated accordingly
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a32      	ldr	r2, [pc, #200]	@ (8001624 <HAL_UART_RxCpltCallback+0xd8>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d15e      	bne.n	800161c <HAL_UART_RxCpltCallback+0xd0>

		// Check if a line terminator has been sent, indicating a complete command
		if (rx_byte == '\n' || rx_byte == '\r'){
 800155e:	4b32      	ldr	r3, [pc, #200]	@ (8001628 <HAL_UART_RxCpltCallback+0xdc>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b0a      	cmp	r3, #10
 8001564:	d003      	beq.n	800156e <HAL_UART_RxCpltCallback+0x22>
 8001566:	4b30      	ldr	r3, [pc, #192]	@ (8001628 <HAL_UART_RxCpltCallback+0xdc>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b0d      	cmp	r3, #13
 800156c:	d140      	bne.n	80015f0 <HAL_UART_RxCpltCallback+0xa4>
			// Close the string with the null terminator
			rx_buffer[rx_index] = '\0';
 800156e:	4b2f      	ldr	r3, [pc, #188]	@ (800162c <HAL_UART_RxCpltCallback+0xe0>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	461a      	mov	r2, r3
 8001574:	4b2e      	ldr	r3, [pc, #184]	@ (8001630 <HAL_UART_RxCpltCallback+0xe4>)
 8001576:	2100      	movs	r1, #0
 8001578:	5499      	strb	r1, [r3, r2]

			if (rx_buffer[0] == 'S'){
 800157a:	4b2d      	ldr	r3, [pc, #180]	@ (8001630 <HAL_UART_RxCpltCallback+0xe4>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b53      	cmp	r3, #83	@ 0x53
 8001580:	d102      	bne.n	8001588 <HAL_UART_RxCpltCallback+0x3c>
				current_state = MODE_STEP_LAUNCH;
 8001582:	4b2c      	ldr	r3, [pc, #176]	@ (8001634 <HAL_UART_RxCpltCallback+0xe8>)
 8001584:	2201      	movs	r2, #1
 8001586:	701a      	strb	r2, [r3, #0]
			}

			if (rx_buffer[0] == 'F'){
 8001588:	4b29      	ldr	r3, [pc, #164]	@ (8001630 <HAL_UART_RxCpltCallback+0xe4>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b46      	cmp	r3, #70	@ 0x46
 800158e:	d109      	bne.n	80015a4 <HAL_UART_RxCpltCallback+0x58>
				int freq_val = atoi(&rx_buffer[1]);
 8001590:	4829      	ldr	r0, [pc, #164]	@ (8001638 <HAL_UART_RxCpltCallback+0xec>)
 8001592:	f004 fd19 	bl	8005fc8 <atoi>
 8001596:	60f8      	str	r0, [r7, #12]
				changeSineFreq(freq_val);
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	f000 f915 	bl	80017c8 <changeSineFreq>
				current_state = MODE_FREQ_LAUNCH;
 800159e:	4b25      	ldr	r3, [pc, #148]	@ (8001634 <HAL_UART_RxCpltCallback+0xe8>)
 80015a0:	2202      	movs	r2, #2
 80015a2:	701a      	strb	r2, [r3, #0]
			}

			if (rx_buffer[0] == 'A'){
 80015a4:	4b22      	ldr	r3, [pc, #136]	@ (8001630 <HAL_UART_RxCpltCallback+0xe4>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b41      	cmp	r3, #65	@ 0x41
 80015aa:	d11d      	bne.n	80015e8 <HAL_UART_RxCpltCallback+0x9c>
				// Reset system state
				current_state = MODE_IDLE;
 80015ac:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <HAL_UART_RxCpltCallback+0xe8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	701a      	strb	r2, [r3, #0]

				// Stop everything
				HAL_TIM_Base_Stop(&htim2);
 80015b2:	4822      	ldr	r0, [pc, #136]	@ (800163c <HAL_UART_RxCpltCallback+0xf0>)
 80015b4:	f003 f8a0 	bl	80046f8 <HAL_TIM_Base_Stop>
				HAL_TIM_Base_Stop(&htim8);
 80015b8:	4821      	ldr	r0, [pc, #132]	@ (8001640 <HAL_UART_RxCpltCallback+0xf4>)
 80015ba:	f003 f89d 	bl	80046f8 <HAL_TIM_Base_Stop>
				HAL_ADC_Stop_DMA(&hadc1);
 80015be:	4821      	ldr	r0, [pc, #132]	@ (8001644 <HAL_UART_RxCpltCallback+0xf8>)
 80015c0:	f000 fdf4 	bl	80021ac <HAL_ADC_Stop_DMA>
				setPinMode(STEP_GPIO_Port, STEP_Pin, GPIO_MODE_INPUT);
 80015c4:	2200      	movs	r2, #0
 80015c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015ca:	481f      	ldr	r0, [pc, #124]	@ (8001648 <HAL_UART_RxCpltCallback+0xfc>)
 80015cc:	f000 f8da 	bl	8001784 <setPinMode>
				HAL_ADC_Stop_DMA(&hadc2);
 80015d0:	481e      	ldr	r0, [pc, #120]	@ (800164c <HAL_UART_RxCpltCallback+0x100>)
 80015d2:	f000 fdeb 	bl	80021ac <HAL_ADC_Stop_DMA>
				HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80015d6:	2100      	movs	r1, #0
 80015d8:	481d      	ldr	r0, [pc, #116]	@ (8001650 <HAL_UART_RxCpltCallback+0x104>)
 80015da:	f001 faef 	bl	8002bbc <HAL_DAC_Stop_DMA>
				setPinMode(DAC_GPIO_Port, DAC_Pin, GPIO_MODE_INPUT);
 80015de:	2200      	movs	r2, #0
 80015e0:	2110      	movs	r1, #16
 80015e2:	4819      	ldr	r0, [pc, #100]	@ (8001648 <HAL_UART_RxCpltCallback+0xfc>)
 80015e4:	f000 f8ce 	bl	8001784 <setPinMode>

			}
			rx_index = 0;
 80015e8:	4b10      	ldr	r3, [pc, #64]	@ (800162c <HAL_UART_RxCpltCallback+0xe0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
 80015ee:	e010      	b.n	8001612 <HAL_UART_RxCpltCallback+0xc6>
		}
		else{
			// Buffer overflow protection
			if (rx_index < RX_BUFFER_SIZE){
 80015f0:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <HAL_UART_RxCpltCallback+0xe0>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b1f      	cmp	r3, #31
 80015f6:	d80c      	bhi.n	8001612 <HAL_UART_RxCpltCallback+0xc6>
				rx_buffer[rx_index] = rx_byte;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <HAL_UART_RxCpltCallback+0xe0>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001628 <HAL_UART_RxCpltCallback+0xdc>)
 8001600:	7819      	ldrb	r1, [r3, #0]
 8001602:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <HAL_UART_RxCpltCallback+0xe4>)
 8001604:	5499      	strb	r1, [r3, r2]
				rx_index++;
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_UART_RxCpltCallback+0xe0>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4b07      	ldr	r3, [pc, #28]	@ (800162c <HAL_UART_RxCpltCallback+0xe0>)
 8001610:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001612:	2201      	movs	r2, #1
 8001614:	4904      	ldr	r1, [pc, #16]	@ (8001628 <HAL_UART_RxCpltCallback+0xdc>)
 8001616:	480f      	ldr	r0, [pc, #60]	@ (8001654 <HAL_UART_RxCpltCallback+0x108>)
 8001618:	f003 fbf3 	bl	8004e02 <HAL_UART_Receive_IT>
	}
}
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40004400 	.word	0x40004400
 8001628:	20002a85 	.word	0x20002a85
 800162c:	20002aa8 	.word	0x20002aa8
 8001630:	20002a88 	.word	0x20002a88
 8001634:	20002a84 	.word	0x20002a84
 8001638:	20002a89 	.word	0x20002a89
 800163c:	2000023c 	.word	0x2000023c
 8001640:	20000284 	.word	0x20000284
 8001644:	20000078 	.word	0x20000078
 8001648:	40020000 	.word	0x40020000
 800164c:	200000c0 	.word	0x200000c0
 8001650:	200001c8 	.word	0x200001c8
 8001654:	200002cc 	.word	0x200002cc

08001658 <stepResponse>:

void stepResponse(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	// Update state
	current_state = MODE_STEP_RUNNING;
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <stepResponse+0x58>)
 800165e:	2203      	movs	r2, #3
 8001660:	701a      	strb	r2, [r3, #0]

	// Configure the DAC pin to analog input to avoid short circuits
	setPinMode(DAC_GPIO_Port, DAC_Pin, GPIO_MODE_INPUT);
 8001662:	2200      	movs	r2, #0
 8001664:	2110      	movs	r1, #16
 8001666:	4813      	ldr	r0, [pc, #76]	@ (80016b4 <stepResponse+0x5c>)
 8001668:	f000 f88c 	bl	8001784 <setPinMode>

	// Configure the step pin to digital output in order to produce the step signal
	setPinMode(STEP_GPIO_Port, STEP_Pin, GPIO_MODE_OUTPUT_PP);
 800166c:	2201      	movs	r2, #1
 800166e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001672:	4810      	ldr	r0, [pc, #64]	@ (80016b4 <stepResponse+0x5c>)
 8001674:	f000 f886 	bl	8001784 <setPinMode>

	// Wait to ensure the capacitor is fully discharged
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001678:	2200      	movs	r2, #0
 800167a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <stepResponse+0x5c>)
 8001680:	f002 f980 	bl	8003984 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001684:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001688:	f000 fc14 	bl	8001eb4 <HAL_Delay>

	// Start DMA ADC conversion, still waiting for the timer trigger
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_buffer, STEP_SAMPLES);
 800168c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001690:	4909      	ldr	r1, [pc, #36]	@ (80016b8 <stepResponse+0x60>)
 8001692:	480a      	ldr	r0, [pc, #40]	@ (80016bc <stepResponse+0x64>)
 8001694:	f000 fc76 	bl	8001f84 <HAL_ADC_Start_DMA>

	// Start the timer that triggers the ADC conversion
	HAL_TIM_Base_Start(&htim2);
 8001698:	4809      	ldr	r0, [pc, #36]	@ (80016c0 <stepResponse+0x68>)
 800169a:	f002 ffc5 	bl	8004628 <HAL_TIM_Base_Start>

	// Send a voltage step to the circuit
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016a4:	4803      	ldr	r0, [pc, #12]	@ (80016b4 <stepResponse+0x5c>)
 80016a6:	f002 f96d 	bl	8003984 <HAL_GPIO_WritePin>
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20002a84 	.word	0x20002a84
 80016b4:	40020000 	.word	0x40020000
 80016b8:	20000374 	.word	0x20000374
 80016bc:	20000078 	.word	0x20000078
 80016c0:	2000023c 	.word	0x2000023c

080016c4 <freqAnalysis>:

void freqAnalysis(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af02      	add	r7, sp, #8
	// Update state
	current_state = MODE_FREQ_RUNNING;
 80016ca:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <freqAnalysis+0x4c>)
 80016cc:	2204      	movs	r2, #4
 80016ce:	701a      	strb	r2, [r3, #0]

	// Configure the step pin to analog input to avoid short circuits
	setPinMode(STEP_GPIO_Port, STEP_Pin, GPIO_MODE_INPUT);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016d6:	480f      	ldr	r0, [pc, #60]	@ (8001714 <freqAnalysis+0x50>)
 80016d8:	f000 f854 	bl	8001784 <setPinMode>

	// Configure the DAC pin to analog output in order to produce the sine signal
	setPinMode(DAC_GPIO_Port, DAC_Pin, GPIO_MODE_ANALOG);
 80016dc:	2203      	movs	r2, #3
 80016de:	2110      	movs	r1, #16
 80016e0:	480c      	ldr	r0, [pc, #48]	@ (8001714 <freqAnalysis+0x50>)
 80016e2:	f000 f84f 	bl	8001784 <setPinMode>

	// Start DMA DAC, still waiting for the timer trigger
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*) DAC_buffer, LUT_SAMPLES, DAC_ALIGN_12B_R);
 80016e6:	2300      	movs	r3, #0
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <freqAnalysis+0x54>)
 80016f0:	2100      	movs	r1, #0
 80016f2:	480a      	ldr	r0, [pc, #40]	@ (800171c <freqAnalysis+0x58>)
 80016f4:	f001 f9a2 	bl	8002a3c <HAL_DAC_Start_DMA>

	// Start DMA ADC conversion, still waiting for the timer trigger
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)ADC_buffer, TOTAL_BUFFER_SIZE);
 80016f8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80016fc:	4908      	ldr	r1, [pc, #32]	@ (8001720 <freqAnalysis+0x5c>)
 80016fe:	4809      	ldr	r0, [pc, #36]	@ (8001724 <freqAnalysis+0x60>)
 8001700:	f000 fc40 	bl	8001f84 <HAL_ADC_Start_DMA>

	// Start the timer that triggers the ADC and DAC
	HAL_TIM_Base_Start(&htim8);
 8001704:	4808      	ldr	r0, [pc, #32]	@ (8001728 <freqAnalysis+0x64>)
 8001706:	f002 ff8f 	bl	8004628 <HAL_TIM_Base_Start>
}
 800170a:	bf00      	nop
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20002a84 	.word	0x20002a84
 8001714:	40020000 	.word	0x40020000
 8001718:	200022b4 	.word	0x200022b4
 800171c:	200001c8 	.word	0x200001c8
 8001720:	20000374 	.word	0x20000374
 8001724:	200000c0 	.word	0x200000c0
 8001728:	20000284 	.word	0x20000284

0800172c <sendData>:

void sendData(volatile uint16_t* buffer, uint16_t buffer_length, uint8_t mode)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
 8001738:	4613      	mov	r3, r2
 800173a:	707b      	strb	r3, [r7, #1]
    // Check if the UART is idle, otherwise skip
    if (huart2.gState != HAL_UART_STATE_READY) return;
 800173c:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <sendData+0x50>)
 800173e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b20      	cmp	r3, #32
 8001746:	d114      	bne.n	8001772 <sendData+0x46>

    // Send chunk header + mode header
    HAL_UART_Transmit(&huart2, (uint8_t*)header_seq, 2, 1);
 8001748:	2301      	movs	r3, #1
 800174a:	2202      	movs	r2, #2
 800174c:	490c      	ldr	r1, [pc, #48]	@ (8001780 <sendData+0x54>)
 800174e:	480b      	ldr	r0, [pc, #44]	@ (800177c <sendData+0x50>)
 8001750:	f003 facc 	bl	8004cec <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, &mode, 1, 1);
 8001754:	1c79      	adds	r1, r7, #1
 8001756:	2301      	movs	r3, #1
 8001758:	2201      	movs	r2, #1
 800175a:	4808      	ldr	r0, [pc, #32]	@ (800177c <sendData+0x50>)
 800175c:	f003 fac6 	bl	8004cec <HAL_UART_Transmit>

    // Send ADC data through DMA
    HAL_UART_Transmit_DMA(&huart2, (uint8_t*)buffer, buffer_length * 2);
 8001760:	887b      	ldrh	r3, [r7, #2]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	b29b      	uxth	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	4804      	ldr	r0, [pc, #16]	@ (800177c <sendData+0x50>)
 800176c:	f003 fb6e 	bl	8004e4c <HAL_UART_Transmit_DMA>
 8001770:	e000      	b.n	8001774 <sendData+0x48>
    if (huart2.gState != HAL_UART_STATE_READY) return;
 8001772:	bf00      	nop
}
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200002cc 	.word	0x200002cc
 8001780:	080071b8 	.word	0x080071b8

08001784 <setPinMode>:

/* Wrapper function used to switch pins configuration mode */
void setPinMode(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t Mode)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	@ 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	460b      	mov	r3, r1
 800178e:	607a      	str	r2, [r7, #4]
 8001790:	817b      	strh	r3, [r7, #10]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001792:	f107 0314 	add.w	r3, r7, #20
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
 80017a0:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_Pin;
 80017a2:	897b      	ldrh	r3, [r7, #10]
 80017a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = Mode;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	623b      	str	r3, [r7, #32]

    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	68f8      	ldr	r0, [r7, #12]
 80017ba:	f001 ff4f 	bl	800365c <HAL_GPIO_Init>
}
 80017be:	bf00      	nop
 80017c0:	3728      	adds	r7, #40	@ 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <changeSineFreq>:

void changeSineFreq(uint16_t sine_freq)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	80fb      	strh	r3, [r7, #6]
	// Avoid too high, null or negative frequencies
	if (sine_freq > 2 && sine_freq <= 200){
 80017d2:	88fb      	ldrh	r3, [r7, #6]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d918      	bls.n	800180a <changeSineFreq+0x42>
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	2bc8      	cmp	r3, #200	@ 0xc8
 80017dc:	d815      	bhi.n	800180a <changeSineFreq+0x42>

		uint16_t new_ARR = (uint16_t) ((TIMER_FREQ / ((uint32_t)sine_freq*LUT_SAMPLES)) - 1);
 80017de:	88fb      	ldrh	r3, [r7, #6]
 80017e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017e4:	fb02 f303 	mul.w	r3, r2, r3
 80017e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001818 <changeSineFreq+0x50>)
 80017ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	3b01      	subs	r3, #1
 80017f2:	81fb      	strh	r3, [r7, #14]
		__HAL_TIM_SET_AUTORELOAD(&htim8, new_ARR);
 80017f4:	4b09      	ldr	r3, [pc, #36]	@ (800181c <changeSineFreq+0x54>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	89fa      	ldrh	r2, [r7, #14]
 80017fa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017fc:	89fb      	ldrh	r3, [r7, #14]
 80017fe:	4a07      	ldr	r2, [pc, #28]	@ (800181c <changeSineFreq+0x54>)
 8001800:	60d3      	str	r3, [r2, #12]
		htim8.Instance->EGR = TIM_EGR_UG;
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <changeSineFreq+0x54>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2201      	movs	r2, #1
 8001808:	615a      	str	r2, [r3, #20]
	}

}
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	0501bd00 	.word	0x0501bd00
 800181c:	20000284 	.word	0x20000284

08001820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001824:	b672      	cpsid	i
}
 8001826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <Error_Handler+0x8>

0800182c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <HAL_MspInit+0x4c>)
 8001838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800183a:	4a0f      	ldr	r2, [pc, #60]	@ (8001878 <HAL_MspInit+0x4c>)
 800183c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001840:	6453      	str	r3, [r2, #68]	@ 0x44
 8001842:	4b0d      	ldr	r3, [pc, #52]	@ (8001878 <HAL_MspInit+0x4c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	4b09      	ldr	r3, [pc, #36]	@ (8001878 <HAL_MspInit+0x4c>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	4a08      	ldr	r2, [pc, #32]	@ (8001878 <HAL_MspInit+0x4c>)
 8001858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800185c:	6413      	str	r3, [r2, #64]	@ 0x40
 800185e:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <HAL_MspInit+0x4c>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001866:	603b      	str	r3, [r7, #0]
 8001868:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800186a:	2005      	movs	r0, #5
 800186c:	f001 f882 	bl	8002974 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40023800 	.word	0x40023800

0800187c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08c      	sub	sp, #48	@ 0x30
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 031c 	add.w	r3, r7, #28
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a5e      	ldr	r2, [pc, #376]	@ (8001a14 <HAL_ADC_MspInit+0x198>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d157      	bne.n	800194e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
 80018a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 80018a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a6:	4a5c      	ldr	r2, [pc, #368]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 80018a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 80018b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b6:	61bb      	str	r3, [r7, #24]
 80018b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
 80018be:	4b56      	ldr	r3, [pc, #344]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a55      	ldr	r2, [pc, #340]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b53      	ldr	r3, [pc, #332]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018d6:	2301      	movs	r3, #1
 80018d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018da:	2303      	movs	r3, #3
 80018dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	4619      	mov	r1, r3
 80018e8:	484c      	ldr	r0, [pc, #304]	@ (8001a1c <HAL_ADC_MspInit+0x1a0>)
 80018ea:	f001 feb7 	bl	800365c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80018ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 80018f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001a24 <HAL_ADC_MspInit+0x1a8>)
 80018f2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80018f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018fa:	4b49      	ldr	r3, [pc, #292]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001900:	4b47      	ldr	r3, [pc, #284]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001902:	2200      	movs	r2, #0
 8001904:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001906:	4b46      	ldr	r3, [pc, #280]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001908:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800190c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800190e:	4b44      	ldr	r3, [pc, #272]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001910:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001914:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001916:	4b42      	ldr	r3, [pc, #264]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001918:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800191c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800191e:	4b40      	ldr	r3, [pc, #256]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001920:	2200      	movs	r2, #0
 8001922:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001924:	4b3e      	ldr	r3, [pc, #248]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001926:	2200      	movs	r2, #0
 8001928:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800192a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 800192c:	2200      	movs	r2, #0
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001930:	483b      	ldr	r0, [pc, #236]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001932:	f001 fa91 	bl	8002e58 <HAL_DMA_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 800193c:	f7ff ff70 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a37      	ldr	r2, [pc, #220]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001944:	639a      	str	r2, [r3, #56]	@ 0x38
 8001946:	4a36      	ldr	r2, [pc, #216]	@ (8001a20 <HAL_ADC_MspInit+0x1a4>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800194c:	e05d      	b.n	8001a0a <HAL_ADC_MspInit+0x18e>
  else if(hadc->Instance==ADC2)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a35      	ldr	r2, [pc, #212]	@ (8001a28 <HAL_ADC_MspInit+0x1ac>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d158      	bne.n	8001a0a <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	4b2e      	ldr	r3, [pc, #184]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 800195e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001960:	4a2d      	ldr	r2, [pc, #180]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 8001962:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001966:	6453      	str	r3, [r2, #68]	@ 0x44
 8001968:	4b2b      	ldr	r3, [pc, #172]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 800196a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 800197a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197c:	4a26      	ldr	r2, [pc, #152]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 800197e:	f043 0301 	orr.w	r3, r3, #1
 8001982:	6313      	str	r3, [r2, #48]	@ 0x30
 8001984:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <HAL_ADC_MspInit+0x19c>)
 8001986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001990:	2302      	movs	r3, #2
 8001992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001994:	2303      	movs	r3, #3
 8001996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199c:	f107 031c 	add.w	r3, r7, #28
 80019a0:	4619      	mov	r1, r3
 80019a2:	481e      	ldr	r0, [pc, #120]	@ (8001a1c <HAL_ADC_MspInit+0x1a0>)
 80019a4:	f001 fe5a 	bl	800365c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80019a8:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019aa:	4a21      	ldr	r2, [pc, #132]	@ (8001a30 <HAL_ADC_MspInit+0x1b4>)
 80019ac:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80019ae:	4b1f      	ldr	r3, [pc, #124]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019b4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019b6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80019bc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80019c2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019c8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019ca:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019d0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019d8:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80019da:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019e0:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019e8:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80019ee:	480f      	ldr	r0, [pc, #60]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 80019f0:	f001 fa32 	bl	8002e58 <HAL_DMA_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_ADC_MspInit+0x182>
      Error_Handler();
 80019fa:	f7ff ff11 	bl	8001820 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 8001a02:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a04:	4a09      	ldr	r2, [pc, #36]	@ (8001a2c <HAL_ADC_MspInit+0x1b0>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a0a:	bf00      	nop
 8001a0c:	3730      	adds	r7, #48	@ 0x30
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40012000 	.word	0x40012000
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40020000 	.word	0x40020000
 8001a20:	20000108 	.word	0x20000108
 8001a24:	40026410 	.word	0x40026410
 8001a28:	40012100 	.word	0x40012100
 8001a2c:	20000168 	.word	0x20000168
 8001a30:	40026440 	.word	0x40026440

08001a34 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	@ 0x28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a2f      	ldr	r2, [pc, #188]	@ (8001b10 <HAL_DAC_MspInit+0xdc>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d158      	bne.n	8001b08 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b14 <HAL_DAC_MspInit+0xe0>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b14 <HAL_DAC_MspInit+0xe0>)
 8001a60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001a64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a66:	4b2b      	ldr	r3, [pc, #172]	@ (8001b14 <HAL_DAC_MspInit+0xe0>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a6e:	613b      	str	r3, [r7, #16]
 8001a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	4b27      	ldr	r3, [pc, #156]	@ (8001b14 <HAL_DAC_MspInit+0xe0>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a26      	ldr	r2, [pc, #152]	@ (8001b14 <HAL_DAC_MspInit+0xe0>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b24      	ldr	r3, [pc, #144]	@ (8001b14 <HAL_DAC_MspInit+0xe0>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = DAC_Pin;
 8001a8e:	2310      	movs	r3, #16
 8001a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a92:	2303      	movs	r3, #3
 8001a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC_GPIO_Port, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	481d      	ldr	r0, [pc, #116]	@ (8001b18 <HAL_DAC_MspInit+0xe4>)
 8001aa2:	f001 fddb 	bl	800365c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8001b20 <HAL_DAC_MspInit+0xec>)
 8001aaa:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001aac:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001aae:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001ab2:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ab4:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001ab6:	2240      	movs	r2, #64	@ 0x40
 8001ab8:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aba:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001ac2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ac6:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ac8:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001aca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ace:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ad0:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001ad2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ad6:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001ad8:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001ada:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ade:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001aec:	480b      	ldr	r0, [pc, #44]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001aee:	f001 f9b3 	bl	8002e58 <HAL_DMA_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001af8:	f7ff fe92 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a07      	ldr	r2, [pc, #28]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	4a06      	ldr	r2, [pc, #24]	@ (8001b1c <HAL_DAC_MspInit+0xe8>)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	@ 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40007400 	.word	0x40007400
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	200001dc 	.word	0x200001dc
 8001b20:	40026088 	.word	0x40026088

08001b24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b34:	d10e      	bne.n	8001b54 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <HAL_TIM_Base_MspInit+0x64>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <HAL_TIM_Base_MspInit+0x64>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <HAL_TIM_Base_MspInit+0x64>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001b52:	e012      	b.n	8001b7a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM8)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0c      	ldr	r2, [pc, #48]	@ (8001b8c <HAL_TIM_Base_MspInit+0x68>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d10d      	bne.n	8001b7a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <HAL_TIM_Base_MspInit+0x64>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	4a08      	ldr	r2, [pc, #32]	@ (8001b88 <HAL_TIM_Base_MspInit+0x64>)
 8001b68:	f043 0302 	orr.w	r3, r3, #2
 8001b6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_TIM_Base_MspInit+0x64>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
}
 8001b7a:	bf00      	nop
 8001b7c:	3714      	adds	r7, #20
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40010400 	.word	0x40010400

08001b90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a34      	ldr	r2, [pc, #208]	@ (8001c80 <HAL_UART_MspInit+0xf0>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d162      	bne.n	8001c78 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	4b33      	ldr	r3, [pc, #204]	@ (8001c84 <HAL_UART_MspInit+0xf4>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	4a32      	ldr	r2, [pc, #200]	@ (8001c84 <HAL_UART_MspInit+0xf4>)
 8001bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc2:	4b30      	ldr	r3, [pc, #192]	@ (8001c84 <HAL_UART_MspInit+0xf4>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001c84 <HAL_UART_MspInit+0xf4>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	4a2b      	ldr	r2, [pc, #172]	@ (8001c84 <HAL_UART_MspInit+0xf4>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bde:	4b29      	ldr	r3, [pc, #164]	@ (8001c84 <HAL_UART_MspInit+0xf4>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bea:	230c      	movs	r3, #12
 8001bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	4619      	mov	r1, r3
 8001c04:	4820      	ldr	r0, [pc, #128]	@ (8001c88 <HAL_UART_MspInit+0xf8>)
 8001c06:	f001 fd29 	bl	800365c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001c0a:	4b20      	ldr	r3, [pc, #128]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c0c:	4a20      	ldr	r2, [pc, #128]	@ (8001c90 <HAL_UART_MspInit+0x100>)
 8001c0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001c10:	4b1e      	ldr	r3, [pc, #120]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c16:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c18:	4b1c      	ldr	r3, [pc, #112]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c1a:	2240      	movs	r2, #64	@ 0x40
 8001c1c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c24:	4b19      	ldr	r3, [pc, #100]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c2a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c2c:	4b17      	ldr	r3, [pc, #92]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c32:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001c38:	4b14      	ldr	r3, [pc, #80]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001c3e:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c44:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c46:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001c4c:	480f      	ldr	r0, [pc, #60]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c4e:	f001 f903 	bl	8002e58 <HAL_DMA_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001c58:	f7ff fde2 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c60:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c62:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <HAL_UART_MspInit+0xfc>)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	2026      	movs	r0, #38	@ 0x26
 8001c6e:	f000 fe8c 	bl	800298a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c72:	2026      	movs	r0, #38	@ 0x26
 8001c74:	f000 fea5 	bl	80029c2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c78:	bf00      	nop
 8001c7a:	3728      	adds	r7, #40	@ 0x28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40004400 	.word	0x40004400
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40020000 	.word	0x40020000
 8001c8c:	20000314 	.word	0x20000314
 8001c90:	400260a0 	.word	0x400260a0

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <NMI_Handler+0x4>

08001c9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <HardFault_Handler+0x4>

08001ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <MemManage_Handler+0x4>

08001cac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <BusFault_Handler+0x4>

08001cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <UsageFault_Handler+0x4>

08001cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cea:	f000 f8c3 	bl	8001e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	@ (8001d04 <DMA1_Stream5_IRQHandler+0x10>)
 8001cfa:	f001 fa45 	bl	8003188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200001dc 	.word	0x200001dc

08001d08 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001d0c:	4802      	ldr	r0, [pc, #8]	@ (8001d18 <DMA1_Stream6_IRQHandler+0x10>)
 8001d0e:	f001 fa3b 	bl	8003188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000314 	.word	0x20000314

08001d1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d20:	4802      	ldr	r0, [pc, #8]	@ (8001d2c <USART2_IRQHandler+0x10>)
 8001d22:	f003 f90f 	bl	8004f44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200002cc 	.word	0x200002cc

08001d30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d34:	4802      	ldr	r0, [pc, #8]	@ (8001d40 <DMA2_Stream0_IRQHandler+0x10>)
 8001d36:	f001 fa27 	bl	8003188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000108 	.word	0x20000108

08001d44 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001d48:	4802      	ldr	r0, [pc, #8]	@ (8001d54 <DMA2_Stream2_IRQHandler+0x10>)
 8001d4a:	f001 fa1d 	bl	8003188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000168 	.word	0x20000168

08001d58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d5c:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <SystemInit+0x20>)
 8001d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d62:	4a05      	ldr	r2, [pc, #20]	@ (8001d78 <SystemInit+0x20>)
 8001d64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	e000ed00 	.word	0xe000ed00

08001d7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001db4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d80:	f7ff ffea 	bl	8001d58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d84:	480c      	ldr	r0, [pc, #48]	@ (8001db8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d86:	490d      	ldr	r1, [pc, #52]	@ (8001dbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d88:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d8c:	e002      	b.n	8001d94 <LoopCopyDataInit>

08001d8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d92:	3304      	adds	r3, #4

08001d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d98:	d3f9      	bcc.n	8001d8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001dc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da0:	e001      	b.n	8001da6 <LoopFillZerobss>

08001da2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da4:	3204      	adds	r2, #4

08001da6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001da6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da8:	d3fb      	bcc.n	8001da2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001daa:	f004 f9a3 	bl	80060f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dae:	f7ff f843 	bl	8000e38 <main>
  bx  lr    
 8001db2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001db4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dbc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001dc0:	080074c8 	.word	0x080074c8
  ldr r2, =_sbss
 8001dc4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001dc8:	20002be8 	.word	0x20002be8

08001dcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dcc:	e7fe      	b.n	8001dcc <ADC_IRQHandler>
	...

08001dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e10 <HAL_Init+0x40>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e10 <HAL_Init+0x40>)
 8001dda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001de0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <HAL_Init+0x40>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e10 <HAL_Init+0x40>)
 8001de6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dec:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <HAL_Init+0x40>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a07      	ldr	r2, [pc, #28]	@ (8001e10 <HAL_Init+0x40>)
 8001df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df8:	2003      	movs	r0, #3
 8001dfa:	f000 fdbb 	bl	8002974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f000 f808 	bl	8001e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e04:	f7ff fd12 	bl	800182c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e1c:	4b12      	ldr	r3, [pc, #72]	@ (8001e68 <HAL_InitTick+0x54>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <HAL_InitTick+0x58>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	4619      	mov	r1, r3
 8001e26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 fdd3 	bl	80029de <HAL_SYSTICK_Config>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e00e      	b.n	8001e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b0f      	cmp	r3, #15
 8001e46:	d80a      	bhi.n	8001e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f000 fd9b 	bl	800298a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e54:	4a06      	ldr	r2, [pc, #24]	@ (8001e70 <HAL_InitTick+0x5c>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e000      	b.n	8001e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	20000008 	.word	0x20000008
 8001e70:	20000004 	.word	0x20000004

08001e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <HAL_IncTick+0x20>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <HAL_IncTick+0x24>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4413      	add	r3, r2
 8001e84:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <HAL_IncTick+0x24>)
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000008 	.word	0x20000008
 8001e98:	20002aac 	.word	0x20002aac

08001e9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ea0:	4b03      	ldr	r3, [pc, #12]	@ (8001eb0 <HAL_GetTick+0x14>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20002aac 	.word	0x20002aac

08001eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ebc:	f7ff ffee 	bl	8001e9c <HAL_GetTick>
 8001ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ecc:	d005      	beq.n	8001eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ece:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <HAL_Delay+0x44>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eda:	bf00      	nop
 8001edc:	f7ff ffde 	bl	8001e9c <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d8f7      	bhi.n	8001edc <HAL_Delay+0x28>
  {
  }
}
 8001eec:	bf00      	nop
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000008 	.word	0x20000008

08001efc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f04:	2300      	movs	r3, #0
 8001f06:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e033      	b.n	8001f7a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d109      	bne.n	8001f2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff fcae 	bl	800187c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f32:	f003 0310 	and.w	r3, r3, #16
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d118      	bne.n	8001f6c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f42:	f023 0302 	bic.w	r3, r3, #2
 8001f46:	f043 0202 	orr.w	r2, r3, #2
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 fac2 	bl	80024d8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	f023 0303 	bic.w	r3, r3, #3
 8001f62:	f043 0201 	orr.w	r2, r3, #1
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f6a:	e001      	b.n	8001f70 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d101      	bne.n	8001fa6 <HAL_ADC_Start_DMA+0x22>
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e0eb      	b.n	800217e <HAL_ADC_Start_DMA+0x1fa>
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d018      	beq.n	8001fee <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f042 0201 	orr.w	r2, r2, #1
 8001fca:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fcc:	4b6e      	ldr	r3, [pc, #440]	@ (8002188 <HAL_ADC_Start_DMA+0x204>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a6e      	ldr	r2, [pc, #440]	@ (800218c <HAL_ADC_Start_DMA+0x208>)
 8001fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd6:	0c9a      	lsrs	r2, r3, #18
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001fe0:	e002      	b.n	8001fe8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f9      	bne.n	8001fe2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ffc:	d107      	bne.n	800200e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800200c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b01      	cmp	r3, #1
 800201a:	f040 80a3 	bne.w	8002164 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002026:	f023 0301 	bic.w	r3, r3, #1
 800202a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800203c:	2b00      	cmp	r3, #0
 800203e:	d007      	beq.n	8002050 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002048:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002058:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800205c:	d106      	bne.n	800206c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	f023 0206 	bic.w	r2, r3, #6
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	645a      	str	r2, [r3, #68]	@ 0x44
 800206a:	e002      	b.n	8002072 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800207a:	4b45      	ldr	r3, [pc, #276]	@ (8002190 <HAL_ADC_Start_DMA+0x20c>)
 800207c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002082:	4a44      	ldr	r2, [pc, #272]	@ (8002194 <HAL_ADC_Start_DMA+0x210>)
 8002084:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208a:	4a43      	ldr	r2, [pc, #268]	@ (8002198 <HAL_ADC_Start_DMA+0x214>)
 800208c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002092:	4a42      	ldr	r2, [pc, #264]	@ (800219c <HAL_ADC_Start_DMA+0x218>)
 8002094:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800209e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80020ae:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020be:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	334c      	adds	r3, #76	@ 0x4c
 80020ca:	4619      	mov	r1, r3
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f000 ff70 	bl	8002fb4 <HAL_DMA_Start_IT>
 80020d4:	4603      	mov	r3, r0
 80020d6:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d12a      	bne.n	800213a <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a2d      	ldr	r2, [pc, #180]	@ (80021a0 <HAL_ADC_Start_DMA+0x21c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d015      	beq.n	800211a <HAL_ADC_Start_DMA+0x196>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a2c      	ldr	r2, [pc, #176]	@ (80021a4 <HAL_ADC_Start_DMA+0x220>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d105      	bne.n	8002104 <HAL_ADC_Start_DMA+0x180>
 80020f8:	4b25      	ldr	r3, [pc, #148]	@ (8002190 <HAL_ADC_Start_DMA+0x20c>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00a      	beq.n	800211a <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a27      	ldr	r2, [pc, #156]	@ (80021a8 <HAL_ADC_Start_DMA+0x224>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d136      	bne.n	800217c <HAL_ADC_Start_DMA+0x1f8>
 800210e:	4b20      	ldr	r3, [pc, #128]	@ (8002190 <HAL_ADC_Start_DMA+0x20c>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	2b00      	cmp	r3, #0
 8002118:	d130      	bne.n	800217c <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d129      	bne.n	800217c <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	e020      	b.n	800217c <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a18      	ldr	r2, [pc, #96]	@ (80021a0 <HAL_ADC_Start_DMA+0x21c>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d11b      	bne.n	800217c <HAL_ADC_Start_DMA+0x1f8>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d114      	bne.n	800217c <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002160:	609a      	str	r2, [r3, #8]
 8002162:	e00b      	b.n	800217c <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002168:	f043 0210 	orr.w	r2, r3, #16
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002174:	f043 0201 	orr.w	r2, r3, #1
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800217c:	7ffb      	ldrb	r3, [r7, #31]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3720      	adds	r7, #32
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000000 	.word	0x20000000
 800218c:	431bde83 	.word	0x431bde83
 8002190:	40012300 	.word	0x40012300
 8002194:	080026d1 	.word	0x080026d1
 8002198:	0800278b 	.word	0x0800278b
 800219c:	080027a7 	.word	0x080027a7
 80021a0:	40012000 	.word	0x40012000
 80021a4:	40012100 	.word	0x40012100
 80021a8:	40012200 	.word	0x40012200

080021ac <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <HAL_ADC_Stop_DMA+0x1a>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e048      	b.n	8002258 <HAL_ADC_Stop_DMA+0xac>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2201      	movs	r2, #1
 80021ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0201 	bic.w	r2, r2, #1
 80021dc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d130      	bne.n	800224e <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021fa:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002200:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d10f      	bne.n	800222a <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220e:	4618      	mov	r0, r3
 8002210:	f000 ff28 	bl	8003064 <HAL_DMA_Abort>
 8002214:	4603      	mov	r3, r0
 8002216:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d005      	beq.n	800222a <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002238:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002242:	f023 0301 	bic.w	r3, r3, #1
 8002246:	f043 0201 	orr.w	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002256:	7bfb      	ldrb	r3, [r7, #15]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x1c>
 800228c:	2302      	movs	r3, #2
 800228e:	e113      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x244>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b09      	cmp	r3, #9
 800229e:	d925      	bls.n	80022ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68d9      	ldr	r1, [r3, #12]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	4613      	mov	r3, r2
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	4413      	add	r3, r2
 80022b4:	3b1e      	subs	r3, #30
 80022b6:	2207      	movs	r2, #7
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43da      	mvns	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	400a      	ands	r2, r1
 80022c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68d9      	ldr	r1, [r3, #12]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	4603      	mov	r3, r0
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	4403      	add	r3, r0
 80022de:	3b1e      	subs	r3, #30
 80022e0:	409a      	lsls	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	e022      	b.n	8002332 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6919      	ldr	r1, [r3, #16]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	461a      	mov	r2, r3
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	2207      	movs	r2, #7
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43da      	mvns	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	400a      	ands	r2, r1
 800230e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6919      	ldr	r1, [r3, #16]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	b29b      	uxth	r3, r3
 8002320:	4618      	mov	r0, r3
 8002322:	4603      	mov	r3, r0
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4403      	add	r3, r0
 8002328:	409a      	lsls	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b06      	cmp	r3, #6
 8002338:	d824      	bhi.n	8002384 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	3b05      	subs	r3, #5
 800234c:	221f      	movs	r2, #31
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	400a      	ands	r2, r1
 800235a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	4618      	mov	r0, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	3b05      	subs	r3, #5
 8002376:	fa00 f203 	lsl.w	r2, r0, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	635a      	str	r2, [r3, #52]	@ 0x34
 8002382:	e04c      	b.n	800241e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b0c      	cmp	r3, #12
 800238a:	d824      	bhi.n	80023d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	3b23      	subs	r3, #35	@ 0x23
 800239e:	221f      	movs	r2, #31
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43da      	mvns	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	400a      	ands	r2, r1
 80023ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	4618      	mov	r0, r3
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	3b23      	subs	r3, #35	@ 0x23
 80023c8:	fa00 f203 	lsl.w	r2, r0, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80023d4:	e023      	b.n	800241e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	3b41      	subs	r3, #65	@ 0x41
 80023e8:	221f      	movs	r2, #31
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	400a      	ands	r2, r1
 80023f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	4618      	mov	r0, r3
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	3b41      	subs	r3, #65	@ 0x41
 8002412:	fa00 f203 	lsl.w	r2, r0, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800241e:	4b29      	ldr	r3, [pc, #164]	@ (80024c4 <HAL_ADC_ConfigChannel+0x250>)
 8002420:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a28      	ldr	r2, [pc, #160]	@ (80024c8 <HAL_ADC_ConfigChannel+0x254>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d10f      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1d8>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b12      	cmp	r3, #18
 8002432:	d10b      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a1d      	ldr	r2, [pc, #116]	@ (80024c8 <HAL_ADC_ConfigChannel+0x254>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d12b      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x23a>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a1c      	ldr	r2, [pc, #112]	@ (80024cc <HAL_ADC_ConfigChannel+0x258>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d003      	beq.n	8002468 <HAL_ADC_ConfigChannel+0x1f4>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b11      	cmp	r3, #17
 8002466:	d122      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a11      	ldr	r2, [pc, #68]	@ (80024cc <HAL_ADC_ConfigChannel+0x258>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d111      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800248a:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <HAL_ADC_ConfigChannel+0x25c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a11      	ldr	r2, [pc, #68]	@ (80024d4 <HAL_ADC_ConfigChannel+0x260>)
 8002490:	fba2 2303 	umull	r2, r3, r2, r3
 8002494:	0c9a      	lsrs	r2, r3, #18
 8002496:	4613      	mov	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024a0:	e002      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3b01      	subs	r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f9      	bne.n	80024a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	40012300 	.word	0x40012300
 80024c8:	40012000 	.word	0x40012000
 80024cc:	10000012 	.word	0x10000012
 80024d0:	20000000 	.word	0x20000000
 80024d4:	431bde83 	.word	0x431bde83

080024d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024e0:	4b79      	ldr	r3, [pc, #484]	@ (80026c8 <ADC_Init+0x1f0>)
 80024e2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800250c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6859      	ldr	r1, [r3, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	021a      	lsls	r2, r3, #8
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002530:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	6859      	ldr	r1, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002552:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6899      	ldr	r1, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256a:	4a58      	ldr	r2, [pc, #352]	@ (80026cc <ADC_Init+0x1f4>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d022      	beq.n	80025b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800257e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6899      	ldr	r1, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6899      	ldr	r1, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	e00f      	b.n	80025d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0202 	bic.w	r2, r2, #2
 80025e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7e1b      	ldrb	r3, [r3, #24]
 80025f0:	005a      	lsls	r2, r3, #1
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01b      	beq.n	800263c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002612:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002622:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6859      	ldr	r1, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	3b01      	subs	r3, #1
 8002630:	035a      	lsls	r2, r3, #13
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	605a      	str	r2, [r3, #4]
 800263a:	e007      	b.n	800264c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800264a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800265a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	3b01      	subs	r3, #1
 8002668:	051a      	lsls	r2, r3, #20
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002680:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6899      	ldr	r1, [r3, #8]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800268e:	025a      	lsls	r2, r3, #9
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6899      	ldr	r1, [r3, #8]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	029a      	lsls	r2, r3, #10
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	609a      	str	r2, [r3, #8]
}
 80026bc:	bf00      	nop
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	40012300 	.word	0x40012300
 80026cc:	0f000001 	.word	0x0f000001

080026d0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d13c      	bne.n	8002764 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d12b      	bne.n	800275c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002708:	2b00      	cmp	r3, #0
 800270a:	d127      	bne.n	800275c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002712:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002716:	2b00      	cmp	r3, #0
 8002718:	d006      	beq.n	8002728 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002724:	2b00      	cmp	r3, #0
 8002726:	d119      	bne.n	800275c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0220 	bic.w	r2, r2, #32
 8002736:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d105      	bne.n	800275c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002754:	f043 0201 	orr.w	r2, r3, #1
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f7fe fea3 	bl	80014a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002762:	e00e      	b.n	8002782 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	f003 0310 	and.w	r3, r3, #16
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f7ff fd75 	bl	8002260 <HAL_ADC_ErrorCallback>
}
 8002776:	e004      	b.n	8002782 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800277c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	4798      	blx	r3
}
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b084      	sub	sp, #16
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002796:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7fe febf 	bl	800151c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b084      	sub	sp, #16
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2240      	movs	r2, #64	@ 0x40
 80027b8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027be:	f043 0204 	orr.w	r2, r3, #4
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f7ff fd4a 	bl	8002260 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027cc:	bf00      	nop
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002818 <__NVIC_SetPriorityGrouping+0x44>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027f0:	4013      	ands	r3, r2
 80027f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002806:	4a04      	ldr	r2, [pc, #16]	@ (8002818 <__NVIC_SetPriorityGrouping+0x44>)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	60d3      	str	r3, [r2, #12]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	e000ed00 	.word	0xe000ed00

0800281c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002820:	4b04      	ldr	r3, [pc, #16]	@ (8002834 <__NVIC_GetPriorityGrouping+0x18>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	0a1b      	lsrs	r3, r3, #8
 8002826:	f003 0307 	and.w	r3, r3, #7
}
 800282a:	4618      	mov	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	2b00      	cmp	r3, #0
 8002848:	db0b      	blt.n	8002862 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800284a:	79fb      	ldrb	r3, [r7, #7]
 800284c:	f003 021f 	and.w	r2, r3, #31
 8002850:	4907      	ldr	r1, [pc, #28]	@ (8002870 <__NVIC_EnableIRQ+0x38>)
 8002852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002856:	095b      	lsrs	r3, r3, #5
 8002858:	2001      	movs	r0, #1
 800285a:	fa00 f202 	lsl.w	r2, r0, r2
 800285e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000e100 	.word	0xe000e100

08002874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002884:	2b00      	cmp	r3, #0
 8002886:	db0a      	blt.n	800289e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	b2da      	uxtb	r2, r3
 800288c:	490c      	ldr	r1, [pc, #48]	@ (80028c0 <__NVIC_SetPriority+0x4c>)
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	0112      	lsls	r2, r2, #4
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	440b      	add	r3, r1
 8002898:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800289c:	e00a      	b.n	80028b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	4908      	ldr	r1, [pc, #32]	@ (80028c4 <__NVIC_SetPriority+0x50>)
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	3b04      	subs	r3, #4
 80028ac:	0112      	lsls	r2, r2, #4
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	440b      	add	r3, r1
 80028b2:	761a      	strb	r2, [r3, #24]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000e100 	.word	0xe000e100
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b089      	sub	sp, #36	@ 0x24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f1c3 0307 	rsb	r3, r3, #7
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	bf28      	it	cs
 80028e6:	2304      	movcs	r3, #4
 80028e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3304      	adds	r3, #4
 80028ee:	2b06      	cmp	r3, #6
 80028f0:	d902      	bls.n	80028f8 <NVIC_EncodePriority+0x30>
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3b03      	subs	r3, #3
 80028f6:	e000      	b.n	80028fa <NVIC_EncodePriority+0x32>
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43da      	mvns	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	401a      	ands	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002910:	f04f 31ff 	mov.w	r1, #4294967295
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa01 f303 	lsl.w	r3, r1, r3
 800291a:	43d9      	mvns	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	4313      	orrs	r3, r2
         );
}
 8002922:	4618      	mov	r0, r3
 8002924:	3724      	adds	r7, #36	@ 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
	...

08002930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3b01      	subs	r3, #1
 800293c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002940:	d301      	bcc.n	8002946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002942:	2301      	movs	r3, #1
 8002944:	e00f      	b.n	8002966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002946:	4a0a      	ldr	r2, [pc, #40]	@ (8002970 <SysTick_Config+0x40>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3b01      	subs	r3, #1
 800294c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294e:	210f      	movs	r1, #15
 8002950:	f04f 30ff 	mov.w	r0, #4294967295
 8002954:	f7ff ff8e 	bl	8002874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002958:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <SysTick_Config+0x40>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295e:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <SysTick_Config+0x40>)
 8002960:	2207      	movs	r2, #7
 8002962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	e000e010 	.word	0xe000e010

08002974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f7ff ff29 	bl	80027d4 <__NVIC_SetPriorityGrouping>
}
 8002982:	bf00      	nop
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800298a:	b580      	push	{r7, lr}
 800298c:	b086      	sub	sp, #24
 800298e:	af00      	add	r7, sp, #0
 8002990:	4603      	mov	r3, r0
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800299c:	f7ff ff3e 	bl	800281c <__NVIC_GetPriorityGrouping>
 80029a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	6978      	ldr	r0, [r7, #20]
 80029a8:	f7ff ff8e 	bl	80028c8 <NVIC_EncodePriority>
 80029ac:	4602      	mov	r2, r0
 80029ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029b2:	4611      	mov	r1, r2
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff5d 	bl	8002874 <__NVIC_SetPriority>
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b082      	sub	sp, #8
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	4603      	mov	r3, r0
 80029ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff31 	bl	8002838 <__NVIC_EnableIRQ>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7ff ffa2 	bl	8002930 <SysTick_Config>
 80029ec:	4603      	mov	r3, r0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b082      	sub	sp, #8
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e014      	b.n	8002a32 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	791b      	ldrb	r3, [r3, #4]
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d105      	bne.n	8002a1e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f7ff f80b 	bl	8001a34 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2202      	movs	r2, #2
 8002a22:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
	...

08002a3c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
 8002a48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e0a2      	b.n	8002b9a <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	795b      	ldrb	r3, [r3, #5]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <HAL_DAC_Start_DMA+0x24>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e09c      	b.n	8002b9a <HAL_DAC_Start_DMA+0x15e>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2201      	movs	r2, #1
 8002a64:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2202      	movs	r2, #2
 8002a6a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d129      	bne.n	8002ac6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	4a4b      	ldr	r2, [pc, #300]	@ (8002ba4 <HAL_DAC_Start_DMA+0x168>)
 8002a78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	4a4a      	ldr	r2, [pc, #296]	@ (8002ba8 <HAL_DAC_Start_DMA+0x16c>)
 8002a80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	4a49      	ldr	r2, [pc, #292]	@ (8002bac <HAL_DAC_Start_DMA+0x170>)
 8002a88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a98:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_DAC_Start_DMA+0x6c>
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d005      	beq.n	8002ab2 <HAL_DAC_Start_DMA+0x76>
 8002aa6:	e009      	b.n	8002abc <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3308      	adds	r3, #8
 8002aae:	613b      	str	r3, [r7, #16]
        break;
 8002ab0:	e033      	b.n	8002b1a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	330c      	adds	r3, #12
 8002ab8:	613b      	str	r3, [r7, #16]
        break;
 8002aba:	e02e      	b.n	8002b1a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	3310      	adds	r3, #16
 8002ac2:	613b      	str	r3, [r7, #16]
        break;
 8002ac4:	e029      	b.n	8002b1a <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	4a39      	ldr	r2, [pc, #228]	@ (8002bb0 <HAL_DAC_Start_DMA+0x174>)
 8002acc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	4a38      	ldr	r2, [pc, #224]	@ (8002bb4 <HAL_DAC_Start_DMA+0x178>)
 8002ad4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	4a37      	ldr	r2, [pc, #220]	@ (8002bb8 <HAL_DAC_Start_DMA+0x17c>)
 8002adc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002aec:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002aee:	6a3b      	ldr	r3, [r7, #32]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_DAC_Start_DMA+0xc0>
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d005      	beq.n	8002b06 <HAL_DAC_Start_DMA+0xca>
 8002afa:	e009      	b.n	8002b10 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	3314      	adds	r3, #20
 8002b02:	613b      	str	r3, [r7, #16]
        break;
 8002b04:	e009      	b.n	8002b1a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	3318      	adds	r3, #24
 8002b0c:	613b      	str	r3, [r7, #16]
        break;
 8002b0e:	e004      	b.n	8002b1a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	331c      	adds	r3, #28
 8002b16:	613b      	str	r3, [r7, #16]
        break;
 8002b18:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d111      	bne.n	8002b44 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b2e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6898      	ldr	r0, [r3, #8]
 8002b34:	6879      	ldr	r1, [r7, #4]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	f000 fa3b 	bl	8002fb4 <HAL_DMA_Start_IT>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	75fb      	strb	r3, [r7, #23]
 8002b42:	e010      	b.n	8002b66 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002b52:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	68d8      	ldr	r0, [r3, #12]
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	f000 fa29 	bl	8002fb4 <HAL_DMA_Start_IT>
 8002b62:	4603      	mov	r3, r0
 8002b64:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002b6c:	7dfb      	ldrb	r3, [r7, #23]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10c      	bne.n	8002b8c <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6819      	ldr	r1, [r3, #0]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	f003 0310 	and.w	r3, r3, #16
 8002b7e:	2201      	movs	r2, #1
 8002b80:	409a      	lsls	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	e005      	b.n	8002b98 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	f043 0204 	orr.w	r2, r3, #4
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	08002d45 	.word	0x08002d45
 8002ba8:	08002d67 	.word	0x08002d67
 8002bac:	08002d83 	.word	0x08002d83
 8002bb0:	08002ded 	.word	0x08002ded
 8002bb4:	08002e0f 	.word	0x08002e0f
 8002bb8:	08002e2b 	.word	0x08002e2b

08002bbc <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e03e      	b.n	8002c4e <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6819      	ldr	r1, [r3, #0]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	f003 0310 	and.w	r3, r3, #16
 8002bdc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43da      	mvns	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	400a      	ands	r2, r1
 8002bec:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	43da      	mvns	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	400a      	ands	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10d      	bne.n	8002c2c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 fa25 	bl	8003064 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	e00c      	b.n	8002c46 <HAL_DAC_Stop_DMA+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 fa17 	bl	8003064 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002c44:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b089      	sub	sp, #36	@ 0x24
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <HAL_DAC_ConfigChannel+0x1c>
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e042      	b.n	8002d38 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	795b      	ldrb	r3, [r3, #5]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_DAC_ConfigChannel+0x2c>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	e03c      	b.n	8002d38 <HAL_DAC_ConfigChannel+0xa6>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f003 0310 	and.w	r3, r3, #16
 8002cd8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f003 0310 	and.w	r3, r3, #16
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6819      	ldr	r1, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f003 0310 	and.w	r3, r3, #16
 8002d1a:	22c0      	movs	r2, #192	@ 0xc0
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43da      	mvns	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	400a      	ands	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002d36:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3724      	adds	r7, #36	@ 0x24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d50:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f7ff ff7f 	bl	8002c56 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	711a      	strb	r2, [r3, #4]
}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b084      	sub	sp, #16
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d72:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f7ff ff78 	bl	8002c6a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002d7a:	bf00      	nop
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b084      	sub	sp, #16
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	f043 0204 	orr.w	r2, r3, #4
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f7ff ff6e 	bl	8002c7e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	711a      	strb	r2, [r3, #4]
}
 8002da8:	bf00      	nop
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f7ff ffd8 	bl	8002db0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2201      	movs	r2, #1
 8002e04:	711a      	strb	r2, [r3, #4]
}
 8002e06:	bf00      	nop
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b084      	sub	sp, #16
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e1a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f7ff ffd1 	bl	8002dc4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b084      	sub	sp, #16
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e36:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	f043 0204 	orr.w	r2, r3, #4
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f7ff ffc7 	bl	8002dd8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	711a      	strb	r2, [r3, #4]
}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e64:	f7ff f81a 	bl	8001e9c <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e099      	b.n	8002fa8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2202      	movs	r2, #2
 8002e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0201 	bic.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e94:	e00f      	b.n	8002eb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e96:	f7ff f801 	bl	8001e9c <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b05      	cmp	r3, #5
 8002ea2:	d908      	bls.n	8002eb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2203      	movs	r2, #3
 8002eae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e078      	b.n	8002fa8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1e8      	bne.n	8002e96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	4b38      	ldr	r3, [pc, #224]	@ (8002fb0 <HAL_DMA_Init+0x158>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ee2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002efa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0c:	2b04      	cmp	r3, #4
 8002f0e:	d107      	bne.n	8002f20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f023 0307 	bic.w	r3, r3, #7
 8002f36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d117      	bne.n	8002f7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00e      	beq.n	8002f7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fb01 	bl	8003564 <DMA_CheckFifoParam>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d008      	beq.n	8002f7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2240      	movs	r2, #64	@ 0x40
 8002f6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f76:	2301      	movs	r3, #1
 8002f78:	e016      	b.n	8002fa8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 fab8 	bl	80034f8 <DMA_CalcBaseAndBitshift>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f90:	223f      	movs	r2, #63	@ 0x3f
 8002f92:	409a      	lsls	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3718      	adds	r7, #24
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	f010803f 	.word	0xf010803f

08002fb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
 8002fc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d101      	bne.n	8002fda <HAL_DMA_Start_IT+0x26>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	e040      	b.n	800305c <HAL_DMA_Start_IT+0xa8>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d12f      	bne.n	800304e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	68b9      	ldr	r1, [r7, #8]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 fa4a 	bl	800349c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300c:	223f      	movs	r2, #63	@ 0x3f
 800300e:	409a      	lsls	r2, r3
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0216 	orr.w	r2, r2, #22
 8003022:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003028:	2b00      	cmp	r3, #0
 800302a:	d007      	beq.n	800303c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0208 	orr.w	r2, r2, #8
 800303a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	601a      	str	r2, [r3, #0]
 800304c:	e005      	b.n	800305a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003056:	2302      	movs	r3, #2
 8003058:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800305a:	7dfb      	ldrb	r3, [r7, #23]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003070:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003072:	f7fe ff13 	bl	8001e9c <HAL_GetTick>
 8003076:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d008      	beq.n	8003096 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2280      	movs	r2, #128	@ 0x80
 8003088:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e052      	b.n	800313c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0216 	bic.w	r2, r2, #22
 80030a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d103      	bne.n	80030c6 <HAL_DMA_Abort+0x62>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0208 	bic.w	r2, r2, #8
 80030d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0201 	bic.w	r2, r2, #1
 80030e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030e6:	e013      	b.n	8003110 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030e8:	f7fe fed8 	bl	8001e9c <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d90c      	bls.n	8003110 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2220      	movs	r2, #32
 80030fa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2203      	movs	r2, #3
 8003100:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e015      	b.n	800313c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1e4      	bne.n	80030e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003122:	223f      	movs	r2, #63	@ 0x3f
 8003124:	409a      	lsls	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d004      	beq.n	8003162 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2280      	movs	r2, #128	@ 0x80
 800315c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e00c      	b.n	800317c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2205      	movs	r2, #5
 8003166:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0201 	bic.w	r2, r2, #1
 8003178:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003190:	2300      	movs	r3, #0
 8003192:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003194:	4b8e      	ldr	r3, [pc, #568]	@ (80033d0 <HAL_DMA_IRQHandler+0x248>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a8e      	ldr	r2, [pc, #568]	@ (80033d4 <HAL_DMA_IRQHandler+0x24c>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	0a9b      	lsrs	r3, r3, #10
 80031a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b2:	2208      	movs	r2, #8
 80031b4:	409a      	lsls	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	4013      	ands	r3, r2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d01a      	beq.n	80031f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d013      	beq.n	80031f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0204 	bic.w	r2, r2, #4
 80031da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e0:	2208      	movs	r2, #8
 80031e2:	409a      	lsls	r2, r3
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ec:	f043 0201 	orr.w	r2, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f8:	2201      	movs	r2, #1
 80031fa:	409a      	lsls	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d012      	beq.n	800322a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003216:	2201      	movs	r2, #1
 8003218:	409a      	lsls	r2, r3
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003222:	f043 0202 	orr.w	r2, r3, #2
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322e:	2204      	movs	r2, #4
 8003230:	409a      	lsls	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	4013      	ands	r3, r2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d012      	beq.n	8003260 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00b      	beq.n	8003260 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800324c:	2204      	movs	r2, #4
 800324e:	409a      	lsls	r2, r3
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003258:	f043 0204 	orr.w	r2, r3, #4
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003264:	2210      	movs	r2, #16
 8003266:	409a      	lsls	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4013      	ands	r3, r2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d043      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b00      	cmp	r3, #0
 800327c:	d03c      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003282:	2210      	movs	r2, #16
 8003284:	409a      	lsls	r2, r3
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d018      	beq.n	80032ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d108      	bne.n	80032b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d024      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	4798      	blx	r3
 80032b6:	e01f      	b.n	80032f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d01b      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	4798      	blx	r3
 80032c8:	e016      	b.n	80032f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d107      	bne.n	80032e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0208 	bic.w	r2, r2, #8
 80032e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d003      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fc:	2220      	movs	r2, #32
 80032fe:	409a      	lsls	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 808f 	beq.w	8003428 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0310 	and.w	r3, r3, #16
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 8087 	beq.w	8003428 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331e:	2220      	movs	r2, #32
 8003320:	409a      	lsls	r2, r3
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b05      	cmp	r3, #5
 8003330:	d136      	bne.n	80033a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0216 	bic.w	r2, r2, #22
 8003340:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695a      	ldr	r2, [r3, #20]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003350:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	2b00      	cmp	r3, #0
 8003358:	d103      	bne.n	8003362 <HAL_DMA_IRQHandler+0x1da>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800335e:	2b00      	cmp	r3, #0
 8003360:	d007      	beq.n	8003372 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0208 	bic.w	r2, r2, #8
 8003370:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003376:	223f      	movs	r2, #63	@ 0x3f
 8003378:	409a      	lsls	r2, r3
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003392:	2b00      	cmp	r3, #0
 8003394:	d07e      	beq.n	8003494 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	4798      	blx	r3
        }
        return;
 800339e:	e079      	b.n	8003494 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d01d      	beq.n	80033ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10d      	bne.n	80033d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d031      	beq.n	8003428 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	4798      	blx	r3
 80033cc:	e02c      	b.n	8003428 <HAL_DMA_IRQHandler+0x2a0>
 80033ce:	bf00      	nop
 80033d0:	20000000 	.word	0x20000000
 80033d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d023      	beq.n	8003428 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	4798      	blx	r3
 80033e8:	e01e      	b.n	8003428 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10f      	bne.n	8003418 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0210 	bic.w	r2, r2, #16
 8003406:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342c:	2b00      	cmp	r3, #0
 800342e:	d032      	beq.n	8003496 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d022      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2205      	movs	r2, #5
 8003440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0201 	bic.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	3301      	adds	r3, #1
 8003458:	60bb      	str	r3, [r7, #8]
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	429a      	cmp	r2, r3
 800345e:	d307      	bcc.n	8003470 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f2      	bne.n	8003454 <HAL_DMA_IRQHandler+0x2cc>
 800346e:	e000      	b.n	8003472 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003470:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003486:	2b00      	cmp	r3, #0
 8003488:	d005      	beq.n	8003496 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4798      	blx	r3
 8003492:	e000      	b.n	8003496 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003494:	bf00      	nop
    }
  }
}
 8003496:	3718      	adds	r7, #24
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
 80034a8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80034b8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b40      	cmp	r3, #64	@ 0x40
 80034c8:	d108      	bne.n	80034dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034da:	e007      	b.n	80034ec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	60da      	str	r2, [r3, #12]
}
 80034ec:	bf00      	nop
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	3b10      	subs	r3, #16
 8003508:	4a14      	ldr	r2, [pc, #80]	@ (800355c <DMA_CalcBaseAndBitshift+0x64>)
 800350a:	fba2 2303 	umull	r2, r3, r2, r3
 800350e:	091b      	lsrs	r3, r3, #4
 8003510:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003512:	4a13      	ldr	r2, [pc, #76]	@ (8003560 <DMA_CalcBaseAndBitshift+0x68>)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4413      	add	r3, r2
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2b03      	cmp	r3, #3
 8003524:	d909      	bls.n	800353a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800352e:	f023 0303 	bic.w	r3, r3, #3
 8003532:	1d1a      	adds	r2, r3, #4
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	659a      	str	r2, [r3, #88]	@ 0x58
 8003538:	e007      	b.n	800354a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003542:	f023 0303 	bic.w	r3, r3, #3
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800354e:	4618      	mov	r0, r3
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	aaaaaaab 	.word	0xaaaaaaab
 8003560:	080071d4 	.word	0x080071d4

08003564 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800356c:	2300      	movs	r3, #0
 800356e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003574:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d11f      	bne.n	80035be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	2b03      	cmp	r3, #3
 8003582:	d856      	bhi.n	8003632 <DMA_CheckFifoParam+0xce>
 8003584:	a201      	add	r2, pc, #4	@ (adr r2, 800358c <DMA_CheckFifoParam+0x28>)
 8003586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358a:	bf00      	nop
 800358c:	0800359d 	.word	0x0800359d
 8003590:	080035af 	.word	0x080035af
 8003594:	0800359d 	.word	0x0800359d
 8003598:	08003633 	.word	0x08003633
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d046      	beq.n	8003636 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ac:	e043      	b.n	8003636 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035b6:	d140      	bne.n	800363a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035bc:	e03d      	b.n	800363a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035c6:	d121      	bne.n	800360c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	d837      	bhi.n	800363e <DMA_CheckFifoParam+0xda>
 80035ce:	a201      	add	r2, pc, #4	@ (adr r2, 80035d4 <DMA_CheckFifoParam+0x70>)
 80035d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d4:	080035e5 	.word	0x080035e5
 80035d8:	080035eb 	.word	0x080035eb
 80035dc:	080035e5 	.word	0x080035e5
 80035e0:	080035fd 	.word	0x080035fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
      break;
 80035e8:	e030      	b.n	800364c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d025      	beq.n	8003642 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035fa:	e022      	b.n	8003642 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003600:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003604:	d11f      	bne.n	8003646 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800360a:	e01c      	b.n	8003646 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d903      	bls.n	800361a <DMA_CheckFifoParam+0xb6>
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b03      	cmp	r3, #3
 8003616:	d003      	beq.n	8003620 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003618:	e018      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	73fb      	strb	r3, [r7, #15]
      break;
 800361e:	e015      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00e      	beq.n	800364a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
      break;
 8003630:	e00b      	b.n	800364a <DMA_CheckFifoParam+0xe6>
      break;
 8003632:	bf00      	nop
 8003634:	e00a      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      break;
 8003636:	bf00      	nop
 8003638:	e008      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      break;
 800363a:	bf00      	nop
 800363c:	e006      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      break;
 800363e:	bf00      	nop
 8003640:	e004      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      break;
 8003642:	bf00      	nop
 8003644:	e002      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      break;   
 8003646:	bf00      	nop
 8003648:	e000      	b.n	800364c <DMA_CheckFifoParam+0xe8>
      break;
 800364a:	bf00      	nop
    }
  } 
  
  return status; 
 800364c:	7bfb      	ldrb	r3, [r7, #15]
}
 800364e:	4618      	mov	r0, r3
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop

0800365c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	@ 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
 8003676:	e165      	b.n	8003944 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003678:	2201      	movs	r2, #1
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	429a      	cmp	r2, r3
 8003692:	f040 8154 	bne.w	800393e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d005      	beq.n	80036ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d130      	bne.n	8003710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	2203      	movs	r2, #3
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036e4:	2201      	movs	r2, #1
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f003 0201 	and.w	r2, r3, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b03      	cmp	r3, #3
 800371a:	d017      	beq.n	800374c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	2203      	movs	r2, #3
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d123      	bne.n	80037a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	08da      	lsrs	r2, r3, #3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3208      	adds	r2, #8
 8003760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	08da      	lsrs	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3208      	adds	r2, #8
 800379a:	69b9      	ldr	r1, [r7, #24]
 800379c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 0203 	and.w	r2, r3, #3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80ae 	beq.w	800393e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	4b5d      	ldr	r3, [pc, #372]	@ (800395c <HAL_GPIO_Init+0x300>)
 80037e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ea:	4a5c      	ldr	r2, [pc, #368]	@ (800395c <HAL_GPIO_Init+0x300>)
 80037ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037f2:	4b5a      	ldr	r3, [pc, #360]	@ (800395c <HAL_GPIO_Init+0x300>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037fe:	4a58      	ldr	r2, [pc, #352]	@ (8003960 <HAL_GPIO_Init+0x304>)
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	089b      	lsrs	r3, r3, #2
 8003804:	3302      	adds	r3, #2
 8003806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	220f      	movs	r2, #15
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a4f      	ldr	r2, [pc, #316]	@ (8003964 <HAL_GPIO_Init+0x308>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d025      	beq.n	8003876 <HAL_GPIO_Init+0x21a>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a4e      	ldr	r2, [pc, #312]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d01f      	beq.n	8003872 <HAL_GPIO_Init+0x216>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a4d      	ldr	r2, [pc, #308]	@ (800396c <HAL_GPIO_Init+0x310>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d019      	beq.n	800386e <HAL_GPIO_Init+0x212>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a4c      	ldr	r2, [pc, #304]	@ (8003970 <HAL_GPIO_Init+0x314>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d013      	beq.n	800386a <HAL_GPIO_Init+0x20e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4b      	ldr	r2, [pc, #300]	@ (8003974 <HAL_GPIO_Init+0x318>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d00d      	beq.n	8003866 <HAL_GPIO_Init+0x20a>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a4a      	ldr	r2, [pc, #296]	@ (8003978 <HAL_GPIO_Init+0x31c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d007      	beq.n	8003862 <HAL_GPIO_Init+0x206>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a49      	ldr	r2, [pc, #292]	@ (800397c <HAL_GPIO_Init+0x320>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d101      	bne.n	800385e <HAL_GPIO_Init+0x202>
 800385a:	2306      	movs	r3, #6
 800385c:	e00c      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 800385e:	2307      	movs	r3, #7
 8003860:	e00a      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 8003862:	2305      	movs	r3, #5
 8003864:	e008      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 8003866:	2304      	movs	r3, #4
 8003868:	e006      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 800386a:	2303      	movs	r3, #3
 800386c:	e004      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 800386e:	2302      	movs	r3, #2
 8003870:	e002      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <HAL_GPIO_Init+0x21c>
 8003876:	2300      	movs	r3, #0
 8003878:	69fa      	ldr	r2, [r7, #28]
 800387a:	f002 0203 	and.w	r2, r2, #3
 800387e:	0092      	lsls	r2, r2, #2
 8003880:	4093      	lsls	r3, r2
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4313      	orrs	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003888:	4935      	ldr	r1, [pc, #212]	@ (8003960 <HAL_GPIO_Init+0x304>)
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	3302      	adds	r3, #2
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003896:	4b3a      	ldr	r3, [pc, #232]	@ (8003980 <HAL_GPIO_Init+0x324>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	43db      	mvns	r3, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4013      	ands	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ba:	4a31      	ldr	r2, [pc, #196]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038e4:	4a26      	ldr	r2, [pc, #152]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038ea:	4b25      	ldr	r3, [pc, #148]	@ (8003980 <HAL_GPIO_Init+0x324>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	43db      	mvns	r3, r3
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	4013      	ands	r3, r2
 80038f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4313      	orrs	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800390e:	4a1c      	ldr	r2, [pc, #112]	@ (8003980 <HAL_GPIO_Init+0x324>)
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003914:	4b1a      	ldr	r3, [pc, #104]	@ (8003980 <HAL_GPIO_Init+0x324>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	43db      	mvns	r3, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4013      	ands	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4313      	orrs	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003938:	4a11      	ldr	r2, [pc, #68]	@ (8003980 <HAL_GPIO_Init+0x324>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	3301      	adds	r3, #1
 8003942:	61fb      	str	r3, [r7, #28]
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	2b0f      	cmp	r3, #15
 8003948:	f67f ae96 	bls.w	8003678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800394c:	bf00      	nop
 800394e:	bf00      	nop
 8003950:	3724      	adds	r7, #36	@ 0x24
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40023800 	.word	0x40023800
 8003960:	40013800 	.word	0x40013800
 8003964:	40020000 	.word	0x40020000
 8003968:	40020400 	.word	0x40020400
 800396c:	40020800 	.word	0x40020800
 8003970:	40020c00 	.word	0x40020c00
 8003974:	40021000 	.word	0x40021000
 8003978:	40021400 	.word	0x40021400
 800397c:	40021800 	.word	0x40021800
 8003980:	40013c00 	.word	0x40013c00

08003984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	460b      	mov	r3, r1
 800398e:	807b      	strh	r3, [r7, #2]
 8003990:	4613      	mov	r3, r2
 8003992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003994:	787b      	ldrb	r3, [r7, #1]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800399a:	887a      	ldrh	r2, [r7, #2]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039a0:	e003      	b.n	80039aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039a2:	887b      	ldrh	r3, [r7, #2]
 80039a4:	041a      	lsls	r2, r3, #16
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	619a      	str	r2, [r3, #24]
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
	...

080039b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e0cc      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039cc:	4b68      	ldr	r3, [pc, #416]	@ (8003b70 <HAL_RCC_ClockConfig+0x1b8>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 030f 	and.w	r3, r3, #15
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d90c      	bls.n	80039f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039da:	4b65      	ldr	r3, [pc, #404]	@ (8003b70 <HAL_RCC_ClockConfig+0x1b8>)
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	b2d2      	uxtb	r2, r2
 80039e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e2:	4b63      	ldr	r3, [pc, #396]	@ (8003b70 <HAL_RCC_ClockConfig+0x1b8>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 030f 	and.w	r3, r3, #15
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d001      	beq.n	80039f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e0b8      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d020      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d005      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a0c:	4b59      	ldr	r3, [pc, #356]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	4a58      	ldr	r2, [pc, #352]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0308 	and.w	r3, r3, #8
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a24:	4b53      	ldr	r3, [pc, #332]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	4a52      	ldr	r2, [pc, #328]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a30:	4b50      	ldr	r3, [pc, #320]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	494d      	ldr	r1, [pc, #308]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d044      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d107      	bne.n	8003a66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a56:	4b47      	ldr	r3, [pc, #284]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d119      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e07f      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d003      	beq.n	8003a76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a72:	2b03      	cmp	r3, #3
 8003a74:	d107      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a76:	4b3f      	ldr	r3, [pc, #252]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d109      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e06f      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a86:	4b3b      	ldr	r3, [pc, #236]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e067      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a96:	4b37      	ldr	r3, [pc, #220]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f023 0203 	bic.w	r2, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	4934      	ldr	r1, [pc, #208]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aa8:	f7fe f9f8 	bl	8001e9c <HAL_GetTick>
 8003aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aae:	e00a      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab0:	f7fe f9f4 	bl	8001e9c <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e04f      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 020c 	and.w	r2, r3, #12
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d1eb      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ad8:	4b25      	ldr	r3, [pc, #148]	@ (8003b70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 030f 	and.w	r3, r3, #15
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d20c      	bcs.n	8003b00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae6:	4b22      	ldr	r3, [pc, #136]	@ (8003b70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aee:	4b20      	ldr	r3, [pc, #128]	@ (8003b70 <HAL_RCC_ClockConfig+0x1b8>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d001      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e032      	b.n	8003b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d008      	beq.n	8003b1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b0c:	4b19      	ldr	r3, [pc, #100]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	4916      	ldr	r1, [pc, #88]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d009      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b2a:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	490e      	ldr	r1, [pc, #56]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b3e:	f000 f855 	bl	8003bec <HAL_RCC_GetSysClockFreq>
 8003b42:	4602      	mov	r2, r0
 8003b44:	4b0b      	ldr	r3, [pc, #44]	@ (8003b74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	091b      	lsrs	r3, r3, #4
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	490a      	ldr	r1, [pc, #40]	@ (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 8003b50:	5ccb      	ldrb	r3, [r1, r3]
 8003b52:	fa22 f303 	lsr.w	r3, r2, r3
 8003b56:	4a09      	ldr	r2, [pc, #36]	@ (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b5a:	4b09      	ldr	r3, [pc, #36]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7fe f958 	bl	8001e14 <HAL_InitTick>

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	40023c00 	.word	0x40023c00
 8003b74:	40023800 	.word	0x40023800
 8003b78:	080071bc 	.word	0x080071bc
 8003b7c:	20000000 	.word	0x20000000
 8003b80:	20000004 	.word	0x20000004

08003b84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b88:	4b03      	ldr	r3, [pc, #12]	@ (8003b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	20000000 	.word	0x20000000

08003b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ba0:	f7ff fff0 	bl	8003b84 <HAL_RCC_GetHCLKFreq>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	0a9b      	lsrs	r3, r3, #10
 8003bac:	f003 0307 	and.w	r3, r3, #7
 8003bb0:	4903      	ldr	r1, [pc, #12]	@ (8003bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bb2:	5ccb      	ldrb	r3, [r1, r3]
 8003bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	080071cc 	.word	0x080071cc

08003bc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bc8:	f7ff ffdc 	bl	8003b84 <HAL_RCC_GetHCLKFreq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4b05      	ldr	r3, [pc, #20]	@ (8003be4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	0b5b      	lsrs	r3, r3, #13
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	4903      	ldr	r1, [pc, #12]	@ (8003be8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bda:	5ccb      	ldrb	r3, [r1, r3]
 8003bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40023800 	.word	0x40023800
 8003be8:	080071cc 	.word	0x080071cc

08003bec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bf0:	b0ae      	sub	sp, #184	@ 0xb8
 8003bf2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c12:	4bcb      	ldr	r3, [pc, #812]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b0c      	cmp	r3, #12
 8003c1c:	f200 8206 	bhi.w	800402c <HAL_RCC_GetSysClockFreq+0x440>
 8003c20:	a201      	add	r2, pc, #4	@ (adr r2, 8003c28 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c26:	bf00      	nop
 8003c28:	08003c5d 	.word	0x08003c5d
 8003c2c:	0800402d 	.word	0x0800402d
 8003c30:	0800402d 	.word	0x0800402d
 8003c34:	0800402d 	.word	0x0800402d
 8003c38:	08003c65 	.word	0x08003c65
 8003c3c:	0800402d 	.word	0x0800402d
 8003c40:	0800402d 	.word	0x0800402d
 8003c44:	0800402d 	.word	0x0800402d
 8003c48:	08003c6d 	.word	0x08003c6d
 8003c4c:	0800402d 	.word	0x0800402d
 8003c50:	0800402d 	.word	0x0800402d
 8003c54:	0800402d 	.word	0x0800402d
 8003c58:	08003e5d 	.word	0x08003e5d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c5c:	4bb9      	ldr	r3, [pc, #740]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c62:	e1e7      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c64:	4bb8      	ldr	r3, [pc, #736]	@ (8003f48 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c6a:	e1e3      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c6c:	4bb4      	ldr	r3, [pc, #720]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c78:	4bb1      	ldr	r3, [pc, #708]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d071      	beq.n	8003d68 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c84:	4bae      	ldr	r3, [pc, #696]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	099b      	lsrs	r3, r3, #6
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c90:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003c94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ca6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003caa:	4622      	mov	r2, r4
 8003cac:	462b      	mov	r3, r5
 8003cae:	f04f 0000 	mov.w	r0, #0
 8003cb2:	f04f 0100 	mov.w	r1, #0
 8003cb6:	0159      	lsls	r1, r3, #5
 8003cb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cbc:	0150      	lsls	r0, r2, #5
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	1a51      	subs	r1, r2, r1
 8003cc6:	6439      	str	r1, [r7, #64]	@ 0x40
 8003cc8:	4629      	mov	r1, r5
 8003cca:	eb63 0301 	sbc.w	r3, r3, r1
 8003cce:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003cdc:	4649      	mov	r1, r9
 8003cde:	018b      	lsls	r3, r1, #6
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ce6:	4641      	mov	r1, r8
 8003ce8:	018a      	lsls	r2, r1, #6
 8003cea:	4641      	mov	r1, r8
 8003cec:	1a51      	subs	r1, r2, r1
 8003cee:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003cf0:	4649      	mov	r1, r9
 8003cf2:	eb63 0301 	sbc.w	r3, r3, r1
 8003cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cf8:	f04f 0200 	mov.w	r2, #0
 8003cfc:	f04f 0300 	mov.w	r3, #0
 8003d00:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003d04:	4649      	mov	r1, r9
 8003d06:	00cb      	lsls	r3, r1, #3
 8003d08:	4641      	mov	r1, r8
 8003d0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d0e:	4641      	mov	r1, r8
 8003d10:	00ca      	lsls	r2, r1, #3
 8003d12:	4610      	mov	r0, r2
 8003d14:	4619      	mov	r1, r3
 8003d16:	4603      	mov	r3, r0
 8003d18:	4622      	mov	r2, r4
 8003d1a:	189b      	adds	r3, r3, r2
 8003d1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d1e:	462b      	mov	r3, r5
 8003d20:	460a      	mov	r2, r1
 8003d22:	eb42 0303 	adc.w	r3, r2, r3
 8003d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d34:	4629      	mov	r1, r5
 8003d36:	024b      	lsls	r3, r1, #9
 8003d38:	4621      	mov	r1, r4
 8003d3a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d3e:	4621      	mov	r1, r4
 8003d40:	024a      	lsls	r2, r1, #9
 8003d42:	4610      	mov	r0, r2
 8003d44:	4619      	mov	r1, r3
 8003d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d54:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003d58:	f7fc fef4 	bl	8000b44 <__aeabi_uldivmod>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4613      	mov	r3, r2
 8003d62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d66:	e067      	b.n	8003e38 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d68:	4b75      	ldr	r3, [pc, #468]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	099b      	lsrs	r3, r3, #6
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d74:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003d78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d82:	2300      	movs	r3, #0
 8003d84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d86:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003d8a:	4622      	mov	r2, r4
 8003d8c:	462b      	mov	r3, r5
 8003d8e:	f04f 0000 	mov.w	r0, #0
 8003d92:	f04f 0100 	mov.w	r1, #0
 8003d96:	0159      	lsls	r1, r3, #5
 8003d98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d9c:	0150      	lsls	r0, r2, #5
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	4621      	mov	r1, r4
 8003da4:	1a51      	subs	r1, r2, r1
 8003da6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003da8:	4629      	mov	r1, r5
 8003daa:	eb63 0301 	sbc.w	r3, r3, r1
 8003dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003dbc:	4649      	mov	r1, r9
 8003dbe:	018b      	lsls	r3, r1, #6
 8003dc0:	4641      	mov	r1, r8
 8003dc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dc6:	4641      	mov	r1, r8
 8003dc8:	018a      	lsls	r2, r1, #6
 8003dca:	4641      	mov	r1, r8
 8003dcc:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	eb63 0b01 	sbc.w	fp, r3, r1
 8003dd6:	f04f 0200 	mov.w	r2, #0
 8003dda:	f04f 0300 	mov.w	r3, #0
 8003dde:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003de2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003de6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dea:	4692      	mov	sl, r2
 8003dec:	469b      	mov	fp, r3
 8003dee:	4623      	mov	r3, r4
 8003df0:	eb1a 0303 	adds.w	r3, sl, r3
 8003df4:	623b      	str	r3, [r7, #32]
 8003df6:	462b      	mov	r3, r5
 8003df8:	eb4b 0303 	adc.w	r3, fp, r3
 8003dfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dfe:	f04f 0200 	mov.w	r2, #0
 8003e02:	f04f 0300 	mov.w	r3, #0
 8003e06:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	028b      	lsls	r3, r1, #10
 8003e0e:	4621      	mov	r1, r4
 8003e10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e14:	4621      	mov	r1, r4
 8003e16:	028a      	lsls	r2, r1, #10
 8003e18:	4610      	mov	r0, r2
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e20:	2200      	movs	r2, #0
 8003e22:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e24:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e26:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003e2a:	f7fc fe8b 	bl	8000b44 <__aeabi_uldivmod>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4613      	mov	r3, r2
 8003e34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e38:	4b41      	ldr	r3, [pc, #260]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	0c1b      	lsrs	r3, r3, #16
 8003e3e:	f003 0303 	and.w	r3, r3, #3
 8003e42:	3301      	adds	r3, #1
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003e4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e5a:	e0eb      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e5c:	4b38      	ldr	r3, [pc, #224]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e68:	4b35      	ldr	r3, [pc, #212]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d06b      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e74:	4b32      	ldr	r3, [pc, #200]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	099b      	lsrs	r3, r3, #6
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e86:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e88:	2300      	movs	r3, #0
 8003e8a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e8c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003e90:	4622      	mov	r2, r4
 8003e92:	462b      	mov	r3, r5
 8003e94:	f04f 0000 	mov.w	r0, #0
 8003e98:	f04f 0100 	mov.w	r1, #0
 8003e9c:	0159      	lsls	r1, r3, #5
 8003e9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ea2:	0150      	lsls	r0, r2, #5
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4621      	mov	r1, r4
 8003eaa:	1a51      	subs	r1, r2, r1
 8003eac:	61b9      	str	r1, [r7, #24]
 8003eae:	4629      	mov	r1, r5
 8003eb0:	eb63 0301 	sbc.w	r3, r3, r1
 8003eb4:	61fb      	str	r3, [r7, #28]
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003ec2:	4659      	mov	r1, fp
 8003ec4:	018b      	lsls	r3, r1, #6
 8003ec6:	4651      	mov	r1, sl
 8003ec8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ecc:	4651      	mov	r1, sl
 8003ece:	018a      	lsls	r2, r1, #6
 8003ed0:	4651      	mov	r1, sl
 8003ed2:	ebb2 0801 	subs.w	r8, r2, r1
 8003ed6:	4659      	mov	r1, fp
 8003ed8:	eb63 0901 	sbc.w	r9, r3, r1
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	f04f 0300 	mov.w	r3, #0
 8003ee4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ee8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ef0:	4690      	mov	r8, r2
 8003ef2:	4699      	mov	r9, r3
 8003ef4:	4623      	mov	r3, r4
 8003ef6:	eb18 0303 	adds.w	r3, r8, r3
 8003efa:	613b      	str	r3, [r7, #16]
 8003efc:	462b      	mov	r3, r5
 8003efe:	eb49 0303 	adc.w	r3, r9, r3
 8003f02:	617b      	str	r3, [r7, #20]
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003f10:	4629      	mov	r1, r5
 8003f12:	024b      	lsls	r3, r1, #9
 8003f14:	4621      	mov	r1, r4
 8003f16:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f1a:	4621      	mov	r1, r4
 8003f1c:	024a      	lsls	r2, r1, #9
 8003f1e:	4610      	mov	r0, r2
 8003f20:	4619      	mov	r1, r3
 8003f22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f26:	2200      	movs	r2, #0
 8003f28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f2a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003f2c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f30:	f7fc fe08 	bl	8000b44 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f3e:	e065      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x420>
 8003f40:	40023800 	.word	0x40023800
 8003f44:	00f42400 	.word	0x00f42400
 8003f48:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f4c:	4b3d      	ldr	r3, [pc, #244]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x458>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	099b      	lsrs	r3, r3, #6
 8003f52:	2200      	movs	r2, #0
 8003f54:	4618      	mov	r0, r3
 8003f56:	4611      	mov	r1, r2
 8003f58:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f5c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f5e:	2300      	movs	r3, #0
 8003f60:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f62:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003f66:	4642      	mov	r2, r8
 8003f68:	464b      	mov	r3, r9
 8003f6a:	f04f 0000 	mov.w	r0, #0
 8003f6e:	f04f 0100 	mov.w	r1, #0
 8003f72:	0159      	lsls	r1, r3, #5
 8003f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f78:	0150      	lsls	r0, r2, #5
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	4641      	mov	r1, r8
 8003f80:	1a51      	subs	r1, r2, r1
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	4649      	mov	r1, r9
 8003f86:	eb63 0301 	sbc.w	r3, r3, r1
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	f04f 0300 	mov.w	r3, #0
 8003f94:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f98:	4659      	mov	r1, fp
 8003f9a:	018b      	lsls	r3, r1, #6
 8003f9c:	4651      	mov	r1, sl
 8003f9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fa2:	4651      	mov	r1, sl
 8003fa4:	018a      	lsls	r2, r1, #6
 8003fa6:	4651      	mov	r1, sl
 8003fa8:	1a54      	subs	r4, r2, r1
 8003faa:	4659      	mov	r1, fp
 8003fac:	eb63 0501 	sbc.w	r5, r3, r1
 8003fb0:	f04f 0200 	mov.w	r2, #0
 8003fb4:	f04f 0300 	mov.w	r3, #0
 8003fb8:	00eb      	lsls	r3, r5, #3
 8003fba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fbe:	00e2      	lsls	r2, r4, #3
 8003fc0:	4614      	mov	r4, r2
 8003fc2:	461d      	mov	r5, r3
 8003fc4:	4643      	mov	r3, r8
 8003fc6:	18e3      	adds	r3, r4, r3
 8003fc8:	603b      	str	r3, [r7, #0]
 8003fca:	464b      	mov	r3, r9
 8003fcc:	eb45 0303 	adc.w	r3, r5, r3
 8003fd0:	607b      	str	r3, [r7, #4]
 8003fd2:	f04f 0200 	mov.w	r2, #0
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fde:	4629      	mov	r1, r5
 8003fe0:	028b      	lsls	r3, r1, #10
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fe8:	4621      	mov	r1, r4
 8003fea:	028a      	lsls	r2, r1, #10
 8003fec:	4610      	mov	r0, r2
 8003fee:	4619      	mov	r1, r3
 8003ff0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ff8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003ffa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ffe:	f7fc fda1 	bl	8000b44 <__aeabi_uldivmod>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	4613      	mov	r3, r2
 8004008:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800400c:	4b0d      	ldr	r3, [pc, #52]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x458>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	0f1b      	lsrs	r3, r3, #28
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800401a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800401e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004022:	fbb2 f3f3 	udiv	r3, r2, r3
 8004026:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800402a:	e003      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800402c:	4b06      	ldr	r3, [pc, #24]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x45c>)
 800402e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004032:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004034:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004038:	4618      	mov	r0, r3
 800403a:	37b8      	adds	r7, #184	@ 0xb8
 800403c:	46bd      	mov	sp, r7
 800403e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004042:	bf00      	nop
 8004044:	40023800 	.word	0x40023800
 8004048:	00f42400 	.word	0x00f42400

0800404c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e28d      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 8083 	beq.w	8004172 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800406c:	4b94      	ldr	r3, [pc, #592]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f003 030c 	and.w	r3, r3, #12
 8004074:	2b04      	cmp	r3, #4
 8004076:	d019      	beq.n	80040ac <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004078:	4b91      	ldr	r3, [pc, #580]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f003 030c 	and.w	r3, r3, #12
        || \
 8004080:	2b08      	cmp	r3, #8
 8004082:	d106      	bne.n	8004092 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004084:	4b8e      	ldr	r3, [pc, #568]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004090:	d00c      	beq.n	80040ac <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004092:	4b8b      	ldr	r3, [pc, #556]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800409a:	2b0c      	cmp	r3, #12
 800409c:	d112      	bne.n	80040c4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800409e:	4b88      	ldr	r3, [pc, #544]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040aa:	d10b      	bne.n	80040c4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ac:	4b84      	ldr	r3, [pc, #528]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d05b      	beq.n	8004170 <HAL_RCC_OscConfig+0x124>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d157      	bne.n	8004170 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e25a      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040cc:	d106      	bne.n	80040dc <HAL_RCC_OscConfig+0x90>
 80040ce:	4b7c      	ldr	r3, [pc, #496]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a7b      	ldr	r2, [pc, #492]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	e01d      	b.n	8004118 <HAL_RCC_OscConfig+0xcc>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040e4:	d10c      	bne.n	8004100 <HAL_RCC_OscConfig+0xb4>
 80040e6:	4b76      	ldr	r3, [pc, #472]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a75      	ldr	r2, [pc, #468]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	4b73      	ldr	r3, [pc, #460]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a72      	ldr	r2, [pc, #456]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80040f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	e00b      	b.n	8004118 <HAL_RCC_OscConfig+0xcc>
 8004100:	4b6f      	ldr	r3, [pc, #444]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a6e      	ldr	r2, [pc, #440]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004106:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800410a:	6013      	str	r3, [r2, #0]
 800410c:	4b6c      	ldr	r3, [pc, #432]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a6b      	ldr	r2, [pc, #428]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004112:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004116:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d013      	beq.n	8004148 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004120:	f7fd febc 	bl	8001e9c <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004128:	f7fd feb8 	bl	8001e9c <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b64      	cmp	r3, #100	@ 0x64
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e21f      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800413a:	4b61      	ldr	r3, [pc, #388]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0f0      	beq.n	8004128 <HAL_RCC_OscConfig+0xdc>
 8004146:	e014      	b.n	8004172 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004148:	f7fd fea8 	bl	8001e9c <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004150:	f7fd fea4 	bl	8001e9c <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b64      	cmp	r3, #100	@ 0x64
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e20b      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004162:	4b57      	ldr	r3, [pc, #348]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f0      	bne.n	8004150 <HAL_RCC_OscConfig+0x104>
 800416e:	e000      	b.n	8004172 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d06f      	beq.n	800425e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800417e:	4b50      	ldr	r3, [pc, #320]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 030c 	and.w	r3, r3, #12
 8004186:	2b00      	cmp	r3, #0
 8004188:	d017      	beq.n	80041ba <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800418a:	4b4d      	ldr	r3, [pc, #308]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
        || \
 8004192:	2b08      	cmp	r3, #8
 8004194:	d105      	bne.n	80041a2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004196:	4b4a      	ldr	r3, [pc, #296]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00b      	beq.n	80041ba <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041a2:	4b47      	ldr	r3, [pc, #284]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041aa:	2b0c      	cmp	r3, #12
 80041ac:	d11c      	bne.n	80041e8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ae:	4b44      	ldr	r3, [pc, #272]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d116      	bne.n	80041e8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ba:	4b41      	ldr	r3, [pc, #260]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d005      	beq.n	80041d2 <HAL_RCC_OscConfig+0x186>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d001      	beq.n	80041d2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e1d3      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d2:	4b3b      	ldr	r3, [pc, #236]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	4937      	ldr	r1, [pc, #220]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041e6:	e03a      	b.n	800425e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d020      	beq.n	8004232 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041f0:	4b34      	ldr	r3, [pc, #208]	@ (80042c4 <HAL_RCC_OscConfig+0x278>)
 80041f2:	2201      	movs	r2, #1
 80041f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f6:	f7fd fe51 	bl	8001e9c <HAL_GetTick>
 80041fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041fc:	e008      	b.n	8004210 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041fe:	f7fd fe4d 	bl	8001e9c <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e1b4      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004210:	4b2b      	ldr	r3, [pc, #172]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0f0      	beq.n	80041fe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800421c:	4b28      	ldr	r3, [pc, #160]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4925      	ldr	r1, [pc, #148]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 800422c:	4313      	orrs	r3, r2
 800422e:	600b      	str	r3, [r1, #0]
 8004230:	e015      	b.n	800425e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004232:	4b24      	ldr	r3, [pc, #144]	@ (80042c4 <HAL_RCC_OscConfig+0x278>)
 8004234:	2200      	movs	r2, #0
 8004236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004238:	f7fd fe30 	bl	8001e9c <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800423e:	e008      	b.n	8004252 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004240:	f7fd fe2c 	bl	8001e9c <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e193      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004252:	4b1b      	ldr	r3, [pc, #108]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1f0      	bne.n	8004240 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b00      	cmp	r3, #0
 8004268:	d036      	beq.n	80042d8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d016      	beq.n	80042a0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004272:	4b15      	ldr	r3, [pc, #84]	@ (80042c8 <HAL_RCC_OscConfig+0x27c>)
 8004274:	2201      	movs	r2, #1
 8004276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004278:	f7fd fe10 	bl	8001e9c <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004280:	f7fd fe0c 	bl	8001e9c <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e173      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004292:	4b0b      	ldr	r3, [pc, #44]	@ (80042c0 <HAL_RCC_OscConfig+0x274>)
 8004294:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004296:	f003 0302 	and.w	r3, r3, #2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0f0      	beq.n	8004280 <HAL_RCC_OscConfig+0x234>
 800429e:	e01b      	b.n	80042d8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042a0:	4b09      	ldr	r3, [pc, #36]	@ (80042c8 <HAL_RCC_OscConfig+0x27c>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a6:	f7fd fdf9 	bl	8001e9c <HAL_GetTick>
 80042aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042ac:	e00e      	b.n	80042cc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ae:	f7fd fdf5 	bl	8001e9c <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d907      	bls.n	80042cc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e15c      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
 80042c0:	40023800 	.word	0x40023800
 80042c4:	42470000 	.word	0x42470000
 80042c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042cc:	4b8a      	ldr	r3, [pc, #552]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80042ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1ea      	bne.n	80042ae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0304 	and.w	r3, r3, #4
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f000 8097 	beq.w	8004414 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042e6:	2300      	movs	r3, #0
 80042e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ea:	4b83      	ldr	r3, [pc, #524]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10f      	bne.n	8004316 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042f6:	2300      	movs	r3, #0
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	4b7f      	ldr	r3, [pc, #508]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	4a7e      	ldr	r2, [pc, #504]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004300:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004304:	6413      	str	r3, [r2, #64]	@ 0x40
 8004306:	4b7c      	ldr	r3, [pc, #496]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430e:	60bb      	str	r3, [r7, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004312:	2301      	movs	r3, #1
 8004314:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004316:	4b79      	ldr	r3, [pc, #484]	@ (80044fc <HAL_RCC_OscConfig+0x4b0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d118      	bne.n	8004354 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004322:	4b76      	ldr	r3, [pc, #472]	@ (80044fc <HAL_RCC_OscConfig+0x4b0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a75      	ldr	r2, [pc, #468]	@ (80044fc <HAL_RCC_OscConfig+0x4b0>)
 8004328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800432c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800432e:	f7fd fdb5 	bl	8001e9c <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004336:	f7fd fdb1 	bl	8001e9c <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e118      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004348:	4b6c      	ldr	r3, [pc, #432]	@ (80044fc <HAL_RCC_OscConfig+0x4b0>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d106      	bne.n	800436a <HAL_RCC_OscConfig+0x31e>
 800435c:	4b66      	ldr	r3, [pc, #408]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004360:	4a65      	ldr	r2, [pc, #404]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	6713      	str	r3, [r2, #112]	@ 0x70
 8004368:	e01c      	b.n	80043a4 <HAL_RCC_OscConfig+0x358>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	2b05      	cmp	r3, #5
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0x340>
 8004372:	4b61      	ldr	r3, [pc, #388]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004376:	4a60      	ldr	r2, [pc, #384]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004378:	f043 0304 	orr.w	r3, r3, #4
 800437c:	6713      	str	r3, [r2, #112]	@ 0x70
 800437e:	4b5e      	ldr	r3, [pc, #376]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004382:	4a5d      	ldr	r2, [pc, #372]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004384:	f043 0301 	orr.w	r3, r3, #1
 8004388:	6713      	str	r3, [r2, #112]	@ 0x70
 800438a:	e00b      	b.n	80043a4 <HAL_RCC_OscConfig+0x358>
 800438c:	4b5a      	ldr	r3, [pc, #360]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800438e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004390:	4a59      	ldr	r2, [pc, #356]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004392:	f023 0301 	bic.w	r3, r3, #1
 8004396:	6713      	str	r3, [r2, #112]	@ 0x70
 8004398:	4b57      	ldr	r3, [pc, #348]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800439a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439c:	4a56      	ldr	r2, [pc, #344]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800439e:	f023 0304 	bic.w	r3, r3, #4
 80043a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d015      	beq.n	80043d8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ac:	f7fd fd76 	bl	8001e9c <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b2:	e00a      	b.n	80043ca <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043b4:	f7fd fd72 	bl	8001e9c <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e0d7      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ca:	4b4b      	ldr	r3, [pc, #300]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80043cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0ee      	beq.n	80043b4 <HAL_RCC_OscConfig+0x368>
 80043d6:	e014      	b.n	8004402 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043d8:	f7fd fd60 	bl	8001e9c <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043de:	e00a      	b.n	80043f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e0:	f7fd fd5c 	bl	8001e9c <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e0c1      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043f6:	4b40      	ldr	r3, [pc, #256]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80043f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1ee      	bne.n	80043e0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004402:	7dfb      	ldrb	r3, [r7, #23]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d105      	bne.n	8004414 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004408:	4b3b      	ldr	r3, [pc, #236]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800440a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440c:	4a3a      	ldr	r2, [pc, #232]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800440e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004412:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 80ad 	beq.w	8004578 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800441e:	4b36      	ldr	r3, [pc, #216]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
 8004426:	2b08      	cmp	r3, #8
 8004428:	d060      	beq.n	80044ec <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	2b02      	cmp	r3, #2
 8004430:	d145      	bne.n	80044be <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004432:	4b33      	ldr	r3, [pc, #204]	@ (8004500 <HAL_RCC_OscConfig+0x4b4>)
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004438:	f7fd fd30 	bl	8001e9c <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004440:	f7fd fd2c 	bl	8001e9c <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e093      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004452:	4b29      	ldr	r3, [pc, #164]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1f0      	bne.n	8004440 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69da      	ldr	r2, [r3, #28]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	431a      	orrs	r2, r3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446c:	019b      	lsls	r3, r3, #6
 800446e:	431a      	orrs	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004474:	085b      	lsrs	r3, r3, #1
 8004476:	3b01      	subs	r3, #1
 8004478:	041b      	lsls	r3, r3, #16
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004480:	061b      	lsls	r3, r3, #24
 8004482:	431a      	orrs	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004488:	071b      	lsls	r3, r3, #28
 800448a:	491b      	ldr	r1, [pc, #108]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 800448c:	4313      	orrs	r3, r2
 800448e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004490:	4b1b      	ldr	r3, [pc, #108]	@ (8004500 <HAL_RCC_OscConfig+0x4b4>)
 8004492:	2201      	movs	r2, #1
 8004494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004496:	f7fd fd01 	bl	8001e9c <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800449e:	f7fd fcfd 	bl	8001e9c <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e064      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b0:	4b11      	ldr	r3, [pc, #68]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d0f0      	beq.n	800449e <HAL_RCC_OscConfig+0x452>
 80044bc:	e05c      	b.n	8004578 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044be:	4b10      	ldr	r3, [pc, #64]	@ (8004500 <HAL_RCC_OscConfig+0x4b4>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fd fcea 	bl	8001e9c <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044cc:	f7fd fce6 	bl	8001e9c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e04d      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044de:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <HAL_RCC_OscConfig+0x4ac>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x480>
 80044ea:	e045      	b.n	8004578 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d107      	bne.n	8004504 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e040      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
 80044f8:	40023800 	.word	0x40023800
 80044fc:	40007000 	.word	0x40007000
 8004500:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004504:	4b1f      	ldr	r3, [pc, #124]	@ (8004584 <HAL_RCC_OscConfig+0x538>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d030      	beq.n	8004574 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800451c:	429a      	cmp	r2, r3
 800451e:	d129      	bne.n	8004574 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452a:	429a      	cmp	r2, r3
 800452c:	d122      	bne.n	8004574 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004534:	4013      	ands	r3, r2
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800453a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800453c:	4293      	cmp	r3, r2
 800453e:	d119      	bne.n	8004574 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454a:	085b      	lsrs	r3, r3, #1
 800454c:	3b01      	subs	r3, #1
 800454e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004550:	429a      	cmp	r2, r3
 8004552:	d10f      	bne.n	8004574 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004560:	429a      	cmp	r2, r3
 8004562:	d107      	bne.n	8004574 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004570:	429a      	cmp	r2, r3
 8004572:	d001      	beq.n	8004578 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e000      	b.n	800457a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40023800 	.word	0x40023800

08004588 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e041      	b.n	800461e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7fd fab8 	bl	8001b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2202      	movs	r2, #2
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3304      	adds	r3, #4
 80045c4:	4619      	mov	r1, r3
 80045c6:	4610      	mov	r0, r2
 80045c8:	f000 f984 	bl	80048d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004628 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b01      	cmp	r3, #1
 800463a:	d001      	beq.n	8004640 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e046      	b.n	80046ce <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a23      	ldr	r2, [pc, #140]	@ (80046dc <HAL_TIM_Base_Start+0xb4>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d022      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800465a:	d01d      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a1f      	ldr	r2, [pc, #124]	@ (80046e0 <HAL_TIM_Base_Start+0xb8>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d018      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a1e      	ldr	r2, [pc, #120]	@ (80046e4 <HAL_TIM_Base_Start+0xbc>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d013      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a1c      	ldr	r2, [pc, #112]	@ (80046e8 <HAL_TIM_Base_Start+0xc0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d00e      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a1b      	ldr	r2, [pc, #108]	@ (80046ec <HAL_TIM_Base_Start+0xc4>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d009      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a19      	ldr	r2, [pc, #100]	@ (80046f0 <HAL_TIM_Base_Start+0xc8>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d004      	beq.n	8004698 <HAL_TIM_Base_Start+0x70>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a18      	ldr	r2, [pc, #96]	@ (80046f4 <HAL_TIM_Base_Start+0xcc>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d111      	bne.n	80046bc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b06      	cmp	r3, #6
 80046a8:	d010      	beq.n	80046cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f042 0201 	orr.w	r2, r2, #1
 80046b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046ba:	e007      	b.n	80046cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f042 0201 	orr.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40010000 	.word	0x40010000
 80046e0:	40000400 	.word	0x40000400
 80046e4:	40000800 	.word	0x40000800
 80046e8:	40000c00 	.word	0x40000c00
 80046ec:	40010400 	.word	0x40010400
 80046f0:	40014000 	.word	0x40014000
 80046f4:	40001800 	.word	0x40001800

080046f8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6a1a      	ldr	r2, [r3, #32]
 8004706:	f241 1311 	movw	r3, #4369	@ 0x1111
 800470a:	4013      	ands	r3, r2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10f      	bne.n	8004730 <HAL_TIM_Base_Stop+0x38>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6a1a      	ldr	r2, [r3, #32]
 8004716:	f240 4344 	movw	r3, #1092	@ 0x444
 800471a:	4013      	ands	r3, r2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d107      	bne.n	8004730 <HAL_TIM_Base_Stop+0x38>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0201 	bic.w	r2, r2, #1
 800472e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800475a:	2b01      	cmp	r3, #1
 800475c:	d101      	bne.n	8004762 <HAL_TIM_ConfigClockSource+0x1c>
 800475e:	2302      	movs	r3, #2
 8004760:	e0b4      	b.n	80048cc <HAL_TIM_ConfigClockSource+0x186>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004780:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004788:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800479a:	d03e      	beq.n	800481a <HAL_TIM_ConfigClockSource+0xd4>
 800479c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a0:	f200 8087 	bhi.w	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047a8:	f000 8086 	beq.w	80048b8 <HAL_TIM_ConfigClockSource+0x172>
 80047ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b0:	d87f      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047b2:	2b70      	cmp	r3, #112	@ 0x70
 80047b4:	d01a      	beq.n	80047ec <HAL_TIM_ConfigClockSource+0xa6>
 80047b6:	2b70      	cmp	r3, #112	@ 0x70
 80047b8:	d87b      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047ba:	2b60      	cmp	r3, #96	@ 0x60
 80047bc:	d050      	beq.n	8004860 <HAL_TIM_ConfigClockSource+0x11a>
 80047be:	2b60      	cmp	r3, #96	@ 0x60
 80047c0:	d877      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047c2:	2b50      	cmp	r3, #80	@ 0x50
 80047c4:	d03c      	beq.n	8004840 <HAL_TIM_ConfigClockSource+0xfa>
 80047c6:	2b50      	cmp	r3, #80	@ 0x50
 80047c8:	d873      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047ca:	2b40      	cmp	r3, #64	@ 0x40
 80047cc:	d058      	beq.n	8004880 <HAL_TIM_ConfigClockSource+0x13a>
 80047ce:	2b40      	cmp	r3, #64	@ 0x40
 80047d0:	d86f      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047d2:	2b30      	cmp	r3, #48	@ 0x30
 80047d4:	d064      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x15a>
 80047d6:	2b30      	cmp	r3, #48	@ 0x30
 80047d8:	d86b      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047da:	2b20      	cmp	r3, #32
 80047dc:	d060      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x15a>
 80047de:	2b20      	cmp	r3, #32
 80047e0:	d867      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d05c      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x15a>
 80047e6:	2b10      	cmp	r3, #16
 80047e8:	d05a      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x15a>
 80047ea:	e062      	b.n	80048b2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047fc:	f000 f98a 	bl	8004b14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800480e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	609a      	str	r2, [r3, #8]
      break;
 8004818:	e04f      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800482a:	f000 f973 	bl	8004b14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800483c:	609a      	str	r2, [r3, #8]
      break;
 800483e:	e03c      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800484c:	461a      	mov	r2, r3
 800484e:	f000 f8e7 	bl	8004a20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2150      	movs	r1, #80	@ 0x50
 8004858:	4618      	mov	r0, r3
 800485a:	f000 f940 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800485e:	e02c      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800486c:	461a      	mov	r2, r3
 800486e:	f000 f906 	bl	8004a7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2160      	movs	r1, #96	@ 0x60
 8004878:	4618      	mov	r0, r3
 800487a:	f000 f930 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800487e:	e01c      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800488c:	461a      	mov	r2, r3
 800488e:	f000 f8c7 	bl	8004a20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2140      	movs	r1, #64	@ 0x40
 8004898:	4618      	mov	r0, r3
 800489a:	f000 f920 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800489e:	e00c      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4619      	mov	r1, r3
 80048aa:	4610      	mov	r0, r2
 80048ac:	f000 f917 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 80048b0:	e003      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	73fb      	strb	r3, [r7, #15]
      break;
 80048b6:	e000      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3710      	adds	r7, #16
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a43      	ldr	r2, [pc, #268]	@ (80049f4 <TIM_Base_SetConfig+0x120>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d013      	beq.n	8004914 <TIM_Base_SetConfig+0x40>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048f2:	d00f      	beq.n	8004914 <TIM_Base_SetConfig+0x40>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a40      	ldr	r2, [pc, #256]	@ (80049f8 <TIM_Base_SetConfig+0x124>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d00b      	beq.n	8004914 <TIM_Base_SetConfig+0x40>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a3f      	ldr	r2, [pc, #252]	@ (80049fc <TIM_Base_SetConfig+0x128>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d007      	beq.n	8004914 <TIM_Base_SetConfig+0x40>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a3e      	ldr	r2, [pc, #248]	@ (8004a00 <TIM_Base_SetConfig+0x12c>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d003      	beq.n	8004914 <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a3d      	ldr	r2, [pc, #244]	@ (8004a04 <TIM_Base_SetConfig+0x130>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d108      	bne.n	8004926 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800491a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	4313      	orrs	r3, r2
 8004924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a32      	ldr	r2, [pc, #200]	@ (80049f4 <TIM_Base_SetConfig+0x120>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d02b      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004934:	d027      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a2f      	ldr	r2, [pc, #188]	@ (80049f8 <TIM_Base_SetConfig+0x124>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d023      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a2e      	ldr	r2, [pc, #184]	@ (80049fc <TIM_Base_SetConfig+0x128>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d01f      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a2d      	ldr	r2, [pc, #180]	@ (8004a00 <TIM_Base_SetConfig+0x12c>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d01b      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a2c      	ldr	r2, [pc, #176]	@ (8004a04 <TIM_Base_SetConfig+0x130>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d017      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2b      	ldr	r2, [pc, #172]	@ (8004a08 <TIM_Base_SetConfig+0x134>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d013      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a2a      	ldr	r2, [pc, #168]	@ (8004a0c <TIM_Base_SetConfig+0x138>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d00f      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a29      	ldr	r2, [pc, #164]	@ (8004a10 <TIM_Base_SetConfig+0x13c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00b      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a28      	ldr	r2, [pc, #160]	@ (8004a14 <TIM_Base_SetConfig+0x140>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d007      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a27      	ldr	r2, [pc, #156]	@ (8004a18 <TIM_Base_SetConfig+0x144>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d003      	beq.n	8004986 <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a26      	ldr	r2, [pc, #152]	@ (8004a1c <TIM_Base_SetConfig+0x148>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d108      	bne.n	8004998 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800498c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	4313      	orrs	r3, r2
 8004996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a0e      	ldr	r2, [pc, #56]	@ (80049f4 <TIM_Base_SetConfig+0x120>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d003      	beq.n	80049c6 <TIM_Base_SetConfig+0xf2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a10      	ldr	r2, [pc, #64]	@ (8004a04 <TIM_Base_SetConfig+0x130>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d103      	bne.n	80049ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	691a      	ldr	r2, [r3, #16]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f043 0204 	orr.w	r2, r3, #4
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	601a      	str	r2, [r3, #0]
}
 80049e6:	bf00      	nop
 80049e8:	3714      	adds	r7, #20
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40010000 	.word	0x40010000
 80049f8:	40000400 	.word	0x40000400
 80049fc:	40000800 	.word	0x40000800
 8004a00:	40000c00 	.word	0x40000c00
 8004a04:	40010400 	.word	0x40010400
 8004a08:	40014000 	.word	0x40014000
 8004a0c:	40014400 	.word	0x40014400
 8004a10:	40014800 	.word	0x40014800
 8004a14:	40001800 	.word	0x40001800
 8004a18:	40001c00 	.word	0x40001c00
 8004a1c:	40002000 	.word	0x40002000

08004a20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b087      	sub	sp, #28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f023 0201 	bic.w	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f023 030a 	bic.w	r3, r3, #10
 8004a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	621a      	str	r2, [r3, #32]
}
 8004a72:	bf00      	nop
 8004a74:	371c      	adds	r7, #28
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b087      	sub	sp, #28
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	60f8      	str	r0, [r7, #12]
 8004a86:	60b9      	str	r1, [r7, #8]
 8004a88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	f023 0210 	bic.w	r2, r3, #16
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004aa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	031b      	lsls	r3, r3, #12
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004aba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	621a      	str	r2, [r3, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	371c      	adds	r7, #28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b085      	sub	sp, #20
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004af4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	f043 0307 	orr.w	r3, r3, #7
 8004b00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	609a      	str	r2, [r3, #8]
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	021a      	lsls	r2, r3, #8
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	609a      	str	r2, [r3, #8]
}
 8004b48:	bf00      	nop
 8004b4a:	371c      	adds	r7, #28
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d101      	bne.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e05a      	b.n	8004c22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a21      	ldr	r2, [pc, #132]	@ (8004c30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d022      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb8:	d01d      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d018      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8004c38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d013      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a1a      	ldr	r2, [pc, #104]	@ (8004c3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d00e      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a18      	ldr	r2, [pc, #96]	@ (8004c40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d009      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a17      	ldr	r2, [pc, #92]	@ (8004c44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d004      	beq.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a15      	ldr	r2, [pc, #84]	@ (8004c48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d10c      	bne.n	8004c10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40010000 	.word	0x40010000
 8004c34:	40000400 	.word	0x40000400
 8004c38:	40000800 	.word	0x40000800
 8004c3c:	40000c00 	.word	0x40000c00
 8004c40:	40010400 	.word	0x40010400
 8004c44:	40014000 	.word	0x40014000
 8004c48:	40001800 	.word	0x40001800

08004c4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e042      	b.n	8004ce4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d106      	bne.n	8004c78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fc ff8c 	bl	8001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2224      	movs	r2, #36	@ 0x24
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68da      	ldr	r2, [r3, #12]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 ff25 	bl	8005ae0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	691a      	ldr	r2, [r3, #16]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ca4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695a      	ldr	r2, [r3, #20]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b08a      	sub	sp, #40	@ 0x28
 8004cf0:	af02      	add	r7, sp, #8
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	603b      	str	r3, [r7, #0]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	d175      	bne.n	8004df8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_UART_Transmit+0x2c>
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e06e      	b.n	8004dfa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2221      	movs	r2, #33	@ 0x21
 8004d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d2a:	f7fd f8b7 	bl	8001e9c <HAL_GetTick>
 8004d2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	88fa      	ldrh	r2, [r7, #6]
 8004d34:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	88fa      	ldrh	r2, [r7, #6]
 8004d3a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d44:	d108      	bne.n	8004d58 <HAL_UART_Transmit+0x6c>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d104      	bne.n	8004d58 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	61bb      	str	r3, [r7, #24]
 8004d56:	e003      	b.n	8004d60 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d60:	e02e      	b.n	8004dc0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	2180      	movs	r1, #128	@ 0x80
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 fc62 	bl	8005636 <UART_WaitOnFlagUntilTimeout>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d005      	beq.n	8004d84 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e03a      	b.n	8004dfa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10b      	bne.n	8004da2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	881b      	ldrh	r3, [r3, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	3302      	adds	r3, #2
 8004d9e:	61bb      	str	r3, [r7, #24]
 8004da0:	e007      	b.n	8004db2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	781a      	ldrb	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	3301      	adds	r3, #1
 8004db0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	3b01      	subs	r3, #1
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1cb      	bne.n	8004d62 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2140      	movs	r1, #64	@ 0x40
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 fc2e 	bl	8005636 <UART_WaitOnFlagUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2220      	movs	r2, #32
 8004de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e006      	b.n	8004dfa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004df4:	2300      	movs	r3, #0
 8004df6:	e000      	b.n	8004dfa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004df8:	2302      	movs	r3, #2
  }
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3720      	adds	r7, #32
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b20      	cmp	r3, #32
 8004e1a:	d112      	bne.n	8004e42 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <HAL_UART_Receive_IT+0x26>
 8004e22:	88fb      	ldrh	r3, [r7, #6]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e00b      	b.n	8004e44 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	461a      	mov	r2, r3
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fc55 	bl	80056e8 <UART_Start_Receive_IT>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	e000      	b.n	8004e44 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004e42:	2302      	movs	r3, #2
  }
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08c      	sub	sp, #48	@ 0x30
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	4613      	mov	r3, r2
 8004e58:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d162      	bne.n	8004f2c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d002      	beq.n	8004e72 <HAL_UART_Transmit_DMA+0x26>
 8004e6c:	88fb      	ldrh	r3, [r7, #6]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e05b      	b.n	8004f2e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	88fa      	ldrh	r2, [r7, #6]
 8004e80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	88fa      	ldrh	r2, [r7, #6]
 8004e86:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2221      	movs	r2, #33	@ 0x21
 8004e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9a:	4a27      	ldr	r2, [pc, #156]	@ (8004f38 <HAL_UART_Transmit_DMA+0xec>)
 8004e9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea2:	4a26      	ldr	r2, [pc, #152]	@ (8004f3c <HAL_UART_Transmit_DMA+0xf0>)
 8004ea4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eaa:	4a25      	ldr	r2, [pc, #148]	@ (8004f40 <HAL_UART_Transmit_DMA+0xf4>)
 8004eac:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004eb6:	f107 0308 	add.w	r3, r7, #8
 8004eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec2:	6819      	ldr	r1, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	3304      	adds	r3, #4
 8004eca:	461a      	mov	r2, r3
 8004ecc:	88fb      	ldrh	r3, [r7, #6]
 8004ece:	f7fe f871 	bl	8002fb4 <HAL_DMA_Start_IT>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d008      	beq.n	8004eea <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2210      	movs	r2, #16
 8004edc:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2220      	movs	r2, #32
 8004ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e021      	b.n	8004f2e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ef2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	3314      	adds	r3, #20
 8004efa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	e853 3f00 	ldrex	r3, [r3]
 8004f02:	617b      	str	r3, [r7, #20]
   return(result);
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3314      	adds	r3, #20
 8004f12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f14:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f18:	6a39      	ldr	r1, [r7, #32]
 8004f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f1c:	e841 2300 	strex	r3, r2, [r1]
 8004f20:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1e5      	bne.n	8004ef4 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	e000      	b.n	8004f2e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004f2c:	2302      	movs	r3, #2
  }
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3730      	adds	r7, #48	@ 0x30
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	080054ed 	.word	0x080054ed
 8004f3c:	08005587 	.word	0x08005587
 8004f40:	080055a3 	.word	0x080055a3

08004f44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b0ba      	sub	sp, #232	@ 0xe8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f7a:	f003 030f 	and.w	r3, r3, #15
 8004f7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10f      	bne.n	8004faa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d009      	beq.n	8004faa <HAL_UART_IRQHandler+0x66>
 8004f96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f9a:	f003 0320 	and.w	r3, r3, #32
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d003      	beq.n	8004faa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fcde 	bl	8005964 <UART_Receive_IT>
      return;
 8004fa8:	e273      	b.n	8005492 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004faa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 80de 	beq.w	8005170 <HAL_UART_IRQHandler+0x22c>
 8004fb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fc4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 80d1 	beq.w	8005170 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00b      	beq.n	8004ff2 <HAL_UART_IRQHandler+0xae>
 8004fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fea:	f043 0201 	orr.w	r2, r3, #1
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <HAL_UART_IRQHandler+0xd2>
 8004ffe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d005      	beq.n	8005016 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500e:	f043 0202 	orr.w	r2, r3, #2
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00b      	beq.n	800503a <HAL_UART_IRQHandler+0xf6>
 8005022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005032:	f043 0204 	orr.w	r2, r3, #4
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800503a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800503e:	f003 0308 	and.w	r3, r3, #8
 8005042:	2b00      	cmp	r3, #0
 8005044:	d011      	beq.n	800506a <HAL_UART_IRQHandler+0x126>
 8005046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800504a:	f003 0320 	and.w	r3, r3, #32
 800504e:	2b00      	cmp	r3, #0
 8005050:	d105      	bne.n	800505e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d005      	beq.n	800506a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005062:	f043 0208 	orr.w	r2, r3, #8
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506e:	2b00      	cmp	r3, #0
 8005070:	f000 820a 	beq.w	8005488 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005078:	f003 0320 	and.w	r3, r3, #32
 800507c:	2b00      	cmp	r3, #0
 800507e:	d008      	beq.n	8005092 <HAL_UART_IRQHandler+0x14e>
 8005080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005084:	f003 0320 	and.w	r3, r3, #32
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 fc69 	bl	8005964 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509c:	2b40      	cmp	r3, #64	@ 0x40
 800509e:	bf0c      	ite	eq
 80050a0:	2301      	moveq	r3, #1
 80050a2:	2300      	movne	r3, #0
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ae:	f003 0308 	and.w	r3, r3, #8
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d103      	bne.n	80050be <HAL_UART_IRQHandler+0x17a>
 80050b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d04f      	beq.n	800515e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fb74 	bl	80057ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ce:	2b40      	cmp	r3, #64	@ 0x40
 80050d0:	d141      	bne.n	8005156 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	3314      	adds	r3, #20
 80050d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050e0:	e853 3f00 	ldrex	r3, [r3]
 80050e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	3314      	adds	r3, #20
 80050fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005102:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005106:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800510a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800510e:	e841 2300 	strex	r3, r2, [r1]
 8005112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1d9      	bne.n	80050d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005122:	2b00      	cmp	r3, #0
 8005124:	d013      	beq.n	800514e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512a:	4a8a      	ldr	r2, [pc, #552]	@ (8005354 <HAL_UART_IRQHandler+0x410>)
 800512c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005132:	4618      	mov	r0, r3
 8005134:	f7fe f806 	bl	8003144 <HAL_DMA_Abort_IT>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d016      	beq.n	800516c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005148:	4610      	mov	r0, r2
 800514a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800514c:	e00e      	b.n	800516c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 f9b6 	bl	80054c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005154:	e00a      	b.n	800516c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f9b2 	bl	80054c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800515c:	e006      	b.n	800516c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f9ae 	bl	80054c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800516a:	e18d      	b.n	8005488 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800516c:	bf00      	nop
    return;
 800516e:	e18b      	b.n	8005488 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005174:	2b01      	cmp	r3, #1
 8005176:	f040 8167 	bne.w	8005448 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800517a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800517e:	f003 0310 	and.w	r3, r3, #16
 8005182:	2b00      	cmp	r3, #0
 8005184:	f000 8160 	beq.w	8005448 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 8159 	beq.w	8005448 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005196:	2300      	movs	r3, #0
 8005198:	60bb      	str	r3, [r7, #8]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	60bb      	str	r3, [r7, #8]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	60bb      	str	r3, [r7, #8]
 80051aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b6:	2b40      	cmp	r3, #64	@ 0x40
 80051b8:	f040 80ce 	bne.w	8005358 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80a9 	beq.w	8005324 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051da:	429a      	cmp	r2, r3
 80051dc:	f080 80a2 	bcs.w	8005324 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051f2:	f000 8088 	beq.w	8005306 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	330c      	adds	r3, #12
 80051fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005200:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005204:	e853 3f00 	ldrex	r3, [r3]
 8005208:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800520c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005214:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	330c      	adds	r3, #12
 800521e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005222:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800522e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005232:	e841 2300 	strex	r3, r2, [r1]
 8005236:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800523a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1d9      	bne.n	80051f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	3314      	adds	r3, #20
 8005248:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800524c:	e853 3f00 	ldrex	r3, [r3]
 8005250:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005252:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005254:	f023 0301 	bic.w	r3, r3, #1
 8005258:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3314      	adds	r3, #20
 8005262:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005266:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800526a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800526e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005272:	e841 2300 	strex	r3, r2, [r1]
 8005276:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005278:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1e1      	bne.n	8005242 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3314      	adds	r3, #20
 8005284:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005286:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005288:	e853 3f00 	ldrex	r3, [r3]
 800528c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800528e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005290:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005294:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3314      	adds	r3, #20
 800529e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80052a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052aa:	e841 2300 	strex	r3, r2, [r1]
 80052ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1e3      	bne.n	800527e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2220      	movs	r2, #32
 80052ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	330c      	adds	r3, #12
 80052ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052ce:	e853 3f00 	ldrex	r3, [r3]
 80052d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052d6:	f023 0310 	bic.w	r3, r3, #16
 80052da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	330c      	adds	r3, #12
 80052e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052e8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052ea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052f0:	e841 2300 	strex	r3, r2, [r1]
 80052f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1e3      	bne.n	80052c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005300:	4618      	mov	r0, r3
 8005302:	f7fd feaf 	bl	8003064 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2202      	movs	r2, #2
 800530a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005314:	b29b      	uxth	r3, r3
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	b29b      	uxth	r3, r3
 800531a:	4619      	mov	r1, r3
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f8d9 	bl	80054d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005322:	e0b3      	b.n	800548c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005328:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800532c:	429a      	cmp	r2, r3
 800532e:	f040 80ad 	bne.w	800548c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800533c:	f040 80a6 	bne.w	800548c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800534a:	4619      	mov	r1, r3
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 f8c1 	bl	80054d4 <HAL_UARTEx_RxEventCallback>
      return;
 8005352:	e09b      	b.n	800548c <HAL_UART_IRQHandler+0x548>
 8005354:	08005873 	.word	0x08005873
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005360:	b29b      	uxth	r3, r3
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800536c:	b29b      	uxth	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 808e 	beq.w	8005490 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005374:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 8089 	beq.w	8005490 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	330c      	adds	r3, #12
 8005384:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005388:	e853 3f00 	ldrex	r3, [r3]
 800538c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800538e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005390:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005394:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	330c      	adds	r3, #12
 800539e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80053a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80053a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053aa:	e841 2300 	strex	r3, r2, [r1]
 80053ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1e3      	bne.n	800537e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	3314      	adds	r3, #20
 80053bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c0:	e853 3f00 	ldrex	r3, [r3]
 80053c4:	623b      	str	r3, [r7, #32]
   return(result);
 80053c6:	6a3b      	ldr	r3, [r7, #32]
 80053c8:	f023 0301 	bic.w	r3, r3, #1
 80053cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	3314      	adds	r3, #20
 80053d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80053da:	633a      	str	r2, [r7, #48]	@ 0x30
 80053dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053e2:	e841 2300 	strex	r3, r2, [r1]
 80053e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1e3      	bne.n	80053b6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2220      	movs	r2, #32
 80053f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	330c      	adds	r3, #12
 8005402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	60fb      	str	r3, [r7, #12]
   return(result);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0310 	bic.w	r3, r3, #16
 8005412:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	330c      	adds	r3, #12
 800541c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005420:	61fa      	str	r2, [r7, #28]
 8005422:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005424:	69b9      	ldr	r1, [r7, #24]
 8005426:	69fa      	ldr	r2, [r7, #28]
 8005428:	e841 2300 	strex	r3, r2, [r1]
 800542c:	617b      	str	r3, [r7, #20]
   return(result);
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1e3      	bne.n	80053fc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800543a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800543e:	4619      	mov	r1, r3
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 f847 	bl	80054d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005446:	e023      	b.n	8005490 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800544c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005450:	2b00      	cmp	r3, #0
 8005452:	d009      	beq.n	8005468 <HAL_UART_IRQHandler+0x524>
 8005454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 fa17 	bl	8005894 <UART_Transmit_IT>
    return;
 8005466:	e014      	b.n	8005492 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00e      	beq.n	8005492 <HAL_UART_IRQHandler+0x54e>
 8005474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800547c:	2b00      	cmp	r3, #0
 800547e:	d008      	beq.n	8005492 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 fa57 	bl	8005934 <UART_EndTransmit_IT>
    return;
 8005486:	e004      	b.n	8005492 <HAL_UART_IRQHandler+0x54e>
    return;
 8005488:	bf00      	nop
 800548a:	e002      	b.n	8005492 <HAL_UART_IRQHandler+0x54e>
      return;
 800548c:	bf00      	nop
 800548e:	e000      	b.n	8005492 <HAL_UART_IRQHandler+0x54e>
      return;
 8005490:	bf00      	nop
  }
}
 8005492:	37e8      	adds	r7, #232	@ 0xe8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b090      	sub	sp, #64	@ 0x40
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005504:	2b00      	cmp	r3, #0
 8005506:	d137      	bne.n	8005578 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005508:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800550a:	2200      	movs	r2, #0
 800550c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800550e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3314      	adds	r3, #20
 8005514:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005518:	e853 3f00 	ldrex	r3, [r3]
 800551c:	623b      	str	r3, [r7, #32]
   return(result);
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005524:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	3314      	adds	r3, #20
 800552c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800552e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005530:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005536:	e841 2300 	strex	r3, r2, [r1]
 800553a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800553c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1e5      	bne.n	800550e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	330c      	adds	r3, #12
 8005548:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	e853 3f00 	ldrex	r3, [r3]
 8005550:	60fb      	str	r3, [r7, #12]
   return(result);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005558:	637b      	str	r3, [r7, #52]	@ 0x34
 800555a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	330c      	adds	r3, #12
 8005560:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005562:	61fa      	str	r2, [r7, #28]
 8005564:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005566:	69b9      	ldr	r1, [r7, #24]
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	617b      	str	r3, [r7, #20]
   return(result);
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e5      	bne.n	8005542 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005576:	e002      	b.n	800557e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005578:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800557a:	f7ff ff8d 	bl	8005498 <HAL_UART_TxCpltCallback>
}
 800557e:	bf00      	nop
 8005580:	3740      	adds	r7, #64	@ 0x40
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005592:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f7ff ff89 	bl	80054ac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800559a:	bf00      	nop
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055be:	2b80      	cmp	r3, #128	@ 0x80
 80055c0:	bf0c      	ite	eq
 80055c2:	2301      	moveq	r3, #1
 80055c4:	2300      	movne	r3, #0
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b21      	cmp	r3, #33	@ 0x21
 80055d4:	d108      	bne.n	80055e8 <UART_DMAError+0x46>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d005      	beq.n	80055e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2200      	movs	r2, #0
 80055e0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80055e2:	68b8      	ldr	r0, [r7, #8]
 80055e4:	f000 f8ba 	bl	800575c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f2:	2b40      	cmp	r3, #64	@ 0x40
 80055f4:	bf0c      	ite	eq
 80055f6:	2301      	moveq	r3, #1
 80055f8:	2300      	movne	r3, #0
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b22      	cmp	r3, #34	@ 0x22
 8005608:	d108      	bne.n	800561c <UART_DMAError+0x7a>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d005      	beq.n	800561c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2200      	movs	r2, #0
 8005614:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005616:	68b8      	ldr	r0, [r7, #8]
 8005618:	f000 f8c8 	bl	80057ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005620:	f043 0210 	orr.w	r2, r3, #16
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005628:	68b8      	ldr	r0, [r7, #8]
 800562a:	f7ff ff49 	bl	80054c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800562e:	bf00      	nop
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b086      	sub	sp, #24
 800563a:	af00      	add	r7, sp, #0
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	603b      	str	r3, [r7, #0]
 8005642:	4613      	mov	r3, r2
 8005644:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005646:	e03b      	b.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005648:	6a3b      	ldr	r3, [r7, #32]
 800564a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800564e:	d037      	beq.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005650:	f7fc fc24 	bl	8001e9c <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	6a3a      	ldr	r2, [r7, #32]
 800565c:	429a      	cmp	r2, r3
 800565e:	d302      	bcc.n	8005666 <UART_WaitOnFlagUntilTimeout+0x30>
 8005660:	6a3b      	ldr	r3, [r7, #32]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e03a      	b.n	80056e0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	f003 0304 	and.w	r3, r3, #4
 8005674:	2b00      	cmp	r3, #0
 8005676:	d023      	beq.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b80      	cmp	r3, #128	@ 0x80
 800567c:	d020      	beq.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	2b40      	cmp	r3, #64	@ 0x40
 8005682:	d01d      	beq.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0308 	and.w	r3, r3, #8
 800568e:	2b08      	cmp	r3, #8
 8005690:	d116      	bne.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005692:	2300      	movs	r3, #0
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	617b      	str	r3, [r7, #20]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	617b      	str	r3, [r7, #20]
 80056a6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 f87f 	bl	80057ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2208      	movs	r2, #8
 80056b2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e00f      	b.n	80056e0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	4013      	ands	r3, r2
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	bf0c      	ite	eq
 80056d0:	2301      	moveq	r3, #1
 80056d2:	2300      	movne	r3, #0
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	461a      	mov	r2, r3
 80056d8:	79fb      	ldrb	r3, [r7, #7]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d0b4      	beq.n	8005648 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3718      	adds	r7, #24
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	4613      	mov	r3, r2
 80056f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	88fa      	ldrh	r2, [r7, #6]
 8005700:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	88fa      	ldrh	r2, [r7, #6]
 8005706:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2222      	movs	r2, #34	@ 0x22
 8005712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d007      	beq.n	800572e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800572c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	695a      	ldr	r2, [r3, #20]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f042 0201 	orr.w	r2, r2, #1
 800573c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68da      	ldr	r2, [r3, #12]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f042 0220 	orr.w	r2, r2, #32
 800574c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3714      	adds	r7, #20
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800575c:	b480      	push	{r7}
 800575e:	b089      	sub	sp, #36	@ 0x24
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	330c      	adds	r3, #12
 800576a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	e853 3f00 	ldrex	r3, [r3]
 8005772:	60bb      	str	r3, [r7, #8]
   return(result);
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800577a:	61fb      	str	r3, [r7, #28]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	330c      	adds	r3, #12
 8005782:	69fa      	ldr	r2, [r7, #28]
 8005784:	61ba      	str	r2, [r7, #24]
 8005786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005788:	6979      	ldr	r1, [r7, #20]
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	e841 2300 	strex	r3, r2, [r1]
 8005790:	613b      	str	r3, [r7, #16]
   return(result);
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1e5      	bne.n	8005764 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2220      	movs	r2, #32
 800579c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80057a0:	bf00      	nop
 80057a2:	3724      	adds	r7, #36	@ 0x24
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b095      	sub	sp, #84	@ 0x54
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	330c      	adds	r3, #12
 80057ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057be:	e853 3f00 	ldrex	r3, [r3]
 80057c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	330c      	adds	r3, #12
 80057d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80057d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057dc:	e841 2300 	strex	r3, r2, [r1]
 80057e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1e5      	bne.n	80057b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	3314      	adds	r3, #20
 80057ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f0:	6a3b      	ldr	r3, [r7, #32]
 80057f2:	e853 3f00 	ldrex	r3, [r3]
 80057f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	f023 0301 	bic.w	r3, r3, #1
 80057fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	3314      	adds	r3, #20
 8005806:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005808:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800580a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800580e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e5      	bne.n	80057e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005820:	2b01      	cmp	r3, #1
 8005822:	d119      	bne.n	8005858 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	330c      	adds	r3, #12
 800582a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	e853 3f00 	ldrex	r3, [r3]
 8005832:	60bb      	str	r3, [r7, #8]
   return(result);
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	f023 0310 	bic.w	r3, r3, #16
 800583a:	647b      	str	r3, [r7, #68]	@ 0x44
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	330c      	adds	r3, #12
 8005842:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005844:	61ba      	str	r2, [r7, #24]
 8005846:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005848:	6979      	ldr	r1, [r7, #20]
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	e841 2300 	strex	r3, r2, [r1]
 8005850:	613b      	str	r3, [r7, #16]
   return(result);
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e5      	bne.n	8005824 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2220      	movs	r2, #32
 800585c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005866:	bf00      	nop
 8005868:	3754      	adds	r7, #84	@ 0x54
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr

08005872 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f7ff fe1a 	bl	80054c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800588c:	bf00      	nop
 800588e:	3710      	adds	r7, #16
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b21      	cmp	r3, #33	@ 0x21
 80058a6:	d13e      	bne.n	8005926 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058b0:	d114      	bne.n	80058dc <UART_Transmit_IT+0x48>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d110      	bne.n	80058dc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	881b      	ldrh	r3, [r3, #0]
 80058c4:	461a      	mov	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	1c9a      	adds	r2, r3, #2
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	621a      	str	r2, [r3, #32]
 80058da:	e008      	b.n	80058ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	1c59      	adds	r1, r3, #1
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6211      	str	r1, [r2, #32]
 80058e6:	781a      	ldrb	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	3b01      	subs	r3, #1
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	4619      	mov	r1, r3
 80058fc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10f      	bne.n	8005922 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68da      	ldr	r2, [r3, #12]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005910:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68da      	ldr	r2, [r3, #12]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005920:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	e000      	b.n	8005928 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005926:	2302      	movs	r3, #2
  }
}
 8005928:	4618      	mov	r0, r3
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800594a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2220      	movs	r2, #32
 8005950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f7ff fd9f 	bl	8005498 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b08c      	sub	sp, #48	@ 0x30
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800596c:	2300      	movs	r3, #0
 800596e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005970:	2300      	movs	r3, #0
 8005972:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b22      	cmp	r3, #34	@ 0x22
 800597e:	f040 80aa 	bne.w	8005ad6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800598a:	d115      	bne.n	80059b8 <UART_Receive_IT+0x54>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d111      	bne.n	80059b8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005998:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b0:	1c9a      	adds	r2, r3, #2
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80059b6:	e024      	b.n	8005a02 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059c6:	d007      	beq.n	80059d8 <UART_Receive_IT+0x74>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d10a      	bne.n	80059e6 <UART_Receive_IT+0x82>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d106      	bne.n	80059e6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	b2da      	uxtb	r2, r3
 80059e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	e008      	b.n	80059f8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059f6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	4619      	mov	r1, r3
 8005a10:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d15d      	bne.n	8005ad2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 0220 	bic.w	r2, r2, #32
 8005a24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	695a      	ldr	r2, [r3, #20]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f022 0201 	bic.w	r2, r2, #1
 8005a44:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2220      	movs	r2, #32
 8005a4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d135      	bne.n	8005ac8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	613b      	str	r3, [r7, #16]
   return(result);
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	f023 0310 	bic.w	r3, r3, #16
 8005a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	330c      	adds	r3, #12
 8005a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a82:	623a      	str	r2, [r7, #32]
 8005a84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	69f9      	ldr	r1, [r7, #28]
 8005a88:	6a3a      	ldr	r2, [r7, #32]
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e5      	bne.n	8005a62 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0310 	and.w	r3, r3, #16
 8005aa0:	2b10      	cmp	r3, #16
 8005aa2:	d10a      	bne.n	8005aba <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60fb      	str	r3, [r7, #12]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	60fb      	str	r3, [r7, #12]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005abe:	4619      	mov	r1, r3
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f7ff fd07 	bl	80054d4 <HAL_UARTEx_RxEventCallback>
 8005ac6:	e002      	b.n	8005ace <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7fb fd3f 	bl	800154c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	e002      	b.n	8005ad8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	e000      	b.n	8005ad8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005ad6:	2302      	movs	r3, #2
  }
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3730      	adds	r7, #48	@ 0x30
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ae4:	b0c0      	sub	sp, #256	@ 0x100
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afc:	68d9      	ldr	r1, [r3, #12]
 8005afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	ea40 0301 	orr.w	r3, r0, r1
 8005b08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b0e:	689a      	ldr	r2, [r3, #8]
 8005b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	431a      	orrs	r2, r3
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	431a      	orrs	r2, r3
 8005b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b38:	f021 010c 	bic.w	r1, r1, #12
 8005b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b46:	430b      	orrs	r3, r1
 8005b48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b5a:	6999      	ldr	r1, [r3, #24]
 8005b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	ea40 0301 	orr.w	r3, r0, r1
 8005b66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	4b8f      	ldr	r3, [pc, #572]	@ (8005dac <UART_SetConfig+0x2cc>)
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d005      	beq.n	8005b80 <UART_SetConfig+0xa0>
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4b8d      	ldr	r3, [pc, #564]	@ (8005db0 <UART_SetConfig+0x2d0>)
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d104      	bne.n	8005b8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b80:	f7fe f820 	bl	8003bc4 <HAL_RCC_GetPCLK2Freq>
 8005b84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b88:	e003      	b.n	8005b92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b8a:	f7fe f807 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 8005b8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b96:	69db      	ldr	r3, [r3, #28]
 8005b98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b9c:	f040 810c 	bne.w	8005db8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ba0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005baa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005bae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005bb2:	4622      	mov	r2, r4
 8005bb4:	462b      	mov	r3, r5
 8005bb6:	1891      	adds	r1, r2, r2
 8005bb8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005bba:	415b      	adcs	r3, r3
 8005bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005bc2:	4621      	mov	r1, r4
 8005bc4:	eb12 0801 	adds.w	r8, r2, r1
 8005bc8:	4629      	mov	r1, r5
 8005bca:	eb43 0901 	adc.w	r9, r3, r1
 8005bce:	f04f 0200 	mov.w	r2, #0
 8005bd2:	f04f 0300 	mov.w	r3, #0
 8005bd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005be2:	4690      	mov	r8, r2
 8005be4:	4699      	mov	r9, r3
 8005be6:	4623      	mov	r3, r4
 8005be8:	eb18 0303 	adds.w	r3, r8, r3
 8005bec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bf0:	462b      	mov	r3, r5
 8005bf2:	eb49 0303 	adc.w	r3, r9, r3
 8005bf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c0e:	460b      	mov	r3, r1
 8005c10:	18db      	adds	r3, r3, r3
 8005c12:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c14:	4613      	mov	r3, r2
 8005c16:	eb42 0303 	adc.w	r3, r2, r3
 8005c1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c24:	f7fa ff8e 	bl	8000b44 <__aeabi_uldivmod>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	4b61      	ldr	r3, [pc, #388]	@ (8005db4 <UART_SetConfig+0x2d4>)
 8005c2e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c32:	095b      	lsrs	r3, r3, #5
 8005c34:	011c      	lsls	r4, r3, #4
 8005c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c48:	4642      	mov	r2, r8
 8005c4a:	464b      	mov	r3, r9
 8005c4c:	1891      	adds	r1, r2, r2
 8005c4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c50:	415b      	adcs	r3, r3
 8005c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c58:	4641      	mov	r1, r8
 8005c5a:	eb12 0a01 	adds.w	sl, r2, r1
 8005c5e:	4649      	mov	r1, r9
 8005c60:	eb43 0b01 	adc.w	fp, r3, r1
 8005c64:	f04f 0200 	mov.w	r2, #0
 8005c68:	f04f 0300 	mov.w	r3, #0
 8005c6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c78:	4692      	mov	sl, r2
 8005c7a:	469b      	mov	fp, r3
 8005c7c:	4643      	mov	r3, r8
 8005c7e:	eb1a 0303 	adds.w	r3, sl, r3
 8005c82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c86:	464b      	mov	r3, r9
 8005c88:	eb4b 0303 	adc.w	r3, fp, r3
 8005c8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ca0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	18db      	adds	r3, r3, r3
 8005ca8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005caa:	4613      	mov	r3, r2
 8005cac:	eb42 0303 	adc.w	r3, r2, r3
 8005cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005cb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005cba:	f7fa ff43 	bl	8000b44 <__aeabi_uldivmod>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4611      	mov	r1, r2
 8005cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8005db4 <UART_SetConfig+0x2d4>)
 8005cc6:	fba3 2301 	umull	r2, r3, r3, r1
 8005cca:	095b      	lsrs	r3, r3, #5
 8005ccc:	2264      	movs	r2, #100	@ 0x64
 8005cce:	fb02 f303 	mul.w	r3, r2, r3
 8005cd2:	1acb      	subs	r3, r1, r3
 8005cd4:	00db      	lsls	r3, r3, #3
 8005cd6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005cda:	4b36      	ldr	r3, [pc, #216]	@ (8005db4 <UART_SetConfig+0x2d4>)
 8005cdc:	fba3 2302 	umull	r2, r3, r3, r2
 8005ce0:	095b      	lsrs	r3, r3, #5
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ce8:	441c      	add	r4, r3
 8005cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cf4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005cf8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005cfc:	4642      	mov	r2, r8
 8005cfe:	464b      	mov	r3, r9
 8005d00:	1891      	adds	r1, r2, r2
 8005d02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d04:	415b      	adcs	r3, r3
 8005d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d0c:	4641      	mov	r1, r8
 8005d0e:	1851      	adds	r1, r2, r1
 8005d10:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d12:	4649      	mov	r1, r9
 8005d14:	414b      	adcs	r3, r1
 8005d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	f04f 0300 	mov.w	r3, #0
 8005d20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d24:	4659      	mov	r1, fp
 8005d26:	00cb      	lsls	r3, r1, #3
 8005d28:	4651      	mov	r1, sl
 8005d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d2e:	4651      	mov	r1, sl
 8005d30:	00ca      	lsls	r2, r1, #3
 8005d32:	4610      	mov	r0, r2
 8005d34:	4619      	mov	r1, r3
 8005d36:	4603      	mov	r3, r0
 8005d38:	4642      	mov	r2, r8
 8005d3a:	189b      	adds	r3, r3, r2
 8005d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d40:	464b      	mov	r3, r9
 8005d42:	460a      	mov	r2, r1
 8005d44:	eb42 0303 	adc.w	r3, r2, r3
 8005d48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d58:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d60:	460b      	mov	r3, r1
 8005d62:	18db      	adds	r3, r3, r3
 8005d64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d66:	4613      	mov	r3, r2
 8005d68:	eb42 0303 	adc.w	r3, r2, r3
 8005d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d76:	f7fa fee5 	bl	8000b44 <__aeabi_uldivmod>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005db4 <UART_SetConfig+0x2d4>)
 8005d80:	fba3 1302 	umull	r1, r3, r3, r2
 8005d84:	095b      	lsrs	r3, r3, #5
 8005d86:	2164      	movs	r1, #100	@ 0x64
 8005d88:	fb01 f303 	mul.w	r3, r1, r3
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	00db      	lsls	r3, r3, #3
 8005d90:	3332      	adds	r3, #50	@ 0x32
 8005d92:	4a08      	ldr	r2, [pc, #32]	@ (8005db4 <UART_SetConfig+0x2d4>)
 8005d94:	fba2 2303 	umull	r2, r3, r2, r3
 8005d98:	095b      	lsrs	r3, r3, #5
 8005d9a:	f003 0207 	and.w	r2, r3, #7
 8005d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4422      	add	r2, r4
 8005da6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005da8:	e106      	b.n	8005fb8 <UART_SetConfig+0x4d8>
 8005daa:	bf00      	nop
 8005dac:	40011000 	.word	0x40011000
 8005db0:	40011400 	.word	0x40011400
 8005db4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005db8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005dc2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005dc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005dca:	4642      	mov	r2, r8
 8005dcc:	464b      	mov	r3, r9
 8005dce:	1891      	adds	r1, r2, r2
 8005dd0:	6239      	str	r1, [r7, #32]
 8005dd2:	415b      	adcs	r3, r3
 8005dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dda:	4641      	mov	r1, r8
 8005ddc:	1854      	adds	r4, r2, r1
 8005dde:	4649      	mov	r1, r9
 8005de0:	eb43 0501 	adc.w	r5, r3, r1
 8005de4:	f04f 0200 	mov.w	r2, #0
 8005de8:	f04f 0300 	mov.w	r3, #0
 8005dec:	00eb      	lsls	r3, r5, #3
 8005dee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005df2:	00e2      	lsls	r2, r4, #3
 8005df4:	4614      	mov	r4, r2
 8005df6:	461d      	mov	r5, r3
 8005df8:	4643      	mov	r3, r8
 8005dfa:	18e3      	adds	r3, r4, r3
 8005dfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e00:	464b      	mov	r3, r9
 8005e02:	eb45 0303 	adc.w	r3, r5, r3
 8005e06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e1a:	f04f 0200 	mov.w	r2, #0
 8005e1e:	f04f 0300 	mov.w	r3, #0
 8005e22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e26:	4629      	mov	r1, r5
 8005e28:	008b      	lsls	r3, r1, #2
 8005e2a:	4621      	mov	r1, r4
 8005e2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e30:	4621      	mov	r1, r4
 8005e32:	008a      	lsls	r2, r1, #2
 8005e34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e38:	f7fa fe84 	bl	8000b44 <__aeabi_uldivmod>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	460b      	mov	r3, r1
 8005e40:	4b60      	ldr	r3, [pc, #384]	@ (8005fc4 <UART_SetConfig+0x4e4>)
 8005e42:	fba3 2302 	umull	r2, r3, r3, r2
 8005e46:	095b      	lsrs	r3, r3, #5
 8005e48:	011c      	lsls	r4, r3, #4
 8005e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e54:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e5c:	4642      	mov	r2, r8
 8005e5e:	464b      	mov	r3, r9
 8005e60:	1891      	adds	r1, r2, r2
 8005e62:	61b9      	str	r1, [r7, #24]
 8005e64:	415b      	adcs	r3, r3
 8005e66:	61fb      	str	r3, [r7, #28]
 8005e68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	1851      	adds	r1, r2, r1
 8005e70:	6139      	str	r1, [r7, #16]
 8005e72:	4649      	mov	r1, r9
 8005e74:	414b      	adcs	r3, r1
 8005e76:	617b      	str	r3, [r7, #20]
 8005e78:	f04f 0200 	mov.w	r2, #0
 8005e7c:	f04f 0300 	mov.w	r3, #0
 8005e80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e84:	4659      	mov	r1, fp
 8005e86:	00cb      	lsls	r3, r1, #3
 8005e88:	4651      	mov	r1, sl
 8005e8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e8e:	4651      	mov	r1, sl
 8005e90:	00ca      	lsls	r2, r1, #3
 8005e92:	4610      	mov	r0, r2
 8005e94:	4619      	mov	r1, r3
 8005e96:	4603      	mov	r3, r0
 8005e98:	4642      	mov	r2, r8
 8005e9a:	189b      	adds	r3, r3, r2
 8005e9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ea0:	464b      	mov	r3, r9
 8005ea2:	460a      	mov	r2, r1
 8005ea4:	eb42 0303 	adc.w	r3, r2, r3
 8005ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005eb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005eb8:	f04f 0200 	mov.w	r2, #0
 8005ebc:	f04f 0300 	mov.w	r3, #0
 8005ec0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005ec4:	4649      	mov	r1, r9
 8005ec6:	008b      	lsls	r3, r1, #2
 8005ec8:	4641      	mov	r1, r8
 8005eca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ece:	4641      	mov	r1, r8
 8005ed0:	008a      	lsls	r2, r1, #2
 8005ed2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ed6:	f7fa fe35 	bl	8000b44 <__aeabi_uldivmod>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4611      	mov	r1, r2
 8005ee0:	4b38      	ldr	r3, [pc, #224]	@ (8005fc4 <UART_SetConfig+0x4e4>)
 8005ee2:	fba3 2301 	umull	r2, r3, r3, r1
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	2264      	movs	r2, #100	@ 0x64
 8005eea:	fb02 f303 	mul.w	r3, r2, r3
 8005eee:	1acb      	subs	r3, r1, r3
 8005ef0:	011b      	lsls	r3, r3, #4
 8005ef2:	3332      	adds	r3, #50	@ 0x32
 8005ef4:	4a33      	ldr	r2, [pc, #204]	@ (8005fc4 <UART_SetConfig+0x4e4>)
 8005ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f00:	441c      	add	r4, r3
 8005f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f06:	2200      	movs	r2, #0
 8005f08:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f0a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	1891      	adds	r1, r2, r2
 8005f16:	60b9      	str	r1, [r7, #8]
 8005f18:	415b      	adcs	r3, r3
 8005f1a:	60fb      	str	r3, [r7, #12]
 8005f1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f20:	4641      	mov	r1, r8
 8005f22:	1851      	adds	r1, r2, r1
 8005f24:	6039      	str	r1, [r7, #0]
 8005f26:	4649      	mov	r1, r9
 8005f28:	414b      	adcs	r3, r1
 8005f2a:	607b      	str	r3, [r7, #4]
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f38:	4659      	mov	r1, fp
 8005f3a:	00cb      	lsls	r3, r1, #3
 8005f3c:	4651      	mov	r1, sl
 8005f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f42:	4651      	mov	r1, sl
 8005f44:	00ca      	lsls	r2, r1, #3
 8005f46:	4610      	mov	r0, r2
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	189b      	adds	r3, r3, r2
 8005f50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f52:	464b      	mov	r3, r9
 8005f54:	460a      	mov	r2, r1
 8005f56:	eb42 0303 	adc.w	r3, r2, r3
 8005f5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f66:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f68:	f04f 0200 	mov.w	r2, #0
 8005f6c:	f04f 0300 	mov.w	r3, #0
 8005f70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f74:	4649      	mov	r1, r9
 8005f76:	008b      	lsls	r3, r1, #2
 8005f78:	4641      	mov	r1, r8
 8005f7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f7e:	4641      	mov	r1, r8
 8005f80:	008a      	lsls	r2, r1, #2
 8005f82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f86:	f7fa fddd 	bl	8000b44 <__aeabi_uldivmod>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc4 <UART_SetConfig+0x4e4>)
 8005f90:	fba3 1302 	umull	r1, r3, r3, r2
 8005f94:	095b      	lsrs	r3, r3, #5
 8005f96:	2164      	movs	r1, #100	@ 0x64
 8005f98:	fb01 f303 	mul.w	r3, r1, r3
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	011b      	lsls	r3, r3, #4
 8005fa0:	3332      	adds	r3, #50	@ 0x32
 8005fa2:	4a08      	ldr	r2, [pc, #32]	@ (8005fc4 <UART_SetConfig+0x4e4>)
 8005fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa8:	095b      	lsrs	r3, r3, #5
 8005faa:	f003 020f 	and.w	r2, r3, #15
 8005fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4422      	add	r2, r4
 8005fb6:	609a      	str	r2, [r3, #8]
}
 8005fb8:	bf00      	nop
 8005fba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fc4:	51eb851f 	.word	0x51eb851f

08005fc8 <atoi>:
 8005fc8:	220a      	movs	r2, #10
 8005fca:	2100      	movs	r1, #0
 8005fcc:	f000 b87a 	b.w	80060c4 <strtol>

08005fd0 <_strtol_l.constprop.0>:
 8005fd0:	2b24      	cmp	r3, #36	@ 0x24
 8005fd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd6:	4686      	mov	lr, r0
 8005fd8:	4690      	mov	r8, r2
 8005fda:	d801      	bhi.n	8005fe0 <_strtol_l.constprop.0+0x10>
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d106      	bne.n	8005fee <_strtol_l.constprop.0+0x1e>
 8005fe0:	f000 f882 	bl	80060e8 <__errno>
 8005fe4:	2316      	movs	r3, #22
 8005fe6:	6003      	str	r3, [r0, #0]
 8005fe8:	2000      	movs	r0, #0
 8005fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fee:	4834      	ldr	r0, [pc, #208]	@ (80060c0 <_strtol_l.constprop.0+0xf0>)
 8005ff0:	460d      	mov	r5, r1
 8005ff2:	462a      	mov	r2, r5
 8005ff4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ff8:	5d06      	ldrb	r6, [r0, r4]
 8005ffa:	f016 0608 	ands.w	r6, r6, #8
 8005ffe:	d1f8      	bne.n	8005ff2 <_strtol_l.constprop.0+0x22>
 8006000:	2c2d      	cmp	r4, #45	@ 0x2d
 8006002:	d12d      	bne.n	8006060 <_strtol_l.constprop.0+0x90>
 8006004:	782c      	ldrb	r4, [r5, #0]
 8006006:	2601      	movs	r6, #1
 8006008:	1c95      	adds	r5, r2, #2
 800600a:	f033 0210 	bics.w	r2, r3, #16
 800600e:	d109      	bne.n	8006024 <_strtol_l.constprop.0+0x54>
 8006010:	2c30      	cmp	r4, #48	@ 0x30
 8006012:	d12a      	bne.n	800606a <_strtol_l.constprop.0+0x9a>
 8006014:	782a      	ldrb	r2, [r5, #0]
 8006016:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800601a:	2a58      	cmp	r2, #88	@ 0x58
 800601c:	d125      	bne.n	800606a <_strtol_l.constprop.0+0x9a>
 800601e:	786c      	ldrb	r4, [r5, #1]
 8006020:	2310      	movs	r3, #16
 8006022:	3502      	adds	r5, #2
 8006024:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006028:	f10c 3cff 	add.w	ip, ip, #4294967295
 800602c:	2200      	movs	r2, #0
 800602e:	fbbc f9f3 	udiv	r9, ip, r3
 8006032:	4610      	mov	r0, r2
 8006034:	fb03 ca19 	mls	sl, r3, r9, ip
 8006038:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800603c:	2f09      	cmp	r7, #9
 800603e:	d81b      	bhi.n	8006078 <_strtol_l.constprop.0+0xa8>
 8006040:	463c      	mov	r4, r7
 8006042:	42a3      	cmp	r3, r4
 8006044:	dd27      	ble.n	8006096 <_strtol_l.constprop.0+0xc6>
 8006046:	1c57      	adds	r7, r2, #1
 8006048:	d007      	beq.n	800605a <_strtol_l.constprop.0+0x8a>
 800604a:	4581      	cmp	r9, r0
 800604c:	d320      	bcc.n	8006090 <_strtol_l.constprop.0+0xc0>
 800604e:	d101      	bne.n	8006054 <_strtol_l.constprop.0+0x84>
 8006050:	45a2      	cmp	sl, r4
 8006052:	db1d      	blt.n	8006090 <_strtol_l.constprop.0+0xc0>
 8006054:	fb00 4003 	mla	r0, r0, r3, r4
 8006058:	2201      	movs	r2, #1
 800605a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800605e:	e7eb      	b.n	8006038 <_strtol_l.constprop.0+0x68>
 8006060:	2c2b      	cmp	r4, #43	@ 0x2b
 8006062:	bf04      	itt	eq
 8006064:	782c      	ldrbeq	r4, [r5, #0]
 8006066:	1c95      	addeq	r5, r2, #2
 8006068:	e7cf      	b.n	800600a <_strtol_l.constprop.0+0x3a>
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1da      	bne.n	8006024 <_strtol_l.constprop.0+0x54>
 800606e:	2c30      	cmp	r4, #48	@ 0x30
 8006070:	bf0c      	ite	eq
 8006072:	2308      	moveq	r3, #8
 8006074:	230a      	movne	r3, #10
 8006076:	e7d5      	b.n	8006024 <_strtol_l.constprop.0+0x54>
 8006078:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800607c:	2f19      	cmp	r7, #25
 800607e:	d801      	bhi.n	8006084 <_strtol_l.constprop.0+0xb4>
 8006080:	3c37      	subs	r4, #55	@ 0x37
 8006082:	e7de      	b.n	8006042 <_strtol_l.constprop.0+0x72>
 8006084:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006088:	2f19      	cmp	r7, #25
 800608a:	d804      	bhi.n	8006096 <_strtol_l.constprop.0+0xc6>
 800608c:	3c57      	subs	r4, #87	@ 0x57
 800608e:	e7d8      	b.n	8006042 <_strtol_l.constprop.0+0x72>
 8006090:	f04f 32ff 	mov.w	r2, #4294967295
 8006094:	e7e1      	b.n	800605a <_strtol_l.constprop.0+0x8a>
 8006096:	1c53      	adds	r3, r2, #1
 8006098:	d108      	bne.n	80060ac <_strtol_l.constprop.0+0xdc>
 800609a:	2322      	movs	r3, #34	@ 0x22
 800609c:	f8ce 3000 	str.w	r3, [lr]
 80060a0:	4660      	mov	r0, ip
 80060a2:	f1b8 0f00 	cmp.w	r8, #0
 80060a6:	d0a0      	beq.n	8005fea <_strtol_l.constprop.0+0x1a>
 80060a8:	1e69      	subs	r1, r5, #1
 80060aa:	e006      	b.n	80060ba <_strtol_l.constprop.0+0xea>
 80060ac:	b106      	cbz	r6, 80060b0 <_strtol_l.constprop.0+0xe0>
 80060ae:	4240      	negs	r0, r0
 80060b0:	f1b8 0f00 	cmp.w	r8, #0
 80060b4:	d099      	beq.n	8005fea <_strtol_l.constprop.0+0x1a>
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	d1f6      	bne.n	80060a8 <_strtol_l.constprop.0+0xd8>
 80060ba:	f8c8 1000 	str.w	r1, [r8]
 80060be:	e794      	b.n	8005fea <_strtol_l.constprop.0+0x1a>
 80060c0:	080071dd 	.word	0x080071dd

080060c4 <strtol>:
 80060c4:	4613      	mov	r3, r2
 80060c6:	460a      	mov	r2, r1
 80060c8:	4601      	mov	r1, r0
 80060ca:	4802      	ldr	r0, [pc, #8]	@ (80060d4 <strtol+0x10>)
 80060cc:	6800      	ldr	r0, [r0, #0]
 80060ce:	f7ff bf7f 	b.w	8005fd0 <_strtol_l.constprop.0>
 80060d2:	bf00      	nop
 80060d4:	2000000c 	.word	0x2000000c

080060d8 <memset>:
 80060d8:	4402      	add	r2, r0
 80060da:	4603      	mov	r3, r0
 80060dc:	4293      	cmp	r3, r2
 80060de:	d100      	bne.n	80060e2 <memset+0xa>
 80060e0:	4770      	bx	lr
 80060e2:	f803 1b01 	strb.w	r1, [r3], #1
 80060e6:	e7f9      	b.n	80060dc <memset+0x4>

080060e8 <__errno>:
 80060e8:	4b01      	ldr	r3, [pc, #4]	@ (80060f0 <__errno+0x8>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	2000000c 	.word	0x2000000c

080060f4 <__libc_init_array>:
 80060f4:	b570      	push	{r4, r5, r6, lr}
 80060f6:	4d0d      	ldr	r5, [pc, #52]	@ (800612c <__libc_init_array+0x38>)
 80060f8:	4c0d      	ldr	r4, [pc, #52]	@ (8006130 <__libc_init_array+0x3c>)
 80060fa:	1b64      	subs	r4, r4, r5
 80060fc:	10a4      	asrs	r4, r4, #2
 80060fe:	2600      	movs	r6, #0
 8006100:	42a6      	cmp	r6, r4
 8006102:	d109      	bne.n	8006118 <__libc_init_array+0x24>
 8006104:	4d0b      	ldr	r5, [pc, #44]	@ (8006134 <__libc_init_array+0x40>)
 8006106:	4c0c      	ldr	r4, [pc, #48]	@ (8006138 <__libc_init_array+0x44>)
 8006108:	f001 f84a 	bl	80071a0 <_init>
 800610c:	1b64      	subs	r4, r4, r5
 800610e:	10a4      	asrs	r4, r4, #2
 8006110:	2600      	movs	r6, #0
 8006112:	42a6      	cmp	r6, r4
 8006114:	d105      	bne.n	8006122 <__libc_init_array+0x2e>
 8006116:	bd70      	pop	{r4, r5, r6, pc}
 8006118:	f855 3b04 	ldr.w	r3, [r5], #4
 800611c:	4798      	blx	r3
 800611e:	3601      	adds	r6, #1
 8006120:	e7ee      	b.n	8006100 <__libc_init_array+0xc>
 8006122:	f855 3b04 	ldr.w	r3, [r5], #4
 8006126:	4798      	blx	r3
 8006128:	3601      	adds	r6, #1
 800612a:	e7f2      	b.n	8006112 <__libc_init_array+0x1e>
 800612c:	080074c0 	.word	0x080074c0
 8006130:	080074c0 	.word	0x080074c0
 8006134:	080074c0 	.word	0x080074c0
 8006138:	080074c4 	.word	0x080074c4
 800613c:	00000000 	.word	0x00000000

08006140 <sin>:
 8006140:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006142:	ec53 2b10 	vmov	r2, r3, d0
 8006146:	4826      	ldr	r0, [pc, #152]	@ (80061e0 <sin+0xa0>)
 8006148:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800614c:	4281      	cmp	r1, r0
 800614e:	d807      	bhi.n	8006160 <sin+0x20>
 8006150:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80061d8 <sin+0x98>
 8006154:	2000      	movs	r0, #0
 8006156:	b005      	add	sp, #20
 8006158:	f85d eb04 	ldr.w	lr, [sp], #4
 800615c:	f000 b90c 	b.w	8006378 <__kernel_sin>
 8006160:	4820      	ldr	r0, [pc, #128]	@ (80061e4 <sin+0xa4>)
 8006162:	4281      	cmp	r1, r0
 8006164:	d908      	bls.n	8006178 <sin+0x38>
 8006166:	4610      	mov	r0, r2
 8006168:	4619      	mov	r1, r3
 800616a:	f7fa f851 	bl	8000210 <__aeabi_dsub>
 800616e:	ec41 0b10 	vmov	d0, r0, r1
 8006172:	b005      	add	sp, #20
 8006174:	f85d fb04 	ldr.w	pc, [sp], #4
 8006178:	4668      	mov	r0, sp
 800617a:	f000 f9b9 	bl	80064f0 <__ieee754_rem_pio2>
 800617e:	f000 0003 	and.w	r0, r0, #3
 8006182:	2801      	cmp	r0, #1
 8006184:	d00c      	beq.n	80061a0 <sin+0x60>
 8006186:	2802      	cmp	r0, #2
 8006188:	d011      	beq.n	80061ae <sin+0x6e>
 800618a:	b9e8      	cbnz	r0, 80061c8 <sin+0x88>
 800618c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006190:	ed9d 0b00 	vldr	d0, [sp]
 8006194:	2001      	movs	r0, #1
 8006196:	f000 f8ef 	bl	8006378 <__kernel_sin>
 800619a:	ec51 0b10 	vmov	r0, r1, d0
 800619e:	e7e6      	b.n	800616e <sin+0x2e>
 80061a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061a4:	ed9d 0b00 	vldr	d0, [sp]
 80061a8:	f000 f81e 	bl	80061e8 <__kernel_cos>
 80061ac:	e7f5      	b.n	800619a <sin+0x5a>
 80061ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061b2:	ed9d 0b00 	vldr	d0, [sp]
 80061b6:	2001      	movs	r0, #1
 80061b8:	f000 f8de 	bl	8006378 <__kernel_sin>
 80061bc:	ec53 2b10 	vmov	r2, r3, d0
 80061c0:	4610      	mov	r0, r2
 80061c2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80061c6:	e7d2      	b.n	800616e <sin+0x2e>
 80061c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80061cc:	ed9d 0b00 	vldr	d0, [sp]
 80061d0:	f000 f80a 	bl	80061e8 <__kernel_cos>
 80061d4:	e7f2      	b.n	80061bc <sin+0x7c>
 80061d6:	bf00      	nop
	...
 80061e0:	3fe921fb 	.word	0x3fe921fb
 80061e4:	7fefffff 	.word	0x7fefffff

080061e8 <__kernel_cos>:
 80061e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ec:	ec57 6b10 	vmov	r6, r7, d0
 80061f0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80061f4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80061f8:	ed8d 1b00 	vstr	d1, [sp]
 80061fc:	d206      	bcs.n	800620c <__kernel_cos+0x24>
 80061fe:	4630      	mov	r0, r6
 8006200:	4639      	mov	r1, r7
 8006202:	f7fa fc57 	bl	8000ab4 <__aeabi_d2iz>
 8006206:	2800      	cmp	r0, #0
 8006208:	f000 8088 	beq.w	800631c <__kernel_cos+0x134>
 800620c:	4632      	mov	r2, r6
 800620e:	463b      	mov	r3, r7
 8006210:	4630      	mov	r0, r6
 8006212:	4639      	mov	r1, r7
 8006214:	f7fa f9b4 	bl	8000580 <__aeabi_dmul>
 8006218:	4b51      	ldr	r3, [pc, #324]	@ (8006360 <__kernel_cos+0x178>)
 800621a:	2200      	movs	r2, #0
 800621c:	4604      	mov	r4, r0
 800621e:	460d      	mov	r5, r1
 8006220:	f7fa f9ae 	bl	8000580 <__aeabi_dmul>
 8006224:	a340      	add	r3, pc, #256	@ (adr r3, 8006328 <__kernel_cos+0x140>)
 8006226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622a:	4682      	mov	sl, r0
 800622c:	468b      	mov	fp, r1
 800622e:	4620      	mov	r0, r4
 8006230:	4629      	mov	r1, r5
 8006232:	f7fa f9a5 	bl	8000580 <__aeabi_dmul>
 8006236:	a33e      	add	r3, pc, #248	@ (adr r3, 8006330 <__kernel_cos+0x148>)
 8006238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623c:	f7f9 ffea 	bl	8000214 <__adddf3>
 8006240:	4622      	mov	r2, r4
 8006242:	462b      	mov	r3, r5
 8006244:	f7fa f99c 	bl	8000580 <__aeabi_dmul>
 8006248:	a33b      	add	r3, pc, #236	@ (adr r3, 8006338 <__kernel_cos+0x150>)
 800624a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624e:	f7f9 ffdf 	bl	8000210 <__aeabi_dsub>
 8006252:	4622      	mov	r2, r4
 8006254:	462b      	mov	r3, r5
 8006256:	f7fa f993 	bl	8000580 <__aeabi_dmul>
 800625a:	a339      	add	r3, pc, #228	@ (adr r3, 8006340 <__kernel_cos+0x158>)
 800625c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006260:	f7f9 ffd8 	bl	8000214 <__adddf3>
 8006264:	4622      	mov	r2, r4
 8006266:	462b      	mov	r3, r5
 8006268:	f7fa f98a 	bl	8000580 <__aeabi_dmul>
 800626c:	a336      	add	r3, pc, #216	@ (adr r3, 8006348 <__kernel_cos+0x160>)
 800626e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006272:	f7f9 ffcd 	bl	8000210 <__aeabi_dsub>
 8006276:	4622      	mov	r2, r4
 8006278:	462b      	mov	r3, r5
 800627a:	f7fa f981 	bl	8000580 <__aeabi_dmul>
 800627e:	a334      	add	r3, pc, #208	@ (adr r3, 8006350 <__kernel_cos+0x168>)
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	f7f9 ffc6 	bl	8000214 <__adddf3>
 8006288:	4622      	mov	r2, r4
 800628a:	462b      	mov	r3, r5
 800628c:	f7fa f978 	bl	8000580 <__aeabi_dmul>
 8006290:	4622      	mov	r2, r4
 8006292:	462b      	mov	r3, r5
 8006294:	f7fa f974 	bl	8000580 <__aeabi_dmul>
 8006298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800629c:	4604      	mov	r4, r0
 800629e:	460d      	mov	r5, r1
 80062a0:	4630      	mov	r0, r6
 80062a2:	4639      	mov	r1, r7
 80062a4:	f7fa f96c 	bl	8000580 <__aeabi_dmul>
 80062a8:	460b      	mov	r3, r1
 80062aa:	4602      	mov	r2, r0
 80062ac:	4629      	mov	r1, r5
 80062ae:	4620      	mov	r0, r4
 80062b0:	f7f9 ffae 	bl	8000210 <__aeabi_dsub>
 80062b4:	4b2b      	ldr	r3, [pc, #172]	@ (8006364 <__kernel_cos+0x17c>)
 80062b6:	4598      	cmp	r8, r3
 80062b8:	4606      	mov	r6, r0
 80062ba:	460f      	mov	r7, r1
 80062bc:	d810      	bhi.n	80062e0 <__kernel_cos+0xf8>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	4650      	mov	r0, sl
 80062c4:	4659      	mov	r1, fp
 80062c6:	f7f9 ffa3 	bl	8000210 <__aeabi_dsub>
 80062ca:	460b      	mov	r3, r1
 80062cc:	4926      	ldr	r1, [pc, #152]	@ (8006368 <__kernel_cos+0x180>)
 80062ce:	4602      	mov	r2, r0
 80062d0:	2000      	movs	r0, #0
 80062d2:	f7f9 ff9d 	bl	8000210 <__aeabi_dsub>
 80062d6:	ec41 0b10 	vmov	d0, r0, r1
 80062da:	b003      	add	sp, #12
 80062dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e0:	4b22      	ldr	r3, [pc, #136]	@ (800636c <__kernel_cos+0x184>)
 80062e2:	4921      	ldr	r1, [pc, #132]	@ (8006368 <__kernel_cos+0x180>)
 80062e4:	4598      	cmp	r8, r3
 80062e6:	bf8c      	ite	hi
 80062e8:	4d21      	ldrhi	r5, [pc, #132]	@ (8006370 <__kernel_cos+0x188>)
 80062ea:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80062ee:	2400      	movs	r4, #0
 80062f0:	4622      	mov	r2, r4
 80062f2:	462b      	mov	r3, r5
 80062f4:	2000      	movs	r0, #0
 80062f6:	f7f9 ff8b 	bl	8000210 <__aeabi_dsub>
 80062fa:	4622      	mov	r2, r4
 80062fc:	4680      	mov	r8, r0
 80062fe:	4689      	mov	r9, r1
 8006300:	462b      	mov	r3, r5
 8006302:	4650      	mov	r0, sl
 8006304:	4659      	mov	r1, fp
 8006306:	f7f9 ff83 	bl	8000210 <__aeabi_dsub>
 800630a:	4632      	mov	r2, r6
 800630c:	463b      	mov	r3, r7
 800630e:	f7f9 ff7f 	bl	8000210 <__aeabi_dsub>
 8006312:	4602      	mov	r2, r0
 8006314:	460b      	mov	r3, r1
 8006316:	4640      	mov	r0, r8
 8006318:	4649      	mov	r1, r9
 800631a:	e7da      	b.n	80062d2 <__kernel_cos+0xea>
 800631c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8006358 <__kernel_cos+0x170>
 8006320:	e7db      	b.n	80062da <__kernel_cos+0xf2>
 8006322:	bf00      	nop
 8006324:	f3af 8000 	nop.w
 8006328:	be8838d4 	.word	0xbe8838d4
 800632c:	bda8fae9 	.word	0xbda8fae9
 8006330:	bdb4b1c4 	.word	0xbdb4b1c4
 8006334:	3e21ee9e 	.word	0x3e21ee9e
 8006338:	809c52ad 	.word	0x809c52ad
 800633c:	3e927e4f 	.word	0x3e927e4f
 8006340:	19cb1590 	.word	0x19cb1590
 8006344:	3efa01a0 	.word	0x3efa01a0
 8006348:	16c15177 	.word	0x16c15177
 800634c:	3f56c16c 	.word	0x3f56c16c
 8006350:	5555554c 	.word	0x5555554c
 8006354:	3fa55555 	.word	0x3fa55555
 8006358:	00000000 	.word	0x00000000
 800635c:	3ff00000 	.word	0x3ff00000
 8006360:	3fe00000 	.word	0x3fe00000
 8006364:	3fd33332 	.word	0x3fd33332
 8006368:	3ff00000 	.word	0x3ff00000
 800636c:	3fe90000 	.word	0x3fe90000
 8006370:	3fd20000 	.word	0x3fd20000
 8006374:	00000000 	.word	0x00000000

08006378 <__kernel_sin>:
 8006378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800637c:	ec55 4b10 	vmov	r4, r5, d0
 8006380:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006384:	b085      	sub	sp, #20
 8006386:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800638a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800638e:	4680      	mov	r8, r0
 8006390:	d205      	bcs.n	800639e <__kernel_sin+0x26>
 8006392:	4620      	mov	r0, r4
 8006394:	4629      	mov	r1, r5
 8006396:	f7fa fb8d 	bl	8000ab4 <__aeabi_d2iz>
 800639a:	2800      	cmp	r0, #0
 800639c:	d052      	beq.n	8006444 <__kernel_sin+0xcc>
 800639e:	4622      	mov	r2, r4
 80063a0:	462b      	mov	r3, r5
 80063a2:	4620      	mov	r0, r4
 80063a4:	4629      	mov	r1, r5
 80063a6:	f7fa f8eb 	bl	8000580 <__aeabi_dmul>
 80063aa:	4682      	mov	sl, r0
 80063ac:	468b      	mov	fp, r1
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4620      	mov	r0, r4
 80063b4:	4629      	mov	r1, r5
 80063b6:	f7fa f8e3 	bl	8000580 <__aeabi_dmul>
 80063ba:	a342      	add	r3, pc, #264	@ (adr r3, 80064c4 <__kernel_sin+0x14c>)
 80063bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c0:	e9cd 0100 	strd	r0, r1, [sp]
 80063c4:	4650      	mov	r0, sl
 80063c6:	4659      	mov	r1, fp
 80063c8:	f7fa f8da 	bl	8000580 <__aeabi_dmul>
 80063cc:	a33f      	add	r3, pc, #252	@ (adr r3, 80064cc <__kernel_sin+0x154>)
 80063ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d2:	f7f9 ff1d 	bl	8000210 <__aeabi_dsub>
 80063d6:	4652      	mov	r2, sl
 80063d8:	465b      	mov	r3, fp
 80063da:	f7fa f8d1 	bl	8000580 <__aeabi_dmul>
 80063de:	a33d      	add	r3, pc, #244	@ (adr r3, 80064d4 <__kernel_sin+0x15c>)
 80063e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e4:	f7f9 ff16 	bl	8000214 <__adddf3>
 80063e8:	4652      	mov	r2, sl
 80063ea:	465b      	mov	r3, fp
 80063ec:	f7fa f8c8 	bl	8000580 <__aeabi_dmul>
 80063f0:	a33a      	add	r3, pc, #232	@ (adr r3, 80064dc <__kernel_sin+0x164>)
 80063f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f6:	f7f9 ff0b 	bl	8000210 <__aeabi_dsub>
 80063fa:	4652      	mov	r2, sl
 80063fc:	465b      	mov	r3, fp
 80063fe:	f7fa f8bf 	bl	8000580 <__aeabi_dmul>
 8006402:	a338      	add	r3, pc, #224	@ (adr r3, 80064e4 <__kernel_sin+0x16c>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7f9 ff04 	bl	8000214 <__adddf3>
 800640c:	4606      	mov	r6, r0
 800640e:	460f      	mov	r7, r1
 8006410:	f1b8 0f00 	cmp.w	r8, #0
 8006414:	d11b      	bne.n	800644e <__kernel_sin+0xd6>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	4650      	mov	r0, sl
 800641c:	4659      	mov	r1, fp
 800641e:	f7fa f8af 	bl	8000580 <__aeabi_dmul>
 8006422:	a325      	add	r3, pc, #148	@ (adr r3, 80064b8 <__kernel_sin+0x140>)
 8006424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006428:	f7f9 fef2 	bl	8000210 <__aeabi_dsub>
 800642c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006430:	f7fa f8a6 	bl	8000580 <__aeabi_dmul>
 8006434:	4602      	mov	r2, r0
 8006436:	460b      	mov	r3, r1
 8006438:	4620      	mov	r0, r4
 800643a:	4629      	mov	r1, r5
 800643c:	f7f9 feea 	bl	8000214 <__adddf3>
 8006440:	4604      	mov	r4, r0
 8006442:	460d      	mov	r5, r1
 8006444:	ec45 4b10 	vmov	d0, r4, r5
 8006448:	b005      	add	sp, #20
 800644a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800644e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006452:	4b1b      	ldr	r3, [pc, #108]	@ (80064c0 <__kernel_sin+0x148>)
 8006454:	2200      	movs	r2, #0
 8006456:	f7fa f893 	bl	8000580 <__aeabi_dmul>
 800645a:	4632      	mov	r2, r6
 800645c:	4680      	mov	r8, r0
 800645e:	4689      	mov	r9, r1
 8006460:	463b      	mov	r3, r7
 8006462:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006466:	f7fa f88b 	bl	8000580 <__aeabi_dmul>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	4640      	mov	r0, r8
 8006470:	4649      	mov	r1, r9
 8006472:	f7f9 fecd 	bl	8000210 <__aeabi_dsub>
 8006476:	4652      	mov	r2, sl
 8006478:	465b      	mov	r3, fp
 800647a:	f7fa f881 	bl	8000580 <__aeabi_dmul>
 800647e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006482:	f7f9 fec5 	bl	8000210 <__aeabi_dsub>
 8006486:	a30c      	add	r3, pc, #48	@ (adr r3, 80064b8 <__kernel_sin+0x140>)
 8006488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648c:	4606      	mov	r6, r0
 800648e:	460f      	mov	r7, r1
 8006490:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006494:	f7fa f874 	bl	8000580 <__aeabi_dmul>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1
 800649c:	4630      	mov	r0, r6
 800649e:	4639      	mov	r1, r7
 80064a0:	f7f9 feb8 	bl	8000214 <__adddf3>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	4620      	mov	r0, r4
 80064aa:	4629      	mov	r1, r5
 80064ac:	f7f9 feb0 	bl	8000210 <__aeabi_dsub>
 80064b0:	e7c6      	b.n	8006440 <__kernel_sin+0xc8>
 80064b2:	bf00      	nop
 80064b4:	f3af 8000 	nop.w
 80064b8:	55555549 	.word	0x55555549
 80064bc:	3fc55555 	.word	0x3fc55555
 80064c0:	3fe00000 	.word	0x3fe00000
 80064c4:	5acfd57c 	.word	0x5acfd57c
 80064c8:	3de5d93a 	.word	0x3de5d93a
 80064cc:	8a2b9ceb 	.word	0x8a2b9ceb
 80064d0:	3e5ae5e6 	.word	0x3e5ae5e6
 80064d4:	57b1fe7d 	.word	0x57b1fe7d
 80064d8:	3ec71de3 	.word	0x3ec71de3
 80064dc:	19c161d5 	.word	0x19c161d5
 80064e0:	3f2a01a0 	.word	0x3f2a01a0
 80064e4:	1110f8a6 	.word	0x1110f8a6
 80064e8:	3f811111 	.word	0x3f811111
 80064ec:	00000000 	.word	0x00000000

080064f0 <__ieee754_rem_pio2>:
 80064f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f4:	ec57 6b10 	vmov	r6, r7, d0
 80064f8:	4bc5      	ldr	r3, [pc, #788]	@ (8006810 <__ieee754_rem_pio2+0x320>)
 80064fa:	b08d      	sub	sp, #52	@ 0x34
 80064fc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006500:	4598      	cmp	r8, r3
 8006502:	4604      	mov	r4, r0
 8006504:	9704      	str	r7, [sp, #16]
 8006506:	d807      	bhi.n	8006518 <__ieee754_rem_pio2+0x28>
 8006508:	2200      	movs	r2, #0
 800650a:	2300      	movs	r3, #0
 800650c:	ed80 0b00 	vstr	d0, [r0]
 8006510:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006514:	2500      	movs	r5, #0
 8006516:	e028      	b.n	800656a <__ieee754_rem_pio2+0x7a>
 8006518:	4bbe      	ldr	r3, [pc, #760]	@ (8006814 <__ieee754_rem_pio2+0x324>)
 800651a:	4598      	cmp	r8, r3
 800651c:	d878      	bhi.n	8006610 <__ieee754_rem_pio2+0x120>
 800651e:	9b04      	ldr	r3, [sp, #16]
 8006520:	4dbd      	ldr	r5, [pc, #756]	@ (8006818 <__ieee754_rem_pio2+0x328>)
 8006522:	2b00      	cmp	r3, #0
 8006524:	4630      	mov	r0, r6
 8006526:	a3ac      	add	r3, pc, #688	@ (adr r3, 80067d8 <__ieee754_rem_pio2+0x2e8>)
 8006528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652c:	4639      	mov	r1, r7
 800652e:	dd38      	ble.n	80065a2 <__ieee754_rem_pio2+0xb2>
 8006530:	f7f9 fe6e 	bl	8000210 <__aeabi_dsub>
 8006534:	45a8      	cmp	r8, r5
 8006536:	4606      	mov	r6, r0
 8006538:	460f      	mov	r7, r1
 800653a:	d01a      	beq.n	8006572 <__ieee754_rem_pio2+0x82>
 800653c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80067e0 <__ieee754_rem_pio2+0x2f0>)
 800653e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006542:	f7f9 fe65 	bl	8000210 <__aeabi_dsub>
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4680      	mov	r8, r0
 800654c:	4689      	mov	r9, r1
 800654e:	4630      	mov	r0, r6
 8006550:	4639      	mov	r1, r7
 8006552:	f7f9 fe5d 	bl	8000210 <__aeabi_dsub>
 8006556:	a3a2      	add	r3, pc, #648	@ (adr r3, 80067e0 <__ieee754_rem_pio2+0x2f0>)
 8006558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655c:	f7f9 fe58 	bl	8000210 <__aeabi_dsub>
 8006560:	e9c4 8900 	strd	r8, r9, [r4]
 8006564:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006568:	2501      	movs	r5, #1
 800656a:	4628      	mov	r0, r5
 800656c:	b00d      	add	sp, #52	@ 0x34
 800656e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006572:	a39d      	add	r3, pc, #628	@ (adr r3, 80067e8 <__ieee754_rem_pio2+0x2f8>)
 8006574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006578:	f7f9 fe4a 	bl	8000210 <__aeabi_dsub>
 800657c:	a39c      	add	r3, pc, #624	@ (adr r3, 80067f0 <__ieee754_rem_pio2+0x300>)
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	4606      	mov	r6, r0
 8006584:	460f      	mov	r7, r1
 8006586:	f7f9 fe43 	bl	8000210 <__aeabi_dsub>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4680      	mov	r8, r0
 8006590:	4689      	mov	r9, r1
 8006592:	4630      	mov	r0, r6
 8006594:	4639      	mov	r1, r7
 8006596:	f7f9 fe3b 	bl	8000210 <__aeabi_dsub>
 800659a:	a395      	add	r3, pc, #596	@ (adr r3, 80067f0 <__ieee754_rem_pio2+0x300>)
 800659c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a0:	e7dc      	b.n	800655c <__ieee754_rem_pio2+0x6c>
 80065a2:	f7f9 fe37 	bl	8000214 <__adddf3>
 80065a6:	45a8      	cmp	r8, r5
 80065a8:	4606      	mov	r6, r0
 80065aa:	460f      	mov	r7, r1
 80065ac:	d018      	beq.n	80065e0 <__ieee754_rem_pio2+0xf0>
 80065ae:	a38c      	add	r3, pc, #560	@ (adr r3, 80067e0 <__ieee754_rem_pio2+0x2f0>)
 80065b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b4:	f7f9 fe2e 	bl	8000214 <__adddf3>
 80065b8:	4602      	mov	r2, r0
 80065ba:	460b      	mov	r3, r1
 80065bc:	4680      	mov	r8, r0
 80065be:	4689      	mov	r9, r1
 80065c0:	4630      	mov	r0, r6
 80065c2:	4639      	mov	r1, r7
 80065c4:	f7f9 fe24 	bl	8000210 <__aeabi_dsub>
 80065c8:	a385      	add	r3, pc, #532	@ (adr r3, 80067e0 <__ieee754_rem_pio2+0x2f0>)
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f7f9 fe21 	bl	8000214 <__adddf3>
 80065d2:	f04f 35ff 	mov.w	r5, #4294967295
 80065d6:	e9c4 8900 	strd	r8, r9, [r4]
 80065da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80065de:	e7c4      	b.n	800656a <__ieee754_rem_pio2+0x7a>
 80065e0:	a381      	add	r3, pc, #516	@ (adr r3, 80067e8 <__ieee754_rem_pio2+0x2f8>)
 80065e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e6:	f7f9 fe15 	bl	8000214 <__adddf3>
 80065ea:	a381      	add	r3, pc, #516	@ (adr r3, 80067f0 <__ieee754_rem_pio2+0x300>)
 80065ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f0:	4606      	mov	r6, r0
 80065f2:	460f      	mov	r7, r1
 80065f4:	f7f9 fe0e 	bl	8000214 <__adddf3>
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4680      	mov	r8, r0
 80065fe:	4689      	mov	r9, r1
 8006600:	4630      	mov	r0, r6
 8006602:	4639      	mov	r1, r7
 8006604:	f7f9 fe04 	bl	8000210 <__aeabi_dsub>
 8006608:	a379      	add	r3, pc, #484	@ (adr r3, 80067f0 <__ieee754_rem_pio2+0x300>)
 800660a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660e:	e7de      	b.n	80065ce <__ieee754_rem_pio2+0xde>
 8006610:	4b82      	ldr	r3, [pc, #520]	@ (800681c <__ieee754_rem_pio2+0x32c>)
 8006612:	4598      	cmp	r8, r3
 8006614:	f200 80d1 	bhi.w	80067ba <__ieee754_rem_pio2+0x2ca>
 8006618:	f000 f966 	bl	80068e8 <fabs>
 800661c:	ec57 6b10 	vmov	r6, r7, d0
 8006620:	a375      	add	r3, pc, #468	@ (adr r3, 80067f8 <__ieee754_rem_pio2+0x308>)
 8006622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006626:	4630      	mov	r0, r6
 8006628:	4639      	mov	r1, r7
 800662a:	f7f9 ffa9 	bl	8000580 <__aeabi_dmul>
 800662e:	4b7c      	ldr	r3, [pc, #496]	@ (8006820 <__ieee754_rem_pio2+0x330>)
 8006630:	2200      	movs	r2, #0
 8006632:	f7f9 fdef 	bl	8000214 <__adddf3>
 8006636:	f7fa fa3d 	bl	8000ab4 <__aeabi_d2iz>
 800663a:	4605      	mov	r5, r0
 800663c:	f7f9 ff36 	bl	80004ac <__aeabi_i2d>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006648:	a363      	add	r3, pc, #396	@ (adr r3, 80067d8 <__ieee754_rem_pio2+0x2e8>)
 800664a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664e:	f7f9 ff97 	bl	8000580 <__aeabi_dmul>
 8006652:	4602      	mov	r2, r0
 8006654:	460b      	mov	r3, r1
 8006656:	4630      	mov	r0, r6
 8006658:	4639      	mov	r1, r7
 800665a:	f7f9 fdd9 	bl	8000210 <__aeabi_dsub>
 800665e:	a360      	add	r3, pc, #384	@ (adr r3, 80067e0 <__ieee754_rem_pio2+0x2f0>)
 8006660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006664:	4682      	mov	sl, r0
 8006666:	468b      	mov	fp, r1
 8006668:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800666c:	f7f9 ff88 	bl	8000580 <__aeabi_dmul>
 8006670:	2d1f      	cmp	r5, #31
 8006672:	4606      	mov	r6, r0
 8006674:	460f      	mov	r7, r1
 8006676:	dc0c      	bgt.n	8006692 <__ieee754_rem_pio2+0x1a2>
 8006678:	4b6a      	ldr	r3, [pc, #424]	@ (8006824 <__ieee754_rem_pio2+0x334>)
 800667a:	1e6a      	subs	r2, r5, #1
 800667c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006680:	4543      	cmp	r3, r8
 8006682:	d006      	beq.n	8006692 <__ieee754_rem_pio2+0x1a2>
 8006684:	4632      	mov	r2, r6
 8006686:	463b      	mov	r3, r7
 8006688:	4650      	mov	r0, sl
 800668a:	4659      	mov	r1, fp
 800668c:	f7f9 fdc0 	bl	8000210 <__aeabi_dsub>
 8006690:	e00e      	b.n	80066b0 <__ieee754_rem_pio2+0x1c0>
 8006692:	463b      	mov	r3, r7
 8006694:	4632      	mov	r2, r6
 8006696:	4650      	mov	r0, sl
 8006698:	4659      	mov	r1, fp
 800669a:	f7f9 fdb9 	bl	8000210 <__aeabi_dsub>
 800669e:	ea4f 5328 	mov.w	r3, r8, asr #20
 80066a2:	9305      	str	r3, [sp, #20]
 80066a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80066a8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80066ac:	2b10      	cmp	r3, #16
 80066ae:	dc02      	bgt.n	80066b6 <__ieee754_rem_pio2+0x1c6>
 80066b0:	e9c4 0100 	strd	r0, r1, [r4]
 80066b4:	e039      	b.n	800672a <__ieee754_rem_pio2+0x23a>
 80066b6:	a34c      	add	r3, pc, #304	@ (adr r3, 80067e8 <__ieee754_rem_pio2+0x2f8>)
 80066b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066c0:	f7f9 ff5e 	bl	8000580 <__aeabi_dmul>
 80066c4:	4606      	mov	r6, r0
 80066c6:	460f      	mov	r7, r1
 80066c8:	4602      	mov	r2, r0
 80066ca:	460b      	mov	r3, r1
 80066cc:	4650      	mov	r0, sl
 80066ce:	4659      	mov	r1, fp
 80066d0:	f7f9 fd9e 	bl	8000210 <__aeabi_dsub>
 80066d4:	4602      	mov	r2, r0
 80066d6:	460b      	mov	r3, r1
 80066d8:	4680      	mov	r8, r0
 80066da:	4689      	mov	r9, r1
 80066dc:	4650      	mov	r0, sl
 80066de:	4659      	mov	r1, fp
 80066e0:	f7f9 fd96 	bl	8000210 <__aeabi_dsub>
 80066e4:	4632      	mov	r2, r6
 80066e6:	463b      	mov	r3, r7
 80066e8:	f7f9 fd92 	bl	8000210 <__aeabi_dsub>
 80066ec:	a340      	add	r3, pc, #256	@ (adr r3, 80067f0 <__ieee754_rem_pio2+0x300>)
 80066ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f2:	4606      	mov	r6, r0
 80066f4:	460f      	mov	r7, r1
 80066f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066fa:	f7f9 ff41 	bl	8000580 <__aeabi_dmul>
 80066fe:	4632      	mov	r2, r6
 8006700:	463b      	mov	r3, r7
 8006702:	f7f9 fd85 	bl	8000210 <__aeabi_dsub>
 8006706:	4602      	mov	r2, r0
 8006708:	460b      	mov	r3, r1
 800670a:	4606      	mov	r6, r0
 800670c:	460f      	mov	r7, r1
 800670e:	4640      	mov	r0, r8
 8006710:	4649      	mov	r1, r9
 8006712:	f7f9 fd7d 	bl	8000210 <__aeabi_dsub>
 8006716:	9a05      	ldr	r2, [sp, #20]
 8006718:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	2b31      	cmp	r3, #49	@ 0x31
 8006720:	dc20      	bgt.n	8006764 <__ieee754_rem_pio2+0x274>
 8006722:	e9c4 0100 	strd	r0, r1, [r4]
 8006726:	46c2      	mov	sl, r8
 8006728:	46cb      	mov	fp, r9
 800672a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800672e:	4650      	mov	r0, sl
 8006730:	4642      	mov	r2, r8
 8006732:	464b      	mov	r3, r9
 8006734:	4659      	mov	r1, fp
 8006736:	f7f9 fd6b 	bl	8000210 <__aeabi_dsub>
 800673a:	463b      	mov	r3, r7
 800673c:	4632      	mov	r2, r6
 800673e:	f7f9 fd67 	bl	8000210 <__aeabi_dsub>
 8006742:	9b04      	ldr	r3, [sp, #16]
 8006744:	2b00      	cmp	r3, #0
 8006746:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800674a:	f6bf af0e 	bge.w	800656a <__ieee754_rem_pio2+0x7a>
 800674e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8006752:	6063      	str	r3, [r4, #4]
 8006754:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006758:	f8c4 8000 	str.w	r8, [r4]
 800675c:	60a0      	str	r0, [r4, #8]
 800675e:	60e3      	str	r3, [r4, #12]
 8006760:	426d      	negs	r5, r5
 8006762:	e702      	b.n	800656a <__ieee754_rem_pio2+0x7a>
 8006764:	a326      	add	r3, pc, #152	@ (adr r3, 8006800 <__ieee754_rem_pio2+0x310>)
 8006766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800676e:	f7f9 ff07 	bl	8000580 <__aeabi_dmul>
 8006772:	4606      	mov	r6, r0
 8006774:	460f      	mov	r7, r1
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4640      	mov	r0, r8
 800677c:	4649      	mov	r1, r9
 800677e:	f7f9 fd47 	bl	8000210 <__aeabi_dsub>
 8006782:	4602      	mov	r2, r0
 8006784:	460b      	mov	r3, r1
 8006786:	4682      	mov	sl, r0
 8006788:	468b      	mov	fp, r1
 800678a:	4640      	mov	r0, r8
 800678c:	4649      	mov	r1, r9
 800678e:	f7f9 fd3f 	bl	8000210 <__aeabi_dsub>
 8006792:	4632      	mov	r2, r6
 8006794:	463b      	mov	r3, r7
 8006796:	f7f9 fd3b 	bl	8000210 <__aeabi_dsub>
 800679a:	a31b      	add	r3, pc, #108	@ (adr r3, 8006808 <__ieee754_rem_pio2+0x318>)
 800679c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a0:	4606      	mov	r6, r0
 80067a2:	460f      	mov	r7, r1
 80067a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067a8:	f7f9 feea 	bl	8000580 <__aeabi_dmul>
 80067ac:	4632      	mov	r2, r6
 80067ae:	463b      	mov	r3, r7
 80067b0:	f7f9 fd2e 	bl	8000210 <__aeabi_dsub>
 80067b4:	4606      	mov	r6, r0
 80067b6:	460f      	mov	r7, r1
 80067b8:	e764      	b.n	8006684 <__ieee754_rem_pio2+0x194>
 80067ba:	4b1b      	ldr	r3, [pc, #108]	@ (8006828 <__ieee754_rem_pio2+0x338>)
 80067bc:	4598      	cmp	r8, r3
 80067be:	d935      	bls.n	800682c <__ieee754_rem_pio2+0x33c>
 80067c0:	4632      	mov	r2, r6
 80067c2:	463b      	mov	r3, r7
 80067c4:	4630      	mov	r0, r6
 80067c6:	4639      	mov	r1, r7
 80067c8:	f7f9 fd22 	bl	8000210 <__aeabi_dsub>
 80067cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80067d0:	e9c4 0100 	strd	r0, r1, [r4]
 80067d4:	e69e      	b.n	8006514 <__ieee754_rem_pio2+0x24>
 80067d6:	bf00      	nop
 80067d8:	54400000 	.word	0x54400000
 80067dc:	3ff921fb 	.word	0x3ff921fb
 80067e0:	1a626331 	.word	0x1a626331
 80067e4:	3dd0b461 	.word	0x3dd0b461
 80067e8:	1a600000 	.word	0x1a600000
 80067ec:	3dd0b461 	.word	0x3dd0b461
 80067f0:	2e037073 	.word	0x2e037073
 80067f4:	3ba3198a 	.word	0x3ba3198a
 80067f8:	6dc9c883 	.word	0x6dc9c883
 80067fc:	3fe45f30 	.word	0x3fe45f30
 8006800:	2e000000 	.word	0x2e000000
 8006804:	3ba3198a 	.word	0x3ba3198a
 8006808:	252049c1 	.word	0x252049c1
 800680c:	397b839a 	.word	0x397b839a
 8006810:	3fe921fb 	.word	0x3fe921fb
 8006814:	4002d97b 	.word	0x4002d97b
 8006818:	3ff921fb 	.word	0x3ff921fb
 800681c:	413921fb 	.word	0x413921fb
 8006820:	3fe00000 	.word	0x3fe00000
 8006824:	080072e0 	.word	0x080072e0
 8006828:	7fefffff 	.word	0x7fefffff
 800682c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006830:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8006834:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006838:	4630      	mov	r0, r6
 800683a:	460f      	mov	r7, r1
 800683c:	f7fa f93a 	bl	8000ab4 <__aeabi_d2iz>
 8006840:	f7f9 fe34 	bl	80004ac <__aeabi_i2d>
 8006844:	4602      	mov	r2, r0
 8006846:	460b      	mov	r3, r1
 8006848:	4630      	mov	r0, r6
 800684a:	4639      	mov	r1, r7
 800684c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006850:	f7f9 fcde 	bl	8000210 <__aeabi_dsub>
 8006854:	4b22      	ldr	r3, [pc, #136]	@ (80068e0 <__ieee754_rem_pio2+0x3f0>)
 8006856:	2200      	movs	r2, #0
 8006858:	f7f9 fe92 	bl	8000580 <__aeabi_dmul>
 800685c:	460f      	mov	r7, r1
 800685e:	4606      	mov	r6, r0
 8006860:	f7fa f928 	bl	8000ab4 <__aeabi_d2iz>
 8006864:	f7f9 fe22 	bl	80004ac <__aeabi_i2d>
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	4630      	mov	r0, r6
 800686e:	4639      	mov	r1, r7
 8006870:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006874:	f7f9 fccc 	bl	8000210 <__aeabi_dsub>
 8006878:	4b19      	ldr	r3, [pc, #100]	@ (80068e0 <__ieee754_rem_pio2+0x3f0>)
 800687a:	2200      	movs	r2, #0
 800687c:	f7f9 fe80 	bl	8000580 <__aeabi_dmul>
 8006880:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8006884:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8006888:	f04f 0803 	mov.w	r8, #3
 800688c:	2600      	movs	r6, #0
 800688e:	2700      	movs	r7, #0
 8006890:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006894:	4632      	mov	r2, r6
 8006896:	463b      	mov	r3, r7
 8006898:	46c2      	mov	sl, r8
 800689a:	f108 38ff 	add.w	r8, r8, #4294967295
 800689e:	f7fa f8d7 	bl	8000a50 <__aeabi_dcmpeq>
 80068a2:	2800      	cmp	r0, #0
 80068a4:	d1f4      	bne.n	8006890 <__ieee754_rem_pio2+0x3a0>
 80068a6:	4b0f      	ldr	r3, [pc, #60]	@ (80068e4 <__ieee754_rem_pio2+0x3f4>)
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	2302      	movs	r3, #2
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	462a      	mov	r2, r5
 80068b0:	4653      	mov	r3, sl
 80068b2:	4621      	mov	r1, r4
 80068b4:	a806      	add	r0, sp, #24
 80068b6:	f000 f81f 	bl	80068f8 <__kernel_rem_pio2>
 80068ba:	9b04      	ldr	r3, [sp, #16]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	4605      	mov	r5, r0
 80068c0:	f6bf ae53 	bge.w	800656a <__ieee754_rem_pio2+0x7a>
 80068c4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80068c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80068cc:	e9c4 2300 	strd	r2, r3, [r4]
 80068d0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80068d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80068d8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80068dc:	e740      	b.n	8006760 <__ieee754_rem_pio2+0x270>
 80068de:	bf00      	nop
 80068e0:	41700000 	.word	0x41700000
 80068e4:	08007360 	.word	0x08007360

080068e8 <fabs>:
 80068e8:	ec51 0b10 	vmov	r0, r1, d0
 80068ec:	4602      	mov	r2, r0
 80068ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80068f2:	ec43 2b10 	vmov	d0, r2, r3
 80068f6:	4770      	bx	lr

080068f8 <__kernel_rem_pio2>:
 80068f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fc:	ed2d 8b02 	vpush	{d8}
 8006900:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8006904:	f112 0f14 	cmn.w	r2, #20
 8006908:	9306      	str	r3, [sp, #24]
 800690a:	9104      	str	r1, [sp, #16]
 800690c:	4bbe      	ldr	r3, [pc, #760]	@ (8006c08 <__kernel_rem_pio2+0x310>)
 800690e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8006910:	9008      	str	r0, [sp, #32]
 8006912:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	9b06      	ldr	r3, [sp, #24]
 800691a:	f103 33ff 	add.w	r3, r3, #4294967295
 800691e:	bfa8      	it	ge
 8006920:	1ed4      	subge	r4, r2, #3
 8006922:	9305      	str	r3, [sp, #20]
 8006924:	bfb2      	itee	lt
 8006926:	2400      	movlt	r4, #0
 8006928:	2318      	movge	r3, #24
 800692a:	fb94 f4f3 	sdivge	r4, r4, r3
 800692e:	f06f 0317 	mvn.w	r3, #23
 8006932:	fb04 3303 	mla	r3, r4, r3, r3
 8006936:	eb03 0b02 	add.w	fp, r3, r2
 800693a:	9b00      	ldr	r3, [sp, #0]
 800693c:	9a05      	ldr	r2, [sp, #20]
 800693e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8006bf8 <__kernel_rem_pio2+0x300>
 8006942:	eb03 0802 	add.w	r8, r3, r2
 8006946:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006948:	1aa7      	subs	r7, r4, r2
 800694a:	ae20      	add	r6, sp, #128	@ 0x80
 800694c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006950:	2500      	movs	r5, #0
 8006952:	4545      	cmp	r5, r8
 8006954:	dd13      	ble.n	800697e <__kernel_rem_pio2+0x86>
 8006956:	9b06      	ldr	r3, [sp, #24]
 8006958:	aa20      	add	r2, sp, #128	@ 0x80
 800695a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800695e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8006962:	f04f 0800 	mov.w	r8, #0
 8006966:	9b00      	ldr	r3, [sp, #0]
 8006968:	4598      	cmp	r8, r3
 800696a:	dc31      	bgt.n	80069d0 <__kernel_rem_pio2+0xd8>
 800696c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8006bf8 <__kernel_rem_pio2+0x300>
 8006970:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006974:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006978:	462f      	mov	r7, r5
 800697a:	2600      	movs	r6, #0
 800697c:	e01b      	b.n	80069b6 <__kernel_rem_pio2+0xbe>
 800697e:	42ef      	cmn	r7, r5
 8006980:	d407      	bmi.n	8006992 <__kernel_rem_pio2+0x9a>
 8006982:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006986:	f7f9 fd91 	bl	80004ac <__aeabi_i2d>
 800698a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800698e:	3501      	adds	r5, #1
 8006990:	e7df      	b.n	8006952 <__kernel_rem_pio2+0x5a>
 8006992:	ec51 0b18 	vmov	r0, r1, d8
 8006996:	e7f8      	b.n	800698a <__kernel_rem_pio2+0x92>
 8006998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800699c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80069a0:	f7f9 fdee 	bl	8000580 <__aeabi_dmul>
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ac:	f7f9 fc32 	bl	8000214 <__adddf3>
 80069b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069b4:	3601      	adds	r6, #1
 80069b6:	9b05      	ldr	r3, [sp, #20]
 80069b8:	429e      	cmp	r6, r3
 80069ba:	f1a7 0708 	sub.w	r7, r7, #8
 80069be:	ddeb      	ble.n	8006998 <__kernel_rem_pio2+0xa0>
 80069c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069c4:	f108 0801 	add.w	r8, r8, #1
 80069c8:	ecaa 7b02 	vstmia	sl!, {d7}
 80069cc:	3508      	adds	r5, #8
 80069ce:	e7ca      	b.n	8006966 <__kernel_rem_pio2+0x6e>
 80069d0:	9b00      	ldr	r3, [sp, #0]
 80069d2:	f8dd 8000 	ldr.w	r8, [sp]
 80069d6:	aa0c      	add	r2, sp, #48	@ 0x30
 80069d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80069dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80069de:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80069e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80069e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069e6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80069ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069ec:	ab98      	add	r3, sp, #608	@ 0x260
 80069ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80069f2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80069f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80069fa:	ac0c      	add	r4, sp, #48	@ 0x30
 80069fc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80069fe:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8006a02:	46a1      	mov	r9, r4
 8006a04:	46c2      	mov	sl, r8
 8006a06:	f1ba 0f00 	cmp.w	sl, #0
 8006a0a:	f1a5 0508 	sub.w	r5, r5, #8
 8006a0e:	dc77      	bgt.n	8006b00 <__kernel_rem_pio2+0x208>
 8006a10:	4658      	mov	r0, fp
 8006a12:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006a16:	f000 fac7 	bl	8006fa8 <scalbn>
 8006a1a:	ec57 6b10 	vmov	r6, r7, d0
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8006a24:	4630      	mov	r0, r6
 8006a26:	4639      	mov	r1, r7
 8006a28:	f7f9 fdaa 	bl	8000580 <__aeabi_dmul>
 8006a2c:	ec41 0b10 	vmov	d0, r0, r1
 8006a30:	f000 fb3a 	bl	80070a8 <floor>
 8006a34:	4b75      	ldr	r3, [pc, #468]	@ (8006c0c <__kernel_rem_pio2+0x314>)
 8006a36:	ec51 0b10 	vmov	r0, r1, d0
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f7f9 fda0 	bl	8000580 <__aeabi_dmul>
 8006a40:	4602      	mov	r2, r0
 8006a42:	460b      	mov	r3, r1
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	f7f9 fbe2 	bl	8000210 <__aeabi_dsub>
 8006a4c:	460f      	mov	r7, r1
 8006a4e:	4606      	mov	r6, r0
 8006a50:	f7fa f830 	bl	8000ab4 <__aeabi_d2iz>
 8006a54:	9002      	str	r0, [sp, #8]
 8006a56:	f7f9 fd29 	bl	80004ac <__aeabi_i2d>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4630      	mov	r0, r6
 8006a60:	4639      	mov	r1, r7
 8006a62:	f7f9 fbd5 	bl	8000210 <__aeabi_dsub>
 8006a66:	f1bb 0f00 	cmp.w	fp, #0
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	460f      	mov	r7, r1
 8006a6e:	dd6c      	ble.n	8006b4a <__kernel_rem_pio2+0x252>
 8006a70:	f108 31ff 	add.w	r1, r8, #4294967295
 8006a74:	ab0c      	add	r3, sp, #48	@ 0x30
 8006a76:	9d02      	ldr	r5, [sp, #8]
 8006a78:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a7c:	f1cb 0018 	rsb	r0, fp, #24
 8006a80:	fa43 f200 	asr.w	r2, r3, r0
 8006a84:	4415      	add	r5, r2
 8006a86:	4082      	lsls	r2, r0
 8006a88:	1a9b      	subs	r3, r3, r2
 8006a8a:	aa0c      	add	r2, sp, #48	@ 0x30
 8006a8c:	9502      	str	r5, [sp, #8]
 8006a8e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8006a92:	f1cb 0217 	rsb	r2, fp, #23
 8006a96:	fa43 f902 	asr.w	r9, r3, r2
 8006a9a:	f1b9 0f00 	cmp.w	r9, #0
 8006a9e:	dd64      	ble.n	8006b6a <__kernel_rem_pio2+0x272>
 8006aa0:	9b02      	ldr	r3, [sp, #8]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	9302      	str	r3, [sp, #8]
 8006aa8:	4615      	mov	r5, r2
 8006aaa:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8006aae:	4590      	cmp	r8, r2
 8006ab0:	f300 80b8 	bgt.w	8006c24 <__kernel_rem_pio2+0x32c>
 8006ab4:	f1bb 0f00 	cmp.w	fp, #0
 8006ab8:	dd07      	ble.n	8006aca <__kernel_rem_pio2+0x1d2>
 8006aba:	f1bb 0f01 	cmp.w	fp, #1
 8006abe:	f000 80bf 	beq.w	8006c40 <__kernel_rem_pio2+0x348>
 8006ac2:	f1bb 0f02 	cmp.w	fp, #2
 8006ac6:	f000 80c6 	beq.w	8006c56 <__kernel_rem_pio2+0x35e>
 8006aca:	f1b9 0f02 	cmp.w	r9, #2
 8006ace:	d14c      	bne.n	8006b6a <__kernel_rem_pio2+0x272>
 8006ad0:	4632      	mov	r2, r6
 8006ad2:	463b      	mov	r3, r7
 8006ad4:	494e      	ldr	r1, [pc, #312]	@ (8006c10 <__kernel_rem_pio2+0x318>)
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	f7f9 fb9a 	bl	8000210 <__aeabi_dsub>
 8006adc:	4606      	mov	r6, r0
 8006ade:	460f      	mov	r7, r1
 8006ae0:	2d00      	cmp	r5, #0
 8006ae2:	d042      	beq.n	8006b6a <__kernel_rem_pio2+0x272>
 8006ae4:	4658      	mov	r0, fp
 8006ae6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8006c00 <__kernel_rem_pio2+0x308>
 8006aea:	f000 fa5d 	bl	8006fa8 <scalbn>
 8006aee:	4630      	mov	r0, r6
 8006af0:	4639      	mov	r1, r7
 8006af2:	ec53 2b10 	vmov	r2, r3, d0
 8006af6:	f7f9 fb8b 	bl	8000210 <__aeabi_dsub>
 8006afa:	4606      	mov	r6, r0
 8006afc:	460f      	mov	r7, r1
 8006afe:	e034      	b.n	8006b6a <__kernel_rem_pio2+0x272>
 8006b00:	4b44      	ldr	r3, [pc, #272]	@ (8006c14 <__kernel_rem_pio2+0x31c>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b08:	f7f9 fd3a 	bl	8000580 <__aeabi_dmul>
 8006b0c:	f7f9 ffd2 	bl	8000ab4 <__aeabi_d2iz>
 8006b10:	f7f9 fccc 	bl	80004ac <__aeabi_i2d>
 8006b14:	4b40      	ldr	r3, [pc, #256]	@ (8006c18 <__kernel_rem_pio2+0x320>)
 8006b16:	2200      	movs	r2, #0
 8006b18:	4606      	mov	r6, r0
 8006b1a:	460f      	mov	r7, r1
 8006b1c:	f7f9 fd30 	bl	8000580 <__aeabi_dmul>
 8006b20:	4602      	mov	r2, r0
 8006b22:	460b      	mov	r3, r1
 8006b24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b28:	f7f9 fb72 	bl	8000210 <__aeabi_dsub>
 8006b2c:	f7f9 ffc2 	bl	8000ab4 <__aeabi_d2iz>
 8006b30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b34:	f849 0b04 	str.w	r0, [r9], #4
 8006b38:	4639      	mov	r1, r7
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	f7f9 fb6a 	bl	8000214 <__adddf3>
 8006b40:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b48:	e75d      	b.n	8006a06 <__kernel_rem_pio2+0x10e>
 8006b4a:	d107      	bne.n	8006b5c <__kernel_rem_pio2+0x264>
 8006b4c:	f108 33ff 	add.w	r3, r8, #4294967295
 8006b50:	aa0c      	add	r2, sp, #48	@ 0x30
 8006b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b56:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8006b5a:	e79e      	b.n	8006a9a <__kernel_rem_pio2+0x1a2>
 8006b5c:	4b2f      	ldr	r3, [pc, #188]	@ (8006c1c <__kernel_rem_pio2+0x324>)
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f7f9 ff94 	bl	8000a8c <__aeabi_dcmpge>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d143      	bne.n	8006bf0 <__kernel_rem_pio2+0x2f8>
 8006b68:	4681      	mov	r9, r0
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	4630      	mov	r0, r6
 8006b70:	4639      	mov	r1, r7
 8006b72:	f7f9 ff6d 	bl	8000a50 <__aeabi_dcmpeq>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	f000 80bf 	beq.w	8006cfa <__kernel_rem_pio2+0x402>
 8006b7c:	f108 33ff 	add.w	r3, r8, #4294967295
 8006b80:	2200      	movs	r2, #0
 8006b82:	9900      	ldr	r1, [sp, #0]
 8006b84:	428b      	cmp	r3, r1
 8006b86:	da6e      	bge.n	8006c66 <__kernel_rem_pio2+0x36e>
 8006b88:	2a00      	cmp	r2, #0
 8006b8a:	f000 8089 	beq.w	8006ca0 <__kernel_rem_pio2+0x3a8>
 8006b8e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b92:	ab0c      	add	r3, sp, #48	@ 0x30
 8006b94:	f1ab 0b18 	sub.w	fp, fp, #24
 8006b98:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d0f6      	beq.n	8006b8e <__kernel_rem_pio2+0x296>
 8006ba0:	4658      	mov	r0, fp
 8006ba2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8006c00 <__kernel_rem_pio2+0x308>
 8006ba6:	f000 f9ff 	bl	8006fa8 <scalbn>
 8006baa:	f108 0301 	add.w	r3, r8, #1
 8006bae:	00da      	lsls	r2, r3, #3
 8006bb0:	9205      	str	r2, [sp, #20]
 8006bb2:	ec55 4b10 	vmov	r4, r5, d0
 8006bb6:	aa70      	add	r2, sp, #448	@ 0x1c0
 8006bb8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8006c14 <__kernel_rem_pio2+0x31c>
 8006bbc:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8006bc0:	4646      	mov	r6, r8
 8006bc2:	f04f 0a00 	mov.w	sl, #0
 8006bc6:	2e00      	cmp	r6, #0
 8006bc8:	f280 80cf 	bge.w	8006d6a <__kernel_rem_pio2+0x472>
 8006bcc:	4644      	mov	r4, r8
 8006bce:	2c00      	cmp	r4, #0
 8006bd0:	f2c0 80fd 	blt.w	8006dce <__kernel_rem_pio2+0x4d6>
 8006bd4:	4b12      	ldr	r3, [pc, #72]	@ (8006c20 <__kernel_rem_pio2+0x328>)
 8006bd6:	461f      	mov	r7, r3
 8006bd8:	ab70      	add	r3, sp, #448	@ 0x1c0
 8006bda:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006bde:	9306      	str	r3, [sp, #24]
 8006be0:	f04f 0a00 	mov.w	sl, #0
 8006be4:	f04f 0b00 	mov.w	fp, #0
 8006be8:	2600      	movs	r6, #0
 8006bea:	eba8 0504 	sub.w	r5, r8, r4
 8006bee:	e0e2      	b.n	8006db6 <__kernel_rem_pio2+0x4be>
 8006bf0:	f04f 0902 	mov.w	r9, #2
 8006bf4:	e754      	b.n	8006aa0 <__kernel_rem_pio2+0x1a8>
 8006bf6:	bf00      	nop
	...
 8006c04:	3ff00000 	.word	0x3ff00000
 8006c08:	080074a8 	.word	0x080074a8
 8006c0c:	40200000 	.word	0x40200000
 8006c10:	3ff00000 	.word	0x3ff00000
 8006c14:	3e700000 	.word	0x3e700000
 8006c18:	41700000 	.word	0x41700000
 8006c1c:	3fe00000 	.word	0x3fe00000
 8006c20:	08007468 	.word	0x08007468
 8006c24:	f854 3b04 	ldr.w	r3, [r4], #4
 8006c28:	b945      	cbnz	r5, 8006c3c <__kernel_rem_pio2+0x344>
 8006c2a:	b123      	cbz	r3, 8006c36 <__kernel_rem_pio2+0x33e>
 8006c2c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8006c30:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c34:	2301      	movs	r3, #1
 8006c36:	3201      	adds	r2, #1
 8006c38:	461d      	mov	r5, r3
 8006c3a:	e738      	b.n	8006aae <__kernel_rem_pio2+0x1b6>
 8006c3c:	1acb      	subs	r3, r1, r3
 8006c3e:	e7f7      	b.n	8006c30 <__kernel_rem_pio2+0x338>
 8006c40:	f108 32ff 	add.w	r2, r8, #4294967295
 8006c44:	ab0c      	add	r3, sp, #48	@ 0x30
 8006c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c4a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006c4e:	a90c      	add	r1, sp, #48	@ 0x30
 8006c50:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006c54:	e739      	b.n	8006aca <__kernel_rem_pio2+0x1d2>
 8006c56:	f108 32ff 	add.w	r2, r8, #4294967295
 8006c5a:	ab0c      	add	r3, sp, #48	@ 0x30
 8006c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c60:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006c64:	e7f3      	b.n	8006c4e <__kernel_rem_pio2+0x356>
 8006c66:	a90c      	add	r1, sp, #48	@ 0x30
 8006c68:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	e787      	b.n	8006b82 <__kernel_rem_pio2+0x28a>
 8006c72:	3401      	adds	r4, #1
 8006c74:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006c78:	2a00      	cmp	r2, #0
 8006c7a:	d0fa      	beq.n	8006c72 <__kernel_rem_pio2+0x37a>
 8006c7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c7e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006c82:	eb0d 0503 	add.w	r5, sp, r3
 8006c86:	9b06      	ldr	r3, [sp, #24]
 8006c88:	aa20      	add	r2, sp, #128	@ 0x80
 8006c8a:	4443      	add	r3, r8
 8006c8c:	f108 0701 	add.w	r7, r8, #1
 8006c90:	3d98      	subs	r5, #152	@ 0x98
 8006c92:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8006c96:	4444      	add	r4, r8
 8006c98:	42bc      	cmp	r4, r7
 8006c9a:	da04      	bge.n	8006ca6 <__kernel_rem_pio2+0x3ae>
 8006c9c:	46a0      	mov	r8, r4
 8006c9e:	e6a2      	b.n	80069e6 <__kernel_rem_pio2+0xee>
 8006ca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ca2:	2401      	movs	r4, #1
 8006ca4:	e7e6      	b.n	8006c74 <__kernel_rem_pio2+0x37c>
 8006ca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8006cac:	f7f9 fbfe 	bl	80004ac <__aeabi_i2d>
 8006cb0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8006f78 <__kernel_rem_pio2+0x680>
 8006cb4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006cb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006cbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cc0:	46b2      	mov	sl, r6
 8006cc2:	f04f 0800 	mov.w	r8, #0
 8006cc6:	9b05      	ldr	r3, [sp, #20]
 8006cc8:	4598      	cmp	r8, r3
 8006cca:	dd05      	ble.n	8006cd8 <__kernel_rem_pio2+0x3e0>
 8006ccc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cd0:	3701      	adds	r7, #1
 8006cd2:	eca5 7b02 	vstmia	r5!, {d7}
 8006cd6:	e7df      	b.n	8006c98 <__kernel_rem_pio2+0x3a0>
 8006cd8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8006cdc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006ce0:	f7f9 fc4e 	bl	8000580 <__aeabi_dmul>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cec:	f7f9 fa92 	bl	8000214 <__adddf3>
 8006cf0:	f108 0801 	add.w	r8, r8, #1
 8006cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cf8:	e7e5      	b.n	8006cc6 <__kernel_rem_pio2+0x3ce>
 8006cfa:	f1cb 0000 	rsb	r0, fp, #0
 8006cfe:	ec47 6b10 	vmov	d0, r6, r7
 8006d02:	f000 f951 	bl	8006fa8 <scalbn>
 8006d06:	ec55 4b10 	vmov	r4, r5, d0
 8006d0a:	4b9d      	ldr	r3, [pc, #628]	@ (8006f80 <__kernel_rem_pio2+0x688>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	4620      	mov	r0, r4
 8006d10:	4629      	mov	r1, r5
 8006d12:	f7f9 febb 	bl	8000a8c <__aeabi_dcmpge>
 8006d16:	b300      	cbz	r0, 8006d5a <__kernel_rem_pio2+0x462>
 8006d18:	4b9a      	ldr	r3, [pc, #616]	@ (8006f84 <__kernel_rem_pio2+0x68c>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	4629      	mov	r1, r5
 8006d20:	f7f9 fc2e 	bl	8000580 <__aeabi_dmul>
 8006d24:	f7f9 fec6 	bl	8000ab4 <__aeabi_d2iz>
 8006d28:	4606      	mov	r6, r0
 8006d2a:	f7f9 fbbf 	bl	80004ac <__aeabi_i2d>
 8006d2e:	4b94      	ldr	r3, [pc, #592]	@ (8006f80 <__kernel_rem_pio2+0x688>)
 8006d30:	2200      	movs	r2, #0
 8006d32:	f7f9 fc25 	bl	8000580 <__aeabi_dmul>
 8006d36:	460b      	mov	r3, r1
 8006d38:	4602      	mov	r2, r0
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f7f9 fa67 	bl	8000210 <__aeabi_dsub>
 8006d42:	f7f9 feb7 	bl	8000ab4 <__aeabi_d2iz>
 8006d46:	ab0c      	add	r3, sp, #48	@ 0x30
 8006d48:	f10b 0b18 	add.w	fp, fp, #24
 8006d4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006d50:	f108 0801 	add.w	r8, r8, #1
 8006d54:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8006d58:	e722      	b.n	8006ba0 <__kernel_rem_pio2+0x2a8>
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	4629      	mov	r1, r5
 8006d5e:	f7f9 fea9 	bl	8000ab4 <__aeabi_d2iz>
 8006d62:	ab0c      	add	r3, sp, #48	@ 0x30
 8006d64:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006d68:	e71a      	b.n	8006ba0 <__kernel_rem_pio2+0x2a8>
 8006d6a:	ab0c      	add	r3, sp, #48	@ 0x30
 8006d6c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006d70:	f7f9 fb9c 	bl	80004ac <__aeabi_i2d>
 8006d74:	4622      	mov	r2, r4
 8006d76:	462b      	mov	r3, r5
 8006d78:	f7f9 fc02 	bl	8000580 <__aeabi_dmul>
 8006d7c:	4652      	mov	r2, sl
 8006d7e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8006d82:	465b      	mov	r3, fp
 8006d84:	4620      	mov	r0, r4
 8006d86:	4629      	mov	r1, r5
 8006d88:	f7f9 fbfa 	bl	8000580 <__aeabi_dmul>
 8006d8c:	3e01      	subs	r6, #1
 8006d8e:	4604      	mov	r4, r0
 8006d90:	460d      	mov	r5, r1
 8006d92:	e718      	b.n	8006bc6 <__kernel_rem_pio2+0x2ce>
 8006d94:	9906      	ldr	r1, [sp, #24]
 8006d96:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006d9a:	9106      	str	r1, [sp, #24]
 8006d9c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8006da0:	f7f9 fbee 	bl	8000580 <__aeabi_dmul>
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	4650      	mov	r0, sl
 8006daa:	4659      	mov	r1, fp
 8006dac:	f7f9 fa32 	bl	8000214 <__adddf3>
 8006db0:	3601      	adds	r6, #1
 8006db2:	4682      	mov	sl, r0
 8006db4:	468b      	mov	fp, r1
 8006db6:	9b00      	ldr	r3, [sp, #0]
 8006db8:	429e      	cmp	r6, r3
 8006dba:	dc01      	bgt.n	8006dc0 <__kernel_rem_pio2+0x4c8>
 8006dbc:	42b5      	cmp	r5, r6
 8006dbe:	dae9      	bge.n	8006d94 <__kernel_rem_pio2+0x49c>
 8006dc0:	ab48      	add	r3, sp, #288	@ 0x120
 8006dc2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006dc6:	e9c5 ab00 	strd	sl, fp, [r5]
 8006dca:	3c01      	subs	r4, #1
 8006dcc:	e6ff      	b.n	8006bce <__kernel_rem_pio2+0x2d6>
 8006dce:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	dc0b      	bgt.n	8006dec <__kernel_rem_pio2+0x4f4>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	dc39      	bgt.n	8006e4c <__kernel_rem_pio2+0x554>
 8006dd8:	d05d      	beq.n	8006e96 <__kernel_rem_pio2+0x59e>
 8006dda:	9b02      	ldr	r3, [sp, #8]
 8006ddc:	f003 0007 	and.w	r0, r3, #7
 8006de0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8006de4:	ecbd 8b02 	vpop	{d8}
 8006de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dec:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006dee:	2b03      	cmp	r3, #3
 8006df0:	d1f3      	bne.n	8006dda <__kernel_rem_pio2+0x4e2>
 8006df2:	9b05      	ldr	r3, [sp, #20]
 8006df4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006df8:	eb0d 0403 	add.w	r4, sp, r3
 8006dfc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8006e00:	4625      	mov	r5, r4
 8006e02:	46c2      	mov	sl, r8
 8006e04:	f1ba 0f00 	cmp.w	sl, #0
 8006e08:	f1a5 0508 	sub.w	r5, r5, #8
 8006e0c:	dc6b      	bgt.n	8006ee6 <__kernel_rem_pio2+0x5ee>
 8006e0e:	4645      	mov	r5, r8
 8006e10:	2d01      	cmp	r5, #1
 8006e12:	f1a4 0408 	sub.w	r4, r4, #8
 8006e16:	f300 8087 	bgt.w	8006f28 <__kernel_rem_pio2+0x630>
 8006e1a:	9c05      	ldr	r4, [sp, #20]
 8006e1c:	ab48      	add	r3, sp, #288	@ 0x120
 8006e1e:	441c      	add	r4, r3
 8006e20:	2000      	movs	r0, #0
 8006e22:	2100      	movs	r1, #0
 8006e24:	f1b8 0f01 	cmp.w	r8, #1
 8006e28:	f300 809c 	bgt.w	8006f64 <__kernel_rem_pio2+0x66c>
 8006e2c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8006e30:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8006e34:	f1b9 0f00 	cmp.w	r9, #0
 8006e38:	f040 80a6 	bne.w	8006f88 <__kernel_rem_pio2+0x690>
 8006e3c:	9b04      	ldr	r3, [sp, #16]
 8006e3e:	e9c3 7800 	strd	r7, r8, [r3]
 8006e42:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006e46:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006e4a:	e7c6      	b.n	8006dda <__kernel_rem_pio2+0x4e2>
 8006e4c:	9d05      	ldr	r5, [sp, #20]
 8006e4e:	ab48      	add	r3, sp, #288	@ 0x120
 8006e50:	441d      	add	r5, r3
 8006e52:	4644      	mov	r4, r8
 8006e54:	2000      	movs	r0, #0
 8006e56:	2100      	movs	r1, #0
 8006e58:	2c00      	cmp	r4, #0
 8006e5a:	da35      	bge.n	8006ec8 <__kernel_rem_pio2+0x5d0>
 8006e5c:	f1b9 0f00 	cmp.w	r9, #0
 8006e60:	d038      	beq.n	8006ed4 <__kernel_rem_pio2+0x5dc>
 8006e62:	4602      	mov	r2, r0
 8006e64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006e68:	9c04      	ldr	r4, [sp, #16]
 8006e6a:	e9c4 2300 	strd	r2, r3, [r4]
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8006e76:	f7f9 f9cb 	bl	8000210 <__aeabi_dsub>
 8006e7a:	ad4a      	add	r5, sp, #296	@ 0x128
 8006e7c:	2401      	movs	r4, #1
 8006e7e:	45a0      	cmp	r8, r4
 8006e80:	da2b      	bge.n	8006eda <__kernel_rem_pio2+0x5e2>
 8006e82:	f1b9 0f00 	cmp.w	r9, #0
 8006e86:	d002      	beq.n	8006e8e <__kernel_rem_pio2+0x596>
 8006e88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	9b04      	ldr	r3, [sp, #16]
 8006e90:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006e94:	e7a1      	b.n	8006dda <__kernel_rem_pio2+0x4e2>
 8006e96:	9c05      	ldr	r4, [sp, #20]
 8006e98:	ab48      	add	r3, sp, #288	@ 0x120
 8006e9a:	441c      	add	r4, r3
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	2100      	movs	r1, #0
 8006ea0:	f1b8 0f00 	cmp.w	r8, #0
 8006ea4:	da09      	bge.n	8006eba <__kernel_rem_pio2+0x5c2>
 8006ea6:	f1b9 0f00 	cmp.w	r9, #0
 8006eaa:	d002      	beq.n	8006eb2 <__kernel_rem_pio2+0x5ba>
 8006eac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	9b04      	ldr	r3, [sp, #16]
 8006eb4:	e9c3 0100 	strd	r0, r1, [r3]
 8006eb8:	e78f      	b.n	8006dda <__kernel_rem_pio2+0x4e2>
 8006eba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006ebe:	f7f9 f9a9 	bl	8000214 <__adddf3>
 8006ec2:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ec6:	e7eb      	b.n	8006ea0 <__kernel_rem_pio2+0x5a8>
 8006ec8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006ecc:	f7f9 f9a2 	bl	8000214 <__adddf3>
 8006ed0:	3c01      	subs	r4, #1
 8006ed2:	e7c1      	b.n	8006e58 <__kernel_rem_pio2+0x560>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	e7c6      	b.n	8006e68 <__kernel_rem_pio2+0x570>
 8006eda:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8006ede:	f7f9 f999 	bl	8000214 <__adddf3>
 8006ee2:	3401      	adds	r4, #1
 8006ee4:	e7cb      	b.n	8006e7e <__kernel_rem_pio2+0x586>
 8006ee6:	ed95 7b00 	vldr	d7, [r5]
 8006eea:	ed8d 7b00 	vstr	d7, [sp]
 8006eee:	ed95 7b02 	vldr	d7, [r5, #8]
 8006ef2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ef6:	ec53 2b17 	vmov	r2, r3, d7
 8006efa:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006efe:	f7f9 f989 	bl	8000214 <__adddf3>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	4606      	mov	r6, r0
 8006f08:	460f      	mov	r7, r1
 8006f0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f0e:	f7f9 f97f 	bl	8000210 <__aeabi_dsub>
 8006f12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f16:	f7f9 f97d 	bl	8000214 <__adddf3>
 8006f1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f1e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8006f22:	e9c5 6700 	strd	r6, r7, [r5]
 8006f26:	e76d      	b.n	8006e04 <__kernel_rem_pio2+0x50c>
 8006f28:	ed94 7b00 	vldr	d7, [r4]
 8006f2c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8006f30:	ec51 0b17 	vmov	r0, r1, d7
 8006f34:	4652      	mov	r2, sl
 8006f36:	465b      	mov	r3, fp
 8006f38:	ed8d 7b00 	vstr	d7, [sp]
 8006f3c:	f7f9 f96a 	bl	8000214 <__adddf3>
 8006f40:	4602      	mov	r2, r0
 8006f42:	460b      	mov	r3, r1
 8006f44:	4606      	mov	r6, r0
 8006f46:	460f      	mov	r7, r1
 8006f48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f4c:	f7f9 f960 	bl	8000210 <__aeabi_dsub>
 8006f50:	4652      	mov	r2, sl
 8006f52:	465b      	mov	r3, fp
 8006f54:	f7f9 f95e 	bl	8000214 <__adddf3>
 8006f58:	3d01      	subs	r5, #1
 8006f5a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006f5e:	e9c4 6700 	strd	r6, r7, [r4]
 8006f62:	e755      	b.n	8006e10 <__kernel_rem_pio2+0x518>
 8006f64:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006f68:	f7f9 f954 	bl	8000214 <__adddf3>
 8006f6c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f70:	e758      	b.n	8006e24 <__kernel_rem_pio2+0x52c>
 8006f72:	bf00      	nop
 8006f74:	f3af 8000 	nop.w
	...
 8006f80:	41700000 	.word	0x41700000
 8006f84:	3e700000 	.word	0x3e700000
 8006f88:	9b04      	ldr	r3, [sp, #16]
 8006f8a:	9a04      	ldr	r2, [sp, #16]
 8006f8c:	601f      	str	r7, [r3, #0]
 8006f8e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8006f92:	605c      	str	r4, [r3, #4]
 8006f94:	609d      	str	r5, [r3, #8]
 8006f96:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f9a:	60d3      	str	r3, [r2, #12]
 8006f9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006fa0:	6110      	str	r0, [r2, #16]
 8006fa2:	6153      	str	r3, [r2, #20]
 8006fa4:	e719      	b.n	8006dda <__kernel_rem_pio2+0x4e2>
 8006fa6:	bf00      	nop

08006fa8 <scalbn>:
 8006fa8:	b570      	push	{r4, r5, r6, lr}
 8006faa:	ec55 4b10 	vmov	r4, r5, d0
 8006fae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006fb2:	4606      	mov	r6, r0
 8006fb4:	462b      	mov	r3, r5
 8006fb6:	b991      	cbnz	r1, 8006fde <scalbn+0x36>
 8006fb8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006fbc:	4323      	orrs	r3, r4
 8006fbe:	d03d      	beq.n	800703c <scalbn+0x94>
 8006fc0:	4b35      	ldr	r3, [pc, #212]	@ (8007098 <scalbn+0xf0>)
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	4629      	mov	r1, r5
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f7f9 fada 	bl	8000580 <__aeabi_dmul>
 8006fcc:	4b33      	ldr	r3, [pc, #204]	@ (800709c <scalbn+0xf4>)
 8006fce:	429e      	cmp	r6, r3
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	460d      	mov	r5, r1
 8006fd4:	da0f      	bge.n	8006ff6 <scalbn+0x4e>
 8006fd6:	a328      	add	r3, pc, #160	@ (adr r3, 8007078 <scalbn+0xd0>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	e01e      	b.n	800701c <scalbn+0x74>
 8006fde:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006fe2:	4291      	cmp	r1, r2
 8006fe4:	d10b      	bne.n	8006ffe <scalbn+0x56>
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	4620      	mov	r0, r4
 8006fea:	4629      	mov	r1, r5
 8006fec:	f7f9 f912 	bl	8000214 <__adddf3>
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	460d      	mov	r5, r1
 8006ff4:	e022      	b.n	800703c <scalbn+0x94>
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006ffc:	3936      	subs	r1, #54	@ 0x36
 8006ffe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007002:	4296      	cmp	r6, r2
 8007004:	dd0d      	ble.n	8007022 <scalbn+0x7a>
 8007006:	2d00      	cmp	r5, #0
 8007008:	a11d      	add	r1, pc, #116	@ (adr r1, 8007080 <scalbn+0xd8>)
 800700a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800700e:	da02      	bge.n	8007016 <scalbn+0x6e>
 8007010:	a11d      	add	r1, pc, #116	@ (adr r1, 8007088 <scalbn+0xe0>)
 8007012:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007016:	a31a      	add	r3, pc, #104	@ (adr r3, 8007080 <scalbn+0xd8>)
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f7f9 fab0 	bl	8000580 <__aeabi_dmul>
 8007020:	e7e6      	b.n	8006ff0 <scalbn+0x48>
 8007022:	1872      	adds	r2, r6, r1
 8007024:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007028:	428a      	cmp	r2, r1
 800702a:	dcec      	bgt.n	8007006 <scalbn+0x5e>
 800702c:	2a00      	cmp	r2, #0
 800702e:	dd08      	ble.n	8007042 <scalbn+0x9a>
 8007030:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007034:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007038:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800703c:	ec45 4b10 	vmov	d0, r4, r5
 8007040:	bd70      	pop	{r4, r5, r6, pc}
 8007042:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007046:	da08      	bge.n	800705a <scalbn+0xb2>
 8007048:	2d00      	cmp	r5, #0
 800704a:	a10b      	add	r1, pc, #44	@ (adr r1, 8007078 <scalbn+0xd0>)
 800704c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007050:	dac1      	bge.n	8006fd6 <scalbn+0x2e>
 8007052:	a10f      	add	r1, pc, #60	@ (adr r1, 8007090 <scalbn+0xe8>)
 8007054:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007058:	e7bd      	b.n	8006fd6 <scalbn+0x2e>
 800705a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800705e:	3236      	adds	r2, #54	@ 0x36
 8007060:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007064:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007068:	4620      	mov	r0, r4
 800706a:	4b0d      	ldr	r3, [pc, #52]	@ (80070a0 <scalbn+0xf8>)
 800706c:	4629      	mov	r1, r5
 800706e:	2200      	movs	r2, #0
 8007070:	e7d4      	b.n	800701c <scalbn+0x74>
 8007072:	bf00      	nop
 8007074:	f3af 8000 	nop.w
 8007078:	c2f8f359 	.word	0xc2f8f359
 800707c:	01a56e1f 	.word	0x01a56e1f
 8007080:	8800759c 	.word	0x8800759c
 8007084:	7e37e43c 	.word	0x7e37e43c
 8007088:	8800759c 	.word	0x8800759c
 800708c:	fe37e43c 	.word	0xfe37e43c
 8007090:	c2f8f359 	.word	0xc2f8f359
 8007094:	81a56e1f 	.word	0x81a56e1f
 8007098:	43500000 	.word	0x43500000
 800709c:	ffff3cb0 	.word	0xffff3cb0
 80070a0:	3c900000 	.word	0x3c900000
 80070a4:	00000000 	.word	0x00000000

080070a8 <floor>:
 80070a8:	ec51 0b10 	vmov	r0, r1, d0
 80070ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80070b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80070b8:	2e13      	cmp	r6, #19
 80070ba:	460c      	mov	r4, r1
 80070bc:	4605      	mov	r5, r0
 80070be:	4680      	mov	r8, r0
 80070c0:	dc34      	bgt.n	800712c <floor+0x84>
 80070c2:	2e00      	cmp	r6, #0
 80070c4:	da17      	bge.n	80070f6 <floor+0x4e>
 80070c6:	a332      	add	r3, pc, #200	@ (adr r3, 8007190 <floor+0xe8>)
 80070c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070cc:	f7f9 f8a2 	bl	8000214 <__adddf3>
 80070d0:	2200      	movs	r2, #0
 80070d2:	2300      	movs	r3, #0
 80070d4:	f7f9 fce4 	bl	8000aa0 <__aeabi_dcmpgt>
 80070d8:	b150      	cbz	r0, 80070f0 <floor+0x48>
 80070da:	2c00      	cmp	r4, #0
 80070dc:	da55      	bge.n	800718a <floor+0xe2>
 80070de:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80070e2:	432c      	orrs	r4, r5
 80070e4:	2500      	movs	r5, #0
 80070e6:	42ac      	cmp	r4, r5
 80070e8:	4c2b      	ldr	r4, [pc, #172]	@ (8007198 <floor+0xf0>)
 80070ea:	bf08      	it	eq
 80070ec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80070f0:	4621      	mov	r1, r4
 80070f2:	4628      	mov	r0, r5
 80070f4:	e023      	b.n	800713e <floor+0x96>
 80070f6:	4f29      	ldr	r7, [pc, #164]	@ (800719c <floor+0xf4>)
 80070f8:	4137      	asrs	r7, r6
 80070fa:	ea01 0307 	and.w	r3, r1, r7
 80070fe:	4303      	orrs	r3, r0
 8007100:	d01d      	beq.n	800713e <floor+0x96>
 8007102:	a323      	add	r3, pc, #140	@ (adr r3, 8007190 <floor+0xe8>)
 8007104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007108:	f7f9 f884 	bl	8000214 <__adddf3>
 800710c:	2200      	movs	r2, #0
 800710e:	2300      	movs	r3, #0
 8007110:	f7f9 fcc6 	bl	8000aa0 <__aeabi_dcmpgt>
 8007114:	2800      	cmp	r0, #0
 8007116:	d0eb      	beq.n	80070f0 <floor+0x48>
 8007118:	2c00      	cmp	r4, #0
 800711a:	bfbe      	ittt	lt
 800711c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8007120:	4133      	asrlt	r3, r6
 8007122:	18e4      	addlt	r4, r4, r3
 8007124:	ea24 0407 	bic.w	r4, r4, r7
 8007128:	2500      	movs	r5, #0
 800712a:	e7e1      	b.n	80070f0 <floor+0x48>
 800712c:	2e33      	cmp	r6, #51	@ 0x33
 800712e:	dd0a      	ble.n	8007146 <floor+0x9e>
 8007130:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8007134:	d103      	bne.n	800713e <floor+0x96>
 8007136:	4602      	mov	r2, r0
 8007138:	460b      	mov	r3, r1
 800713a:	f7f9 f86b 	bl	8000214 <__adddf3>
 800713e:	ec41 0b10 	vmov	d0, r0, r1
 8007142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007146:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800714a:	f04f 37ff 	mov.w	r7, #4294967295
 800714e:	40df      	lsrs	r7, r3
 8007150:	4207      	tst	r7, r0
 8007152:	d0f4      	beq.n	800713e <floor+0x96>
 8007154:	a30e      	add	r3, pc, #56	@ (adr r3, 8007190 <floor+0xe8>)
 8007156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715a:	f7f9 f85b 	bl	8000214 <__adddf3>
 800715e:	2200      	movs	r2, #0
 8007160:	2300      	movs	r3, #0
 8007162:	f7f9 fc9d 	bl	8000aa0 <__aeabi_dcmpgt>
 8007166:	2800      	cmp	r0, #0
 8007168:	d0c2      	beq.n	80070f0 <floor+0x48>
 800716a:	2c00      	cmp	r4, #0
 800716c:	da0a      	bge.n	8007184 <floor+0xdc>
 800716e:	2e14      	cmp	r6, #20
 8007170:	d101      	bne.n	8007176 <floor+0xce>
 8007172:	3401      	adds	r4, #1
 8007174:	e006      	b.n	8007184 <floor+0xdc>
 8007176:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800717a:	2301      	movs	r3, #1
 800717c:	40b3      	lsls	r3, r6
 800717e:	441d      	add	r5, r3
 8007180:	4545      	cmp	r5, r8
 8007182:	d3f6      	bcc.n	8007172 <floor+0xca>
 8007184:	ea25 0507 	bic.w	r5, r5, r7
 8007188:	e7b2      	b.n	80070f0 <floor+0x48>
 800718a:	2500      	movs	r5, #0
 800718c:	462c      	mov	r4, r5
 800718e:	e7af      	b.n	80070f0 <floor+0x48>
 8007190:	8800759c 	.word	0x8800759c
 8007194:	7e37e43c 	.word	0x7e37e43c
 8007198:	bff00000 	.word	0xbff00000
 800719c:	000fffff 	.word	0x000fffff

080071a0 <_init>:
 80071a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071a2:	bf00      	nop
 80071a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071a6:	bc08      	pop	{r3}
 80071a8:	469e      	mov	lr, r3
 80071aa:	4770      	bx	lr

080071ac <_fini>:
 80071ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ae:	bf00      	nop
 80071b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071b2:	bc08      	pop	{r3}
 80071b4:	469e      	mov	lr, r3
 80071b6:	4770      	bx	lr
