# Project 0002: RISC-V 32-bit IM Instruction Encoding ðŸš§

### Overview
Implementation of RISC-V 32-bit instruction encoder to convert Instruction enum variants into 32-bit instruction words. This complements the decoder by enabling bidirectional conversion between instruction representations and machine code.

## Tasks

### Instruction Infrastructure âœ…
- âœ… Add encode() method to Instruction enum (returns Result<u32, EncodeError>)
- âœ… Create EncodeError type for error handling
- âœ… Add InvalidRegister variant to EncodeError for register bounds checking
- âœ… Add InvalidImmediate variant to EncodeError for immediate bounds checking
- âœ… Implement std::error::Error and std::fmt::Display for EncodeError
- âœ… Create helper function encode_r_type() for R-type instructions (with register bounds checking)
- âœ… Create helper function encode_i_type() for I-type instructions (with register and immediate bounds checking)
- âœ… Create helper function encode_s_type() for S-type instructions (with register and immediate bounds checking)
- ðŸš§ Create helper functions for B, U, and J formats as needed
- âœ… Add comprehensive test suite structure (roundtrip tests in src/tests/instruction/roundtrip/)

### R-Type Instruction Encoding âœ…
- âœ… ADD instruction
- âœ… SUB instruction  
- âœ… SLL instruction
- âœ… SLT instruction
- âœ… SLTU instruction
- âœ… XOR instruction
- âœ… SRL instruction
- âœ… SRA instruction
- âœ… OR instruction
- âœ… AND instruction

### I-Type Instruction Encoding âœ…
- âœ… ADDI instruction
- âœ… SLTI instruction
- âœ… SLTIU instruction
- âœ… XORI instruction
- âœ… ORI instruction
- âœ… ANDI instruction
- âœ… SLLI instruction
- âœ… SRLI instruction
- âœ… SRAI instruction

### Load Instruction Encoding âœ…
- âœ… LB instruction
- âœ… LH instruction
- âœ… LW instruction
- âœ… LBU instruction
- âœ… LHU instruction

### Store Instruction Encoding âœ…
- âœ… SB instruction
- âœ… SH instruction
- âœ… SW instruction

### Branch Instruction Encoding ðŸ“‹
- ðŸ“‹ BEQ instruction
- ðŸ“‹ BNE instruction
- ðŸ“‹ BLT instruction
- ðŸ“‹ BGE instruction
- ðŸ“‹ BLTU instruction
- ðŸ“‹ BGEU instruction

### Jump Instruction Encoding ðŸ“‹
- ðŸ“‹ JAL instruction
- ðŸ“‹ JALR instruction

### U-Type Instruction Encoding ðŸ“‹
- ðŸ“‹ LUI instruction
- ðŸ“‹ AUIPC instruction

### System Instruction Encoding ðŸ“‹
- ðŸ“‹ ECALL instruction
- ðŸ“‹ EBREAK instruction

### M Extension Encoding ðŸ“‹
- ðŸ“‹ MUL instruction
- ðŸ“‹ MULH instruction
- ðŸ“‹ MULHSU instruction
- ðŸ“‹ MULHU instruction
- ðŸ“‹ DIV instruction
- ðŸ“‹ DIVU instruction
- ðŸ“‹ REM instruction
- ðŸ“‹ REMU instruction

### Testing & Validation ðŸš§
- âœ… Create helper function assert_encode_decode() for bidirectional testing
- âœ… Reorganize tests into roundtrip directory for combined encode/decode testing
- âœ… Remove duplicate decode tests that are covered by roundtrip tests
- âœ… Round-trip tests (encode then decode should match original)
- âœ… Register bounds checking tests for R-type instructions (InvalidRegister error)
- âœ… Immediate bounds checking tests for I-type instructions (InvalidImmediate error)
- ðŸ“‹ Verify encoding matches RISC-V specification test vectors
- âœ… Edge case testing for immediate value ranges
- âœ… 100% code coverage maintained
- âœ… R-type instructions: All decode tests migrated to roundtrip tests
- ðŸš§ I-type, S-type, B-type, U-type, J-type: Decode tests remain, will migrate as encoding is implemented
- ðŸ“‹ Final test structure review: Evaluate and reorganize test directory structure for optimal discoverability and maintainability

### Documentation ðŸ“‹
- ðŸ“‹ Add encoding examples to documentation
- ðŸ“‹ Update module-level documentation in src/instruction.rs to reflect encoding capability
- ðŸ“‹ Update CLAUDE.md to document encoding infrastructure and conventions

## Implementation Notes

### Completed Infrastructure
- Created `EncodeError` enum with `NotImplemented` variant for gradual implementation
- Added `InvalidRegister` variant to `EncodeError` for register bounds checking (stores register name and invalid value)
- Added `InvalidImmediate` variant to `EncodeError` for immediate bounds checking (stores field name and invalid value)
- Added `encode()` method that returns `Result<u32, EncodeError>`
- Created `encode_r_type()` helper function at bottom of file for R-type encoding with register bounds checking
- Created `encode_i_type()` helper function for I-type encoding with register and immediate bounds checking
- Reorganized tests: `src/tests/instruction/roundtrip/` for combined encode/decode tests
- Test utility `assert_encode_decode()` in `src/tests/instruction/mod.rs`
- **R-Type Instructions Complete**: All 10 R-type instructions (ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND) now have full encoding support with comprehensive roundtrip tests
- **I-Type Instructions Complete**: All 9 I-type instructions (ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI) now have full encoding support with comprehensive roundtrip tests
- **Load Instructions Complete**: All 5 load instructions (LB, LH, LW, LBU, LHU) now have full encoding support using the same encode_i_type() helper since they share the I-type format with opcode 0x03
- **Store Instructions Complete**: All 3 store instructions (SB, SH, SW) now have full encoding support using the new encode_s_type() helper with opcode 0x23 and appropriate funct3 values
- **Register Bounds Checking**: Added comprehensive tests in `src/tests/instruction/encode/bounds/register/` for all R-type instructions
- **Immediate Bounds Checking**: Added comprehensive tests in `src/tests/instruction/encode/bounds/immediate/` for all I-type instructions, verifying proper InvalidImmediate errors for values outside their valid ranges:
  - Regular I-type instructions (ADDI, SLTI, SLTIU, XORI, ORI, ANDI): -2048 to 2047 range
  - Shift instructions (SLLI, SRLI, SRAI): 0 to 31 range for shamt field

### Current Test Structure
After completing all I-type, Load, and Store instructions, the test organization is:
- `src/tests/instruction/decode/`: Contains decode-only tests for instructions not yet encoding-enabled
  - `branch/`: All branch instruction decode tests
  - `jump/`: All jump instruction decode tests
  - `multiply/`: All M-extension decode tests
  - `utype/`: All U-type decode tests
  - `system/`: All system instruction decode tests
  - `register/`: Only contains SLL, SLT, SLTU tests (special decode cases not covered by roundtrip)
- `src/tests/instruction/roundtrip/`: Contains bidirectional encode+decode tests
  - `register/`: All R-type instructions (add, sub, sll, slt, sltu, xor, srl, sra, or, and)
  - `immediate/`: All I-type instructions (addi, slti, sltiu, xori, ori, andi, slli, srli, srai)
  - `load/`: All load instructions (lb, lh, lw, lbu, lhu)
  - `store/`: All store instructions (sb, sh, sw)
- `src/tests/instruction/encode/`: Contains encode-specific tests
  - `unimplemented.rs`: Tests verifying NotImplemented errors for unimplemented instructions
  - `bounds/register/`: Tests verifying InvalidRegister errors for out-of-bounds register values in R-type instructions
  - `bounds/immediate/`: Tests verifying InvalidImmediate errors for out-of-bounds immediate values in all I-type instructions
  - `bounds/load/`: Tests verifying InvalidRegister and InvalidImmediate errors for load instructions
  - `bounds/store/`: Tests verifying InvalidRegister and InvalidImmediate errors for store instructions
  - `error.rs`: Tests for EncodeError Display and Error trait implementations
- `src/tests/instruction/display/`: Display formatting tests (unchanged)

### Key Learnings
- Helper functions like `encode_r_type()` should be placed at the bottom of the file
- Roundtrip tests eliminate duplication between encode and decode test suites
- Test organization should mirror instruction types (register/, immediate/, etc.)
- All instruction variants must derive `Debug`, `Clone`, and `PartialEq` for testing
- EncodeError should implement std::error::Error and std::fmt::Display traits for proper error handling
- **IMPORTANT**: When implementing encoding for an instruction, remove only the decode test functions that are covered by roundtrip tests (e.g., in `src/tests/instruction/decode/register/sub.rs`, remove functions like `basic()`, `zero_registers()`, etc. when adding `src/tests/instruction/roundtrip/register/sub.rs`). Keep any decode failure tests that aren't covered by roundtrip. If no tests remain in the file after removal, delete the file and update the mod.rs
- All R-type instructions follow the same encoding pattern using `encode_r_type()` with appropriate funct3 and funct7 values
- Test migration strategy: As each instruction type gets encoding support, its decode tests are replaced with roundtrip tests that verify both encode and decode operations
- **Register Bounds Checking**: The `encode_r_type()` function validates that all register values (rd, rs1, rs2) are within the valid range (0-31) and returns `InvalidRegister` error with the register name and invalid value if out of bounds
- **Immediate Bounds Checking**: The `encode_i_type()` function validates that immediate values are within the valid range for I-type instructions (-2048 to 2047) and returns `InvalidImmediate` error with the field name and invalid value if out of bounds
- **Comprehensive Error Testing**: Each instruction needs bounds checking tests for all applicable fields (registers and immediates) to ensure 100% code coverage

### Final Test Structure Review Considerations
When all encoding is complete, review the test structure for:
- **Consistency**: Ensure all instruction types follow the same organizational pattern
- **Discoverability**: Tests should be easy to find based on instruction name or type
- **Maintainability**: Consider consolidating directories if decode/ becomes mostly empty
- **Naming**: Ensure test function names are consistent and descriptive
- **Coverage**: Verify edge cases and error conditions are adequately tested
- **Documentation**: Add README files to test directories explaining the organization
- Potential reorganization options:
  - Keep roundtrip/ as primary test location, move remaining decode tests there
  - Organize by instruction format (R, I, S, B, U, J) vs functionality
  - Consider whether encode/unimplemented.rs tests are still needed

## Design Considerations

### Encoding Strategy
- Each instruction variant implements its own encoding logic
- Immediate values are validated to ensure they fit within bit width constraints

### Error Handling
- Return Result<u32, EncodeError> to handle invalid immediate values
- Provide clear error messages for out-of-range immediates
- Always use Result for error handling, never panic

### Testing Approach
- Modify existing decode tests to test bidirectionally using a shared helper function
- The helper should: decode the instruction word, verify it matches expected, encode it back, verify it matches original word
- Every encoded instruction should decode back to the original
- Test boundary values for all immediate fields
- Verify against known instruction encodings from RISC-V spec