// Seed: 2083459054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0 == 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input wor id_5,
    output logic id_6,
    input wor id_7,
    input tri id_8,
    input uwire id_9,
    input wand id_10,
    output uwire id_11
);
  wire id_13;
  final #1 id_6 <= 1'b0;
  assign id_0 = ~1;
  module_0(
      id_13, id_13, id_13, id_13
  );
  wire id_14;
endmodule
