INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/InsRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/LeftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/clk_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_slow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/remove_shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module remove_shake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/Hard_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hard_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/sCPU/sCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
