{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426227254219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426227254228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 23:14:14 2015 " "Processing started: Thu Mar 12 23:14:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426227254228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426227254228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426227254228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426227254744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 3 3 " "Found 3 design units, including 3 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "SE.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/SE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254814 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE30 " "Found entity 2: SE30" {  } { { "SE.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/SE.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254814 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE0 " "Found entity 3: SE0" {  } { { "SE.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/SE.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 4 4 " "Found 4 design units, including 4 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254817 ""} { "Info" "ISGN_ENTITY_NAME" "2 register16 " "Found entity 2: register16" {  } { { "register.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/register.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254817 ""} { "Info" "ISGN_ENTITY_NAME" "3 register5 " "Found entity 3: register5" {  } { { "register.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/register.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254817 ""} { "Info" "ISGN_ENTITY_NAME" "4 register2 " "Found entity 4: register2" {  } { { "register.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/register.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 15 15 " "Found 15 design units, including 15 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_r " "Found entity 2: mux2_r" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4_1 " "Found entity 3: mux4_1" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8_1 " "Found entity 4: mux8_1" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux32_1 " "Found entity 5: mux32_1" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux32_32 " "Found entity 6: mux32_32" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "7 D_FF " "Found entity 7: D_FF" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "9 register_32 " "Found entity 9: register_32" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_module " "Found entity 10: register_module" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "11 dec2_4 " "Found entity 11: dec2_4" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "12 dec3_8 " "Found entity 12: dec3_8" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "13 dec5_32 " "Found entity 13: dec5_32" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "14 regfile " "Found entity 14: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""} { "Info" "ISGN_ENTITY_NAME" "15 regfile_testbench " "Found entity 15: regfile_testbench" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/InstructionMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rsDataSel1 rsdatasel1 forwardingcntrl.sv(6) " "Verilog HDL Declaration information at forwardingcntrl.sv(6): object \"rsDataSel1\" differs only in case from object \"rsdatasel1\" in the same scope" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rsDataSel2 rsdatasel2 forwardingcntrl.sv(6) " "Verilog HDL Declaration information at forwardingcntrl.sv(6): object \"rsDataSel2\" differs only in case from object \"rsdatasel2\" in the same scope" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rtDataSel1 rtdatasel1 forwardingcntrl.sv(6) " "Verilog HDL Declaration information at forwardingcntrl.sv(6): object \"rtDataSel1\" differs only in case from object \"rtdatasel1\" in the same scope" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rtDataSel2 rtdatasel2 forwardingcntrl.sv(6) " "Verilog HDL Declaration information at forwardingcntrl.sv(6): object \"rtDataSel2\" differs only in case from object \"rtdatasel2\" in the same scope" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingcntrl.sv 3 3 " "Found 3 design units, including 3 entities, in source file forwardingcntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingcntrl " "Found entity 1: forwardingcntrl" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254829 ""} { "Info" "ISGN_ENTITY_NAME" "2 chooseData " "Found entity 2: chooseData" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254829 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32 " "Found entity 3: mux32" {  } { { "forwardingcntrl.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/forwardingcntrl.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 4 4 " "Found 4 design units, including 4 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254832 ""} { "Info" "ISGN_ENTITY_NAME" "2 proCoun " "Found entity 2: proCoun" {  } { { "fetch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254832 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder30 " "Found entity 3: adder30" {  } { { "fetch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254832 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux30 " "Found entity 4: mux30" {  } { { "fetch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegDstTo2 regdstto2 datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"RegDstTo2\" differs only in case from object \"regdstto2\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluDataTo2 aluDatato2 datapath.sv(12) " "Verilog HDL Declaration information at datapath.sv(12): object \"aluDataTo2\" differs only in case from object \"aluDatato2\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DaFrom2 Dafrom2 datapath.sv(12) " "Verilog HDL Declaration information at datapath.sv(12): object \"DaFrom2\" differs only in case from object \"Dafrom2\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DbFrom2 Dbfrom2 datapath.sv(12) " "Verilog HDL Declaration information at datapath.sv(12): object \"DbFrom2\" differs only in case from object \"Dbfrom2\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUoutTo3 aluoutto3 datapath.sv(13) " "Verilog HDL Declaration information at datapath.sv(13): object \"ALUoutTo3\" differs only in case from object \"aluoutto3\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataTo4 datato4 datapath.sv(13) " "Verilog HDL Declaration information at datapath.sv(13): object \"dataTo4\" differs only in case from object \"datato4\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrFrom4 regwrfrom4 datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"RegWrFrom4\" differs only in case from object \"regwrfrom4\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegDstFrom4 regdstfrom4 datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"RegDstFrom4\" differs only in case from object \"regdstfrom4\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254837 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_testbench " "Found entity 2: datapath_testbench" {  } { { "datapath.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/dataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkifbanch.sv 2 2 " "Found 2 design units, including 2 entities, in source file checkifbanch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 checkIfbanch " "Found entity 1: checkIfbanch" {  } { { "checkIfBanch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/checkIfBanch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254846 ""} { "Info" "ISGN_ENTITY_NAME" "2 checkDaDb " "Found entity 2: checkDaDb" {  } { { "checkIfBanch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/checkIfBanch.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ALU.sv(4) " "Verilog HDL Declaration information at ALU.sv(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1426227254849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 8 8 " "Found 8 design units, including 8 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit1 " "Found entity 3: bit1" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2_alu " "Found entity 4: mux2_alu" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4_alu " "Found entity 5: mux4_alu" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "6 zero " "Found entity 6: zero" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "7 zero_testbench " "Found entity 7: zero_testbench" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU_testbench " "Found entity 8: ALU_testbench" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/adder32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426227254854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426227254854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel regfile.sv(7) " "Verilog HDL Implicit Net warning at regfile.sv(7): created implicit net for \"nsel\"" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227254855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA regfile.sv(18) " "Verilog HDL Implicit Net warning at regfile.sv(18): created implicit net for \"notA\"" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227254855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 regfile.sv(19) " "Verilog HDL Implicit Net warning at regfile.sv(19): created implicit net for \"y0\"" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227254855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 regfile.sv(20) " "Verilog HDL Implicit Net warning at regfile.sv(20): created implicit net for \"y1\"" {  } { { "regfile.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/regfile.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227254855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notZero fetch.sv(10) " "Verilog HDL Implicit Net warning at fetch.sv(10): created implicit net for \"notZero\"" {  } { { "fetch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227254855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel ALU.sv(83) " "Verilog HDL Implicit Net warning at ALU.sv(83): created implicit net for \"nsel\"" {  } { { "ALU.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/ALU.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227254855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426227254917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f " "Elaborating entity \"fetch\" for hierarchy \"fetch:f\"" {  } { { "datapath.sv" "f" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE30 fetch:f\|SE30:signexten " "Elaborating entity \"SE30\" for hierarchy \"fetch:f\|SE30:signexten\"" {  } { { "fetch.sv" "signexten" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux30 fetch:f\|mux30:mux1 " "Elaborating entity \"mux30\" for hierarchy \"fetch:f\|mux30:mux1\"" {  } { { "fetch.sv" "mux1" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_r fetch:f\|mux30:mux1\|mux2_r:eachMux2\[0\].m " "Elaborating entity \"mux2_r\" for hierarchy \"fetch:f\|mux30:mux1\|mux2_r:eachMux2\[0\].m\"" {  } { { "fetch.sv" "eachMux2\[0\].m" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder30 fetch:f\|adder30:ad " "Elaborating entity \"adder30\" for hierarchy \"fetch:f\|adder30:ad\"" {  } { { "fetch.sv" "ad" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254949 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout fetch.sv(53) " "Output port \"Cout\" at fetch.sv(53) has no driver" {  } { { "fetch.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1426227254950 "|datapath|fetch:f|adder30:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetch:f\|adder30:ad\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"fetch:f\|adder30:ad\|adder:add1\"" {  } { { "fetch.sv" "add1" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proCoun fetch:f\|proCoun:pro " "Elaborating entity \"proCoun\" for hierarchy \"fetch:f\|proCoun:pro\"" {  } { { "fetch.sv" "pro" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF fetch:f\|proCoun:pro\|D_FF:eachDFF\[0\].d " "Elaborating entity \"D_FF\" for hierarchy \"fetch:f\|proCoun:pro\|D_FF:eachDFF\[0\].d\"" {  } { { "fetch.sv" "eachDFF\[0\].d" { Text "C:/Users/catherine/Desktop/lab4 ee471/fetch.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227254993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:inst " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:inst\"" {  } { { "datapath.sv" "inst" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426227255007 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "instr.dat InstructionMem.sv(46) " "Verilog HDL File I/O error at InstructionMem.sv(46): can't open Verilog Design File \"instr.dat\"" {  } { { "InstructionMem.sv" "" { Text "C:/Users/catherine/Desktop/lab4 ee471/InstructionMem.sv" 46 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227255018 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "InstructionMem:inst " "Can't elaborate user hierarchy \"InstructionMem:inst\"" {  } { { "datapath.sv" "inst" { Text "C:/Users/catherine/Desktop/lab4 ee471/datapath.sv" 32 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426227255021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/catherine/Desktop/lab4 ee471/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/catherine/Desktop/lab4 ee471/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426227255061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426227255193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 12 23:14:15 2015 " "Processing ended: Thu Mar 12 23:14:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426227255193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426227255193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426227255193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426227255193 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426227255833 ""}
