<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>VeriPy: src.verilog_parser.verilog_parser Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">VeriPy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacesrc.html">src</a></li><li class="navelem"><a class="el" href="namespacesrc_1_1verilog__parser.html">verilog_parser</a></li><li class="navelem"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html">verilog_parser</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classsrc_1_1verilog__parser_1_1verilog__parser-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">src.verilog_parser.verilog_parser Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5841508e2d8cfccaebfe162fe72e4d03"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a5841508e2d8cfccaebfe162fe72e4d03">__init__</a></td></tr>
<tr class="separator:a5841508e2d8cfccaebfe162fe72e4d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8bc8dd21dc57dd3562f02efc76b7be"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#acb8bc8dd21dc57dd3562f02efc76b7be">dbg_store</a></td></tr>
<tr class="memdesc:acb8bc8dd21dc57dd3562f02efc76b7be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loading SV packages.  <a href="#acb8bc8dd21dc57dd3562f02efc76b7be">More...</a><br/></td></tr>
<tr class="separator:acb8bc8dd21dc57dd3562f02efc76b7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9458eb4df7beb0eda268a69b82f6e379"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a9458eb4df7beb0eda268a69b82f6e379">dbg</a></td></tr>
<tr class="separator:a9458eb4df7beb0eda268a69b82f6e379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b563239157cc0e3e8b41ae3b141280"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a27b563239157cc0e3e8b41ae3b141280">get_ports</a></td></tr>
<tr class="separator:a27b563239157cc0e3e8b41ae3b141280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a35e0559edeb8429687caa189b15fe5"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a6a35e0559edeb8429687caa189b15fe5">clog2</a></td></tr>
<tr class="separator:a6a35e0559edeb8429687caa189b15fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00350e04e9bc19aa31e843c571361d2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae00350e04e9bc19aa31e843c571361d2">find_manual_submod</a></td></tr>
<tr class="separator:ae00350e04e9bc19aa31e843c571361d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2266112da05de7273c1f91d5a3148d51"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2266112da05de7273c1f91d5a3148d51">check_for_bracket</a></td></tr>
<tr class="separator:a2266112da05de7273c1f91d5a3148d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54a1ce303f44299d7ba906d1354e7d1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae54a1ce303f44299d7ba906d1354e7d1">binding_typedef</a></td></tr>
<tr class="separator:ae54a1ce303f44299d7ba906d1354e7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922d64b3c8d19d0833a91fe5dfaedc23"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a922d64b3c8d19d0833a91fe5dfaedc23">check_if_parsing_needed</a></td></tr>
<tr class="separator:a922d64b3c8d19d0833a91fe5dfaedc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7837590371670e9004e352a113fe1f6c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7837590371670e9004e352a113fe1f6c">parse_assignments</a></td></tr>
<tr class="separator:a7837590371670e9004e352a113fe1f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b03c5107d2fd791943e2be1406f7c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ab19b03c5107d2fd791943e2be1406f7c">parse_case_expression</a></td></tr>
<tr class="separator:ab19b03c5107d2fd791943e2be1406f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7f47527e55b31f7ab1df9ec367a4b2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a8f7f47527e55b31f7ab1df9ec367a4b2">parse_conditions</a></td></tr>
<tr class="separator:a8f7f47527e55b31f7ab1df9ec367a4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fe0b75d740cfef1a00add06ab7e0f3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a72fe0b75d740cfef1a00add06ab7e0f3">update_typedef_regs</a></td></tr>
<tr class="separator:a72fe0b75d740cfef1a00add06ab7e0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e91de6d83fd6e012fef8cf42b886a34"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7e91de6d83fd6e012fef8cf42b886a34">parse_signal</a></td></tr>
<tr class="separator:a7e91de6d83fd6e012fef8cf42b886a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c20c3d036a8846c2d2b398857809799"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a6c20c3d036a8846c2d2b398857809799">update_wire_reg_signal_lists</a></td></tr>
<tr class="separator:a6c20c3d036a8846c2d2b398857809799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66877c2836dbc313769721d74b86d78"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aa66877c2836dbc313769721d74b86d78">update_bitdef</a></td></tr>
<tr class="separator:aa66877c2836dbc313769721d74b86d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c232a34556813fb83cf4e14170e243e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a4c232a34556813fb83cf4e14170e243e">remove_outside_sqbrackets</a></td></tr>
<tr class="separator:a4c232a34556813fb83cf4e14170e243e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5061b79dd42f4941f315596484034eb6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a5061b79dd42f4941f315596484034eb6">parse_reg_wire_logic</a></td></tr>
<tr class="separator:a5061b79dd42f4941f315596484034eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2edb01505646fb4767d3d3beef78b7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#afc2edb01505646fb4767d3d3beef78b7">parse_ios</a></td></tr>
<tr class="separator:afc2edb01505646fb4767d3d3beef78b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ba467aaa37c811d43ec9a3d91d6fdf"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a74ba467aaa37c811d43ec9a3d91d6fdf">load_import_or_include_file</a></td></tr>
<tr class="separator:a74ba467aaa37c811d43ec9a3d91d6fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1e764b68f2b25dcbcb8e8f80c5d297"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1d1e764b68f2b25dcbcb8e8f80c5d297">parse_struct_union</a></td></tr>
<tr class="separator:a1d1e764b68f2b25dcbcb8e8f80c5d297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc7d876db9e8de117176e47d47242e4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aedc7d876db9e8de117176e47d47242e4">param_proc</a></td></tr>
<tr class="separator:aedc7d876db9e8de117176e47d47242e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df1568e05ae1717e28010a4a7019be2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1df1568e05ae1717e28010a4a7019be2">enums_proc</a></td></tr>
<tr class="separator:a1df1568e05ae1717e28010a4a7019be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04495de1d32401dd5b7d8b112f171411"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a04495de1d32401dd5b7d8b112f171411">tick_ifdef_proc</a></td></tr>
<tr class="separator:a04495de1d32401dd5b7d8b112f171411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac6051f26cee8fc4890f94fa32fa287"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2ac6051f26cee8fc4890f94fa32fa287">sub_tick_ifdef_proc</a></td></tr>
<tr class="separator:a2ac6051f26cee8fc4890f94fa32fa287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfb593949354e4adfba57e620f37e48"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#adbfb593949354e4adfba57e620f37e48">tick_def_proc</a></td></tr>
<tr class="separator:adbfb593949354e4adfba57e620f37e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3b515116fb91e32af6fc95c796cc2c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aae3b515116fb91e32af6fc95c796cc2c">get_tick_defval</a></td></tr>
<tr class="separator:aae3b515116fb91e32af6fc95c796cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38cf01d9a31f8d653941b74dbe7cfa2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac38cf01d9a31f8d653941b74dbe7cfa2">get_param</a></td></tr>
<tr class="separator:ac38cf01d9a31f8d653941b74dbe7cfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21984185944e7ca6cab073280d7ee249"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a21984185944e7ca6cab073280d7ee249">replace_clog2</a></td></tr>
<tr class="separator:a21984185944e7ca6cab073280d7ee249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188246bedacf825272b491e14d8c2ba3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a188246bedacf825272b491e14d8c2ba3">get_dollar_bits_val</a></td></tr>
<tr class="separator:a188246bedacf825272b491e14d8c2ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335ab7ed6e9f856a7df251dd34725762"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a335ab7ed6e9f856a7df251dd34725762">tickdef_param_getval</a></td></tr>
<tr class="separator:a335ab7ed6e9f856a7df251dd34725762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cce56162afd3054e1a50c226c90e9ee"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2cce56162afd3054e1a50c226c90e9ee">split_on_word_boundary</a></td></tr>
<tr class="separator:a2cce56162afd3054e1a50c226c90e9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fed4bff4433384050175e0753d61a00"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7fed4bff4433384050175e0753d61a00">find_in_files</a></td></tr>
<tr class="separator:a7fed4bff4433384050175e0753d61a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed049ecaa016db28e68c585938be4a9"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2ed049ecaa016db28e68c585938be4a9">parse_verilog</a></td></tr>
<tr class="separator:a2ed049ecaa016db28e68c585938be4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a517fc26126209e45aa5eefee4e937fd5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a517fc26126209e45aa5eefee4e937fd5">module_name</a></td></tr>
<tr class="memdesc:a517fc26126209e45aa5eefee4e937fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter parsing.  <a href="#a517fc26126209e45aa5eefee4e937fd5">More...</a><br/></td></tr>
<tr class="separator:a517fc26126209e45aa5eefee4e937fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7207d3f921f1717d4c75b105beb3bd9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae7207d3f921f1717d4c75b105beb3bd9">parse_lines</a></td></tr>
<tr class="separator:ae7207d3f921f1717d4c75b105beb3bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fac67c4c5969d90e8b49edd665d9677"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a0fac67c4c5969d90e8b49edd665d9677">incl_dirs</a></td></tr>
<tr class="separator:a0fac67c4c5969d90e8b49edd665d9677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f17d4fbfa695ef7dd9a846135434690"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7f17d4fbfa695ef7dd9a846135434690">files</a></td></tr>
<tr class="separator:a7f17d4fbfa695ef7dd9a846135434690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cec6a447990615389a8cf249caa57c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a32cec6a447990615389a8cf249caa57c">package_files</a></td></tr>
<tr class="separator:a32cec6a447990615389a8cf249caa57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add046555471f9fe5a92518cf17462e38"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#add046555471f9fe5a92518cf17462e38">hash_defines</a></td></tr>
<tr class="separator:add046555471f9fe5a92518cf17462e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f81b9bfb1e1f5bf5819d26689b5a177"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1f81b9bfb1e1f5bf5819d26689b5a177">parsing_format</a></td></tr>
<tr class="memdesc:a1f81b9bfb1e1f5bf5819d26689b5a177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manual declarations.  <a href="#a1f81b9bfb1e1f5bf5819d26689b5a177">More...</a><br/></td></tr>
<tr class="separator:a1f81b9bfb1e1f5bf5819d26689b5a177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e67f9ef0de0181a10caacaec6116d5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a08e67f9ef0de0181a10caacaec6116d5">debug</a></td></tr>
<tr class="separator:a08e67f9ef0de0181a10caacaec6116d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8668d7328c5a15f7d67ede379b30ea3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac8668d7328c5a15f7d67ede379b30ea3">debug_file</a></td></tr>
<tr class="separator:ac8668d7328c5a15f7d67ede379b30ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfce44cfa00c4603ac52ef06cfbaeed"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#afdfce44cfa00c4603ac52ef06cfbaeed">verilog_define_files</a></td></tr>
<tr class="separator:afdfce44cfa00c4603ac52ef06cfbaeed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf606fe7e29eadd46bbefe59cc4ae2a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#abdf606fe7e29eadd46bbefe59cc4ae2a">parser_on</a></td></tr>
<tr class="separator:abdf606fe7e29eadd46bbefe59cc4ae2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f62555a692365df5e08fda3b4869c82"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2f62555a692365df5e08fda3b4869c82">debug_print</a></td></tr>
<tr class="separator:a2f62555a692365df5e08fda3b4869c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef575793938cd682ab9b35ef0f954d2c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aef575793938cd682ab9b35ef0f954d2c">generate_stub</a></td></tr>
<tr class="separator:aef575793938cd682ab9b35ef0f954d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f0c4a4380a1b9bbdccd108cba9d08f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a54f0c4a4380a1b9bbdccd108cba9d08f">parse_generate</a></td></tr>
<tr class="separator:a54f0c4a4380a1b9bbdccd108cba9d08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca2637cb2fee2c2cc14bef5cefbc55c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a9ca2637cb2fee2c2cc14bef5cefbc55c">gen_dependencies</a></td></tr>
<tr class="separator:a9ca2637cb2fee2c2cc14bef5cefbc55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155e7b6f4cfd1a3f02dd900e642cac73"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a155e7b6f4cfd1a3f02dd900e642cac73">interface_spec_files</a></td></tr>
<tr class="separator:a155e7b6f4cfd1a3f02dd900e642cac73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65e2df4339514dfd088c76ab9306c97"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aa65e2df4339514dfd088c76ab9306c97">interface_def_files</a></td></tr>
<tr class="separator:aa65e2df4339514dfd088c76ab9306c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db0cd72db1ddba2c6048d6fece48a34"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a3db0cd72db1ddba2c6048d6fece48a34">module_def_files</a></td></tr>
<tr class="separator:a3db0cd72db1ddba2c6048d6fece48a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78034c322e8a3f31bdac403da9977fcb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a78034c322e8a3f31bdac403da9977fcb">auto_package_load</a></td></tr>
<tr class="separator:a78034c322e8a3f31bdac403da9977fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f63afce27653ad48fc243e234c0c29"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ab6f63afce27653ad48fc243e234c0c29">clock</a></td></tr>
<tr class="separator:ab6f63afce27653ad48fc243e234c0c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425456e33f633ca2cbfb13bd2fd05c4f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a425456e33f633ca2cbfb13bd2fd05c4f">async_reset</a></td></tr>
<tr class="separator:a425456e33f633ca2cbfb13bd2fd05c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f406445a30521eda2e92708fa64bae"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae7f406445a30521eda2e92708fa64bae">sync_reset</a></td></tr>
<tr class="separator:ae7f406445a30521eda2e92708fa64bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7aaf735718fa08e9e442ded25bd33c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a9a7aaf735718fa08e9e442ded25bd33c">reset_type</a></td></tr>
<tr class="separator:a9a7aaf735718fa08e9e442ded25bd33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5fd2ecca89fc5793a69c2d97fdeb8e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aad5fd2ecca89fc5793a69c2d97fdeb8e">tick_defines</a></td></tr>
<tr class="separator:aad5fd2ecca89fc5793a69c2d97fdeb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e63fac0c5ab3d3c9ff0ffd7e966fe3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ad6e63fac0c5ab3d3c9ff0ffd7e966fe3">tick_ifdef_dis</a></td></tr>
<tr class="separator:ad6e63fac0c5ab3d3c9ff0ffd7e966fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7693c6d544636962a754d3781b3246f9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7693c6d544636962a754d3781b3246f9">tick_ifdef_en</a></td></tr>
<tr class="memdesc:a7693c6d544636962a754d3781b3246f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">&amp;ParserOff and &amp;SkipEnd for parsing skip  <a href="#a7693c6d544636962a754d3781b3246f9">More...</a><br/></td></tr>
<tr class="separator:a7693c6d544636962a754d3781b3246f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f0a3d7b00dc045a831a4c852cb81a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a18f0a3d7b00dc045a831a4c852cb81a9">tick_decisions</a></td></tr>
<tr class="separator:a18f0a3d7b00dc045a831a4c852cb81a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7dedc04e4a32968765ac354243f907"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2f7dedc04e4a32968765ac354243f907">tick_types</a></td></tr>
<tr class="separator:a2f7dedc04e4a32968765ac354243f907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648196e70fb7e82ac29ab300a162d055"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a648196e70fb7e82ac29ab300a162d055">tick_served</a></td></tr>
<tr class="separator:a648196e70fb7e82ac29ab300a162d055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1a032cbfb2282c87c68f1670399c0d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a0c1a032cbfb2282c87c68f1670399c0d">tick_curr_decision</a></td></tr>
<tr class="separator:a0c1a032cbfb2282c87c68f1670399c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e28ad43e48089e1f58d1b858aa5fa2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a09e28ad43e48089e1f58d1b858aa5fa2">tick_curr_type</a></td></tr>
<tr class="separator:a09e28ad43e48089e1f58d1b858aa5fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a833b74a2be85c3719261328722e371"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a4a833b74a2be85c3719261328722e371">tick_curr_served</a></td></tr>
<tr class="separator:a4a833b74a2be85c3719261328722e371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942af18cb73658579b4a9c277086f3cd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a942af18cb73658579b4a9c277086f3cd">last_tick_loc</a></td></tr>
<tr class="separator:a942af18cb73658579b4a9c277086f3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12004b8cf62949956ae314ef476dab87"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a12004b8cf62949956ae314ef476dab87">packages</a></td></tr>
<tr class="separator:a12004b8cf62949956ae314ef476dab87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eeccd54b5c7c35a8836faaf6a9bde7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a47eeccd54b5c7c35a8836faaf6a9bde7">classes</a></td></tr>
<tr class="separator:a47eeccd54b5c7c35a8836faaf6a9bde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c108505c58a79df46601966e54a23db"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7c108505c58a79df46601966e54a23db">params</a></td></tr>
<tr class="separator:a7c108505c58a79df46601966e54a23db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7">typedef_enums</a></td></tr>
<tr class="separator:a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523203cbac7ad76b0c193c4ab57c1ff8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a523203cbac7ad76b0c193c4ab57c1ff8">typedef_logics</a></td></tr>
<tr class="separator:a523203cbac7ad76b0c193c4ab57c1ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3d97d651c6748ef49e137c39a88613"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2f3d97d651c6748ef49e137c39a88613">typedef_structs</a></td></tr>
<tr class="separator:a2f3d97d651c6748ef49e137c39a88613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b450cd8097ca7d0b7f63acb4d4c281"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a72b450cd8097ca7d0b7f63acb4d4c281">typedef_unions</a></td></tr>
<tr class="separator:a72b450cd8097ca7d0b7f63acb4d4c281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58bfda0c6c3b46dddf4965f0fbf818f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac58bfda0c6c3b46dddf4965f0fbf818f">typedef_bindings</a></td></tr>
<tr class="separator:ac58bfda0c6c3b46dddf4965f0fbf818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a27f85383ea07970dbccc29bc68ea06"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a3a27f85383ea07970dbccc29bc68ea06">manual_ports</a></td></tr>
<tr class="separator:a3a27f85383ea07970dbccc29bc68ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259774d2a3cc74fd78518fcaabf3867e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a259774d2a3cc74fd78518fcaabf3867e">found_error</a></td></tr>
<tr class="memdesc:a259774d2a3cc74fd78518fcaabf3867e"><td class="mdescLeft">&#160;</td><td class="mdescRight">`ifdef/ifndef/elif/else/endif processing  <a href="#a259774d2a3cc74fd78518fcaabf3867e">More...</a><br/></td></tr>
<tr class="separator:a259774d2a3cc74fd78518fcaabf3867e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad751d762895cd27ae3de7b4adb34ee29"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ad751d762895cd27ae3de7b4adb34ee29">auto_reset_val</a></td></tr>
<tr class="separator:ad751d762895cd27ae3de7b4adb34ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac977e4adc51ad4604b1cb0c4f722d7ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac977e4adc51ad4604b1cb0c4f722d7ba">sub_last_tick_loc</a></td></tr>
<tr class="separator:ac977e4adc51ad4604b1cb0c4f722d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab09c605608b1763a9d38d858598d1e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a3ab09c605608b1763a9d38d858598d1e">sub_tick_curr_served</a></td></tr>
<tr class="separator:a3ab09c605608b1763a9d38d858598d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e7135de174cf37f497d1197f82b783"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a31e7135de174cf37f497d1197f82b783">sub_tick_curr_decision</a></td></tr>
<tr class="separator:a31e7135de174cf37f497d1197f82b783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb69b08a6d614d5c0da76f670f9047b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#abfb69b08a6d614d5c0da76f670f9047b">sub_tick_curr_type</a></td></tr>
<tr class="separator:abfb69b08a6d614d5c0da76f670f9047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c49dd8d8b401c3a2eee7489ffa04e9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#af8c49dd8d8b401c3a2eee7489ffa04e9">line</a></td></tr>
<tr class="separator:af8c49dd8d8b401c3a2eee7489ffa04e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33892150ed346c986314e42e8000c838"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a33892150ed346c986314e42e8000c838">line_no</a></td></tr>
<tr class="separator:a33892150ed346c986314e42e8000c838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5233a3fc04bd927335ca10b2ff05e5f2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a5233a3fc04bd927335ca10b2ff05e5f2">original_line</a></td></tr>
<tr class="separator:a5233a3fc04bd927335ca10b2ff05e5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d4873848308efa676a094cf71164fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a22d4873848308efa676a094cf71164fa">pkg2assign_index</a></td></tr>
<tr class="memdesc:a22d4873848308efa676a094cf71164fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assertions Skip.  <a href="#a22d4873848308efa676a094cf71164fa">More...</a><br/></td></tr>
<tr class="separator:a22d4873848308efa676a094cf71164fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1182cf00e893bc40e432fefe69df4b7b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1182cf00e893bc40e432fefe69df4b7b">assign2pkg_index</a></td></tr>
<tr class="separator:a1182cf00e893bc40e432fefe69df4b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ccb54f6c07eed5f249a6f7d736121c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ab5ccb54f6c07eed5f249a6f7d736121c">always_constructs</a></td></tr>
<tr class="memdesc:ab5ccb54f6c07eed5f249a6f7d736121c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Skip &amp; Parsing.  <a href="#ab5ccb54f6c07eed5f249a6f7d736121c">More...</a><br/></td></tr>
<tr class="separator:ab5ccb54f6c07eed5f249a6f7d736121c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62ba26ec0f8a70e7feacd7546bac025"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae62ba26ec0f8a70e7feacd7546bac025">generate_for_loops</a></td></tr>
<tr class="separator:ae62ba26ec0f8a70e7feacd7546bac025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af691444ec4ff5f2e93254ed9b5dffdf3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#af691444ec4ff5f2e93254ed9b5dffdf3">generate_for_loop_count</a></td></tr>
<tr class="memdesc:af691444ec4ff5f2e93254ed9b5dffdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">for loop processing  <a href="#af691444ec4ff5f2e93254ed9b5dffdf3">More...</a><br/></td></tr>
<tr class="separator:af691444ec4ff5f2e93254ed9b5dffdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bdbf68ed106816c50e5845c26bbe67"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ab2bdbf68ed106816c50e5845c26bbe67">package_name</a></td></tr>
<tr class="memdesc:ab2bdbf68ed106816c50e5845c26bbe67"><td class="mdescLeft">&#160;</td><td class="mdescRight">typedef logic extraction  <a href="#ab2bdbf68ed106816c50e5845c26bbe67">More...</a><br/></td></tr>
<tr class="separator:ab2bdbf68ed106816c50e5845c26bbe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54670377536cff31d6b6638278eeb5d5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a54670377536cff31d6b6638278eeb5d5">class_name</a></td></tr>
<tr class="memdesc:a54670377536cff31d6b6638278eeb5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">class and endclass  <a href="#a54670377536cff31d6b6638278eeb5d5">More...</a><br/></td></tr>
<tr class="separator:a54670377536cff31d6b6638278eeb5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833a3acd432dbf02d6c9f4333bcafba2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a833a3acd432dbf02d6c9f4333bcafba2">module_param_line</a></td></tr>
<tr class="memdesc:a833a3acd432dbf02d6c9f4333bcafba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect typedef usages.  <a href="#a833a3acd432dbf02d6c9f4333bcafba2">More...</a><br/></td></tr>
<tr class="separator:a833a3acd432dbf02d6c9f4333bcafba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6de26b5fd6ad1ab65b4ed97cd6c078"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a9e6de26b5fd6ad1ab65b4ed97cd6c078">module_info</a></td></tr>
<tr class="memdesc:a9e6de26b5fd6ad1ab65b4ed97cd6c078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load parameters and IOs from module spec.  <a href="#a9e6de26b5fd6ad1ab65b4ed97cd6c078">More...</a><br/></td></tr>
<tr class="separator:a9e6de26b5fd6ad1ab65b4ed97cd6c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe4a23f0db34f027628a4f5a9b5f7d2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#afbe4a23f0db34f027628a4f5a9b5f7d2">module_found</a></td></tr>
<tr class="memdesc:afbe4a23f0db34f027628a4f5a9b5f7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loading the module dependencies with spec files list.  <a href="#afbe4a23f0db34f027628a4f5a9b5f7d2">More...</a><br/></td></tr>
<tr class="separator:afbe4a23f0db34f027628a4f5a9b5f7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac292954891b0eda38bc1272e74b71bf5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac292954891b0eda38bc1272e74b71bf5">auto_reset_en</a></td></tr>
<tr class="memdesc:ac292954891b0eda38bc1272e74b71bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">&amp;Posedge, &amp;Negedge, &amp;Clock, &amp;SyncReset and &amp;Asyncreset  <a href="#ac292954891b0eda38bc1272e74b71bf5">More...</a><br/></td></tr>
<tr class="separator:ac292954891b0eda38bc1272e74b71bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94b1eb70c83858b118ac5f6fd150abb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#af94b1eb70c83858b118ac5f6fd150abb">auto_reset_index</a></td></tr>
<tr class="separator:af94b1eb70c83858b118ac5f6fd150abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3f4749a1f69f8a1cf2c00b4d96f82e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7d3f4749a1f69f8a1cf2c00b4d96f82e">always_for_loop_count</a></td></tr>
<tr class="memdesc:a7d3f4749a1f69f8a1cf2c00b4d96f82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error out if RTL uses casex that is not allowed.  <a href="#a7d3f4749a1f69f8a1cf2c00b4d96f82e">More...</a><br/></td></tr>
<tr class="separator:a7d3f4749a1f69f8a1cf2c00b4d96f82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe75e02462dff88651e209020bd8c08"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a0fe75e02462dff88651e209020bd8c08">sub_tick_defines</a></td></tr>
<tr class="memdesc:a0fe75e02462dff88651e209020bd8c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Instantiation.  <a href="#a0fe75e02462dff88651e209020bd8c08">More...</a><br/></td></tr>
<tr class="separator:a0fe75e02462dff88651e209020bd8c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7193c9bd9f9e97375bddbfda7eb6202"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac7193c9bd9f9e97375bddbfda7eb6202">sub_tick_ifdef_en</a></td></tr>
<tr class="separator:ac7193c9bd9f9e97375bddbfda7eb6202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0cff75675a7d8adbb2e3ea6e62478d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a6e0cff75675a7d8adbb2e3ea6e62478d">sub_tick_ifdef_arr</a></td></tr>
<tr class="separator:a6e0cff75675a7d8adbb2e3ea6e62478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1507b2ce9e396913dc7199fd3cfbbb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#abd1507b2ce9e396913dc7199fd3cfbbb">sub_tick_decisions</a></td></tr>
<tr class="separator:abd1507b2ce9e396913dc7199fd3cfbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37da1b12ed542819d62fe3f19bc38c95"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a37da1b12ed542819d62fe3f19bc38c95">sub_tick_types</a></td></tr>
<tr class="separator:a37da1b12ed542819d62fe3f19bc38c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748b0afbf1f89ad1d427be7850155ed2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a748b0afbf1f89ad1d427be7850155ed2">sub_tick_served</a></td></tr>
<tr class="separator:a748b0afbf1f89ad1d427be7850155ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74778f2d16dd5598d6d091b9e5ede2f8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a74778f2d16dd5598d6d091b9e5ede2f8">sub_packages</a></td></tr>
<tr class="separator:a74778f2d16dd5598d6d091b9e5ede2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fa7848ba25555610030998d725390b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#af7fa7848ba25555610030998d725390b">sub_typedef_enums</a></td></tr>
<tr class="separator:af7fa7848ba25555610030998d725390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3966d0b7fd61ad757e8ea0fa29f792b2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a3966d0b7fd61ad757e8ea0fa29f792b2">sub_typedef_logics</a></td></tr>
<tr class="separator:a3966d0b7fd61ad757e8ea0fa29f792b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf10a77a048fb738457b954ff06d51bd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#adf10a77a048fb738457b954ff06d51bd">sub_typedef_structs</a></td></tr>
<tr class="separator:adf10a77a048fb738457b954ff06d51bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17db935d2c0e06791b3d784a6a4a1794"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a17db935d2c0e06791b3d784a6a4a1794">sub_typedef_unions</a></td></tr>
<tr class="separator:a17db935d2c0e06791b3d784a6a4a1794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334ca7fd582268f86fab71ea3b49d69d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a334ca7fd582268f86fab71ea3b49d69d">sub_typedef_bindings</a></td></tr>
<tr class="separator:a334ca7fd582268f86fab71ea3b49d69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f674939a5c1836e0f0a23aefcff9877"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a5f674939a5c1836e0f0a23aefcff9877">sub_ports</a></td></tr>
<tr class="separator:a5f674939a5c1836e0f0a23aefcff9877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f36e200679cb1ba87d31832a63abe9d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a3f36e200679cb1ba87d31832a63abe9d">sub_params</a></td></tr>
<tr class="separator:a3f36e200679cb1ba87d31832a63abe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f11619fa932845595dddd2989f07c5b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1f11619fa932845595dddd2989f07c5b">sub_include_files_list</a></td></tr>
<tr class="separator:a1f11619fa932845595dddd2989f07c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a5841508e2d8cfccaebfe162fe72e4d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.__init__ </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>lines</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>incl_dirs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>files</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package_files</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>hash_defines</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>parsing_format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>debug_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>debug_file</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ifdef_dis</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>verilog_define_files</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>functions_list</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cmdline</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ae54a1ce303f44299d7ba906d1354e7d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.binding_typedef </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>bind_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>bind_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to bind a typedef to a variable
</pre> 
</div>
</div>
<a class="anchor" id="a2266112da05de7273c1f91d5a3148d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.check_for_bracket </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>check_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to check for () and split the string between (*) and rest
</pre> 
</div>
</div>
<a class="anchor" id="a922d64b3c8d19d0833a91fe5dfaedc23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.check_if_parsing_needed </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>curr_line</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to check if the remaining line is to be parsed along with next line
</pre> 
</div>
</div>
<a class="anchor" id="a6a35e0559edeb8429687caa189b15fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.clog2 </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to calculate clog2. Returns the ceiling log base two of an integer
</pre> 
</div>
</div>
<a class="anchor" id="a9458eb4df7beb0eda268a69b82f6e379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.dbg </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>dbg_info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to print a debug string in a debug dump file
</pre> 
</div>
</div>
<a class="anchor" id="acb8bc8dd21dc57dd3562f02efc76b7be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.dbg_store </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>dbg_info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loading SV packages. </p>
<pre class="fragment">Function to print a debug string in a debug dump file
</pre> 
</div>
</div>
<a class="anchor" id="a1df1568e05ae1717e28010a4a7019be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.enums_proc </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>enum_str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>class_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse enums in a package
</pre> 
</div>
</div>
<a class="anchor" id="a7fed4bff4433384050175e0753d61a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.find_in_files </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>filename</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to print a debug string in a debug dump file
</pre> 
</div>
</div>
<a class="anchor" id="ae00350e04e9bc19aa31e843c571361d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.find_manual_submod </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>gen_dependencies</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>submod_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to check if keyword is a verilog or system verilog file
</pre> 
</div>
</div>
<a class="anchor" id="a188246bedacf825272b491e14d8c2ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.get_dollar_bits_val </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>dollar_string</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>int_package</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>int_class</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Returns $bits value
</pre> 
</div>
</div>
<a class="anchor" id="ac38cf01d9a31f8d653941b74dbe7cfa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.get_param </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to get the value of a verilog parameter. This can be called in a
embedded python script.
</pre> 
</div>
</div>
<a class="anchor" id="a27b563239157cc0e3e8b41ae3b141280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.get_ports </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>submod_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>file_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to gather ports from a module
</pre> 
</div>
</div>
<a class="anchor" id="aae3b515116fb91e32af6fc95c796cc2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.get_tick_defval </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tick_def</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to get the value of a `define. This can be called in a embedded python script.
</pre> 
</div>
</div>
<a class="anchor" id="a74ba467aaa37c811d43ec9a3d91d6fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.load_import_or_include_file </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>inc_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>inc_file</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to load a 'include file and parse 'define and parameter declarations
</pre> 
</div>
</div>
<a class="anchor" id="aedc7d876db9e8de117176e47d47242e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.param_proc </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>param_str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>class_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse parameter or localparam
</pre> 
</div>
</div>
<a class="anchor" id="a7837590371670e9004e352a113fe1f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_assignments </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>assignment_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>assign_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse a single assignment
</pre> 
</div>
</div>
<a class="anchor" id="ab19b03c5107d2fd791943e2be1406f7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_case_expression </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>exp_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse a case expression
</pre> 
</div>
</div>
<a class="anchor" id="a8f7f47527e55b31f7ab1df9ec367a4b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_conditions </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>cond_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse input conditions
</pre> 
</div>
</div>
<a class="anchor" id="afc2edb01505646fb4767d3d3beef78b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_ios </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>io_parse_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>io_dir</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>io_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse a single input/output declaration line
</pre> 
</div>
</div>
<a class="anchor" id="a5061b79dd42f4941f315596484034eb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_reg_wire_logic </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_parse_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>declare_str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>class_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse a single reg/wire/logic declaration line
</pre> 
</div>
</div>
<a class="anchor" id="a7e91de6d83fd6e012fef8cf42b886a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_signal </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signal_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signal_str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset_store</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse a signal/param/define/constant
</pre> 
</div>
</div>
<a class="anchor" id="a1d1e764b68f2b25dcbcb8e8f80c5d297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_struct_union </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>parse_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>struct_str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>class_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse a struct or union
</pre> 
</div>
</div>
<a class="anchor" id="a2ed049ecaa016db28e68c585938be4a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.parse_verilog </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to parse verilog
=======
Step: 2
=======
Parse verilog or system verilog code
Gather wire/reg/input/output information
Gather registers list and width for each &amp;Posedge
</pre> 
</div>
</div>
<a class="anchor" id="a4c232a34556813fb83cf4e14170e243e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.remove_outside_sqbrackets </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signal_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signal_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to remove , { } + / * = &lt; &gt; ? : &amp; | ~ ^ () outside []
</pre> 
</div>
</div>
<a class="anchor" id="a21984185944e7ca6cab073280d7ee249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.replace_clog2 </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>string_in</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Replaces $clog2(*) with result
</pre> 
</div>
</div>
<a class="anchor" id="a2cce56162afd3054e1a50c226c90e9ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.split_on_word_boundary </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>string_in</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to split a string on a word boundary and return as an array
</pre> 
</div>
</div>
<a class="anchor" id="a2ac6051f26cee8fc4890f94fa32fa287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.sub_tick_ifdef_proc </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>sub_tick_ifdef_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>sub_tick_ifdef_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to process 'ifdef and it returns current ifdef status to skip
the code or parse it
</pre> 
</div>
</div>
<a class="anchor" id="adbfb593949354e4adfba57e620f37e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.tick_def_proc </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tick_def_in</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">The following function parses the `define and updates the tick table with value and type.
Type can be NUMBER, STRING, BITDEF
</pre> 
</div>
</div>
<a class="anchor" id="a04495de1d32401dd5b7d8b112f171411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.tick_ifdef_proc </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tick_ifdef_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tick_ifdef_str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to process 'ifdef and it returns current ifdef status to skip
the code or parse it
</pre> 
</div>
</div>
<a class="anchor" id="a335ab7ed6e9f856a7df251dd34725762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.tickdef_param_getval </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>module_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tick_def_exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>package</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>class_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to calculate value for a `define and return its type. Type can be numerical, string
</pre> 
</div>
</div>
<a class="anchor" id="aa66877c2836dbc313769721d74b86d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.update_bitdef </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>bitdef_sel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>new_bitdef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>old_bitdef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>old_uwidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>old_lwidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>new_uwidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>new_lwidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to update the bit definition
</pre> 
</div>
</div>
<a class="anchor" id="a72fe0b75d740cfef1a00add06ab7e0f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.update_typedef_regs </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to update regs/logics with manual or force typedefs
</pre> 
</div>
</div>
<a class="anchor" id="a6c20c3d036a8846c2d2b398857809799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def src.verilog_parser.verilog_parser.update_wire_reg_signal_lists </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signal_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>parse_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signal_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>bitdef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>uwidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>lwidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>signed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">Function to update wire/reg/signal lists.
It compares the exiting bit definition accumulated and update it based on current widths.
</pre> 
</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ab5ccb54f6c07eed5f249a6f7d736121c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.always_constructs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate Skip &amp; Parsing. </p>
<p>Detect typedef usages.</p>
<p>always block parsing</p>
<p>assign statements</p>
<p>&amp;force commands</p>
<p>imported package processing</p>
<p>`include processing</p>
<p>Parameter parsing.</p>
<p>integer processing</p>
<p>genvar processing</p>
<p>Generate Skip.</p>
<p>Generate Parsing</p>
<p>Check if endmodule declaration by user </p>

</div>
</div>
<a class="anchor" id="a7d3f4749a1f69f8a1cf2c00b4d96f82e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.always_for_loop_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error out if RTL uses casex that is not allowed. </p>
<p>Parsing assignments right after always.</p>
<p>Parsing case and casez conditions Parsing if / else if / else conditions Parsing case expressions</p>
<p>Replace :: for typedef enums before detecting : Parsing statements inside if / else if condtions Parsing statements inside else condtions If the beginning word is a keyword like if / else / case, then skip rest Parsing statements inside if_begin / else_if_begin / else_begin condtions Parsing end construct and removing the paired construct</p>
<p>Parsing end construct and removing the paired construct </p>

</div>
</div>
<a class="anchor" id="a1182cf00e893bc40e432fefe69df4b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.assign2pkg_index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a425456e33f633ca2cbfb13bd2fd05c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.async_reset</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78034c322e8a3f31bdac403da9977fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.auto_package_load</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac292954891b0eda38bc1272e74b71bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.auto_reset_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&amp;Posedge, &amp;Negedge, &amp;Clock, &amp;SyncReset and &amp;Asyncreset </p>

</div>
</div>
<a class="anchor" id="af94b1eb70c83858b118ac5f6fd150abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.auto_reset_index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad751d762895cd27ae3de7b4adb34ee29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.auto_reset_val</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54670377536cff31d6b6638278eeb5d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.class_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>class and endclass </p>

</div>
</div>
<a class="anchor" id="a47eeccd54b5c7c35a8836faaf6a9bde7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.classes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6f63afce27653ad48fc243e234c0c29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.clock</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08e67f9ef0de0181a10caacaec6116d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.debug</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8668d7328c5a15f7d67ede379b30ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.debug_file</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f62555a692365df5e08fda3b4869c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.debug_print</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f17d4fbfa695ef7dd9a846135434690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.files</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a259774d2a3cc74fd78518fcaabf3867e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.found_error</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>`ifdef/ifndef/elif/else/endif processing </p>
<p>Applying all the param overriding on each port.</p>
<p>Parsing endcase construct and removing case_condition construct.</p>
<p>`define processing</p>
<p>`include processing</p>
<p>Looking for IO declarations as part of module declaration.</p>
<p>Parameter parsing Parameter parsing `include processing Skip parsing the code if the nodule is not found Function Skip Task Skip <code>define processing </code>undef processing package parsing class and endclass typedef enum logic extraction</p>
<p>Function Skip</p>
<p>imported package processing class and endclass `define parsing Parameter parsing package parsing typedef enum logic extraction</p>
<p>`undef processing typedef enum logic extraction</p>
<p>Applying all the connect commands </p>

</div>
</div>
<a class="anchor" id="a9ca2637cb2fee2c2cc14bef5cefbc55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.gen_dependencies</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af691444ec4ff5f2e93254ed9b5dffdf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.generate_for_loop_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>for loop processing </p>

</div>
</div>
<a class="anchor" id="ae62ba26ec0f8a70e7feacd7546bac025"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.generate_for_loops</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef575793938cd682ab9b35ef0f954d2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.generate_stub</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add046555471f9fe5a92518cf17462e38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.hash_defines</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fac67c4c5969d90e8b49edd665d9677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.incl_dirs</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa65e2df4339514dfd088c76ab9306c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.interface_def_files</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a155e7b6f4cfd1a3f02dd900e642cac73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.interface_spec_files</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a942af18cb73658579b4a9c277086f3cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.last_tick_loc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8c49dd8d8b401c3a2eee7489ffa04e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.line</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33892150ed346c986314e42e8000c838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.line_no</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a27f85383ea07970dbccc29bc68ea06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.manual_ports</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3db0cd72db1ddba2c6048d6fece48a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.module_def_files</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbe4a23f0db34f027628a4f5a9b5f7d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.module_found</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loading the module dependencies with spec files list. </p>
<p>Manual module declaration parsing for incremental port updates </p>

</div>
</div>
<a class="anchor" id="a9e6de26b5fd6ad1ab65b4ed97cd6c078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.module_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load parameters and IOs from module spec. </p>

</div>
</div>
<a class="anchor" id="a517fc26126209e45aa5eefee4e937fd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.module_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter parsing. </p>
<p>Parameter parsing </p>

</div>
</div>
<a class="anchor" id="a833a3acd432dbf02d6c9f4333bcafba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.module_param_line</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect typedef usages. </p>
<p>Load any parameters with &amp;Module </p>

</div>
</div>
<a class="anchor" id="a5233a3fc04bd927335ca10b2ff05e5f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.original_line</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a32cec6a447990615389a8cf249caa57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.package_files</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2bdbf68ed106816c50e5845c26bbe67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.package_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>typedef logic extraction </p>
<p>typedef struct extraction typedef union extraction package parsing </p>

</div>
</div>
<a class="anchor" id="a12004b8cf62949956ae314ef476dab87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.packages</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c108505c58a79df46601966e54a23db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54f0c4a4380a1b9bbdccd108cba9d08f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.parse_generate</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7207d3f921f1717d4c75b105beb3bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.parse_lines</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdf606fe7e29eadd46bbefe59cc4ae2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.parser_on</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f81b9bfb1e1f5bf5819d26689b5a177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.parsing_format</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manual declarations. </p>

</div>
</div>
<a class="anchor" id="a22d4873848308efa676a094cf71164fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.pkg2assign_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assertions Skip. </p>
<p>Function Skip Task Skip Pkg2Assign Code Generation </p>

</div>
</div>
<a class="anchor" id="a9a7aaf735718fa08e9e442ded25bd33c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.reset_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f11619fa932845595dddd2989f07c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_include_files_list</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac977e4adc51ad4604b1cb0c4f722d7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_last_tick_loc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74778f2d16dd5598d6d091b9e5ede2f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_packages</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f36e200679cb1ba87d31832a63abe9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f674939a5c1836e0f0a23aefcff9877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_ports</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31e7135de174cf37f497d1197f82b783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_curr_decision</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ab09c605608b1763a9d38d858598d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_curr_served</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfb69b08a6d614d5c0da76f670f9047b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_curr_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd1507b2ce9e396913dc7199fd3cfbbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_decisions</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fe75e02462dff88651e209020bd8c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_defines</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Instantiation. </p>
<p>Skipping some keywords.</p>
<p>&amp;beginInstance &lt;module_name&gt; [&lt;instance_name&gt;] [&lt;file_name&gt;]; &amp;buildCommand &lt;build_commandline_option&gt;; &amp;param &lt;submod_param&gt; &lt;top_param/top_define/constant&gt;; &amp;connect &lt;sub_port_name&gt; &lt;top_port_name&gt;; &amp;connect &lt;sub_port_name&gt; &lt;CONSTANT&gt;; &amp;connect &lt;sub_port_name&gt;; &amp;connect /*&lt;search_pattern&gt;/ /&lt;replace_pattern&gt;/; &amp;connect /&lt;search_pattern&gt;/; &amp;connect /&lt;search_pattern&gt;/ /&lt;replace_pattern&gt;/ INPUTS; &amp;connect /&lt;search_pattern&gt;/ /&lt;replace_pattern&gt;/ OUTPUTS;  Parsing submodule for ports and params</p>
<p>Initializing all the arrays and varibles for every submodule</p>
<p>Manual Instantiation Printing all the gathered registers Parsing submodule for ports and params</p>
<p>Initializing all the arrays and varibles for every submodule </p>

</div>
</div>
<a class="anchor" id="a6e0cff75675a7d8adbb2e3ea6e62478d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_ifdef_arr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7193c9bd9f9e97375bddbfda7eb6202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_ifdef_en</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a748b0afbf1f89ad1d427be7850155ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_served</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37da1b12ed542819d62fe3f19bc38c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_tick_types</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a334ca7fd582268f86fab71ea3b49d69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_typedef_bindings</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7fa7848ba25555610030998d725390b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_typedef_enums</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3966d0b7fd61ad757e8ea0fa29f792b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_typedef_logics</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf10a77a048fb738457b954ff06d51bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_typedef_structs</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17db935d2c0e06791b3d784a6a4a1794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sub_typedef_unions</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7f406445a30521eda2e92708fa64bae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.sync_reset</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c1a032cbfb2282c87c68f1670399c0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_curr_decision</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a833b74a2be85c3719261328722e371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_curr_served</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09e28ad43e48089e1f58d1b858aa5fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_curr_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18f0a3d7b00dc045a831a4c852cb81a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_decisions</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad5fd2ecca89fc5793a69c2d97fdeb8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_defines</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6e63fac0c5ab3d3c9ff0ffd7e966fe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_ifdef_dis</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7693c6d544636962a754d3781b3246f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_ifdef_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&amp;ParserOff and &amp;SkipEnd for parsing skip </p>
<p>&amp;SkipIfdefBegin and &amp;SkipIfdefEnd for parsing skip `ifdef/ifndef/elif/else/endif processing </p>

</div>
</div>
<a class="anchor" id="a648196e70fb7e82ac29ab300a162d055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_served</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f7dedc04e4a32968765ac354243f907"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.tick_types</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac58bfda0c6c3b46dddf4965f0fbf818f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.typedef_bindings</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.typedef_enums</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a523203cbac7ad76b0c193c4ab57c1ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.typedef_logics</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f3d97d651c6748ef49e137c39a88613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.typedef_structs</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72b450cd8097ca7d0b7f63acb4d4c281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.typedef_unions</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdfce44cfa00c4603ac52ef06cfbaeed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">src.verilog_parser.verilog_parser.verilog_define_files</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="verilog__parser_8py.html">verilog_parser.py</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
