verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/ec67/hdl" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/abef/hdl" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f0b6/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/66be/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/1b7e/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/122e/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/b205/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/fd26/hdl/verilog" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/BCU_array.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicValueBuffer.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicWeightRom.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubic_compute_unit.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/colPixelStream.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/fifo_bram_quad_to_single_axi4s.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/imageRearranger_clamp.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/lineBuffer.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/pipelined_multiplier_2stage.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/xilinx_true_dual_port_no_change_1_clock_ram.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicResizerTop.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_BicubicResizer_0_0/sim/BicubicDDRTest_BicubicResizer_0_0.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_zynq_ultra_ps_e_0_0/sim/BicubicDDRTest_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/sim/bd_442f.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_0/sim/bd_442f_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/ec67/hdl" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/abef/hdl" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f0b6/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/66be/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/1b7e/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/122e/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/b205/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/fd26/hdl/verilog" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_2/sim/bd_442f_arsw_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_3/sim/bd_442f_rsw_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_4/sim/bd_442f_awsw_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_5/sim/bd_442f_wsw_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_6/sim/bd_442f_bsw_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_7/sim/bd_442f_s00mmu_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_8/sim/bd_442f_s00tr_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_9/sim/bd_442f_s00sic_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_10/sim/bd_442f_s00a2s_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_11/sim/bd_442f_sarn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_12/sim/bd_442f_srn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_13/sim/bd_442f_s01mmu_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_14/sim/bd_442f_s01tr_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_15/sim/bd_442f_s01sic_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_16/sim/bd_442f_s01a2s_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_17/sim/bd_442f_sawn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_18/sim/bd_442f_swn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_19/sim/bd_442f_sbn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_20/sim/bd_442f_m00s2a_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_21/sim/bd_442f_m00arn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_22/sim/bd_442f_m00rn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_23/sim/bd_442f_m00awn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_24/sim/bd_442f_m00wn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_25/sim/bd_442f_m00bn_0.sv" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/bd_0/ip/ip_26/sim/bd_442f_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/ec67/hdl" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/abef/hdl" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f0b6/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/66be/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/1b7e/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/122e/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/b205/hdl/verilog" --include "../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/fd26/hdl/verilog" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/sim/BicubicDDRTest_axi_smc_1.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/sim/bd_d528.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_0/sim/bd_d528_ila_lib_0.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_1/bd_d528_g_inst_0_gigantic_mux.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/bd_0/ip/ip_1/sim/bd_d528_g_inst_0.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/sim/BicubicDDRTest_system_ila_0_2.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_auto_pc_0/sim/BicubicDDRTest_auto_pc_0.v" \
"../../../../BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/sim/BicubicDDRTest.v" \

verilog xil_defaultlib "glbl.v"

nosort
