<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1399</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1399-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1399.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-119</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:213px;left:81px;white-space:nowrap" class="ft02">413H</p>
<p style="position:absolute;top:213px;left:137px;white-space:nowrap" class="ft02">1043</p>
<p style="position:absolute;top:213px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_MISC</p>
<p style="position:absolute;top:213px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:213px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, â€œIA32_MCi_MISC&#160;MSRs.â€</a></p>
<p style="position:absolute;top:236px;left:81px;white-space:nowrap" class="ft02">414H</p>
<p style="position:absolute;top:236px;left:137px;white-space:nowrap" class="ft02">1044</p>
<p style="position:absolute;top:236px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_CTL</p>
<p style="position:absolute;top:236px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:236px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, â€œIA32_MCi_CTL MSRs.â€</a></p>
<p style="position:absolute;top:261px;left:81px;white-space:nowrap" class="ft02">415H</p>
<p style="position:absolute;top:261px;left:137px;white-space:nowrap" class="ft02">1045</p>
<p style="position:absolute;top:261px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_STATUS</p>
<p style="position:absolute;top:261px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:261px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, â€œIA32_MCi_STATUS&#160;MSRS.â€</a></p>
<p style="position:absolute;top:285px;left:81px;white-space:nowrap" class="ft02">416H</p>
<p style="position:absolute;top:285px;left:137px;white-space:nowrap" class="ft02">1046</p>
<p style="position:absolute;top:285px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_ADDR</p>
<p style="position:absolute;top:285px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:285px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, â€œIA32_MCi_ADDR MSRs.â€</a></p>
<p style="position:absolute;top:308px;left:81px;white-space:nowrap" class="ft02">417H</p>
<p style="position:absolute;top:308px;left:137px;white-space:nowrap" class="ft02">1047</p>
<p style="position:absolute;top:308px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_MISC</p>
<p style="position:absolute;top:308px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:308px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, â€œIA32_MCi_MISC&#160;MSRs.â€</a></p>
<p style="position:absolute;top:333px;left:81px;white-space:nowrap" class="ft02">418H</p>
<p style="position:absolute;top:333px;left:137px;white-space:nowrap" class="ft02">1048</p>
<p style="position:absolute;top:333px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_CTL</p>
<p style="position:absolute;top:333px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:333px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, â€œIA32_MCi_CTL MSRs.â€</a></p>
<p style="position:absolute;top:357px;left:81px;white-space:nowrap" class="ft02">419H</p>
<p style="position:absolute;top:357px;left:137px;white-space:nowrap" class="ft02">1049</p>
<p style="position:absolute;top:357px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_STATUS</p>
<p style="position:absolute;top:357px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:357px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, â€œIA32_MCi_STATUS&#160;MSRS,â€</a>&#160;and&#160;<a href="şÿ">Chapter 16</a>.</p>
<p style="position:absolute;top:381px;left:80px;white-space:nowrap" class="ft02">41AH</p>
<p style="position:absolute;top:381px;left:137px;white-space:nowrap" class="ft02">1050</p>
<p style="position:absolute;top:381px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_ADDR</p>
<p style="position:absolute;top:381px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:381px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, â€œIA32_MCi_ADDR MSRs.â€</a></p>
<p style="position:absolute;top:404px;left:81px;white-space:nowrap" class="ft02">41BH</p>
<p style="position:absolute;top:404px;left:137px;white-space:nowrap" class="ft02">1051</p>
<p style="position:absolute;top:404px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_MISC</p>
<p style="position:absolute;top:404px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:404px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, â€œIA32_MCi_MISC&#160;MSRs.â€</a></p>
<p style="position:absolute;top:429px;left:81px;white-space:nowrap" class="ft02">41CH</p>
<p style="position:absolute;top:429px;left:137px;white-space:nowrap" class="ft02">1052</p>
<p style="position:absolute;top:429px;left:186px;white-space:nowrap" class="ft02">IA32_MC7_CTL</p>
<p style="position:absolute;top:429px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:429px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, â€œIA32_MCi_CTL MSRs.â€</a></p>
<p style="position:absolute;top:453px;left:80px;white-space:nowrap" class="ft02">41DH</p>
<p style="position:absolute;top:453px;left:137px;white-space:nowrap" class="ft02">1053</p>
<p style="position:absolute;top:453px;left:186px;white-space:nowrap" class="ft02">IA32_MC7_STATUS</p>
<p style="position:absolute;top:453px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:453px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, â€œIA32_MCi_STATUS&#160;MSRS,â€</a>&#160;and&#160;<a href="şÿ">Chapter 16</a>.</p>
<p style="position:absolute;top:476px;left:81px;white-space:nowrap" class="ft02">41EH</p>
<p style="position:absolute;top:476px;left:137px;white-space:nowrap" class="ft02">1054</p>
<p style="position:absolute;top:476px;left:186px;white-space:nowrap" class="ft02">IA32_MC7_ADDR</p>
<p style="position:absolute;top:476px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:476px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, â€œIA32_MCi_ADDR MSRs.â€</a></p>
<p style="position:absolute;top:501px;left:81px;white-space:nowrap" class="ft02">41FH</p>
<p style="position:absolute;top:501px;left:137px;white-space:nowrap" class="ft02">1055</p>
<p style="position:absolute;top:501px;left:186px;white-space:nowrap" class="ft02">IA32_MC7_MISC</p>
<p style="position:absolute;top:501px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:501px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, â€œIA32_MCi_MISC&#160;MSRs.â€</a></p>
<p style="position:absolute;top:525px;left:81px;white-space:nowrap" class="ft02">420H</p>
<p style="position:absolute;top:525px;left:137px;white-space:nowrap" class="ft02">1056</p>
<p style="position:absolute;top:525px;left:186px;white-space:nowrap" class="ft02">IA32_MC8_CTL</p>
<p style="position:absolute;top:525px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:525px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, â€œIA32_MCi_CTL MSRs.â€</a></p>
<p style="position:absolute;top:548px;left:81px;white-space:nowrap" class="ft02">421H</p>
<p style="position:absolute;top:548px;left:137px;white-space:nowrap" class="ft02">1057</p>
<p style="position:absolute;top:548px;left:186px;white-space:nowrap" class="ft02">IA32_MC8_STATUS</p>
<p style="position:absolute;top:548px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:548px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, â€œIA32_MCi_STATUS&#160;MSRS,â€</a>&#160;and&#160;<a href="şÿ">Chapter 16</a>.</p>
<p style="position:absolute;top:573px;left:81px;white-space:nowrap" class="ft02">422H</p>
<p style="position:absolute;top:573px;left:137px;white-space:nowrap" class="ft02">1058</p>
<p style="position:absolute;top:573px;left:186px;white-space:nowrap" class="ft02">IA32_MC8_ADDR</p>
<p style="position:absolute;top:573px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:573px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, â€œIA32_MCi_ADDR MSRs.â€</a></p>
<p style="position:absolute;top:597px;left:81px;white-space:nowrap" class="ft02">423H</p>
<p style="position:absolute;top:597px;left:137px;white-space:nowrap" class="ft02">1059</p>
<p style="position:absolute;top:597px;left:186px;white-space:nowrap" class="ft02">IA32_MC8_MISC</p>
<p style="position:absolute;top:597px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:597px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, â€œIA32_MCi_MISC&#160;MSRs.â€</a></p>
<p style="position:absolute;top:620px;left:81px;white-space:nowrap" class="ft02">480H</p>
<p style="position:absolute;top:620px;left:137px;white-space:nowrap" class="ft02">1152</p>
<p style="position:absolute;top:620px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:620px;left:358px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:620px;left:450px;white-space:nowrap" class="ft05">Reporting Register of&#160;Basic&#160;VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix A.1,&#160;â€œBasic VMX Information.â€</a></p>
<p style="position:absolute;top:687px;left:81px;white-space:nowrap" class="ft02">481H</p>
<p style="position:absolute;top:687px;left:137px;white-space:nowrap" class="ft02">1153</p>
<p style="position:absolute;top:687px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_</p>
<p style="position:absolute;top:703px;left:186px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:687px;left:358px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:687px;left:450px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Pin-based&#160;VM-execution&#160;</p>
<p style="position:absolute;top:703px;left:450px;white-space:nowrap" class="ft04">Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;â€œVM-Execution Controls.â€</a></p>
<p style="position:absolute;top:769px;left:81px;white-space:nowrap" class="ft02">482H</p>
<p style="position:absolute;top:769px;left:137px;white-space:nowrap" class="ft02">1154</p>
<p style="position:absolute;top:769px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:786px;left:186px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:769px;left:358px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:769px;left:450px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Primary Processor-based&#160;</p>
<p style="position:absolute;top:786px;left:450px;white-space:nowrap" class="ft05">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;â€œVM-Execution Controls.â€</a></p>
<p style="position:absolute;top:831px;left:81px;white-space:nowrap" class="ft02">483H</p>
<p style="position:absolute;top:831px;left:137px;white-space:nowrap" class="ft02">1155</p>
<p style="position:absolute;top:831px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:831px;left:358px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:831px;left:450px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;VM-exit Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a><a href="o_fe12b1e2a880e0ce-1946.html">See Appendix A.4, â€œVM-Exit Controls.â€</a></p>
<p style="position:absolute;top:897px;left:81px;white-space:nowrap" class="ft02">484H</p>
<p style="position:absolute;top:897px;left:137px;white-space:nowrap" class="ft02">1156</p>
<p style="position:absolute;top:897px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_ENTRY_CTLS</p>
<p style="position:absolute;top:897px;left:358px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:897px;left:450px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;VM-entry Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.5,&#160;â€œVM-Entry Controls.â€</a></p>
<p style="position:absolute;top:962px;left:81px;white-space:nowrap" class="ft02">485H</p>
<p style="position:absolute;top:962px;left:137px;white-space:nowrap" class="ft02">1157</p>
<p style="position:absolute;top:962px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_MISC</p>
<p style="position:absolute;top:962px;left:358px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:962px;left:450px;white-space:nowrap" class="ft05">Reporting Register of&#160;Miscellaneous&#160;VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1947.html">e Appendix&#160;A.6,&#160;â€œMiscellaneous Data.â€</a></p>
<p style="position:absolute;top:100px;left:128px;white-space:nowrap" class="ft03">Table 35-13. &#160;MSRs&#160;in Processors&#160;Based&#160;on&#160;IntelÂ® Microarchitecture Code&#160;Name Nehalem (Contd.)</p>
<p style="position:absolute;top:148px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:164px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:164px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:148px;left:380px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:164px;left:595px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:189px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:189px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
