# system info my_sys_hbm_fp_0 on 2023.10.06.15:24:04
system_info:
name,value
DEVICE,AGMF039R47A2E2VR0
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for my_sys_hbm_fp_0 on 2023.10.06.15:24:04
files:
filepath,kind,attributes,module,is_top
sim/my_sys_hbm_fp_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_hbm_fp_0,true
hbm_fp_200/sim/my_sys_hbm_fp_0_hbm_fp_200_eqrofqy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_hbm_fp_0_hbm_fp_200_eqrofqy,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_sim.hex,HEX,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_sim.txt,OTHER,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_synth.hex,HEX,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_synth.txt,OTHER,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/altera_hbm2e_model.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/altera_hbm_mem.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/intel_hbm_reset.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC MENTOR_SPECIFIC SYNOPSYS_SPECIFIC ALDEC_SPECIFIC SPYGLASS_SPECIFIC,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/intel_hbmss_nossm_ph2.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC MENTOR_SPECIFIC SYNOPSYS_SPECIFIC ALDEC_SPECIFIC SPYGLASS_SPECIFIC,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_top.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_uibssm.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza,false
altera_iopll_1931/sim/my_sys_hbm_fp_0_altera_iopll_1931_p4nrrwy.vo,VERILOG,,my_sys_hbm_fp_0_altera_iopll_1931_p4nrrwy,false
intel_noc_target_200/sim/my_sys_hbm_fp_0_intel_noc_target_200_3ahgnya.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_intel_noc_target_200_3ahgnya,false
intel_noc_target_200/sim/my_sys_hbm_fp_0_intel_noc_target_200_lcsqaba.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_intel_noc_target_200_lcsqaba,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys_hbm_fp_0.hbm_fp_0,my_sys_hbm_fp_0_hbm_fp_200_eqrofqy
my_sys_hbm_fp_0.hbm_fp_0.arch,my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza
my_sys_hbm_fp_0.hbm_fp_0.uib_pll,my_sys_hbm_fp_0_altera_iopll_1931_p4nrrwy
my_sys_hbm_fp_0.hbm_fp_0.tniu_ch0_u0,my_sys_hbm_fp_0_intel_noc_target_200_3ahgnya
my_sys_hbm_fp_0.hbm_fp_0.tniu_ch0_u1,my_sys_hbm_fp_0_intel_noc_target_200_3ahgnya
my_sys_hbm_fp_0.hbm_fp_0.tniu_ch0_ch1_sb,my_sys_hbm_fp_0_intel_noc_target_200_lcsqaba
my_sys_hbm_fp_0.hbm_fp_0.rst_controller,altera_reset_controller
my_sys_hbm_fp_0.hbm_fp_0.rst_controller_001,altera_reset_controller
my_sys_hbm_fp_0.hbm_fp_0.rst_controller_002,altera_reset_controller
