

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 17:20:37 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Array_p
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.466|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2703|  2703|  2703|  2703|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   779|   779|        15|          3|          1|   256|    yes   |
        |- Loop 2  |  1920|  1920|         5|          4|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    309|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|     12|   1266|   2464|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    816|    -|
|Register         |        0|      -|   1447|    128|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     12|   2713|   3717|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     15|      7|     21|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U3       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U4       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U5       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U6       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_mux_4eOg_U7       |Reorder_fft_mux_4eOg        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4eOg_U8       |Reorder_fft_mux_4eOg        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4eOg_U9       |Reorder_fft_mux_4eOg        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4eOg_U10      |Reorder_fft_mux_4eOg        |        0|      0|    0|   21|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|     12| 1266| 2464|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_fu_535_p2           |     +    |      0|  0|  13|          11|           3|
    |i_fu_621_p2           |     +    |      0|  0|  15|           9|           1|
    |icmp_ln92_fu_615_p2   |   icmp   |      0|  0|  13|           9|           7|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_496_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln76_fu_510_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln77_1_fu_572_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln77_fu_558_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln81_fu_524_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln82_fu_544_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln83_1_fu_600_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln83_fu_586_p2    |    xor   |      0|  0|  33|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 309|         287|         279|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |Imag_0_address0               |  38|          7|    8|         56|
    |Imag_0_d0                     |  21|          4|   32|        128|
    |Imag_1_address0               |  41|          8|    8|         64|
    |Imag_1_d0                     |  21|          4|   32|        128|
    |Imag_2_address0               |  38|          7|    8|         56|
    |Imag_2_d0                     |  21|          4|   32|        128|
    |Imag_3_address0               |  41|          8|    8|         64|
    |Imag_3_d0                     |  21|          4|   32|        128|
    |Real_0_address0               |  38|          7|    8|         56|
    |Real_0_d0                     |  21|          4|   32|        128|
    |Real_1_address0               |  41|          8|    8|         64|
    |Real_1_d0                     |  21|          4|   32|        128|
    |Real_2_address0               |  38|          7|    8|         56|
    |Real_2_d0                     |  21|          4|   32|        128|
    |Real_3_address0               |  41|          8|    8|         64|
    |Real_3_d0                     |  21|          4|   32|        128|
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_404_p4  |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_416_p4  |   9|          2|    9|         18|
    |c_0_reg_400                   |   9|          2|   11|         22|
    |grp_fu_423_p0                 |  21|          4|   32|        128|
    |grp_fu_423_p1                 |  21|          4|   32|        128|
    |grp_fu_427_p0                 |  21|          4|   32|        128|
    |grp_fu_427_p1                 |  21|          4|   32|        128|
    |grp_fu_431_p0                 |  21|          4|   32|        128|
    |grp_fu_431_p1                 |  21|          4|   32|        128|
    |grp_fu_435_p0                 |  21|          4|   32|        128|
    |grp_fu_435_p1                 |  21|          4|   32|        128|
    |grp_fu_439_p0                 |  15|          3|   32|         96|
    |grp_fu_439_p1                 |  15|          3|   32|         96|
    |grp_fu_443_p0                 |  15|          3|   32|         96|
    |grp_fu_443_p1                 |  15|          3|   32|         96|
    |i_0_reg_412                   |   9|          2|    9|         18|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 816|        159|  747|       3007|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_835     |  32|   0|   32|          0|
    |IM_vec_128_b_reg_841     |  32|   0|   32|          0|
    |Imag_0_addr_1_reg_1043   |   8|   0|    8|          0|
    |Imag_0_addr_2_reg_1109   |   8|   0|    8|          0|
    |Imag_0_addr_reg_788      |   8|   0|    8|          0|
    |Imag_1_addr_2_reg_1048   |   8|   0|    8|          0|
    |Imag_1_addr_3_reg_1114   |   8|   0|    8|          0|
    |Imag_1_addr_reg_773      |   8|   0|    8|          0|
    |Imag_1_load_1_reg_847    |  32|   0|   32|          0|
    |Imag_1_load_reg_820      |  32|   0|   32|          0|
    |Imag_2_addr_2_reg_1053   |   8|   0|    8|          0|
    |Imag_2_addr_3_reg_1119   |   8|   0|    8|          0|
    |Imag_3_addr_2_reg_1058   |   8|   0|    8|          0|
    |Imag_3_addr_3_reg_1124   |   8|   0|    8|          0|
    |Imag_3_addr_reg_783      |   8|   0|    8|          0|
    |Imag_3_load_1_reg_857    |  32|   0|   32|          0|
    |Imag_3_load_reg_830      |  32|   0|   32|          0|
    |RE_vec_128_a_reg_803     |  32|   0|   32|          0|
    |RE_vec_128_b_reg_809     |  32|   0|   32|          0|
    |Real_0_addr_1_reg_1023   |   8|   0|    8|          0|
    |Real_0_addr_2_reg_1089   |   8|   0|    8|          0|
    |Real_0_addr_reg_758      |   8|   0|    8|          0|
    |Real_1_addr_2_reg_1028   |   8|   0|    8|          0|
    |Real_1_addr_3_reg_1094   |   8|   0|    8|          0|
    |Real_1_addr_reg_768      |   8|   0|    8|          0|
    |Real_1_load_1_reg_852    |  32|   0|   32|          0|
    |Real_1_load_reg_815      |  32|   0|   32|          0|
    |Real_2_addr_2_reg_1033   |   8|   0|    8|          0|
    |Real_2_addr_3_reg_1099   |   8|   0|    8|          0|
    |Real_3_addr_2_reg_1038   |   8|   0|    8|          0|
    |Real_3_addr_3_reg_1104   |   8|   0|    8|          0|
    |Real_3_addr_reg_778      |   8|   0|    8|          0|
    |Real_3_load_1_reg_862    |  32|   0|   32|          0|
    |Real_3_load_reg_825      |  32|   0|   32|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |c_0_reg_400              |  11|   0|   11|          0|
    |c_reg_882                |  11|   0|   11|          0|
    |i_0_reg_412              |   9|   0|    9|          0|
    |i_reg_1003               |   9|   0|    9|          0|
    |icmp_ln92_reg_999        |   1|   0|    1|          0|
    |lshr_ln1_reg_798         |   8|   0|    8|          0|
    |lshr_ln3_reg_1068        |   8|   0|    8|          0|
    |reg_447                  |  32|   0|   32|          0|
    |tempi_reg_1081           |  32|   0|   32|          0|
    |tempr_reg_1073           |  32|   0|   32|          0|
    |tmp_10_1_reg_975         |  32|   0|   32|          0|
    |tmp_10_2_reg_989         |  32|   0|   32|          0|
    |tmp_10_3_reg_994         |  32|   0|   32|          0|
    |tmp_1_1_reg_910          |  32|   0|   32|          0|
    |tmp_1_reg_892            |  32|   0|   32|          0|
    |tmp_3_1_reg_916          |  32|   0|   32|          0|
    |tmp_3_reg_898            |  32|   0|   32|          0|
    |tmp_5_1_reg_965          |  32|   0|   32|          0|
    |tmp_5_3_reg_970          |  32|   0|   32|          0|
    |tmp_5_reg_960            |  32|   0|   32|          0|
    |tmp_7_1_reg_922          |  32|   0|   32|          0|
    |tmp_7_reg_904            |  32|   0|   32|          0|
    |tmp_8_reg_754            |   1|   0|    1|          0|
    |tmp_9_1_reg_934          |  32|   0|   32|          0|
    |tmp_9_reg_928            |  32|   0|   32|          0|
    |trunc_ln100_reg_1018     |   2|   0|    2|          0|
    |trunc_ln102_reg_1063     |   2|   0|    2|          0|
    |zext_ln85_reg_980        |   8|   0|   64|         56|
    |Imag_0_addr_reg_788      |  64|  32|    8|          0|
    |Real_0_addr_reg_758      |  64|  32|    8|          0|
    |lshr_ln1_reg_798         |  64|  32|    8|          0|
    |tmp_8_reg_754            |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1447| 128| 1272|         56|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_0_address0         | out |    8|  ap_memory |    Real_0    |     array    |
|Real_0_ce0              | out |    1|  ap_memory |    Real_0    |     array    |
|Real_0_we0              | out |    1|  ap_memory |    Real_0    |     array    |
|Real_0_d0               | out |   32|  ap_memory |    Real_0    |     array    |
|Real_0_q0               |  in |   32|  ap_memory |    Real_0    |     array    |
|Real_1_address0         | out |    8|  ap_memory |    Real_1    |     array    |
|Real_1_ce0              | out |    1|  ap_memory |    Real_1    |     array    |
|Real_1_we0              | out |    1|  ap_memory |    Real_1    |     array    |
|Real_1_d0               | out |   32|  ap_memory |    Real_1    |     array    |
|Real_1_q0               |  in |   32|  ap_memory |    Real_1    |     array    |
|Real_2_address0         | out |    8|  ap_memory |    Real_2    |     array    |
|Real_2_ce0              | out |    1|  ap_memory |    Real_2    |     array    |
|Real_2_we0              | out |    1|  ap_memory |    Real_2    |     array    |
|Real_2_d0               | out |   32|  ap_memory |    Real_2    |     array    |
|Real_2_q0               |  in |   32|  ap_memory |    Real_2    |     array    |
|Real_3_address0         | out |    8|  ap_memory |    Real_3    |     array    |
|Real_3_ce0              | out |    1|  ap_memory |    Real_3    |     array    |
|Real_3_we0              | out |    1|  ap_memory |    Real_3    |     array    |
|Real_3_d0               | out |   32|  ap_memory |    Real_3    |     array    |
|Real_3_q0               |  in |   32|  ap_memory |    Real_3    |     array    |
|Imag_0_address0         | out |    8|  ap_memory |    Imag_0    |     array    |
|Imag_0_ce0              | out |    1|  ap_memory |    Imag_0    |     array    |
|Imag_0_we0              | out |    1|  ap_memory |    Imag_0    |     array    |
|Imag_0_d0               | out |   32|  ap_memory |    Imag_0    |     array    |
|Imag_0_q0               |  in |   32|  ap_memory |    Imag_0    |     array    |
|Imag_1_address0         | out |    8|  ap_memory |    Imag_1    |     array    |
|Imag_1_ce0              | out |    1|  ap_memory |    Imag_1    |     array    |
|Imag_1_we0              | out |    1|  ap_memory |    Imag_1    |     array    |
|Imag_1_d0               | out |   32|  ap_memory |    Imag_1    |     array    |
|Imag_1_q0               |  in |   32|  ap_memory |    Imag_1    |     array    |
|Imag_2_address0         | out |    8|  ap_memory |    Imag_2    |     array    |
|Imag_2_ce0              | out |    1|  ap_memory |    Imag_2    |     array    |
|Imag_2_we0              | out |    1|  ap_memory |    Imag_2    |     array    |
|Imag_2_d0               | out |   32|  ap_memory |    Imag_2    |     array    |
|Imag_2_q0               |  in |   32|  ap_memory |    Imag_2    |     array    |
|Imag_3_address0         | out |    8|  ap_memory |    Imag_3    |     array    |
|Imag_3_ce0              | out |    1|  ap_memory |    Imag_3    |     array    |
|Imag_3_we0              | out |    1|  ap_memory |    Imag_3    |     array    |
|Imag_3_d0               | out |   32|  ap_memory |    Imag_3    |     array    |
|Imag_3_q0               |  in |   32|  ap_memory |    Imag_3    |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

