Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sun Nov 17 21:14:17 2019
| Host             : micro06 running 64-bit Debian GNU/Linux 10 (buster)
| Command          : report_power -file PROCESSOR_power_routed.rpt -pb PROCESSOR_power_summary_routed.pb -rpx PROCESSOR_power_routed.rpx
| Design           : PROCESSOR
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 84.185 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 83.143                           |
| Device Static (W)        | 1.043                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     5.292 |      607 |       --- |             --- |
|   LUT as Logic           |     4.095 |      344 |     53200 |            0.65 |
|   LUT as Distributed RAM |     1.020 |      120 |     17400 |            0.69 |
|   CARRY4                 |     0.115 |       24 |     13300 |            0.18 |
|   F7/F8 Muxes            |     0.052 |       32 |     53200 |            0.06 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |     0.005 |        6 |    106400 |           <0.01 |
|   Others                 |     0.000 |        6 |       --- |             --- |
| Signals                  |     8.214 |      469 |       --- |             --- |
| I/O                      |    69.636 |       80 |       200 |           40.00 |
| Static Power             |     1.043 |          |           |                 |
| Total                    |    84.185 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    13.829 |      13.530 |      0.299 |
| Vccaux    |       1.800 |     4.838 |       4.738 |      0.100 |
| Vcco33    |       3.300 |     6.011 |       6.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    22.917 |      22.916 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| PROCESSOR                    |    83.143 |
|   dmem                       |     0.637 |
|     DATA_RAM_reg_0_127_0_0   |     0.017 |
|     DATA_RAM_reg_0_127_10_10 |     0.023 |
|     DATA_RAM_reg_0_127_11_11 |     0.019 |
|     DATA_RAM_reg_0_127_12_12 |     0.021 |
|     DATA_RAM_reg_0_127_13_13 |     0.018 |
|     DATA_RAM_reg_0_127_14_14 |     0.017 |
|     DATA_RAM_reg_0_127_15_15 |     0.017 |
|     DATA_RAM_reg_0_127_16_16 |     0.017 |
|     DATA_RAM_reg_0_127_17_17 |     0.017 |
|     DATA_RAM_reg_0_127_18_18 |     0.017 |
|     DATA_RAM_reg_0_127_19_19 |     0.025 |
|     DATA_RAM_reg_0_127_1_1   |     0.018 |
|     DATA_RAM_reg_0_127_20_20 |     0.018 |
|     DATA_RAM_reg_0_127_21_21 |     0.025 |
|     DATA_RAM_reg_0_127_22_22 |     0.017 |
|     DATA_RAM_reg_0_127_23_23 |     0.017 |
|     DATA_RAM_reg_0_127_24_24 |     0.017 |
|     DATA_RAM_reg_0_127_25_25 |     0.017 |
|     DATA_RAM_reg_0_127_26_26 |     0.017 |
|     DATA_RAM_reg_0_127_27_27 |     0.017 |
|     DATA_RAM_reg_0_127_28_28 |     0.017 |
|     DATA_RAM_reg_0_127_29_29 |     0.017 |
|     DATA_RAM_reg_0_127_2_2   |     0.022 |
|     DATA_RAM_reg_0_127_30_30 |     0.019 |
|     DATA_RAM_reg_0_127_31_31 |     0.019 |
|     DATA_RAM_reg_0_127_3_3   |     0.021 |
|     DATA_RAM_reg_0_127_4_4   |     0.022 |
|     DATA_RAM_reg_0_127_5_5   |     0.022 |
|     DATA_RAM_reg_0_127_6_6   |     0.022 |
|     DATA_RAM_reg_0_127_7_7   |     0.024 |
|     DATA_RAM_reg_0_127_8_8   |     0.019 |
|     DATA_RAM_reg_0_127_9_9   |     0.018 |
|   mips                       |    12.795 |
|     dp                       |    12.795 |
|       alu                    |     0.392 |
|       pcadd1                 |     0.038 |
|       pcadd2                 |     0.030 |
|       pcreg                  |    10.669 |
|       rf                     |     1.667 |
+------------------------------+-----------+


