Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Dec 13 14:57:13 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3684)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7354)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3684)
---------------------------
 There are 3684 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7354)
---------------------------------------------------
 There are 7354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7359          inf        0.000                      0                 7359           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7359 Endpoints
Min Delay          7359 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.306ns  (logic 12.992ns (23.924%)  route 41.314ns (76.076%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.910    53.611    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    53.735 r  pidBlock/SHARED_FPU/output[2]_i_4/O
                         net (fo=1, routed)           0.447    54.182    pidBlock/SHARED_FPU/output[2]_i_4_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    54.306 r  pidBlock/SHARED_FPU/output[2]_i_1/O
                         net (fo=1, routed)           0.000    54.306    pidBlock/SHARED_FPU/output[2]_i_1_n_0
    SLICE_X15Y86         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.154ns  (logic 12.992ns (23.991%)  route 41.162ns (76.009%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.631    53.331    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X14Y83         LUT5 (Prop_lut5_I1_O)        0.124    53.455 r  pidBlock/SHARED_FPU/output[0]_i_2/O
                         net (fo=1, routed)           0.575    54.030    pidBlock/SHARED_FPU/output[0]_i_2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    54.154 r  pidBlock/SHARED_FPU/output[0]_i_1/O
                         net (fo=1, routed)           0.000    54.154    pidBlock/SHARED_FPU/output[0]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.091ns  (logic 12.663ns (23.410%)  route 41.428ns (76.590%))
  Logic Levels:           39  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=4 LUT4=5 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          3.529     3.985    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X35Y42         LUT4 (Prop_lut4_I2_O)        0.152     4.137 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           1.276     5.413    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     5.739 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.135     6.874    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.998 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.769     7.767    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.116     7.883 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.859     8.742    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.328     9.070 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.274    10.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.018    11.486    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124    11.610 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.162    11.772    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.841    12.737    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    12.861 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32__0/O
                         net (fo=1, routed)           1.149    14.010    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    18.046 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.048    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    19.566 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.891    22.457    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.150    22.607 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.026    23.633    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.332    23.965 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.011    24.976    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.100 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.833    25.934    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           0.905    26.963    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.150    27.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.953    28.066    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I3_O)        0.328    28.394 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.837    29.231    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    29.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.355    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.888 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.888    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.107 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.084    31.191    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.321    31.512 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.441    31.953    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I5_O)        0.326    32.279 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.571    32.850    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I3_O)        0.124    32.974 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          2.805    35.779    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I1_O)        0.124    35.903 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          3.081    38.984    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.124    39.108 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.982    43.090    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.124    43.214 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1753__0/O
                         net (fo=1, routed)           0.000    43.214    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1753__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1338/CO[3]
                         net (fo=1, routed)           0.000    43.764    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1338_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.878 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    43.878    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_852_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.992 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    43.992    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_428_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.106 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           1.347    45.453    DIST_MATRIX/matrixReloaded/fpuCalculations/orx120_in
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124    45.577 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_127__0/O
                         net (fo=1, routed)           0.744    46.320    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_127__0_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124    46.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_81__0/O
                         net (fo=1, routed)           0.962    47.406    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_81__0_n_0
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.124    47.530 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.643    48.174    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I1_O)        0.124    48.298 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.082    49.379    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    49.503 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.895    51.399    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    51.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.321    52.844    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    52.968 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0/O
                         net (fo=1, routed)           1.000    53.967    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.124    54.091 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0/O
                         net (fo=1, routed)           0.000    54.091    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0_n_0
    SLICE_X52Y56         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.080ns  (logic 12.992ns (24.024%)  route 41.088ns (75.976%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.191    52.892    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I2_O)        0.124    53.016 r  pidBlock/SHARED_FPU/output[-15]_i_2/O
                         net (fo=1, routed)           0.940    53.956    pidBlock/SHARED_FPU/output[-15]_i_2_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I0_O)        0.124    54.080 r  pidBlock/SHARED_FPU/output[-15]_i_1/O
                         net (fo=1, routed)           0.000    54.080    pidBlock/SHARED_FPU/output[-15]_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.074ns  (logic 12.663ns (23.418%)  route 41.411ns (76.582%))
  Logic Levels:           39  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=4 LUT4=5 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          3.529     3.985    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X35Y42         LUT4 (Prop_lut4_I2_O)        0.152     4.137 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           1.276     5.413    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     5.739 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.135     6.874    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.998 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.769     7.767    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.116     7.883 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.859     8.742    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.328     9.070 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.274    10.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.018    11.486    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124    11.610 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.162    11.772    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.841    12.737    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    12.861 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32__0/O
                         net (fo=1, routed)           1.149    14.010    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    18.046 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.048    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    19.566 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.891    22.457    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.150    22.607 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.026    23.633    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.332    23.965 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.011    24.976    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.100 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.833    25.934    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           0.905    26.963    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.150    27.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.953    28.066    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I3_O)        0.328    28.394 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.837    29.231    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    29.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.355    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.888 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.888    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.107 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.084    31.191    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.321    31.512 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.441    31.953    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I5_O)        0.326    32.279 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.571    32.850    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I3_O)        0.124    32.974 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          2.805    35.779    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I1_O)        0.124    35.903 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          3.081    38.984    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.124    39.108 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.982    43.090    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.124    43.214 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1753__0/O
                         net (fo=1, routed)           0.000    43.214    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1753__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1338/CO[3]
                         net (fo=1, routed)           0.000    43.764    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1338_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.878 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    43.878    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_852_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.992 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    43.992    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_428_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.106 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           1.347    45.453    DIST_MATRIX/matrixReloaded/fpuCalculations/orx120_in
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124    45.577 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_127__0/O
                         net (fo=1, routed)           0.744    46.320    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_127__0_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124    46.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_81__0/O
                         net (fo=1, routed)           0.962    47.406    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_81__0_n_0
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.124    47.530 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.643    48.174    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I1_O)        0.124    48.298 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.082    49.379    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    49.503 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.895    51.399    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    51.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.337    52.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    52.984 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_2__0/O
                         net (fo=1, routed)           0.966    53.950    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_2__0_n_0
    SLICE_X52Y57         LUT5 (Prop_lut5_I0_O)        0.124    54.074 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_1__0/O
                         net (fo=1, routed)           0.000    54.074    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_1__0_n_0
    SLICE_X52Y57         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.070ns  (logic 12.663ns (23.420%)  route 41.407ns (76.580%))
  Logic Levels:           39  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=4 LUT4=5 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-15]/C
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data1_reg[-15]/Q
                         net (fo=35, routed)          3.529     3.985    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[8]
    SLICE_X35Y42         LUT4 (Prop_lut4_I2_O)        0.152     4.137 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           1.276     5.413    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     5.739 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.135     6.874    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.998 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.769     7.767    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.116     7.883 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.859     8.742    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.328     9.070 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.274    10.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.018    11.486    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124    11.610 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.162    11.772    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.841    12.737    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    12.861 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_32__0/O
                         net (fo=1, routed)           1.149    14.010    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[9]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    18.046 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.048    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    19.566 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[30]
                         net (fo=40, routed)          2.891    22.457    DIST_MATRIX/matrixReloaded/fpuCalculations/l104_in
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.150    22.607 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.026    23.633    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.332    23.965 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.011    24.976    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.100 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.833    25.934    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           0.905    26.963    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.150    27.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.953    28.066    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I3_O)        0.328    28.394 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.837    29.231    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124    29.355 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.355    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.888 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.888    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.107 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.084    31.191    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.321    31.512 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.441    31.953    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I5_O)        0.326    32.279 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.571    32.850    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I3_O)        0.124    32.974 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          2.805    35.779    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I1_O)        0.124    35.903 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          3.081    38.984    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.124    39.108 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.982    43.090    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.124    43.214 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1753__0/O
                         net (fo=1, routed)           0.000    43.214    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1753__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1338/CO[3]
                         net (fo=1, routed)           0.000    43.764    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1338_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.878 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    43.878    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_852_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.992 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    43.992    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_428_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.106 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           1.347    45.453    DIST_MATRIX/matrixReloaded/fpuCalculations/orx120_in
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124    45.577 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_127__0/O
                         net (fo=1, routed)           0.744    46.320    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_127__0_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124    46.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_81__0/O
                         net (fo=1, routed)           0.962    47.406    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_81__0_n_0
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.124    47.530 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.643    48.174    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I1_O)        0.124    48.298 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.082    49.379    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    49.503 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.895    51.399    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    51.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.323    52.846    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    52.970 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_2__0/O
                         net (fo=1, routed)           0.976    53.946    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_2__0_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    54.070 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_1__0/O
                         net (fo=1, routed)           0.000    54.070    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_1__0_n_0
    SLICE_X53Y57         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.045ns  (logic 12.992ns (24.039%)  route 41.053ns (75.961%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.051    52.752    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I2_O)        0.124    52.876 r  pidBlock/SHARED_FPU/output[-20]_i_2/O
                         net (fo=1, routed)           1.045    53.921    pidBlock/SHARED_FPU/output[-20]_i_2_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I0_O)        0.124    54.045 r  pidBlock/SHARED_FPU/output[-20]_i_1/O
                         net (fo=1, routed)           0.000    54.045    pidBlock/SHARED_FPU/output[-20]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.017ns  (logic 12.992ns (24.052%)  route 41.025ns (75.948%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.509    53.210    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.124    53.334 r  pidBlock/SHARED_FPU/output[1]_i_2/O
                         net (fo=1, routed)           0.559    53.893    pidBlock/SHARED_FPU/output[1]_i_2_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I0_O)        0.124    54.017 r  pidBlock/SHARED_FPU/output[1]_i_1/O
                         net (fo=1, routed)           0.000    54.017    pidBlock/SHARED_FPU/output[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.977ns  (logic 12.992ns (24.070%)  route 40.985ns (75.930%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.993    52.694    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I2_O)        0.124    52.818 r  pidBlock/SHARED_FPU/output[-21]_i_2/O
                         net (fo=1, routed)           1.035    53.853    pidBlock/SHARED_FPU/output[-21]_i_2_n_0
    SLICE_X14Y78         LUT5 (Prop_lut5_I0_O)        0.124    53.977 r  pidBlock/SHARED_FPU/output[-21]_i_1/O
                         net (fo=1, routed)           0.000    53.977    pidBlock/SHARED_FPU/output[-21]_i_1_n_0
    SLICE_X14Y78         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.939ns  (logic 12.992ns (24.086%)  route 40.947ns (75.914%))
  Logic Levels:           38  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-5]/C
    SLICE_X24Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-5]/Q
                         net (fo=25, routed)          3.808     4.264    pidBlock/SHARED_FPU/Q[18]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.150     4.414 f  pidBlock/SHARED_FPU/i___219_i_7/O
                         net (fo=1, routed)           0.659     5.074    pidBlock/SHARED_FPU/i___219_i_7_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.402 f  pidBlock/SHARED_FPU/i___219_i_6/O
                         net (fo=1, routed)           0.763     6.164    pidBlock/SHARED_FPU/i___219_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.288 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.988     7.276    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.428 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.992     8.420    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.354     8.774 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.360     9.134    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I1_O)        0.332     9.466 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.386    10.852    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.124    10.976 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           1.872    12.848    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.124    12.972 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    13.258    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.382 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           1.031    14.413    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.537 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.567    15.104    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    19.140 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.142    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.660 r  pidBlock/SHARED_FPU/fract0__0/P[29]
                         net (fo=41, routed)          2.169    22.830    pidBlock/SHARED_FPU/l102_in
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.124    22.954 r  pidBlock/SHARED_FPU/i___71_i_1/O
                         net (fo=21, routed)          1.548    24.502    pidBlock/SHARED_FPU/i___71_i_1_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    24.626 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          0.693    25.319    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    25.443 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          1.012    26.456    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I2_O)        0.124    26.580 r  pidBlock/SHARED_FPU/i___64_i_4/O
                         net (fo=3, routed)           1.710    28.289    pidBlock/SHARED_FPU/i___64_i_4_n_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.152    28.441 r  pidBlock/SHARED_FPU/i___64_i_2/O
                         net (fo=2, routed)           0.966    29.407    pidBlock/SHARED_FPU/i___64_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.348    29.755 r  pidBlock/SHARED_FPU/i___64_i_1/O
                         net (fo=2, routed)           0.990    30.745    pidBlock/SHARED_FPU/i___64_i_1_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    30.869 r  pidBlock/SHARED_FPU/i___64/O
                         net (fo=1, routed)           0.000    30.869    pidBlock/SHARED_FPU/i___64_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.267 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.267    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.489 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.109    32.598    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.327    32.925 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.433    33.358    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.326    33.684 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.295    33.979    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.124    34.103 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          1.340    35.443    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124    35.567 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.142    39.709    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.124    39.833 r  pidBlock/SHARED_FPU/i__rep__23_i_1/O
                         net (fo=104, routed)         3.585    43.419    pidBlock/SHARED_FPU/i__rep__23_i_1_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    43.543 r  pidBlock/SHARED_FPU/output[7]_i_934/O
                         net (fo=1, routed)           0.569    44.111    pidBlock/SHARED_FPU/output[7]_i_934_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.631 r  pidBlock/SHARED_FPU/output_reg[7]_i_490/CO[3]
                         net (fo=1, routed)           0.000    44.631    pidBlock/SHARED_FPU/output_reg[7]_i_490_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.860 f  pidBlock/SHARED_FPU/output_reg[7]_i_223/CO[2]
                         net (fo=1, routed)           1.428    46.288    pidBlock/SHARED_FPU/orx110_in
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.338    46.626 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.658    47.285    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.326    47.611 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.940    48.551    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    48.675 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.667    49.342    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.124    49.466 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.615    50.081    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.124    50.205 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.371    51.577    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.701 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.192    52.893    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I2_O)        0.124    53.017 r  pidBlock/SHARED_FPU/output[-13]_i_2/O
                         net (fo=1, routed)           0.798    53.815    pidBlock/SHARED_FPU/output[-13]_i_2_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I0_O)        0.124    53.939 r  pidBlock/SHARED_FPU/output[-13]_i_1/O
                         net (fo=1, routed)           0.000    53.939    pidBlock/SHARED_FPU/output[-13]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/PID_ROLL/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/rRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/ResultReady_reg/C
    SLICE_X26Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/ResultReady_reg/Q
                         net (fo=2, routed)           0.065     0.206    pidBlock/rollReady
    SLICE_X26Y107        FDRE                                         r  pidBlock/rRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[1]/C
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/error_reg[1]/Q
                         net (fo=3, routed)           0.066     0.207    pidBlock/PID_PITCH/error[1]
    SLICE_X8Y123         FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/tempRes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/tempRes_reg[1]/C
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/tempRes_reg[1]/Q
                         net (fo=1, routed)           0.051     0.192    DIST_MATRIX/matrixReloaded/tempRes_reg_n_0_[1]
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.237 r  DIST_MATRIX/matrixReloaded/data0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.237    DIST_MATRIX/matrixReloaded/data0[1]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[28]/C
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[28]/Q
                         net (fo=1, routed)           0.101     0.242    i2cExternal/BUFFER_32_reg_n_0_[28]
    SLICE_X17Y125        FDRE                                         r  i2cExternal/WRITE_DATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_YAW/fpuVal1_reg[-17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[-17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE                         0.000     0.000 r  pidBlock/PID_YAW/fpuVal1_reg[-17]/C
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_YAW/fpuVal1_reg[-17]/Q
                         net (fo=1, routed)           0.057     0.198    pidBlock/PID_PITCH/fpuVal1[-17]
    SLICE_X22Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.243 r  pidBlock/PID_PITCH/input1[-17]_i_1/O
                         net (fo=1, routed)           0.000     0.243    pidBlock/input1[-17]
    SLICE_X22Y108        FDRE                                         r  pidBlock/input1_reg[-17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[26]/C
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[26]/Q
                         net (fo=1, routed)           0.103     0.244    i2cExternal/BUFFER_32_reg_n_0_[26]
    SLICE_X17Y125        FDRE                                         r  i2cExternal/WRITE_DATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/tempRes_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/tempRes_reg[-1]/C
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/tempRes_reg[-1]/Q
                         net (fo=1, routed)           0.058     0.199    DIST_MATRIX/matrixReloaded/tempRes_reg[-_n_0_1]
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  DIST_MATRIX/matrixReloaded/data0[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.244    DIST_MATRIX/matrixReloaded/data0[-1]_i_1_n_0
    SLICE_X40Y68         FDSE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ALTITUDE/error_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_ALTITUDE/prevError_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.996%)  route 0.118ns (48.004%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE                         0.000     0.000 r  pidBlock/PID_ALTITUDE/error_reg[6]/C
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pidBlock/PID_ALTITUDE/error_reg[6]/Q
                         net (fo=3, routed)           0.118     0.246    pidBlock/PID_ALTITUDE/error[6]
    SLICE_X17Y122        FDRE                                         r  pidBlock/PID_ALTITUDE/prevError_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/RD_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/RDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y131        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/RD_reg/C
    SLICE_X13Y131        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i2cExternal/I_I2CITF/RD_reg/Q
                         net (fo=1, routed)           0.119     0.247    i2cExternal/RD
    SLICE_X13Y131        FDRE                                         r  i2cExternal/RDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/error_reg[-22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_ROLL/prevError_reg[-22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/error_reg[-22]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/error_reg[-22]/Q
                         net (fo=3, routed)           0.111     0.252    pidBlock/PID_ROLL/error[-22]
    SLICE_X31Y105        FDRE                                         r  pidBlock/PID_ROLL/prevError_reg[-22]/D
  -------------------------------------------------------------------    -------------------





