\hypertarget{struct_s32___s_c_b___type}{}\doxysection{S32\+\_\+\+SCB\+\_\+\+Type Struct Reference}
\label{struct_s32___s_c_b___type}\index{S32\_SCB\_Type@{S32\_SCB\_Type}}


S32\+\_\+\+SCB -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}{ACTLR}}
\begin{DoxyCompactList}\small\item\em Auxiliary Control Register,, offset\+: 0x8. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ab9f88fe5f82d75e61ca9e017c80bcca7}{RESERVED\+\_\+1}} \mbox{[}3316\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a30abfea43143a424074f682bd61eace0}{CPUID}}
\begin{DoxyCompactList}\small\item\em CPUID Base Register, offset\+: 0x\+D00. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{ICSR}}
\begin{DoxyCompactList}\small\item\em Interrupt Control and State Register, offset\+: 0x\+D04. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{VTOR}}
\begin{DoxyCompactList}\small\item\em Vector Table Offset Register, offset\+: 0x\+D08. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{AIRCR}}
\begin{DoxyCompactList}\small\item\em Application Interrupt and Reset Control Register, offset\+: 0x\+D0C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{SCR}}
\begin{DoxyCompactList}\small\item\em System Control Register, offset\+: 0x\+D10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\begin{DoxyCompactList}\small\item\em Configuration and Control Register, offset\+: 0x\+D14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a03ae01a7c13fe6d1a52f3d747bb49cfe}{SHPR1}}
\begin{DoxyCompactList}\small\item\em System Handler Priority Register 1, offset\+: 0x\+D18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ac033211ace1073eec7fb8ee720b5d2e2}{SHPR2}}
\begin{DoxyCompactList}\small\item\em System Handler Priority Register 2, offset\+: 0x\+D1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a1046f844be3cff36a3a32ca554b041dc}{SHPR3}}
\begin{DoxyCompactList}\small\item\em System Handler Priority Register 3, offset\+: 0x\+D20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{SHCSR}}
\begin{DoxyCompactList}\small\item\em System Handler Control and State Register, offset\+: 0x\+D24. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{CFSR}}
\begin{DoxyCompactList}\small\item\em Configurable Fault Status Registers, offset\+: 0x\+D28. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{HFSR}}
\begin{DoxyCompactList}\small\item\em Hard\+Fault Status register, offset\+: 0x\+D2C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{DFSR}}
\begin{DoxyCompactList}\small\item\em Debug Fault Status Register, offset\+: 0x\+D30. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{MMFAR}}
\begin{DoxyCompactList}\small\item\em Mem\+Manage Address Register, offset\+: 0x\+D34. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{BFAR}}
\begin{DoxyCompactList}\small\item\em Bus\+Fault Address Register, offset\+: 0x\+D38. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ab9176079ea223dd8902589da91af63a2}{AFSR}}
\begin{DoxyCompactList}\small\item\em Auxiliary Fault Status Register, offset\+: 0x\+D3C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_aa7cd5770466bb027d93892d03e7a1672}{RESERVED\+\_\+2}} \mbox{[}72\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_acccaf5688449c8253e9952ddc2161528}{CPACR}}
\begin{DoxyCompactList}\small\item\em Coprocessor Access Control Register, offset\+: 0x\+D88. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a5a576827a629dc0a1cadd1f148f7a896}{RESERVED\+\_\+3}} \mbox{[}424\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_aa3e5da580ef8a27ffe6aebf5a2642b1a}{FPCCR}}
\begin{DoxyCompactList}\small\item\em Floating-\/point Context Control Register, offset\+: 0x\+F34. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_a84d36f28dbaa2775ebe029a02c34af2c}{FPCAR}}
\begin{DoxyCompactList}\small\item\em Floating-\/point Context Address Register, offset\+: 0x\+F38. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s32___s_c_b___type_ae1c95ec744656700ae2a10633cc4ee02}{FPDSCR}}
\begin{DoxyCompactList}\small\item\em Floating-\/point Default Status Control Register, offset\+: 0x\+F3C. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
S32\+\_\+\+SCB -\/ Size of Registers Arrays. 

S32\+\_\+\+SCB -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s32___s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}\label{struct_s32___s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ACTLR}{ACTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACTLR}



Auxiliary Control Register,, offset\+: 0x8. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_ab9176079ea223dd8902589da91af63a2}\label{struct_s32___s_c_b___type_ab9176079ea223dd8902589da91af63a2}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AFSR}



Auxiliary Fault Status Register, offset\+: 0x\+D3C. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_aaec159b48828355cb770049b8b2e8d91}\label{struct_s32___s_c_b___type_aaec159b48828355cb770049b8b2e8d91}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AIRCR}



Application Interrupt and Reset Control Register, offset\+: 0x\+D0C. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_ad49f99b1c83dcab356579af171bfa475}\label{struct_s32___s_c_b___type_ad49f99b1c83dcab356579af171bfa475}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BFAR}



Bus\+Fault Address Register, offset\+: 0x\+D38. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}\label{struct_s32___s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}



Configuration and Control Register, offset\+: 0x\+D14. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}\label{struct_s32___s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFSR}



Configurable Fault Status Registers, offset\+: 0x\+D28. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_acccaf5688449c8253e9952ddc2161528}\label{struct_s32___s_c_b___type_acccaf5688449c8253e9952ddc2161528}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPACR}



Coprocessor Access Control Register, offset\+: 0x\+D88. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a30abfea43143a424074f682bd61eace0}\label{struct_s32___s_c_b___type_a30abfea43143a424074f682bd61eace0}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CPUID}



CPUID Base Register, offset\+: 0x\+D00. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}\label{struct_s32___s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSR}



Debug Fault Status Register, offset\+: 0x\+D30. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a84d36f28dbaa2775ebe029a02c34af2c}\label{struct_s32___s_c_b___type_a84d36f28dbaa2775ebe029a02c34af2c}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!FPCAR@{FPCAR}}
\index{FPCAR@{FPCAR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{FPCAR}{FPCAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FPCAR}



Floating-\/point Context Address Register, offset\+: 0x\+F38. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_aa3e5da580ef8a27ffe6aebf5a2642b1a}\label{struct_s32___s_c_b___type_aa3e5da580ef8a27ffe6aebf5a2642b1a}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!FPCCR@{FPCCR}}
\index{FPCCR@{FPCCR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{FPCCR}{FPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FPCCR}



Floating-\/point Context Control Register, offset\+: 0x\+F34. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_ae1c95ec744656700ae2a10633cc4ee02}\label{struct_s32___s_c_b___type_ae1c95ec744656700ae2a10633cc4ee02}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!FPDSCR@{FPDSCR}}
\index{FPDSCR@{FPDSCR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{FPDSCR}{FPDSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FPDSCR}



Floating-\/point Default Status Control Register, offset\+: 0x\+F3C. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}\label{struct_s32___s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HFSR}



Hard\+Fault Status register, offset\+: 0x\+D2C. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}\label{struct_s32___s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICSR}



Interrupt Control and State Register, offset\+: 0x\+D04. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a88820a178974aa7b7927155cee5c47ed}\label{struct_s32___s_c_b___type_a88820a178974aa7b7927155cee5c47ed}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MMFAR}



Mem\+Manage Address Register, offset\+: 0x\+D34. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_s32___s_c_b___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_s32___s_c_b___type_ab9f88fe5f82d75e61ca9e017c80bcca7}\label{struct_s32___s_c_b___type_ab9f88fe5f82d75e61ca9e017c80bcca7}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}3316\mbox{]}}

\mbox{\Hypertarget{struct_s32___s_c_b___type_aa7cd5770466bb027d93892d03e7a1672}\label{struct_s32___s_c_b___type_aa7cd5770466bb027d93892d03e7a1672}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}72\mbox{]}}

\mbox{\Hypertarget{struct_s32___s_c_b___type_a5a576827a629dc0a1cadd1f148f7a896}\label{struct_s32___s_c_b___type_a5a576827a629dc0a1cadd1f148f7a896}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}424\mbox{]}}

\mbox{\Hypertarget{struct_s32___s_c_b___type_a64a95891ad3e904dd5548112539c1c98}\label{struct_s32___s_c_b___type_a64a95891ad3e904dd5548112539c1c98}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCR}



System Control Register, offset\+: 0x\+D10. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}\label{struct_s32___s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHCSR}



System Handler Control and State Register, offset\+: 0x\+D24. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a03ae01a7c13fe6d1a52f3d747bb49cfe}\label{struct_s32___s_c_b___type_a03ae01a7c13fe6d1a52f3d747bb49cfe}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!SHPR1@{SHPR1}}
\index{SHPR1@{SHPR1}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHPR1}{SHPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHPR1}



System Handler Priority Register 1, offset\+: 0x\+D18. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_ac033211ace1073eec7fb8ee720b5d2e2}\label{struct_s32___s_c_b___type_ac033211ace1073eec7fb8ee720b5d2e2}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!SHPR2@{SHPR2}}
\index{SHPR2@{SHPR2}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHPR2}{SHPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHPR2}



System Handler Priority Register 2, offset\+: 0x\+D1C. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_a1046f844be3cff36a3a32ca554b041dc}\label{struct_s32___s_c_b___type_a1046f844be3cff36a3a32ca554b041dc}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!SHPR3@{SHPR3}}
\index{SHPR3@{SHPR3}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHPR3}{SHPR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHPR3}



System Handler Priority Register 3, offset\+: 0x\+D20. 

\mbox{\Hypertarget{struct_s32___s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}\label{struct_s32___s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}} 
\index{S32\_SCB\_Type@{S32\_SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!S32\_SCB\_Type@{S32\_SCB\_Type}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VTOR}



Vector Table Offset Register, offset\+: 0x\+D08. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
