NDFramePage.OnPageTitleLoaded("SystemVerilogClass:xil_axi_slv_mem_model","xil_axi_slv_mem_model");NDSummary.OnSummaryLoaded("SystemVerilogClass:xil_axi_slv_mem_model",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[1043,0,0,"xil_axi_slv_mem_model"],[1044,0,2,"Functions","Functions"],[1045,0,1,"new","new"],[1046,0,1,"set_bresp_delay_policy","set_bresp_delay_policy"],[1047,0,1,"get_bresp_delay_policy","get_bresp_delay_policy"],[1048,0,1,"set_inter_beat_gap_delay_policy","set_inter_beat_gap_delay_policy"],[1049,0,1,"get_inter_beat_gap_delay_policy","get_inter_beat_gap_delay_policy"],[1050,0,1,"set_memory_fill_policy","set_memory_fill_policy"],[1051,0,1,"get_memory_fill_policy","get_memory_fill_policy"],[1052,0,1,"set_default_memory_value","set_default_memory_value"],[1053,0,1,"get_default_memory_value","get_default_memory_value"],[1054,0,1,"set_inter_beat_gap","set_inter_beat_gap"],[1055,0,1,"get_inter_beat_gap","get_inter_beat_gap"],[1056,0,1,"set_inter_beat_gap_range","set_inter_beat_gap_range"],[1057,0,1,"get_inter_beat_gap_range","get_inter_beat_gap_range"],[1058,0,1,"set_bresp_delay","set_bresp_delay"],[1059,0,1,"get_bresp_delay","get_bresp_delay"],[1060,0,1,"set_bresp_delay_range","set_bresp_delay_range"],[1061,0,1,"get_bresp_delay_range","get_bresp_delay_range"],[1062,0,1,"backdoor_memory_write","backdoor_memory_write"],[1063,0,1,"backdoor_memory_write_4byte","backdoor_memory_write_4byte"],[1064,0,1,"backdoor_memory_read","backdoor_memory_read"],[1065,0,1,"backdoor_memory_read_4byte","backdoor_memory_read_4byte"],[1066,0,1,"fill_rd_reactive","fill_rd_reactive"],[1067,0,1,"fill_wr_reactive","fill_wr_reactive"],[1068,0,1,"write_transaction_to_memory","write_transaction_to_memory"],[1069,0,1,"pre_load_mem","pre_load_mem"]]);