
scratchINEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049a4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08004b8c  08004b8c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08004b8c  08004b8c  00014b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004b90  08004b90  00014b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08004b94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000634  20000014  08004ba8  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  20000648  08004ba8  00020648  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009c73  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001ddc  00000000  00000000  00029cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000cc0  00000000  00000000  0002ba90  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b58  00000000  00000000  0002c750  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004d3c  00000000  00000000  0002d2a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000036fa  00000000  00000000  00031fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  000356de  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003488  00000000  00000000  0003575c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00038be4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000014 	.word	0x20000014
 8000204:	00000000 	.word	0x00000000
 8000208:	08004b74 	.word	0x08004b74

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000018 	.word	0x20000018
 8000224:	08004b74 	.word	0x08004b74

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f092 0f00 	teq	r2, #0
 8000512:	bf14      	ite	ne
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e720      	b.n	800036c <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aedc 	beq.w	800031a <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6c1      	b.n	800031a <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	; 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	d1ed      	bne.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__gesf2>:
 8000c78:	f04f 3cff 	mov.w	ip, #4294967295
 8000c7c:	e006      	b.n	8000c8c <__cmpsf2+0x4>
 8000c7e:	bf00      	nop

08000c80 <__lesf2>:
 8000c80:	f04f 0c01 	mov.w	ip, #1
 8000c84:	e002      	b.n	8000c8c <__cmpsf2+0x4>
 8000c86:	bf00      	nop

08000c88 <__cmpsf2>:
 8000c88:	f04f 0c01 	mov.w	ip, #1
 8000c8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c9c:	bf18      	it	ne
 8000c9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca2:	d011      	beq.n	8000cc8 <__cmpsf2+0x40>
 8000ca4:	b001      	add	sp, #4
 8000ca6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000caa:	bf18      	it	ne
 8000cac:	ea90 0f01 	teqne	r0, r1
 8000cb0:	bf58      	it	pl
 8000cb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000cb6:	bf88      	it	hi
 8000cb8:	17c8      	asrhi	r0, r1, #31
 8000cba:	bf38      	it	cc
 8000cbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cc0:	bf18      	it	ne
 8000cc2:	f040 0001 	orrne.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ccc:	d102      	bne.n	8000cd4 <__cmpsf2+0x4c>
 8000cce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cd2:	d105      	bne.n	8000ce0 <__cmpsf2+0x58>
 8000cd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000cd8:	d1e4      	bne.n	8000ca4 <__cmpsf2+0x1c>
 8000cda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000cde:	d0e1      	beq.n	8000ca4 <__cmpsf2+0x1c>
 8000ce0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_cfrcmple>:
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4608      	mov	r0, r1
 8000cec:	4661      	mov	r1, ip
 8000cee:	e7ff      	b.n	8000cf0 <__aeabi_cfcmpeq>

08000cf0 <__aeabi_cfcmpeq>:
 8000cf0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000cf2:	f7ff ffc9 	bl	8000c88 <__cmpsf2>
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	bf48      	it	mi
 8000cfa:	f110 0f00 	cmnmi.w	r0, #0
 8000cfe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d00 <__aeabi_fcmpeq>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff fff4 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d08:	bf0c      	ite	eq
 8000d0a:	2001      	moveq	r0, #1
 8000d0c:	2000      	movne	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_fcmplt>:
 8000d14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d18:	f7ff ffea 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d1c:	bf34      	ite	cc
 8000d1e:	2001      	movcc	r0, #1
 8000d20:	2000      	movcs	r0, #0
 8000d22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d26:	bf00      	nop

08000d28 <__aeabi_fcmple>:
 8000d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d2c:	f7ff ffe0 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d30:	bf94      	ite	ls
 8000d32:	2001      	movls	r0, #1
 8000d34:	2000      	movhi	r0, #0
 8000d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3a:	bf00      	nop

08000d3c <__aeabi_fcmpge>:
 8000d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d40:	f7ff ffd2 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d44:	bf94      	ite	ls
 8000d46:	2001      	movls	r0, #1
 8000d48:	2000      	movhi	r0, #0
 8000d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4e:	bf00      	nop

08000d50 <__aeabi_fcmpgt>:
 8000d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d54:	f7ff ffc8 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d58:	bf34      	ite	cc
 8000d5a:	2001      	movcc	r0, #1
 8000d5c:	2000      	movcs	r0, #0
 8000d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d62:	bf00      	nop

08000d64 <__aeabi_f2uiz>:
 8000d64:	0042      	lsls	r2, r0, #1
 8000d66:	d20e      	bcs.n	8000d86 <__aeabi_f2uiz+0x22>
 8000d68:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000d6c:	d30b      	bcc.n	8000d86 <__aeabi_f2uiz+0x22>
 8000d6e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000d72:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d76:	d409      	bmi.n	8000d8c <__aeabi_f2uiz+0x28>
 8000d78:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d80:	fa23 f002 	lsr.w	r0, r3, r2
 8000d84:	4770      	bx	lr
 8000d86:	f04f 0000 	mov.w	r0, #0
 8000d8a:	4770      	bx	lr
 8000d8c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000d90:	d101      	bne.n	8000d96 <__aeabi_f2uiz+0x32>
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	d102      	bne.n	8000d9c <__aeabi_f2uiz+0x38>
 8000d96:	f04f 30ff 	mov.w	r0, #4294967295
 8000d9a:	4770      	bx	lr
 8000d9c:	f04f 0000 	mov.w	r0, #0
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000da8:	4a15      	ldr	r2, [pc, #84]	; (8000e00 <SystemInit+0x5c>)
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <SystemInit+0x5c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000db4:	4912      	ldr	r1, [pc, #72]	; (8000e00 <SystemInit+0x5c>)
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <SystemInit+0x5c>)
 8000db8:	685a      	ldr	r2, [r3, #4]
 8000dba:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <SystemInit+0x60>)
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000dc0:	4a0f      	ldr	r2, [pc, #60]	; (8000e00 <SystemInit+0x5c>)
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <SystemInit+0x5c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000dca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dce:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000dd0:	4a0b      	ldr	r2, [pc, #44]	; (8000e00 <SystemInit+0x5c>)
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <SystemInit+0x5c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dda:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000ddc:	4a08      	ldr	r2, [pc, #32]	; (8000e00 <SystemInit+0x5c>)
 8000dde:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <SystemInit+0x5c>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000de6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000de8:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <SystemInit+0x5c>)
 8000dea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000dee:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000df0:	f000 f80c 	bl	8000e0c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000df4:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <SystemInit+0x64>)
 8000df6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000dfa:	609a      	str	r2, [r3, #8]
#endif 
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40021000 	.word	0x40021000
 8000e04:	f8ff0000 	.word	0xf8ff0000
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000e10:	f000 f802 	bl	8000e18 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	2300      	movs	r3, #0
 8000e24:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000e26:	4a3a      	ldr	r2, [pc, #232]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e28:	4b39      	ldr	r3, [pc, #228]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e30:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000e32:	4b37      	ldr	r3, [pc, #220]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e3a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d103      	bne.n	8000e50 <SetSysClockTo72+0x38>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e4e:	d1f0      	bne.n	8000e32 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000e50:	4b2f      	ldr	r3, [pc, #188]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d002      	beq.n	8000e62 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	e001      	b.n	8000e66 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000e62:	2300      	movs	r3, #0
 8000e64:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d14b      	bne.n	8000f04 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000e6c:	4a29      	ldr	r2, [pc, #164]	; (8000f14 <SetSysClockTo72+0xfc>)
 8000e6e:	4b29      	ldr	r3, [pc, #164]	; (8000f14 <SetSysClockTo72+0xfc>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f043 0310 	orr.w	r3, r3, #16
 8000e76:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000e78:	4a26      	ldr	r2, [pc, #152]	; (8000f14 <SetSysClockTo72+0xfc>)
 8000e7a:	4b26      	ldr	r3, [pc, #152]	; (8000f14 <SetSysClockTo72+0xfc>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f023 0303 	bic.w	r3, r3, #3
 8000e82:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000e84:	4a23      	ldr	r2, [pc, #140]	; (8000f14 <SetSysClockTo72+0xfc>)
 8000e86:	4b23      	ldr	r3, [pc, #140]	; (8000f14 <SetSysClockTo72+0xfc>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f043 0302 	orr.w	r3, r3, #2
 8000e8e:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000e90:	4a1f      	ldr	r2, [pc, #124]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e92:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000e98:	4a1d      	ldr	r2, [pc, #116]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e9a:	4b1d      	ldr	r3, [pc, #116]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000ea0:	4a1b      	ldr	r2, [pc, #108]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ea2:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eaa:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000eac:	4a18      	ldr	r2, [pc, #96]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000eae:	4b18      	ldr	r3, [pc, #96]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000eb6:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000eb8:	4a15      	ldr	r2, [pc, #84]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000eba:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000ec2:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000ec4:	4a12      	ldr	r2, [pc, #72]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ec6:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ece:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000ed0:	bf00      	nop
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0f9      	beq.n	8000ed2 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000ede:	4a0c      	ldr	r2, [pc, #48]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f023 0303 	bic.w	r3, r3, #3
 8000ee8:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000eea:	4a09      	ldr	r2, [pc, #36]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f043 0302 	orr.w	r3, r3, #2
 8000ef4:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000ef6:	bf00      	nop
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <SetSysClockTo72+0xf8>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 030c 	and.w	r3, r3, #12
 8000f00:	2b08      	cmp	r3, #8
 8000f02:	d1f9      	bne.n	8000ef8 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40022000 	.word	0x40022000

08000f18 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000f28:	e7fe      	b.n	8000f28 <HardFault_Handler+0x4>
 8000f2a:	bf00      	nop

08000f2c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000f30:	e7fe      	b.n	8000f30 <MemManage_Handler+0x4>
 8000f32:	bf00      	nop

08000f34 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000f38:	e7fe      	b.n	8000f38 <BusFault_Handler+0x4>
 8000f3a:	bf00      	nop

08000f3c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000f40:	e7fe      	b.n	8000f40 <UsageFault_Handler+0x4>
 8000f42:	bf00      	nop

08000f44 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr

08000f5c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bc80      	pop	{r7}
 8000f66:	4770      	bx	lr

08000f68 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr

08000f74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f78:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f7a:	e003      	b.n	8000f84 <LoopCopyDataInit>

08000f7c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000f7e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f80:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f82:	3104      	adds	r1, #4

08000f84 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f84:	480b      	ldr	r0, [pc, #44]	; (8000fb4 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000f86:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000f88:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f8a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f8c:	d3f6      	bcc.n	8000f7c <CopyDataInit>
	ldr	r2, =_sbss
 8000f8e:	4a0b      	ldr	r2, [pc, #44]	; (8000fbc <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000f90:	e002      	b.n	8000f98 <LoopFillZerobss>

08000f92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f92:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f94:	f842 3b04 	str.w	r3, [r2], #4

08000f98 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f98:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000f9a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f9c:	d3f9      	bcc.n	8000f92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f9e:	f7ff ff01 	bl	8000da4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fa2:	f003 fdc1 	bl	8004b28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fa6:	f000 fb11 	bl	80015cc <main>
	bx	lr
 8000faa:	4770      	bx	lr

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fac:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8000fb0:	08004b94 	.word	0x08004b94
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fb8:	20000014 	.word	0x20000014
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8000fbc:	20000014 	.word	0x20000014
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fc0:	20000648 	.word	0x20000648

08000fc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fc4:	e7fe      	b.n	8000fc4 <ADC1_2_IRQHandler>
	...

08000fc8 <serialTerminal_Init>:
 *      Edited by: Roberto Aldera
 */
#include "serial_terminal.h"
#include "CRC.h"

void serialTerminal_Init(void) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	initCRC();
 8000fcc:	f001 fc1e 	bl	800280c <initCRC>
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <serialTerminal_packetize>:

void serialTerminal_packetize(uint8_t* payload_to_packS1,
		uint8_t* payload_to_packS2, uint8_t* payload_to_packS3,
		uint8_t* payload_to_packS4, uint16_t length_of_payloadS1,
		uint16_t length_of_payloadS2, uint16_t length_of_payloadS3,
		uint16_t length_of_payloadS4) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b09a      	sub	sp, #104	; 0x68
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
 8000fe0:	603b      	str	r3, [r7, #0]
	CommsTask_TransmitPacketStruct pkt_to_tx;
	uint16_t raw_data_pointer = 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	uint16_t packet_data_pointer = 4;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	uint16_t crcCalculated;
	uint8_t char_to_pack;
	uint8_t a = 4;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	//put data
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8000ffa:	e054      	b.n	80010a6 <serialTerminal_packetize+0xd2>
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
		char_to_pack = payload_to_packS1[raw_data_pointer];
 8000ffc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	4413      	add	r3, r2
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		t[a] = char_to_pack;
 800100a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800100e:	49e0      	ldr	r1, [pc, #896]	; (8001390 <serialTerminal_packetize+0x3bc>)
 8001010:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001014:	54ca      	strb	r2, [r1, r3]
		if (char_to_pack == 0x7E) {
 8001016:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800101a:	2b7e      	cmp	r3, #126	; 0x7e
 800101c:	d113      	bne.n	8001046 <serialTerminal_packetize+0x72>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 800101e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001022:	1c5a      	adds	r2, r3, #1
 8001024:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 8001028:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800102c:	4413      	add	r3, r2
 800102e:	227d      	movs	r2, #125	; 0x7d
 8001030:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5E;
 8001034:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001038:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800103c:	4413      	add	r3, r2
 800103e:	225e      	movs	r2, #94	; 0x5e
 8001040:	f803 2c4c 	strb.w	r2, [r3, #-76]
 8001044:	e020      	b.n	8001088 <serialTerminal_packetize+0xb4>
		} else if (char_to_pack == 0x7D) {
 8001046:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800104a:	2b7d      	cmp	r3, #125	; 0x7d
 800104c:	d113      	bne.n	8001076 <serialTerminal_packetize+0xa2>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 800104e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 8001058:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800105c:	4413      	add	r3, r2
 800105e:	227d      	movs	r2, #125	; 0x7d
 8001060:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
 8001064:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001068:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800106c:	4413      	add	r3, r2
 800106e:	225d      	movs	r2, #93	; 0x5d
 8001070:	f803 2c4c 	strb.w	r2, [r3, #-76]
 8001074:	e008      	b.n	8001088 <serialTerminal_packetize+0xb4>
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
 8001076:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800107a:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800107e:	4413      	add	r3, r2
 8001080:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001084:	f803 2c4c 	strb.w	r2, [r3, #-76]
	uint16_t crcCalculated;
	uint8_t char_to_pack;
	uint8_t a = 4;
	//put data
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS1;
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
 8001088:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800108c:	3301      	adds	r3, #1
 800108e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001092:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001096:	3301      	adds	r3, #1
 8001098:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800109c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010a0:	3301      	adds	r3, #1
 80010a2:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	uint16_t packet_data_pointer = 4;
	uint16_t crcCalculated;
	uint8_t char_to_pack;
	uint8_t a = 4;
	//put data
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS1;
 80010a6:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80010aa:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d3a4      	bcc.n	8000ffc <serialTerminal_packetize+0x28>
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS2;
 80010b2:	2300      	movs	r3, #0
 80010b4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80010b8:	e054      	b.n	8001164 <serialTerminal_packetize+0x190>
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
		char_to_pack = payload_to_packS2[raw_data_pointer];
 80010ba:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	4413      	add	r3, r2
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		t[a] = char_to_pack;
 80010c8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010cc:	49b0      	ldr	r1, [pc, #704]	; (8001390 <serialTerminal_packetize+0x3bc>)
 80010ce:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80010d2:	54ca      	strb	r2, [r1, r3]
		if (char_to_pack == 0x7E) {
 80010d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80010d8:	2b7e      	cmp	r3, #126	; 0x7e
 80010da:	d113      	bne.n	8001104 <serialTerminal_packetize+0x130>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 80010dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80010e0:	1c5a      	adds	r2, r3, #1
 80010e2:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 80010e6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80010ea:	4413      	add	r3, r2
 80010ec:	227d      	movs	r2, #125	; 0x7d
 80010ee:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5E;
 80010f2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80010f6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80010fa:	4413      	add	r3, r2
 80010fc:	225e      	movs	r2, #94	; 0x5e
 80010fe:	f803 2c4c 	strb.w	r2, [r3, #-76]
 8001102:	e020      	b.n	8001146 <serialTerminal_packetize+0x172>
		} else if (char_to_pack == 0x7D) {
 8001104:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001108:	2b7d      	cmp	r3, #125	; 0x7d
 800110a:	d113      	bne.n	8001134 <serialTerminal_packetize+0x160>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 800110c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001110:	1c5a      	adds	r2, r3, #1
 8001112:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 8001116:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800111a:	4413      	add	r3, r2
 800111c:	227d      	movs	r2, #125	; 0x7d
 800111e:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
 8001122:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001126:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800112a:	4413      	add	r3, r2
 800112c:	225d      	movs	r2, #93	; 0x5d
 800112e:	f803 2c4c 	strb.w	r2, [r3, #-76]
 8001132:	e008      	b.n	8001146 <serialTerminal_packetize+0x172>
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
 8001134:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001138:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800113c:	4413      	add	r3, r2
 800113e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001142:	f803 2c4c 	strb.w	r2, [r3, #-76]
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS2;
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
 8001146:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800114a:	3301      	adds	r3, #1
 800114c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001150:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001154:	3301      	adds	r3, #1
 8001156:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800115a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800115e:	3301      	adds	r3, #1
 8001160:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS2;
 8001164:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8001168:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800116c:	429a      	cmp	r2, r3
 800116e:	d3a4      	bcc.n	80010ba <serialTerminal_packetize+0xe6>
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS3;
 8001170:	2300      	movs	r3, #0
 8001172:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001176:	e054      	b.n	8001222 <serialTerminal_packetize+0x24e>
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
		char_to_pack = payload_to_packS3[raw_data_pointer];
 8001178:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	4413      	add	r3, r2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		t[a] = char_to_pack;
 8001186:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800118a:	4981      	ldr	r1, [pc, #516]	; (8001390 <serialTerminal_packetize+0x3bc>)
 800118c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001190:	54ca      	strb	r2, [r1, r3]
		if (char_to_pack == 0x7E) {
 8001192:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001196:	2b7e      	cmp	r3, #126	; 0x7e
 8001198:	d113      	bne.n	80011c2 <serialTerminal_packetize+0x1ee>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 800119a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 80011a4:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80011a8:	4413      	add	r3, r2
 80011aa:	227d      	movs	r2, #125	; 0x7d
 80011ac:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5E;
 80011b0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80011b4:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80011b8:	4413      	add	r3, r2
 80011ba:	225e      	movs	r2, #94	; 0x5e
 80011bc:	f803 2c4c 	strb.w	r2, [r3, #-76]
 80011c0:	e020      	b.n	8001204 <serialTerminal_packetize+0x230>
		} else if (char_to_pack == 0x7D) {
 80011c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011c6:	2b7d      	cmp	r3, #125	; 0x7d
 80011c8:	d113      	bne.n	80011f2 <serialTerminal_packetize+0x21e>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 80011ca:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 80011d4:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80011d8:	4413      	add	r3, r2
 80011da:	227d      	movs	r2, #125	; 0x7d
 80011dc:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
 80011e0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80011e4:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80011e8:	4413      	add	r3, r2
 80011ea:	225d      	movs	r2, #93	; 0x5d
 80011ec:	f803 2c4c 	strb.w	r2, [r3, #-76]
 80011f0:	e008      	b.n	8001204 <serialTerminal_packetize+0x230>
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
 80011f2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80011f6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80011fa:	4413      	add	r3, r2
 80011fc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001200:	f803 2c4c 	strb.w	r2, [r3, #-76]
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS3;
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
 8001204:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001208:	3301      	adds	r3, #1
 800120a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800120e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001212:	3301      	adds	r3, #1
 8001214:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8001218:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800121c:	3301      	adds	r3, #1
 800121e:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS3;
 8001222:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8001226:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800122a:	429a      	cmp	r2, r3
 800122c:	d3a4      	bcc.n	8001178 <serialTerminal_packetize+0x1a4>
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS4;
 800122e:	2300      	movs	r3, #0
 8001230:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001234:	e054      	b.n	80012e0 <serialTerminal_packetize+0x30c>
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
		char_to_pack = payload_to_packS4[raw_data_pointer];
 8001236:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	4413      	add	r3, r2
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		t[a] = char_to_pack;
 8001244:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001248:	4951      	ldr	r1, [pc, #324]	; (8001390 <serialTerminal_packetize+0x3bc>)
 800124a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800124e:	54ca      	strb	r2, [r1, r3]
		if (char_to_pack == 0x7E) {
 8001250:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001254:	2b7e      	cmp	r3, #126	; 0x7e
 8001256:	d113      	bne.n	8001280 <serialTerminal_packetize+0x2ac>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 8001258:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 8001262:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001266:	4413      	add	r3, r2
 8001268:	227d      	movs	r2, #125	; 0x7d
 800126a:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5E;
 800126e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001272:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001276:	4413      	add	r3, r2
 8001278:	225e      	movs	r2, #94	; 0x5e
 800127a:	f803 2c4c 	strb.w	r2, [r3, #-76]
 800127e:	e020      	b.n	80012c2 <serialTerminal_packetize+0x2ee>
		} else if (char_to_pack == 0x7D) {
 8001280:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001284:	2b7d      	cmp	r3, #125	; 0x7d
 8001286:	d113      	bne.n	80012b0 <serialTerminal_packetize+0x2dc>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 8001288:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800128c:	1c5a      	adds	r2, r3, #1
 800128e:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 8001292:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001296:	4413      	add	r3, r2
 8001298:	227d      	movs	r2, #125	; 0x7d
 800129a:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
 800129e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80012a2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80012a6:	4413      	add	r3, r2
 80012a8:	225d      	movs	r2, #93	; 0x5d
 80012aa:	f803 2c4c 	strb.w	r2, [r3, #-76]
 80012ae:	e008      	b.n	80012c2 <serialTerminal_packetize+0x2ee>
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
 80012b0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80012b4:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80012b8:	4413      	add	r3, r2
 80012ba:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80012be:	f803 2c4c 	strb.w	r2, [r3, #-76]
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS4;
			raw_data_pointer++, packet_data_pointer++, a++) { //for both bytes of the pkt_code,
 80012c2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80012c6:	3301      	adds	r3, #1
 80012c8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80012cc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80012d0:	3301      	adds	r3, #1
 80012d2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80012d6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80012da:	3301      	adds	r3, #1
 80012dc:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	for (raw_data_pointer = 0; raw_data_pointer < length_of_payloadS4;
 80012e0:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80012e4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d3a4      	bcc.n	8001236 <serialTerminal_packetize+0x262>
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}
	uint16_t l = a - 4;
 80012ec:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	3b04      	subs	r3, #4
 80012f4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54

	union {
		char temp_char[2];
		uint16_t temp_16;
	} buffer_to_char_union1;
	buffer_to_char_union1.temp_16 = 0x0101;
 80012f8:	f240 1301 	movw	r3, #257	; 0x101
 80012fc:	833b      	strh	r3, [r7, #24]

	pkt_to_tx.data[0] = buffer_to_char_union1.temp_char[0];
 80012fe:	7e3b      	ldrb	r3, [r7, #24]
 8001300:	773b      	strb	r3, [r7, #28]
	pkt_to_tx.data[1] = buffer_to_char_union1.temp_char[1];
 8001302:	7e7b      	ldrb	r3, [r7, #25]
 8001304:	777b      	strb	r3, [r7, #29]
	t[0] = buffer_to_char_union1.temp_char[0];
 8001306:	7e3a      	ldrb	r2, [r7, #24]
 8001308:	4b21      	ldr	r3, [pc, #132]	; (8001390 <serialTerminal_packetize+0x3bc>)
 800130a:	701a      	strb	r2, [r3, #0]
	t[1] = buffer_to_char_union1.temp_char[1];
 800130c:	7e7a      	ldrb	r2, [r7, #25]
 800130e:	4b20      	ldr	r3, [pc, #128]	; (8001390 <serialTerminal_packetize+0x3bc>)
 8001310:	705a      	strb	r2, [r3, #1]
	union {
		char temp_char[2];
		uint16_t temp_16;
	} buffer_to_char_union2;
	buffer_to_char_union2.temp_16 = l;
 8001312:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001316:	82bb      	strh	r3, [r7, #20]

	pkt_to_tx.data[2] = buffer_to_char_union2.temp_char[0];
 8001318:	7d3b      	ldrb	r3, [r7, #20]
 800131a:	77bb      	strb	r3, [r7, #30]
	pkt_to_tx.data[3] = buffer_to_char_union2.temp_char[1];
 800131c:	7d7b      	ldrb	r3, [r7, #21]
 800131e:	77fb      	strb	r3, [r7, #31]
	t[2] = buffer_to_char_union2.temp_char[0];
 8001320:	7d3a      	ldrb	r2, [r7, #20]
 8001322:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <serialTerminal_packetize+0x3bc>)
 8001324:	709a      	strb	r2, [r3, #2]
	t[3] = buffer_to_char_union2.temp_char[1];
 8001326:	7d7a      	ldrb	r2, [r7, #21]
 8001328:	4b19      	ldr	r3, [pc, #100]	; (8001390 <serialTerminal_packetize+0x3bc>)
 800132a:	70da      	strb	r2, [r3, #3]
	//calculate CRC
	crcCalculated = (uint16_t) crcCalc(t, 0, a); //(uint16_t) crcCalc(pkt_to_tx.data, 4, packet_data_pointer-4);////////////////////COULD BE ERROR HERE
 800132c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001330:	b29b      	uxth	r3, r3
 8001332:	461a      	mov	r2, r3
 8001334:	2100      	movs	r1, #0
 8001336:	4816      	ldr	r0, [pc, #88]	; (8001390 <serialTerminal_packetize+0x3bc>)
 8001338:	f001 fa74 	bl	8002824 <crcCalc>
 800133c:	4603      	mov	r3, r0
 800133e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

	//put CRC
	for (raw_data_pointer = 0; raw_data_pointer < 2;
 8001342:	2300      	movs	r3, #0
 8001344:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001348:	e04f      	b.n	80013ea <serialTerminal_packetize+0x416>
			raw_data_pointer++, packet_data_pointer++) {
		char_to_pack = (uint8_t) ((crcCalculated >> 8 * (1 - raw_data_pointer))
 800134a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800134e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001352:	f1c3 0301 	rsb	r3, r3, #1
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	fa42 f303 	asr.w	r3, r2, r3
 800135c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				& 0x00FF);
		if (char_to_pack == 0x7E) {
 8001360:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001364:	2b7e      	cmp	r3, #126	; 0x7e
 8001366:	d115      	bne.n	8001394 <serialTerminal_packetize+0x3c0>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 8001368:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800136c:	1c5a      	adds	r2, r3, #1
 800136e:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 8001372:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001376:	4413      	add	r3, r2
 8001378:	227d      	movs	r2, #125	; 0x7d
 800137a:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5E;
 800137e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001382:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001386:	4413      	add	r3, r2
 8001388:	225e      	movs	r2, #94	; 0x5e
 800138a:	f803 2c4c 	strb.w	r2, [r3, #-76]
 800138e:	e022      	b.n	80013d6 <serialTerminal_packetize+0x402>
 8001390:	2000044c 	.word	0x2000044c
		} else if (char_to_pack == 0x7D) {
 8001394:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001398:	2b7d      	cmp	r3, #125	; 0x7d
 800139a:	d113      	bne.n	80013c4 <serialTerminal_packetize+0x3f0>
			pkt_to_tx.data[packet_data_pointer++] = 0x7D;
 800139c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013a0:	1c5a      	adds	r2, r3, #1
 80013a2:	f8a7 2064 	strh.w	r2, [r7, #100]	; 0x64
 80013a6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80013aa:	4413      	add	r3, r2
 80013ac:	227d      	movs	r2, #125	; 0x7d
 80013ae:	f803 2c4c 	strb.w	r2, [r3, #-76]
			pkt_to_tx.data[packet_data_pointer] = 0x5D;
 80013b2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013b6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80013ba:	4413      	add	r3, r2
 80013bc:	225d      	movs	r2, #93	; 0x5d
 80013be:	f803 2c4c 	strb.w	r2, [r3, #-76]
 80013c2:	e008      	b.n	80013d6 <serialTerminal_packetize+0x402>
		} else {
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
 80013c4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013c8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80013cc:	4413      	add	r3, r2
 80013ce:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80013d2:	f803 2c4c 	strb.w	r2, [r3, #-76]
	//calculate CRC
	crcCalculated = (uint16_t) crcCalc(t, 0, a); //(uint16_t) crcCalc(pkt_to_tx.data, 4, packet_data_pointer-4);////////////////////COULD BE ERROR HERE

	//put CRC
	for (raw_data_pointer = 0; raw_data_pointer < 2;
			raw_data_pointer++, packet_data_pointer++) {
 80013d6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80013da:	3301      	adds	r3, #1
 80013dc:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80013e0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013e4:	3301      	adds	r3, #1
 80013e6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	t[3] = buffer_to_char_union2.temp_char[1];
	//calculate CRC
	crcCalculated = (uint16_t) crcCalc(t, 0, a); //(uint16_t) crcCalc(pkt_to_tx.data, 4, packet_data_pointer-4);////////////////////COULD BE ERROR HERE

	//put CRC
	for (raw_data_pointer = 0; raw_data_pointer < 2;
 80013ea:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d9ab      	bls.n	800134a <serialTerminal_packetize+0x376>
			pkt_to_tx.data[packet_data_pointer] = char_to_pack;
		}
	}

	//set pkt length
	pkt_to_tx.bytes_to_tx = packet_data_pointer + 2;
 80013f2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013f6:	3302      	adds	r3, #2
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	//convert this to the TX buffer array
	TxBuff[0] = 0x7E; //start character
 80013fe:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <serialTerminal_packetize+0x49c>)
 8001400:	227e      	movs	r2, #126	; 0x7e
 8001402:	701a      	strb	r2, [r3, #0]

	//add the data (has the CRC,length and opcode in it)
	int i;
	for (i = 1; i < pkt_to_tx.bytes_to_tx - 1; i++) {		//this was -1
 8001404:	2301      	movs	r3, #1
 8001406:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001408:	e00e      	b.n	8001428 <serialTerminal_packetize+0x454>
		TxBuff[i] = pkt_to_tx.data[i - 1];
 800140a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800140c:	3b01      	subs	r3, #1
 800140e:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001412:	4413      	add	r3, r2
 8001414:	f813 1c4c 	ldrb.w	r1, [r3, #-76]
 8001418:	4a15      	ldr	r2, [pc, #84]	; (8001470 <serialTerminal_packetize+0x49c>)
 800141a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800141c:	4413      	add	r3, r2
 800141e:	460a      	mov	r2, r1
 8001420:	701a      	strb	r2, [r3, #0]
	//convert this to the TX buffer array
	TxBuff[0] = 0x7E; //start character

	//add the data (has the CRC,length and opcode in it)
	int i;
	for (i = 1; i < pkt_to_tx.bytes_to_tx - 1; i++) {		//this was -1
 8001422:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001424:	3301      	adds	r3, #1
 8001426:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001428:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800142c:	1e5a      	subs	r2, r3, #1
 800142e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001430:	429a      	cmp	r2, r3
 8001432:	dcea      	bgt.n	800140a <serialTerminal_packetize+0x436>
		TxBuff[i] = pkt_to_tx.data[i - 1];
	}
	//add the terminating character
	TxBuff[pkt_to_tx.bytes_to_tx - 1] = 0x7E; //was -1
 8001434:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001438:	3b01      	subs	r3, #1
 800143a:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <serialTerminal_packetize+0x49c>)
 800143c:	217e      	movs	r1, #126	; 0x7e
 800143e:	54d1      	strb	r1, [r2, r3]
	//TxBuff[7] = 35; 						//drops a # into the packet just for testing
	Tx_chars = pkt_to_tx.bytes_to_tx;		//does this line even get used?
 8001440:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8001444:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <serialTerminal_packetize+0x4a0>)
 8001446:	801a      	strh	r2, [r3, #0]

	int p = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	65bb      	str	r3, [r7, #88]	; 0x58

	for (p = 0; p < sizeof(t); p++) {
 800144c:	2300      	movs	r3, #0
 800144e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001450:	e007      	b.n	8001462 <serialTerminal_packetize+0x48e>

		t[p] = 0;
 8001452:	4a09      	ldr	r2, [pc, #36]	; (8001478 <serialTerminal_packetize+0x4a4>)
 8001454:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001456:	4413      	add	r3, r2
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
	//TxBuff[7] = 35; 						//drops a # into the packet just for testing
	Tx_chars = pkt_to_tx.bytes_to_tx;		//does this line even get used?

	int p = 0;

	for (p = 0; p < sizeof(t); p++) {
 800145c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800145e:	3301      	adds	r3, #1
 8001460:	65bb      	str	r3, [r7, #88]	; 0x58
 8001462:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001464:	2b33      	cmp	r3, #51	; 0x33
 8001466:	d9f4      	bls.n	8001452 <serialTerminal_packetize+0x47e>

		t[p] = 0;
	}
}
 8001468:	bf00      	nop
 800146a:	3768      	adds	r7, #104	; 0x68
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000558 	.word	0x20000558
 8001474:	20000480 	.word	0x20000480
 8001478:	2000044c 	.word	0x2000044c

0800147c <setUpPWM>:
 *  Created on: Oct 13, 2014
 *      Author: Callen Fisher
 */
#include "pwm.h"

void setUpPWM() {
 800147c:	b580      	push	{r7, lr}
 800147e:	b088      	sub	sp, #32
 8001480:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE); //tim1 ch3 //PA10
 8001482:	2101      	movs	r1, #1
 8001484:	2004      	movs	r0, #4
 8001486:	f002 fc4d 	bl	8003d24 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800148a:	2101      	movs	r1, #1
 800148c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001490:	f002 fc48 	bl	8003d24 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001494:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001498:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800149a:	2303      	movs	r3, #3
 800149c:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800149e:	2318      	movs	r3, #24
 80014a0:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	4619      	mov	r1, r3
 80014a8:	481d      	ldr	r0, [pc, #116]	; (8001520 <setUpPWM+0xa4>)
 80014aa:	f002 feb7 	bl	800421c <GPIO_Init>

	//set up timer

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStruct;

	TIM_TimeBaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80014ae:	2300      	movs	r3, #0
 80014b0:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80014b2:	2300      	movs	r3, #0
 80014b4:	827b      	strh	r3, [r7, #18]
//	TIM_TimeBaseStruct.TIM_Period = 40000; //makes it 100Hz
	TIM_TimeBaseStruct.TIM_Period = 40000; //makes it 100Hz
 80014b6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80014ba:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStruct.TIM_Prescaler = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	823b      	strh	r3, [r7, #16]
	TIM_TimeBaseStruct.TIM_RepetitionCounter = 0x0000;
 80014c0:	2300      	movs	r3, #0
 80014c2:	763b      	strb	r3, [r7, #24]

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStruct);
 80014c4:	f107 0310 	add.w	r3, r7, #16
 80014c8:	4619      	mov	r1, r3
 80014ca:	4816      	ldr	r0, [pc, #88]	; (8001524 <setUpPWM+0xa8>)
 80014cc:	f002 f840 	bl	8003550 <TIM_TimeBaseInit>

	TIM_OCInitTypeDef OC;

	OC.TIM_OCMode = TIM_OCMode_PWM1;
 80014d0:	2360      	movs	r3, #96	; 0x60
 80014d2:	803b      	strh	r3, [r7, #0]
	OC.TIM_OutputState = TIM_OutputState_Enable;
 80014d4:	2301      	movs	r3, #1
 80014d6:	807b      	strh	r3, [r7, #2]
//	OC.TIM_Pulse = 20000;
	OC.TIM_Pulse = 2000;
 80014d8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80014dc:	80fb      	strh	r3, [r7, #6]
	OC.TIM_OCPolarity = TIM_OCPolarity_Low;
 80014de:	2302      	movs	r3, #2
 80014e0:	813b      	strh	r3, [r7, #8]

	TIM_OC3Init(TIM1, &OC);
 80014e2:	463b      	mov	r3, r7
 80014e4:	4619      	mov	r1, r3
 80014e6:	480f      	ldr	r0, [pc, #60]	; (8001524 <setUpPWM+0xa8>)
 80014e8:	f002 f8ae 	bl	8003648 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80014ec:	2108      	movs	r1, #8
 80014ee:	480d      	ldr	r0, [pc, #52]	; (8001524 <setUpPWM+0xa8>)
 80014f0:	f002 fa06 	bl	8003900 <TIM_OC3PreloadConfig>

	TIM_ARRPreloadConfig(TIM1, DISABLE);
 80014f4:	2100      	movs	r1, #0
 80014f6:	480b      	ldr	r0, [pc, #44]	; (8001524 <setUpPWM+0xa8>)
 80014f8:	f002 f9e2 	bl	80038c0 <TIM_ARRPreloadConfig>
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 80014fc:	2101      	movs	r1, #1
 80014fe:	4809      	ldr	r0, [pc, #36]	; (8001524 <setUpPWM+0xa8>)
 8001500:	f002 f948 	bl	8003794 <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM1, ENABLE);
 8001504:	2101      	movs	r1, #1
 8001506:	4807      	ldr	r0, [pc, #28]	; (8001524 <setUpPWM+0xa8>)
 8001508:	f002 f924 	bl	8003754 <TIM_Cmd>
//	TIM_SetCompare3(TIM1, 10000); //inversed//set compare sets the duty (val between 0 and 40 000 where 40000 is 0% and 0 is 100%
	TIM_SetCompare3(TIM1, 10000); //inversed//set compare sets the duty (val between 0 and 40 000 where 40000 is 0% and 0 is 100%
 800150c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001510:	4804      	ldr	r0, [pc, #16]	; (8001524 <setUpPWM+0xa8>)
 8001512:	f002 fa11 	bl	8003938 <TIM_SetCompare3>

}
 8001516:	bf00      	nop
 8001518:	3720      	adds	r7, #32
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40010800 	.word	0x40010800
 8001524:	40012c00 	.word	0x40012c00

08001528 <setPWM>:

void setPWM(float* valPercentage) {
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	//40 000 is 0% and 0 is 100%
	if (*valPercentage > 100){
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4922      	ldr	r1, [pc, #136]	; (80015c0 <setPWM+0x98>)
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fc0a 	bl	8000d50 <__aeabi_fcmpgt>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <setPWM+0x20>
		*valPercentage = 100;	//prevent PWM going past 100% which just saturates
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a1e      	ldr	r2, [pc, #120]	; (80015c0 <setPWM+0x98>)
 8001546:	601a      	str	r2, [r3, #0]
	}
	float valPercentage2 = 100.0 - *valPercentage;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4619      	mov	r1, r3
 800154e:	481c      	ldr	r0, [pc, #112]	; (80015c0 <setPWM+0x98>)
 8001550:	f7ff fa88 	bl	8000a64 <__aeabi_fsub>
 8001554:	4603      	mov	r3, r0
 8001556:	60fb      	str	r3, [r7, #12]

	//valPercentage2 = valPercentage2 / 100.0 * 20000;
	valPercentage2 = 40000 - (valPercentage2 / 100.0 * 40000);
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f7fe ffc9 	bl	80004f0 <__aeabi_f2d>
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <setPWM+0x9c>)
 8001564:	f7ff f942 	bl	80007ec <__aeabi_ddiv>
 8001568:	4603      	mov	r3, r0
 800156a:	460c      	mov	r4, r1
 800156c:	4618      	mov	r0, r3
 800156e:	4621      	mov	r1, r4
 8001570:	a311      	add	r3, pc, #68	; (adr r3, 80015b8 <setPWM+0x90>)
 8001572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001576:	f7ff f80f 	bl	8000598 <__aeabi_dmul>
 800157a:	4603      	mov	r3, r0
 800157c:	460c      	mov	r4, r1
 800157e:	461a      	mov	r2, r3
 8001580:	4623      	mov	r3, r4
 8001582:	a10d      	add	r1, pc, #52	; (adr r1, 80015b8 <setPWM+0x90>)
 8001584:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001588:	f7fe fe52 	bl	8000230 <__aeabi_dsub>
 800158c:	4603      	mov	r3, r0
 800158e:	460c      	mov	r4, r1
 8001590:	4618      	mov	r0, r3
 8001592:	4621      	mov	r1, r4
 8001594:	f7ff fa12 	bl	80009bc <__aeabi_d2f>
 8001598:	4603      	mov	r3, r0
 800159a:	60fb      	str	r3, [r7, #12]
	uint16_t v = (uint16_t) valPercentage2;
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f7ff fbe1 	bl	8000d64 <__aeabi_f2uiz>
 80015a2:	4603      	mov	r3, r0
 80015a4:	817b      	strh	r3, [r7, #10]
	TIM_SetCompare3(TIM1, v);
 80015a6:	897b      	ldrh	r3, [r7, #10]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4807      	ldr	r0, [pc, #28]	; (80015c8 <setPWM+0xa0>)
 80015ac:	f002 f9c4 	bl	8003938 <TIM_SetCompare3>
}
 80015b0:	bf00      	nop
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd90      	pop	{r4, r7, pc}
 80015b8:	00000000 	.word	0x00000000
 80015bc:	40e38800 	.word	0x40e38800
 80015c0:	42c80000 	.word	0x42c80000
 80015c4:	40590000 	.word	0x40590000
 80015c8:	40012c00 	.word	0x40012c00

080015cc <main>:
uint8_t a8[] = { 65, 66, 67, 68, 69, 70 };	//debugging
uint8_t b8[] = { 106, 107, 108, 109, 110, 111 };	//debugging
uint8_t c8[] = { 74, 75, 76, 77, 78, 79, 74, 75, 76, 77, 78, 79 };	//debugging
uint8_t d8[] = { 97, 98, 99, 100, 101, 102, 103, 102, 101, 100, 99, 98, 97 };//debugging

int main(void) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af06      	add	r7, sp, #24
	serialTerminal_Init();
 80015d2:	f7ff fcf9 	bl	8000fc8 <serialTerminal_Init>
	setUpLoopTimer();
 80015d6:	f000 fca5 	bl	8001f24 <setUpLoopTimer>
	setUpEncoder();
 80015da:	f000 fcef 	bl	8001fbc <setUpEncoder>
	setUpGPIO();
 80015de:	f000 fc55 	bl	8001e8c <setUpGPIO>
	setUpEcompass();
 80015e2:	f001 f98b 	bl	80028fc <setUpEcompass>
	setUpGyro();
 80015e6:	f000 f975 	bl	80018d4 <setUpGyro>
	setUpADC();	//this also sets up DMA...
 80015ea:	f001 fd73 	bl	80030d4 <setUpADC>
	//setUpXbee(); //unused, replaced with SD card logging
	setUpLoggerSDcard();
 80015ee:	f001 f895 	bl	800271c <setUpLoggerSDcard>
	setUpPWM();
 80015f2:	f7ff ff43 	bl	800147c <setUpPWM>
//	for(int i = 0; i < 999999; i++){
//	//ensure the data.txt file starts with the beginning of a packet
//	}

	while (1) {
		toggleGPIOpin(&status);
 80015f6:	483d      	ldr	r0, [pc, #244]	; (80016ec <main+0x120>)
 80015f8:	f000 f8aa 	bl	8001750 <toggleGPIOpin>
		getAcc(acc8, acc);		//this takes long
 80015fc:	493c      	ldr	r1, [pc, #240]	; (80016f0 <main+0x124>)
 80015fe:	483d      	ldr	r0, [pc, #244]	; (80016f4 <main+0x128>)
 8001600:	f001 fb8a 	bl	8002d18 <getAcc>
		getGyro(gyro8, gyro);
 8001604:	493c      	ldr	r1, [pc, #240]	; (80016f8 <main+0x12c>)
 8001606:	483d      	ldr	r0, [pc, #244]	; (80016fc <main+0x130>)
 8001608:	f000 fa24 	bl	8001a54 <getGyro>
		//		getMag(mag8, mag);
		//		getTempCelsius(temperature);
		readADCdma(adcValDMA,&motorCurrent);	//for getting temperature, a u16 val
 800160c:	493c      	ldr	r1, [pc, #240]	; (8001700 <main+0x134>)
 800160e:	483d      	ldr	r0, [pc, #244]	; (8001704 <main+0x138>)
 8001610:	f001 fdfa 	bl	8003208 <readADCdma>
		//readADC_motorCurrent(&motorCurrent);	//for getting current, a float val
		temperature[1] = (uint8_t)((V25 - adcValDMA[0]) / Avg_Slope + 25);
 8001614:	4b3c      	ldr	r3, [pc, #240]	; (8001708 <main+0x13c>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	461a      	mov	r2, r3
 800161a:	4b3a      	ldr	r3, [pc, #232]	; (8001704 <main+0x138>)
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	4a3a      	ldr	r2, [pc, #232]	; (800170c <main+0x140>)
 8001622:	8812      	ldrh	r2, [r2, #0]
 8001624:	fb93 f3f2 	sdiv	r3, r3, r2
 8001628:	b2db      	uxtb	r3, r3
 800162a:	3319      	adds	r3, #25
 800162c:	b2da      	uxtb	r2, r3
 800162e:	4b38      	ldr	r3, [pc, #224]	; (8001710 <main+0x144>)
 8001630:	705a      	strb	r2, [r3, #1]
		readEncoder(&shaft_revs, &shaft_speed);
 8001632:	4938      	ldr	r1, [pc, #224]	; (8001714 <main+0x148>)
 8001634:	4838      	ldr	r0, [pc, #224]	; (8001718 <main+0x14c>)
 8001636:	f000 fcf7 	bl	8002028 <readEncoder>
		calibrateMEMS(acc, accCalib, gyro, gyroCalib, temperature);
 800163a:	4b35      	ldr	r3, [pc, #212]	; (8001710 <main+0x144>)
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	4b37      	ldr	r3, [pc, #220]	; (800171c <main+0x150>)
 8001640:	4a2d      	ldr	r2, [pc, #180]	; (80016f8 <main+0x12c>)
 8001642:	4937      	ldr	r1, [pc, #220]	; (8001720 <main+0x154>)
 8001644:	482a      	ldr	r0, [pc, #168]	; (80016f0 <main+0x124>)
 8001646:	f000 fd2b 	bl	80020a0 <calibrateMEMS>
		controlMethod(accCalib, gyroCalib, temperature, angles, velocities, positions,
 800164a:	4b36      	ldr	r3, [pc, #216]	; (8001724 <main+0x158>)
 800164c:	9304      	str	r3, [sp, #16]
 800164e:	4b32      	ldr	r3, [pc, #200]	; (8001718 <main+0x14c>)
 8001650:	9303      	str	r3, [sp, #12]
 8001652:	4b35      	ldr	r3, [pc, #212]	; (8001728 <main+0x15c>)
 8001654:	9302      	str	r3, [sp, #8]
 8001656:	4b35      	ldr	r3, [pc, #212]	; (800172c <main+0x160>)
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	4b35      	ldr	r3, [pc, #212]	; (8001730 <main+0x164>)
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	4b35      	ldr	r3, [pc, #212]	; (8001734 <main+0x168>)
 8001660:	4a2b      	ldr	r2, [pc, #172]	; (8001710 <main+0x144>)
 8001662:	492e      	ldr	r1, [pc, #184]	; (800171c <main+0x150>)
 8001664:	482e      	ldr	r0, [pc, #184]	; (8001720 <main+0x154>)
 8001666:	f000 fec7 	bl	80023f8 <controlMethod>
				&PWMval, &shaft_revs, &activateControl);

		for (int p = 0; p < sizeof(TxBuff); p++) {
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	e007      	b.n	8001680 <main+0xb4>
			TxBuff[p] = 0;
 8001670:	4a31      	ldr	r2, [pc, #196]	; (8001738 <main+0x16c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4413      	add	r3, r2
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
		readEncoder(&shaft_revs, &shaft_speed);
		calibrateMEMS(acc, accCalib, gyro, gyroCalib, temperature);
		controlMethod(accCalib, gyroCalib, temperature, angles, velocities, positions,
				&PWMval, &shaft_revs, &activateControl);

		for (int p = 0; p < sizeof(TxBuff); p++) {
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	3301      	adds	r3, #1
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b33      	cmp	r3, #51	; 0x33
 8001684:	d9f4      	bls.n	8001670 <main+0xa4>
			TxBuff[p] = 0;
		}

		DMA_Cmd(DMA1_Channel7, DISABLE);
 8001686:	2100      	movs	r1, #0
 8001688:	482c      	ldr	r0, [pc, #176]	; (800173c <main+0x170>)
 800168a:	f002 ff91 	bl	80045b0 <DMA_Cmd>
		DMA_SetCurrDataCounter(DMA1_Channel7, sizeof(TxBuff));
 800168e:	2134      	movs	r1, #52	; 0x34
 8001690:	482a      	ldr	r0, [pc, #168]	; (800173c <main+0x170>)
 8001692:	f002 ffa9 	bl	80045e8 <DMA_SetCurrDataCounter>
		DMA_Cmd(DMA1_Channel4, DISABLE);
 8001696:	2100      	movs	r1, #0
 8001698:	4829      	ldr	r0, [pc, #164]	; (8001740 <main+0x174>)
 800169a:	f002 ff89 	bl	80045b0 <DMA_Cmd>
		DMA_SetCurrDataCounter(DMA1_Channel4, sizeof(TxBuff));
 800169e:	2134      	movs	r1, #52	; 0x34
 80016a0:	4827      	ldr	r0, [pc, #156]	; (8001740 <main+0x174>)
 80016a2:	f002 ffa1 	bl	80045e8 <DMA_SetCurrDataCounter>

		//Four payloads, gyro/acc/angles/MiscPayload
		convertDataToBytes();
 80016a6:	f000 f873 	bl	8001790 <convertDataToBytes>
		serialTerminal_packetize(gyro8, acc8, angles8, MiscPayload8,
 80016aa:	2311      	movs	r3, #17
 80016ac:	9303      	str	r3, [sp, #12]
 80016ae:	230c      	movs	r3, #12
 80016b0:	9302      	str	r3, [sp, #8]
 80016b2:	2306      	movs	r3, #6
 80016b4:	9301      	str	r3, [sp, #4]
 80016b6:	2306      	movs	r3, #6
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	4b22      	ldr	r3, [pc, #136]	; (8001744 <main+0x178>)
 80016bc:	4a22      	ldr	r2, [pc, #136]	; (8001748 <main+0x17c>)
 80016be:	490d      	ldr	r1, [pc, #52]	; (80016f4 <main+0x128>)
 80016c0:	480e      	ldr	r0, [pc, #56]	; (80016fc <main+0x130>)
 80016c2:	f7ff fc87 	bl	8000fd4 <serialTerminal_packetize>
		//debugging purposes
		//		serialTerminal_packetize(a8, b8, c8, d8, sizeof(a8), sizeof(b8),
		//				sizeof(c8), sizeof(d8));

		//SD card data
		DMA_Cmd(DMA1_Channel4, ENABLE);
 80016c6:	2101      	movs	r1, #1
 80016c8:	481d      	ldr	r0, [pc, #116]	; (8001740 <main+0x174>)
 80016ca:	f002 ff71 	bl	80045b0 <DMA_Cmd>
		USART_DMACmd(USART1, USART_DMAReq_Tx, ENABLE);
 80016ce:	2201      	movs	r2, #1
 80016d0:	2180      	movs	r1, #128	; 0x80
 80016d2:	481e      	ldr	r0, [pc, #120]	; (800174c <main+0x180>)
 80016d4:	f001 ff18 	bl	8003508 <USART_DMACmd>
		USART_Cmd(USART1, ENABLE);
 80016d8:	2101      	movs	r1, #1
 80016da:	481c      	ldr	r0, [pc, #112]	; (800174c <main+0x180>)
 80016dc:	f001 fef4 	bl	80034c8 <USART_Cmd>
//			USART_Cmd(USART2, ENABLE);
//			XBee_waiting = 0;
//		}
//		XBee_waiting++;
		//Toggle PA11 to test loop frequency
		toggleGPIOpin(&status);
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <main+0x120>)
 80016e2:	f000 f835 	bl	8001750 <toggleGPIOpin>
		//wait until next run, to maintain 200Hz sync
		waitForEndTimerHz();
 80016e6:	f000 fc8f 	bl	8002008 <waitForEndTimerHz>
	}
 80016ea:	e784      	b.n	80015f6 <main+0x2a>
 80016ec:	20000030 	.word	0x20000030
 80016f0:	20000594 	.word	0x20000594
 80016f4:	20000630 	.word	0x20000630
 80016f8:	200005c4 	.word	0x200005c4
 80016fc:	2000058c 	.word	0x2000058c
 8001700:	200005a4 	.word	0x200005a4
 8001704:	20000644 	.word	0x20000644
 8001708:	200005a0 	.word	0x200005a0
 800170c:	20000592 	.word	0x20000592
 8001710:	200005c0 	.word	0x200005c0
 8001714:	20000038 	.word	0x20000038
 8001718:	20000034 	.word	0x20000034
 800171c:	200005f8 	.word	0x200005f8
 8001720:	200005d0 	.word	0x200005d0
 8001724:	20000031 	.word	0x20000031
 8001728:	200005f0 	.word	0x200005f0
 800172c:	20000618 	.word	0x20000618
 8001730:	20000624 	.word	0x20000624
 8001734:	200005b0 	.word	0x200005b0
 8001738:	20000558 	.word	0x20000558
 800173c:	40020080 	.word	0x40020080
 8001740:	40020044 	.word	0x40020044
 8001744:	200005dc 	.word	0x200005dc
 8001748:	2000060c 	.word	0x2000060c
 800174c:	40013800 	.word	0x40013800

08001750 <toggleGPIOpin>:
}

void toggleGPIOpin(uint8_t *status) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	if (*status == 0) {
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d108      	bne.n	8001772 <toggleGPIOpin+0x22>
		GPIO_SetBits(GPIOA, GPIO_Pin_11);
 8001760:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001764:	4809      	ldr	r0, [pc, #36]	; (800178c <toggleGPIOpin+0x3c>)
 8001766:	f002 fe2f 	bl	80043c8 <GPIO_SetBits>
		*status = 1;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
	} else {
		GPIO_ResetBits(GPIOA, GPIO_Pin_11);
		*status = 0;
	}
}
 8001770:	e007      	b.n	8001782 <toggleGPIOpin+0x32>
void toggleGPIOpin(uint8_t *status) {
	if (*status == 0) {
		GPIO_SetBits(GPIOA, GPIO_Pin_11);
		*status = 1;
	} else {
		GPIO_ResetBits(GPIOA, GPIO_Pin_11);
 8001772:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <toggleGPIOpin+0x3c>)
 8001778:	f002 fe34 	bl	80043e4 <GPIO_ResetBits>
		*status = 0;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
	}
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40010800 	.word	0x40010800

08001790 <convertDataToBytes>:

void convertDataToBytes() {
 8001790:	b480      	push	{r7}
 8001792:	b08f      	sub	sp, #60	; 0x3c
 8001794:	af00      	add	r7, sp, #0
	union {
		char temp_char[12];
		float temp_int_buffer[3];
	} buffer_to_char_union1;
	buffer_to_char_union1.temp_int_buffer[0] = angles[0];
 8001796:	4b47      	ldr	r3, [pc, #284]	; (80018b4 <convertDataToBytes+0x124>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	617b      	str	r3, [r7, #20]
	buffer_to_char_union1.temp_int_buffer[1] = angles[1];
 800179c:	4b45      	ldr	r3, [pc, #276]	; (80018b4 <convertDataToBytes+0x124>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	61bb      	str	r3, [r7, #24]
	buffer_to_char_union1.temp_int_buffer[2] = angles[2];
 80017a2:	4b44      	ldr	r3, [pc, #272]	; (80018b4 <convertDataToBytes+0x124>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < 12; i++) {
 80017a8:	2300      	movs	r3, #0
 80017aa:	637b      	str	r3, [r7, #52]	; 0x34
 80017ac:	e00c      	b.n	80017c8 <convertDataToBytes+0x38>
		angles8[i] = buffer_to_char_union1.temp_char[i];
 80017ae:	f107 0214 	add.w	r2, r7, #20
 80017b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b4:	4413      	add	r3, r2
 80017b6:	7819      	ldrb	r1, [r3, #0]
 80017b8:	4a3f      	ldr	r2, [pc, #252]	; (80018b8 <convertDataToBytes+0x128>)
 80017ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017bc:	4413      	add	r3, r2
 80017be:	460a      	mov	r2, r1
 80017c0:	701a      	strb	r2, [r3, #0]
		float temp_int_buffer[3];
	} buffer_to_char_union1;
	buffer_to_char_union1.temp_int_buffer[0] = angles[0];
	buffer_to_char_union1.temp_int_buffer[1] = angles[1];
	buffer_to_char_union1.temp_int_buffer[2] = angles[2];
	for (int i = 0; i < 12; i++) {
 80017c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c4:	3301      	adds	r3, #1
 80017c6:	637b      	str	r3, [r7, #52]	; 0x34
 80017c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ca:	2b0b      	cmp	r3, #11
 80017cc:	ddef      	ble.n	80017ae <convertDataToBytes+0x1e>
	//	buffer_to_char_union2.temp_signed[0] = temperature[0];
	//	buffer_to_char_union2.temp_signed[1] = temperature[1];
	//	for (int i = 0; i < 2; i++) {
	//		MiscPayload8[i] = buffer_to_char_union2.temp_unsigned[i];
	//	}
	for (int i = 0; i < 1; i++) {
 80017ce:	2300      	movs	r3, #0
 80017d0:	633b      	str	r3, [r7, #48]	; 0x30
 80017d2:	e006      	b.n	80017e2 <convertDataToBytes+0x52>
		//		MiscPayload8[i] = temperature[i];
		MiscPayload8[0] = temperature[1];
 80017d4:	4b39      	ldr	r3, [pc, #228]	; (80018bc <convertDataToBytes+0x12c>)
 80017d6:	785a      	ldrb	r2, [r3, #1]
 80017d8:	4b39      	ldr	r3, [pc, #228]	; (80018c0 <convertDataToBytes+0x130>)
 80017da:	701a      	strb	r2, [r3, #0]
	//	buffer_to_char_union2.temp_signed[0] = temperature[0];
	//	buffer_to_char_union2.temp_signed[1] = temperature[1];
	//	for (int i = 0; i < 2; i++) {
	//		MiscPayload8[i] = buffer_to_char_union2.temp_unsigned[i];
	//	}
	for (int i = 0; i < 1; i++) {
 80017dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017de:	3301      	adds	r3, #1
 80017e0:	633b      	str	r3, [r7, #48]	; 0x30
 80017e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	ddf5      	ble.n	80017d4 <convertDataToBytes+0x44>

	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union3;
	buffer_to_char_union3.temp_int_buffer = PWMval;
 80017e8:	4b36      	ldr	r3, [pc, #216]	; (80018c4 <convertDataToBytes+0x134>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	613b      	str	r3, [r7, #16]
	for (int i = 1; i < 5; i++) {
 80017ee:	2301      	movs	r3, #1
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017f2:	e00e      	b.n	8001812 <convertDataToBytes+0x82>
		MiscPayload8[i] = buffer_to_char_union3.temp_char[i - 1];
 80017f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f6:	3b01      	subs	r3, #1
 80017f8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80017fc:	4413      	add	r3, r2
 80017fe:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 8001802:	4a2f      	ldr	r2, [pc, #188]	; (80018c0 <convertDataToBytes+0x130>)
 8001804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001806:	4413      	add	r3, r2
 8001808:	460a      	mov	r2, r1
 800180a:	701a      	strb	r2, [r3, #0]
	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union3;
	buffer_to_char_union3.temp_int_buffer = PWMval;
	for (int i = 1; i < 5; i++) {
 800180c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180e:	3301      	adds	r3, #1
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001814:	2b04      	cmp	r3, #4
 8001816:	dded      	ble.n	80017f4 <convertDataToBytes+0x64>

	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union4;
	buffer_to_char_union4.temp_int_buffer = shaft_revs;
 8001818:	4b2b      	ldr	r3, [pc, #172]	; (80018c8 <convertDataToBytes+0x138>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	60fb      	str	r3, [r7, #12]
	for (int i = 5; i < 9; i++) {
 800181e:	2305      	movs	r3, #5
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
 8001822:	e00e      	b.n	8001842 <convertDataToBytes+0xb2>
		MiscPayload8[i] = buffer_to_char_union4.temp_char[i - 5];
 8001824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001826:	3b05      	subs	r3, #5
 8001828:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800182c:	4413      	add	r3, r2
 800182e:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
 8001832:	4a23      	ldr	r2, [pc, #140]	; (80018c0 <convertDataToBytes+0x130>)
 8001834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001836:	4413      	add	r3, r2
 8001838:	460a      	mov	r2, r1
 800183a:	701a      	strb	r2, [r3, #0]
	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union4;
	buffer_to_char_union4.temp_int_buffer = shaft_revs;
	for (int i = 5; i < 9; i++) {
 800183c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800183e:	3301      	adds	r3, #1
 8001840:	62bb      	str	r3, [r7, #40]	; 0x28
 8001842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001844:	2b08      	cmp	r3, #8
 8001846:	dded      	ble.n	8001824 <convertDataToBytes+0x94>

	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union5;
	buffer_to_char_union5.temp_int_buffer = shaft_speed;
 8001848:	4b20      	ldr	r3, [pc, #128]	; (80018cc <convertDataToBytes+0x13c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60bb      	str	r3, [r7, #8]
	for (int i = 9; i < 13; i++) {
 800184e:	2309      	movs	r3, #9
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
 8001852:	e00e      	b.n	8001872 <convertDataToBytes+0xe2>
		MiscPayload8[i] = buffer_to_char_union5.temp_char[i - 9];
 8001854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001856:	3b09      	subs	r3, #9
 8001858:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800185c:	4413      	add	r3, r2
 800185e:	f813 1c30 	ldrb.w	r1, [r3, #-48]
 8001862:	4a17      	ldr	r2, [pc, #92]	; (80018c0 <convertDataToBytes+0x130>)
 8001864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001866:	4413      	add	r3, r2
 8001868:	460a      	mov	r2, r1
 800186a:	701a      	strb	r2, [r3, #0]
	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union5;
	buffer_to_char_union5.temp_int_buffer = shaft_speed;
	for (int i = 9; i < 13; i++) {
 800186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186e:	3301      	adds	r3, #1
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	2b0c      	cmp	r3, #12
 8001876:	dded      	ble.n	8001854 <convertDataToBytes+0xc4>

	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union6;
	buffer_to_char_union6.temp_int_buffer = motorCurrent;
 8001878:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <convertDataToBytes+0x140>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	607b      	str	r3, [r7, #4]
	for (int i = 13; i < 17; i++) {
 800187e:	230d      	movs	r3, #13
 8001880:	623b      	str	r3, [r7, #32]
 8001882:	e00e      	b.n	80018a2 <convertDataToBytes+0x112>
		MiscPayload8[i] = buffer_to_char_union6.temp_char[i - 13];
 8001884:	6a3b      	ldr	r3, [r7, #32]
 8001886:	3b0d      	subs	r3, #13
 8001888:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800188c:	4413      	add	r3, r2
 800188e:	f813 1c34 	ldrb.w	r1, [r3, #-52]
 8001892:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <convertDataToBytes+0x130>)
 8001894:	6a3b      	ldr	r3, [r7, #32]
 8001896:	4413      	add	r3, r2
 8001898:	460a      	mov	r2, r1
 800189a:	701a      	strb	r2, [r3, #0]
	union {
		char temp_char[4];
		float temp_int_buffer;
	} buffer_to_char_union6;
	buffer_to_char_union6.temp_int_buffer = motorCurrent;
	for (int i = 13; i < 17; i++) {
 800189c:	6a3b      	ldr	r3, [r7, #32]
 800189e:	3301      	adds	r3, #1
 80018a0:	623b      	str	r3, [r7, #32]
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	2b10      	cmp	r3, #16
 80018a6:	dded      	ble.n	8001884 <convertDataToBytes+0xf4>
		MiscPayload8[i] = buffer_to_char_union6.temp_char[i - 13];
	}
}
 80018a8:	bf00      	nop
 80018aa:	373c      	adds	r7, #60	; 0x3c
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	200005b0 	.word	0x200005b0
 80018b8:	2000060c 	.word	0x2000060c
 80018bc:	200005c0 	.word	0x200005c0
 80018c0:	200005dc 	.word	0x200005dc
 80018c4:	200005f0 	.word	0x200005f0
 80018c8:	20000034 	.word	0x20000034
 80018cc:	20000038 	.word	0x20000038
 80018d0:	200005a4 	.word	0x200005a4

080018d4 <setUpGyro>:

#include "gyro.h"
//////////////////////////////////////////////////////////////////////////
////////////////GYRO FUNCTIONS////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
void setUpGyro() {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	initSPIgyro();
 80018d8:	f000 f804 	bl	80018e4 <initSPIgyro>
	spiGyroRegisterSetup();
 80018dc:	f000 f856 	bl	800198c <spiGyroRegisterSetup>
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <initSPIgyro>:

void initSPIgyro(void) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80018ea:	2101      	movs	r1, #1
 80018ec:	2008      	movs	r0, #8
 80018ee:	f002 fa19 	bl	8003d24 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 80018f2:	2101      	movs	r1, #1
 80018f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80018f8:	f002 fa32 	bl	8003d60 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;

	/* Pack the struct */
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 80018fc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001900:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
 8001902:	2318      	movs	r3, #24
 8001904:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001906:	2303      	movs	r3, #3
 8001908:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	481c      	ldr	r0, [pc, #112]	; (8001984 <initSPIgyro+0xa0>)
 8001912:	f002 fc83 	bl	800421c <GPIO_Init>

	//Init CS-Pin
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12;
 8001916:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800191a:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
 800191c:	2310      	movs	r3, #16
 800191e:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001920:	2303      	movs	r3, #3
 8001922:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	4619      	mov	r1, r3
 800192a:	4816      	ldr	r0, [pc, #88]	; (8001984 <initSPIgyro+0xa0>)
 800192c:	f002 fc76 	bl	800421c <GPIO_Init>

	GPIO_SetBits(GPIOB, GPIO_Pin_12);  //Set CS high
 8001930:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001934:	4813      	ldr	r0, [pc, #76]	; (8001984 <initSPIgyro+0xa0>)
 8001936:	f002 fd47 	bl	80043c8 <GPIO_SetBits>

	SPI_InitTypeDef SPI_InitStructure;

	SPI_I2S_DeInit(SPI2);
 800193a:	4813      	ldr	r0, [pc, #76]	; (8001988 <initSPIgyro+0xa4>)
 800193c:	f002 f850 	bl	80039e0 <SPI_I2S_DeInit>
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001940:	2300      	movs	r3, #0
 8001942:	803b      	strh	r3, [r7, #0]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001944:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001948:	807b      	strh	r3, [r7, #2]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800194a:	2300      	movs	r3, #0
 800194c:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 800194e:	2300      	movs	r3, #0
 8001950:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8001952:	2300      	movs	r3, #0
 8001954:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001956:	f44f 7300 	mov.w	r3, #512	; 0x200
 800195a:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2; //TODO THIS CHANGED FROM 8 TO 2
 800195c:	2300      	movs	r3, #0
 800195e:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8001960:	2300      	movs	r3, #0
 8001962:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001964:	2307      	movs	r3, #7
 8001966:	823b      	strh	r3, [r7, #16]

	SPI_Init(SPI2, &SPI_InitStructure);
 8001968:	463b      	mov	r3, r7
 800196a:	4619      	mov	r1, r3
 800196c:	4806      	ldr	r0, [pc, #24]	; (8001988 <initSPIgyro+0xa4>)
 800196e:	f002 f871 	bl	8003a54 <SPI_Init>

	SPI_Cmd(SPI2, ENABLE);
 8001972:	2101      	movs	r1, #1
 8001974:	4804      	ldr	r0, [pc, #16]	; (8001988 <initSPIgyro+0xa4>)
 8001976:	f002 f8b1 	bl	8003adc <SPI_Cmd>
}
 800197a:	bf00      	nop
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40010c00 	.word	0x40010c00
 8001988:	40003800 	.word	0x40003800

0800198c <spiGyroRegisterSetup>:
void spiGyroRegisterSetup(void) {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	//10 11=380
	//11 00=760
	//11 01=760
	//11 10=760
	//11 11=760
	(void) writeSPIgyro(0b00100000, 0b11001111);//reg 0x20-ctrl_Reg1 (first 2 bits are "write" and "no increment"
 8001990:	21cf      	movs	r1, #207	; 0xcf
 8001992:	2020      	movs	r0, #32
 8001994:	f000 f80a 	bl	80019ac <writeSPIgyro>
	//BDU BLE FS1 FS0 - 0 0 SIM
	//BDU 0=continuous update 1=not updated until both read
	//BLE 0=data LSB at lower address
	//FS 00=250dps 01=500dps 10=2000dps 11=2000dps
	//SIM-SPI serial interface 0=4wire 1=3wire
	(void) writeSPIgyro(0b00100011, 0b10100000);	//reg 0x23-ctrl_Reg4, set to 2000dps, was 500dps (10)
 8001998:	21a0      	movs	r1, #160	; 0xa0
 800199a:	2023      	movs	r0, #35	; 0x23
 800199c:	f000 f806 	bl	80019ac <writeSPIgyro>
	//BOOT 0=normal
	//FIFO 0=disable
	//Hpen high pass filter 0=disable
	//INT default 0 to disable
	//out out selection configuration default 0
	(void) writeSPIgyro(0b00100100, 0b00000000);	//reg 0x24-ctrl_Reg5
 80019a0:	2100      	movs	r1, #0
 80019a2:	2024      	movs	r0, #36	; 0x24
 80019a4:	f000 f802 	bl	80019ac <writeSPIgyro>
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <writeSPIgyro>:
uint8_t writeSPIgyro(uint8_t regAdr, uint8_t data)	//also reads the register
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	460a      	mov	r2, r1
 80019b6:	71fb      	strb	r3, [r7, #7]
 80019b8:	4613      	mov	r3, r2
 80019ba:	71bb      	strb	r3, [r7, #6]
	uint8_t dummyVar;
	int32_t val;

	/* Pull CS line low */
	GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 80019bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c0:	4822      	ldr	r0, [pc, #136]	; (8001a4c <writeSPIgyro+0xa0>)
 80019c2:	f002 fd0f 	bl	80043e4 <GPIO_ResetBits>

	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET) {
 80019c6:	bf00      	nop
 80019c8:	2102      	movs	r1, #2
 80019ca:	4821      	ldr	r0, [pc, #132]	; (8001a50 <writeSPIgyro+0xa4>)
 80019cc:	f002 f8c0 	bl	8003b50 <SPI_I2S_GetFlagStatus>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f8      	beq.n	80019c8 <writeSPIgyro+0x1c>
		/* Wait for all transmissions to complete */
	}
	SPI_I2S_SendData(SPI2, regAdr);    //Sensor Address that we are WRITING to
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4619      	mov	r1, r3
 80019dc:	481c      	ldr	r0, [pc, #112]	; (8001a50 <writeSPIgyro+0xa4>)
 80019de:	f002 f89d 	bl	8003b1c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET) {
 80019e2:	bf00      	nop
 80019e4:	2101      	movs	r1, #1
 80019e6:	481a      	ldr	r0, [pc, #104]	; (8001a50 <writeSPIgyro+0xa4>)
 80019e8:	f002 f8b2 	bl	8003b50 <SPI_I2S_GetFlagStatus>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f8      	beq.n	80019e4 <writeSPIgyro+0x38>
		/* Wait for data */
	}
	dummyVar = SPI_I2S_ReceiveData(SPI2);
 80019f2:	4817      	ldr	r0, [pc, #92]	; (8001a50 <writeSPIgyro+0xa4>)
 80019f4:	f002 f8a0 	bl	8003b38 <SPI_I2S_ReceiveData>
 80019f8:	4603      	mov	r3, r0
 80019fa:	73fb      	strb	r3, [r7, #15]

	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET) {
 80019fc:	bf00      	nop
 80019fe:	2102      	movs	r1, #2
 8001a00:	4813      	ldr	r0, [pc, #76]	; (8001a50 <writeSPIgyro+0xa4>)
 8001a02:	f002 f8a5 	bl	8003b50 <SPI_I2S_GetFlagStatus>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0f8      	beq.n	80019fe <writeSPIgyro+0x52>
		/* Wait for all transmissions to complete */
	}
	SPI_I2S_SendData(SPI2, data);    //Sensor Config
 8001a0c:	79bb      	ldrb	r3, [r7, #6]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	4619      	mov	r1, r3
 8001a12:	480f      	ldr	r0, [pc, #60]	; (8001a50 <writeSPIgyro+0xa4>)
 8001a14:	f002 f882 	bl	8003b1c <SPI_I2S_SendData>

	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET) {
 8001a18:	bf00      	nop
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	480c      	ldr	r0, [pc, #48]	; (8001a50 <writeSPIgyro+0xa4>)
 8001a1e:	f002 f897 	bl	8003b50 <SPI_I2S_GetFlagStatus>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0f8      	beq.n	8001a1a <writeSPIgyro+0x6e>
		/* Wait for data */
	}
	val = (u8) SPI_I2S_ReceiveData(SPI2);
 8001a28:	4809      	ldr	r0, [pc, #36]	; (8001a50 <writeSPIgyro+0xa4>)
 8001a2a:	f002 f885 	bl	8003b38 <SPI_I2S_ReceiveData>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	60bb      	str	r3, [r7, #8]

	/* Pull CS line high */
	GPIO_SetBits(GPIOB, GPIO_Pin_12);
 8001a34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a38:	4804      	ldr	r0, [pc, #16]	; (8001a4c <writeSPIgyro+0xa0>)
 8001a3a:	f002 fcc5 	bl	80043c8 <GPIO_SetBits>
	return (u8) val;
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	b2db      	uxtb	r3, r3

}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40010c00 	.word	0x40010c00
 8001a50:	40003800 	.word	0x40003800

08001a54 <getGyro>:
void getGyro(u8* buffer, float* out) {
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b089      	sub	sp, #36	; 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
	//expressed as 2s compliment
	u8 crtlB;
	crtlB = (u8) writeSPIgyro(0b10100011, 0x00);
 8001a5e:	2100      	movs	r1, #0
 8001a60:	20a3      	movs	r0, #163	; 0xa3
 8001a62:	f7ff ffa3 	bl	80019ac <writeSPIgyro>
 8001a66:	4603      	mov	r3, r0
 8001a68:	76fb      	strb	r3, [r7, #27]
	u8 gyroXL = writeSPIgyro(0b10101000, 0x00);
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	20a8      	movs	r0, #168	; 0xa8
 8001a6e:	f7ff ff9d 	bl	80019ac <writeSPIgyro>
 8001a72:	4603      	mov	r3, r0
 8001a74:	76bb      	strb	r3, [r7, #26]
	u8 gyroXH = writeSPIgyro(0b10101001, 0x00);
 8001a76:	2100      	movs	r1, #0
 8001a78:	20a9      	movs	r0, #169	; 0xa9
 8001a7a:	f7ff ff97 	bl	80019ac <writeSPIgyro>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	767b      	strb	r3, [r7, #25]
	u8 gyroYL = writeSPIgyro(0b10101010, 0x00);
 8001a82:	2100      	movs	r1, #0
 8001a84:	20aa      	movs	r0, #170	; 0xaa
 8001a86:	f7ff ff91 	bl	80019ac <writeSPIgyro>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	763b      	strb	r3, [r7, #24]
	u8 gyroYH = writeSPIgyro(0b10101011, 0x00);
 8001a8e:	2100      	movs	r1, #0
 8001a90:	20ab      	movs	r0, #171	; 0xab
 8001a92:	f7ff ff8b 	bl	80019ac <writeSPIgyro>
 8001a96:	4603      	mov	r3, r0
 8001a98:	75fb      	strb	r3, [r7, #23]
	u8 gyroZL = writeSPIgyro(0b10101100, 0x00);
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	20ac      	movs	r0, #172	; 0xac
 8001a9e:	f7ff ff85 	bl	80019ac <writeSPIgyro>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	75bb      	strb	r3, [r7, #22]
	u8 gyroZH = writeSPIgyro(0b10101101, 0x00);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	20ad      	movs	r0, #173	; 0xad
 8001aaa:	f7ff ff7f 	bl	80019ac <writeSPIgyro>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	757b      	strb	r3, [r7, #21]

	buffer[1] = gyroXL;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	7eba      	ldrb	r2, [r7, #26]
 8001ab8:	701a      	strb	r2, [r3, #0]
	buffer[0] = gyroXH;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	7e7a      	ldrb	r2, [r7, #25]
 8001abe:	701a      	strb	r2, [r3, #0]
	buffer[3] = gyroYL;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3303      	adds	r3, #3
 8001ac4:	7e3a      	ldrb	r2, [r7, #24]
 8001ac6:	701a      	strb	r2, [r3, #0]
	buffer[2] = gyroYH;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3302      	adds	r3, #2
 8001acc:	7dfa      	ldrb	r2, [r7, #23]
 8001ace:	701a      	strb	r2, [r3, #0]
	buffer[5] = gyroZL;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3305      	adds	r3, #5
 8001ad4:	7dba      	ldrb	r2, [r7, #22]
 8001ad6:	701a      	strb	r2, [r3, #0]
	buffer[4] = gyroZH;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	3304      	adds	r3, #4
 8001adc:	7d7a      	ldrb	r2, [r7, #21]
 8001ade:	701a      	strb	r2, [r3, #0]
	u16 t = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	827b      	strh	r3, [r7, #18]
	int i = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
	u8 temp = (u8) (crtlB & 0x20);	//was 0x30
 8001ae8:	7efb      	ldrb	r3, [r7, #27]
 8001aea:	f003 0320 	and.w	r3, r3, #32
 8001aee:	747b      	strb	r3, [r7, #17]
	switch (temp) {
 8001af0:	7c7b      	ldrb	r3, [r7, #17]
 8001af2:	2b10      	cmp	r3, #16
 8001af4:	d04c      	beq.n	8001b90 <getGyro+0x13c>
 8001af6:	2b10      	cmp	r3, #16
 8001af8:	dc02      	bgt.n	8001b00 <getGyro+0xac>
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d007      	beq.n	8001b0e <getGyro+0xba>
 8001afe:	e0fe      	b.n	8001cfe <getGyro+0x2aa>
 8001b00:	2b20      	cmp	r3, #32
 8001b02:	f000 8086 	beq.w	8001c12 <getGyro+0x1be>
 8001b06:	2b30      	cmp	r3, #48	; 0x30
 8001b08:	f000 80be 	beq.w	8001c88 <getGyro+0x234>
 8001b0c:	e0f7      	b.n	8001cfe <getGyro+0x2aa>
	case (u8) 0x00:    //250dps
		for (i = 0; i < 3; i++) {
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
 8001b12:	e039      	b.n	8001b88 <getGyro+0x134>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	461a      	mov	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	b21a      	sxth	r2, r3
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	3301      	adds	r3, #1
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	440b      	add	r3, r1
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b21b      	sxth	r3, r3
 8001b32:	4313      	orrs	r3, r2
 8001b34:	b21b      	sxth	r3, r3
 8001b36:	827b      	strh	r3, [r7, #18]
			s16 temp2 = twosCompToDec16(t);
 8001b38:	8a7b      	ldrh	r3, [r7, #18]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 f900 	bl	8001d40 <twosCompToDec16>
 8001b40:	4603      	mov	r3, r0
 8001b42:	81fb      	strh	r3, [r7, #14]
			out[i] = (float) ((temp2 * 8.75 / 1000.0));
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	18d4      	adds	r4, r2, r3
 8001b4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fcbb 	bl	80004cc <__aeabi_i2d>
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	4b76      	ldr	r3, [pc, #472]	; (8001d34 <getGyro+0x2e0>)
 8001b5c:	f7fe fd1c 	bl	8000598 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	4b72      	ldr	r3, [pc, #456]	; (8001d38 <getGyro+0x2e4>)
 8001b6e:	f7fe fe3d 	bl	80007ec <__aeabi_ddiv>
 8001b72:	4602      	mov	r2, r0
 8001b74:	460b      	mov	r3, r1
 8001b76:	4610      	mov	r0, r2
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f7fe ff1f 	bl	80009bc <__aeabi_d2f>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	6023      	str	r3, [r4, #0]
	u16 t = 0;
	int i = 0;
	u8 temp = (u8) (crtlB & 0x20);	//was 0x30
	switch (temp) {
	case (u8) 0x00:    //250dps
		for (i = 0; i < 3; i++) {
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3301      	adds	r3, #1
 8001b86:	61fb      	str	r3, [r7, #28]
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	ddc2      	ble.n	8001b14 <getGyro+0xc0>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 8.75 / 1000.0));
		}
		break;
 8001b8e:	e0b6      	b.n	8001cfe <getGyro+0x2aa>
	case (u8) 0x10:    //500dps
		for (i = 0; i < 3; i++) {
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
 8001b94:	e039      	b.n	8001c0a <getGyro+0x1b6>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	b21a      	sxth	r2, r3
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	3301      	adds	r3, #1
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	440b      	add	r3, r1
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	b21b      	sxth	r3, r3
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	b21b      	sxth	r3, r3
 8001bb8:	827b      	strh	r3, [r7, #18]
			s16 temp2 = twosCompToDec16(t);
 8001bba:	8a7b      	ldrh	r3, [r7, #18]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f8bf 	bl	8001d40 <twosCompToDec16>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	81bb      	strh	r3, [r7, #12]
			out[i] = (float) ((temp2 * 17.5 / 1000.0));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	18d4      	adds	r4, r2, r3
 8001bce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe fc7a 	bl	80004cc <__aeabi_i2d>
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	4b57      	ldr	r3, [pc, #348]	; (8001d3c <getGyro+0x2e8>)
 8001bde:	f7fe fcdb 	bl	8000598 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	4b52      	ldr	r3, [pc, #328]	; (8001d38 <getGyro+0x2e4>)
 8001bf0:	f7fe fdfc 	bl	80007ec <__aeabi_ddiv>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f7fe fede 	bl	80009bc <__aeabi_d2f>
 8001c00:	4603      	mov	r3, r0
 8001c02:	6023      	str	r3, [r4, #0]
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 8.75 / 1000.0));
		}
		break;
	case (u8) 0x10:    //500dps
		for (i = 0; i < 3; i++) {
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	3301      	adds	r3, #1
 8001c08:	61fb      	str	r3, [r7, #28]
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	ddc2      	ble.n	8001b96 <getGyro+0x142>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 17.5 / 1000.0));
		}
		break;
 8001c10:	e075      	b.n	8001cfe <getGyro+0x2aa>
	case (u8) 0x20:    //2000dps
		for (i = 0; i < 3; i++) {
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
 8001c16:	e033      	b.n	8001c80 <getGyro+0x22c>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	b21a      	sxth	r2, r3
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	440b      	add	r3, r1
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	4313      	orrs	r3, r2
 8001c38:	b21b      	sxth	r3, r3
 8001c3a:	827b      	strh	r3, [r7, #18]
			s16 temp2 = twosCompToDec16(t);
 8001c3c:	8a7b      	ldrh	r3, [r7, #18]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f87e 	bl	8001d40 <twosCompToDec16>
 8001c44:	4603      	mov	r3, r0
 8001c46:	817b      	strh	r3, [r7, #10]
			out[i] = (float) ((temp2 * 70 / 1000.0));
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	18d4      	adds	r4, r2, r3
 8001c50:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c54:	2246      	movs	r2, #70	; 0x46
 8001c56:	fb02 f303 	mul.w	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fc36 	bl	80004cc <__aeabi_i2d>
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	4b34      	ldr	r3, [pc, #208]	; (8001d38 <getGyro+0x2e4>)
 8001c66:	f7fe fdc1 	bl	80007ec <__aeabi_ddiv>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	f7fe fea3 	bl	80009bc <__aeabi_d2f>
 8001c76:	4603      	mov	r3, r0
 8001c78:	6023      	str	r3, [r4, #0]
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 17.5 / 1000.0));
		}
		break;
	case (u8) 0x20:    //2000dps
		for (i = 0; i < 3; i++) {
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	61fb      	str	r3, [r7, #28]
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	ddc8      	ble.n	8001c18 <getGyro+0x1c4>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 70 / 1000.0));
		}
		break;
 8001c86:	e03a      	b.n	8001cfe <getGyro+0x2aa>
	case (u8) 0x30:    //20000dps
		for (i = 0; i < 3; i++) {
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61fb      	str	r3, [r7, #28]
 8001c8c:	e033      	b.n	8001cf6 <getGyro+0x2a2>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	461a      	mov	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	b21a      	sxth	r2, r3
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	6879      	ldr	r1, [r7, #4]
 8001ca6:	440b      	add	r3, r1
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	b21b      	sxth	r3, r3
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	827b      	strh	r3, [r7, #18]
			s16 temp2 = twosCompToDec16(t);
 8001cb2:	8a7b      	ldrh	r3, [r7, #18]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f000 f843 	bl	8001d40 <twosCompToDec16>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	813b      	strh	r3, [r7, #8]
			out[i] = (float) ((temp2 * 70 / 1000.0));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	18d4      	adds	r4, r2, r3
 8001cc6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001cca:	2246      	movs	r2, #70	; 0x46
 8001ccc:	fb02 f303 	mul.w	r3, r2, r3
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fbfb 	bl	80004cc <__aeabi_i2d>
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <getGyro+0x2e4>)
 8001cdc:	f7fe fd86 	bl	80007ec <__aeabi_ddiv>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f7fe fe68 	bl	80009bc <__aeabi_d2f>
 8001cec:	4603      	mov	r3, r0
 8001cee:	6023      	str	r3, [r4, #0]
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 70 / 1000.0));
		}
		break;
	case (u8) 0x30:    //20000dps
		for (i = 0; i < 3; i++) {
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	61fb      	str	r3, [r7, #28]
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	ddc8      	ble.n	8001c8e <getGyro+0x23a>
			t = (((u16) buffer[2 * i] << 8) | buffer[2 * i + 1]);
			s16 temp2 = twosCompToDec16(t);
			out[i] = (float) ((temp2 * 70 / 1000.0));
		}
		break;
 8001cfc:	bf00      	nop
	}
	buffer[0] = gyroXL;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	7eba      	ldrb	r2, [r7, #26]
 8001d02:	701a      	strb	r2, [r3, #0]
	buffer[1] = gyroXH;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3301      	adds	r3, #1
 8001d08:	7e7a      	ldrb	r2, [r7, #25]
 8001d0a:	701a      	strb	r2, [r3, #0]
	buffer[2] = gyroYL;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3302      	adds	r3, #2
 8001d10:	7e3a      	ldrb	r2, [r7, #24]
 8001d12:	701a      	strb	r2, [r3, #0]
	buffer[3] = gyroYH;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3303      	adds	r3, #3
 8001d18:	7dfa      	ldrb	r2, [r7, #23]
 8001d1a:	701a      	strb	r2, [r3, #0]
	buffer[4] = gyroZL;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3304      	adds	r3, #4
 8001d20:	7dba      	ldrb	r2, [r7, #22]
 8001d22:	701a      	strb	r2, [r3, #0]
	buffer[5] = gyroZH;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3305      	adds	r3, #5
 8001d28:	7d7a      	ldrb	r2, [r7, #21]
 8001d2a:	701a      	strb	r2, [r3, #0]
}
 8001d2c:	bf00      	nop
 8001d2e:	3724      	adds	r7, #36	; 0x24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd90      	pop	{r4, r7, pc}
 8001d34:	40218000 	.word	0x40218000
 8001d38:	408f4000 	.word	0x408f4000
 8001d3c:	40318000 	.word	0x40318000

08001d40 <twosCompToDec16>:
	//*temp = (u8) writeSPIgyro(0b10100110, 0x00);
	temp[0] = (uint8_t) writeSPIgyro(0b10100110, 0x00);
	temp[1] = readADCtempValue();
}
s16 twosCompToDec16(u16 val)    //for 16 bit
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	80fb      	strh	r3, [r7, #6]
	u16 v = val;
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	81bb      	strh	r3, [r7, #12]
	s16 temp = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	81fb      	strh	r3, [r7, #14]
	if ((v & 0b1000000000000000) == 0b1000000000000000) {
 8001d52:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	da02      	bge.n	8001d60 <twosCompToDec16+0x20>
		temp = -32768;
 8001d5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d5e:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000000000001) == 0b0000000000000001) {
 8001d60:	89bb      	ldrh	r3, [r7, #12]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <twosCompToDec16+0x32>
		temp = temp + 1;
 8001d6a:	89fb      	ldrh	r3, [r7, #14]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000000000010) == 0b0000000000000010) {
 8001d72:	89bb      	ldrh	r3, [r7, #12]
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <twosCompToDec16+0x44>
		temp = temp + 2;
 8001d7c:	89fb      	ldrh	r3, [r7, #14]
 8001d7e:	3302      	adds	r3, #2
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000000000100) == 0b0000000000000100) {
 8001d84:	89bb      	ldrh	r3, [r7, #12]
 8001d86:	f003 0304 	and.w	r3, r3, #4
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <twosCompToDec16+0x56>
		temp = temp + 4;
 8001d8e:	89fb      	ldrh	r3, [r7, #14]
 8001d90:	3304      	adds	r3, #4
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000000001000) == 0b0000000000001000) {
 8001d96:	89bb      	ldrh	r3, [r7, #12]
 8001d98:	f003 0308 	and.w	r3, r3, #8
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <twosCompToDec16+0x68>
		temp = temp + 8;
 8001da0:	89fb      	ldrh	r3, [r7, #14]
 8001da2:	3308      	adds	r3, #8
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000000010000) == 0b0000000000010000) {
 8001da8:	89bb      	ldrh	r3, [r7, #12]
 8001daa:	f003 0310 	and.w	r3, r3, #16
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <twosCompToDec16+0x7a>
		temp = temp + 16;
 8001db2:	89fb      	ldrh	r3, [r7, #14]
 8001db4:	3310      	adds	r3, #16
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000000100000) == 0b0000000000100000) {
 8001dba:	89bb      	ldrh	r3, [r7, #12]
 8001dbc:	f003 0320 	and.w	r3, r3, #32
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <twosCompToDec16+0x8c>
		temp = temp + 32;
 8001dc4:	89fb      	ldrh	r3, [r7, #14]
 8001dc6:	3320      	adds	r3, #32
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000001000000) == 0b0000000001000000) {
 8001dcc:	89bb      	ldrh	r3, [r7, #12]
 8001dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <twosCompToDec16+0x9e>
		temp = temp + 64;
 8001dd6:	89fb      	ldrh	r3, [r7, #14]
 8001dd8:	3340      	adds	r3, #64	; 0x40
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000010000000) == 0b0000000010000000) {
 8001dde:	89bb      	ldrh	r3, [r7, #12]
 8001de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <twosCompToDec16+0xb0>
		temp = temp + 128;
 8001de8:	89fb      	ldrh	r3, [r7, #14]
 8001dea:	3380      	adds	r3, #128	; 0x80
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000000100000000) == 0b0000000100000000) {
 8001df0:	89bb      	ldrh	r3, [r7, #12]
 8001df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d004      	beq.n	8001e04 <twosCompToDec16+0xc4>
		temp = temp + 256;
 8001dfa:	89fb      	ldrh	r3, [r7, #14]
 8001dfc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000001000000000) == 0b0000001000000000) {
 8001e04:	89bb      	ldrh	r3, [r7, #12]
 8001e06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d004      	beq.n	8001e18 <twosCompToDec16+0xd8>
		temp = temp + 512;
 8001e0e:	89fb      	ldrh	r3, [r7, #14]
 8001e10:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000010000000000) == 0b0000010000000000) {
 8001e18:	89bb      	ldrh	r3, [r7, #12]
 8001e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d004      	beq.n	8001e2c <twosCompToDec16+0xec>
		temp = temp + 1024;
 8001e22:	89fb      	ldrh	r3, [r7, #14]
 8001e24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0000100000000000) == 0b0000100000000000) {
 8001e2c:	89bb      	ldrh	r3, [r7, #12]
 8001e2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d004      	beq.n	8001e40 <twosCompToDec16+0x100>
		temp = temp + 2048;
 8001e36:	89fb      	ldrh	r3, [r7, #14]
 8001e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0001000000000000) == 0b0001000000000000) {
 8001e40:	89bb      	ldrh	r3, [r7, #12]
 8001e42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d004      	beq.n	8001e54 <twosCompToDec16+0x114>
		temp = temp + 4096;
 8001e4a:	89fb      	ldrh	r3, [r7, #14]
 8001e4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0010000000000000) == 0b0010000000000000) {
 8001e54:	89bb      	ldrh	r3, [r7, #12]
 8001e56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d004      	beq.n	8001e68 <twosCompToDec16+0x128>
		temp = temp + 8192;
 8001e5e:	89fb      	ldrh	r3, [r7, #14]
 8001e60:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	81fb      	strh	r3, [r7, #14]
	}
	if ((v & 0b0100000000000000) == 0b0100000000000000) {
 8001e68:	89bb      	ldrh	r3, [r7, #12]
 8001e6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d004      	beq.n	8001e7c <twosCompToDec16+0x13c>
		temp = temp + 16384;
 8001e72:	89fb      	ldrh	r3, [r7, #14]
 8001e74:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	81fb      	strh	r3, [r7, #14]
	}

	return (s16) temp;
 8001e7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop

08001e8c <setUpGPIO>:
//GPIO_Pin_6	GPIOA	SPI1_MISO / TIM8_BKIN / ADC12_IN6 / TIM3_CH1 with alternative function TIM1_BKIN
//GPIO_Pin_7	GPIOA	SPI1_MOSI / TIM8_CH1N / ADC12_IN7 / TIM3_CH2 with alternative function TIM1_CH1N
//GPIO_Pin_1	GPIOA	USART2_RTS / ADC123_IN1 / TIM5_CH2 / TIM2_CH2

void setUpGPIO(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA|RCC_APB2Periph_GPIOB,ENABLE);
 8001e92:	2101      	movs	r1, #1
 8001e94:	200c      	movs	r0, #12
 8001e96:	f001 ff45 	bl	8003d24 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	f001 ff41 	bl	8003d24 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_11 | GPIO_Pin_12|GPIO_Pin_0;
 8001ea2:	f641 0301 	movw	r3, #6145	; 0x1801
 8001ea6:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001eac:	2310      	movs	r3, #16
 8001eae:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4819      	ldr	r0, [pc, #100]	; (8001f1c <setUpGPIO+0x90>)
 8001eb6:	f002 f9b1 	bl	800421c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;	//for H-bridge pushbutton
 8001eba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ebe:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4813      	ldr	r0, [pc, #76]	; (8001f1c <setUpGPIO+0x90>)
 8001ece:	f002 f9a5 	bl	800421c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6|GPIO_Pin_7; //for encoder channels
 8001ed2:	23c0      	movs	r3, #192	; 0xc0
 8001ed4:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001eda:	2304      	movs	r3, #4
 8001edc:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001ede:	1d3b      	adds	r3, r7, #4
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	480e      	ldr	r0, [pc, #56]	; (8001f1c <setUpGPIO+0x90>)
 8001ee4:	f002 f99a 	bl	800421c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; //for current sensor to ADC
 8001ee8:	2320      	movs	r3, #32
 8001eea:	80bb      	strh	r3, [r7, #4]
//	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001eec:	2300      	movs	r3, #0
 8001eee:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001ef0:	1d3b      	adds	r3, r7, #4
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4809      	ldr	r0, [pc, #36]	; (8001f1c <setUpGPIO+0x90>)
 8001ef6:	f002 f991 	bl	800421c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_8|GPIO_Pin_9;
 8001efa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001efe:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001f00:	2303      	movs	r3, #3
 8001f02:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001f04:	2310      	movs	r3, #16
 8001f06:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4804      	ldr	r0, [pc, #16]	; (8001f20 <setUpGPIO+0x94>)
 8001f0e:	f002 f985 	bl	800421c <GPIO_Init>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40010800 	.word	0x40010800
 8001f20:	40010c00 	.word	0x40010c00

08001f24 <setUpLoopTimer>:

int proceed10ms = 0;
///////////////////////////////////////////////////////////////////////////
////////////////main loop timer ///////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
void setUpLoopTimer(void) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	f001 ff17 	bl	8003d60 <RCC_APB1PeriphClockCmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM2 global Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn; //set up the interrupt handler for TIM2
 8001f32:	231c      	movs	r3, #28
 8001f34:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&NVIC_InitStructure);
 8001f42:	f107 030c 	add.w	r3, r7, #12
 8001f46:	4618      	mov	r0, r3
 8001f48:	f002 fd8c 	bl	8004a64 <NVIC_Init>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStruct;

	TIM_TimeBaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8001f50:	2300      	movs	r3, #0
 8001f52:	807b      	strh	r3, [r7, #2]
	//TIM_TimeBaseStruct.TIM_Period = (7200 / 4 - 1); //makes it 100Hz - confirmed on scope.
	TIM_TimeBaseStruct.TIM_Period = (3600 / 4 - 1); //experimenting, 200Hz
 8001f54:	f240 3383 	movw	r3, #899	; 0x383
 8001f58:	80bb      	strh	r3, [r7, #4]
	//TIM_TimeBaseStruct.TIM_Period = (2888 / 4 - 1); //experimenting, 250Hz
	//TIM_TimeBaseStruct.TIM_Period = (1440 / 4 - 1); //experimenting, 500Hz
	TIM_TimeBaseStruct.TIM_Prescaler = 400 - 1;
 8001f5a:	f240 138f 	movw	r3, #399	; 0x18f
 8001f5e:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseStruct.TIM_RepetitionCounter = 0x0000;
 8001f60:	2300      	movs	r3, #0
 8001f62:	723b      	strb	r3, [r7, #8]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStruct);
 8001f64:	463b      	mov	r3, r7
 8001f66:	4619      	mov	r1, r3
 8001f68:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f6c:	f001 faf0 	bl	8003550 <TIM_TimeBaseInit>

	TIM_Cmd(TIM2, ENABLE);
 8001f70:	2101      	movs	r1, #1
 8001f72:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f76:	f001 fbed 	bl	8003754 <TIM_Cmd>

	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f82:	f001 fc2d 	bl	80037e0 <TIM_ITConfig>

}
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop

08001f90 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 8001f94:	2101      	movs	r1, #1
 8001f96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f9a:	f001 fce7 	bl	800396c <TIM_GetITStatus>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d007      	beq.n	8001fb4 <TIM2_IRQHandler+0x24>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001faa:	f001 fd09 	bl	80039c0 <TIM_ClearITPendingBit>

		proceed10ms = 1;
 8001fae:	4b02      	ldr	r3, [pc, #8]	; (8001fb8 <TIM2_IRQHandler+0x28>)
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]
	}
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	2000003c 	.word	0x2000003c

08001fbc <setUpEncoder>:

void setUpEncoder(void) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
//http://www.micromouseonline.com/2013/02/16/quadrature-encoders-with-the-stm32f4/
//https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex_mx_stm32%2fSTM32F107%20Quadrature%20encoder%20example&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=5599
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	f001 fecb 	bl	8003d60 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_Period = 65535; // Maximal
 8001fce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd2:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	817b      	strh	r3, [r7, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8001fdc:	1d3b      	adds	r3, r7, #4
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4808      	ldr	r0, [pc, #32]	; (8002004 <setUpEncoder+0x48>)
 8001fe2:	f001 fab5 	bl	8003550 <TIM_TimeBaseInit>

	// TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
	TIM_EncoderInterfaceConfig(TIM3, TIM_EncoderMode_TI1, TIM_ICPolarity_Rising,
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2101      	movs	r1, #1
 8001fec:	4805      	ldr	r0, [pc, #20]	; (8002004 <setUpEncoder+0x48>)
 8001fee:	f001 fc1b 	bl	8003828 <TIM_EncoderInterfaceConfig>
			TIM_ICPolarity_Rising);

	TIM_Cmd(TIM3, ENABLE);
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	4803      	ldr	r0, [pc, #12]	; (8002004 <setUpEncoder+0x48>)
 8001ff6:	f001 fbad 	bl	8003754 <TIM_Cmd>
}
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40000400 	.word	0x40000400

08002008 <waitForEndTimerHz>:

void waitForEndTimerHz(void) {
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
	while (proceed10ms == 0) //interrupt will set proceed to 1;
 800200c:	bf00      	nop
 800200e:	4b05      	ldr	r3, [pc, #20]	; (8002024 <waitForEndTimerHz+0x1c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0fb      	beq.n	800200e <waitForEndTimerHz+0x6>
	{

	}
	proceed10ms = 0;
 8002016:	4b03      	ldr	r3, [pc, #12]	; (8002024 <waitForEndTimerHz+0x1c>)
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr
 8002024:	2000003c 	.word	0x2000003c

08002028 <readEncoder>:
 *
 */

#include "control.h"

void readEncoder(float *shaft_revs, float *shaft_speed) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]

	static volatile int16_t oldShaftEncoder;
	static volatile int16_t shaftEncoder;
	static float position = 0;

	oldShaftEncoder = shaftEncoder;
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <readEncoder+0x68>)
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	b21a      	sxth	r2, r3
 8002038:	4b16      	ldr	r3, [pc, #88]	; (8002094 <readEncoder+0x6c>)
 800203a:	801a      	strh	r2, [r3, #0]
	shaftEncoder = TIM_GetCounter(TIM3);
 800203c:	4816      	ldr	r0, [pc, #88]	; (8002098 <readEncoder+0x70>)
 800203e:	f001 fc89 	bl	8003954 <TIM_GetCounter>
 8002042:	4603      	mov	r3, r0
 8002044:	b21a      	sxth	r2, r3
 8002046:	4b12      	ldr	r3, [pc, #72]	; (8002090 <readEncoder+0x68>)
 8002048:	801a      	strh	r2, [r3, #0]
	*shaft_speed = shaftEncoder - oldShaftEncoder;
 800204a:	4b11      	ldr	r3, [pc, #68]	; (8002090 <readEncoder+0x68>)
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	b21b      	sxth	r3, r3
 8002050:	461a      	mov	r2, r3
 8002052:	4b10      	ldr	r3, [pc, #64]	; (8002094 <readEncoder+0x6c>)
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	b21b      	sxth	r3, r3
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	4618      	mov	r0, r3
 800205c:	f7fe fdb8 	bl	8000bd0 <__aeabi_i2f>
 8002060:	4602      	mov	r2, r0
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	601a      	str	r2, [r3, #0]
	position += *shaft_speed;
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4b0c      	ldr	r3, [pc, #48]	; (800209c <readEncoder+0x74>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4619      	mov	r1, r3
 8002070:	4610      	mov	r0, r2
 8002072:	f7fe fcf9 	bl	8000a68 <__addsf3>
 8002076:	4603      	mov	r3, r0
 8002078:	461a      	mov	r2, r3
 800207a:	4b08      	ldr	r3, [pc, #32]	; (800209c <readEncoder+0x74>)
 800207c:	601a      	str	r2, [r3, #0]
	*shaft_revs = position;
 800207e:	4b07      	ldr	r3, [pc, #28]	; (800209c <readEncoder+0x74>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	601a      	str	r2, [r3, #0]
	//		shaftEncoder = -(65536 - shaftEncoder);
	//	}
	//	*shaft_revs = (position) ;//(1/(3*2));	//3 teeth on encoder wheel
	//*shaft_speed = *shaft_speed / 0.01;

}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000040 	.word	0x20000040
 8002094:	20000042 	.word	0x20000042
 8002098:	40000400 	.word	0x40000400
 800209c:	20000044 	.word	0x20000044

080020a0 <calibrateMEMS>:

void calibrateMEMS(float* acc, float* accCalib, float* gyro, float* gyroCalib, u8* temperature){
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
 80020ac:	603b      	str	r3, [r7, #0]
	accCalib[0] = 0.9922*acc[0] - 0.0247*acc[1] + 0.0225*acc[2] + 0.0468;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe fa1c 	bl	80004f0 <__aeabi_f2d>
 80020b8:	a3ab      	add	r3, pc, #684	; (adr r3, 8002368 <calibrateMEMS+0x2c8>)
 80020ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020be:	f7fe fa6b 	bl	8000598 <__aeabi_dmul>
 80020c2:	4603      	mov	r3, r0
 80020c4:	460c      	mov	r4, r1
 80020c6:	4625      	mov	r5, r4
 80020c8:	461c      	mov	r4, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	3304      	adds	r3, #4
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe fa0d 	bl	80004f0 <__aeabi_f2d>
 80020d6:	a3a6      	add	r3, pc, #664	; (adr r3, 8002370 <calibrateMEMS+0x2d0>)
 80020d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020dc:	f7fe fa5c 	bl	8000598 <__aeabi_dmul>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4620      	mov	r0, r4
 80020e6:	4629      	mov	r1, r5
 80020e8:	f7fe f8a2 	bl	8000230 <__aeabi_dsub>
 80020ec:	4603      	mov	r3, r0
 80020ee:	460c      	mov	r4, r1
 80020f0:	4625      	mov	r5, r4
 80020f2:	461c      	mov	r4, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3308      	adds	r3, #8
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe f9f8 	bl	80004f0 <__aeabi_f2d>
 8002100:	a39d      	add	r3, pc, #628	; (adr r3, 8002378 <calibrateMEMS+0x2d8>)
 8002102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002106:	f7fe fa47 	bl	8000598 <__aeabi_dmul>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4620      	mov	r0, r4
 8002110:	4629      	mov	r1, r5
 8002112:	f7fe f88f 	bl	8000234 <__adddf3>
 8002116:	4603      	mov	r3, r0
 8002118:	460c      	mov	r4, r1
 800211a:	4618      	mov	r0, r3
 800211c:	4621      	mov	r1, r4
 800211e:	a398      	add	r3, pc, #608	; (adr r3, 8002380 <calibrateMEMS+0x2e0>)
 8002120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002124:	f7fe f886 	bl	8000234 <__adddf3>
 8002128:	4603      	mov	r3, r0
 800212a:	460c      	mov	r4, r1
 800212c:	4618      	mov	r0, r3
 800212e:	4621      	mov	r1, r4
 8002130:	f7fe fc44 	bl	80009bc <__aeabi_d2f>
 8002134:	4602      	mov	r2, r0
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	601a      	str	r2, [r3, #0]
	accCalib[1] = 0.0453*acc[0] + 0.9574*acc[1] + 0.0072*acc[2] + 0.022;
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	1d1c      	adds	r4, r3, #4
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7fe f9d4 	bl	80004f0 <__aeabi_f2d>
 8002148:	a38f      	add	r3, pc, #572	; (adr r3, 8002388 <calibrateMEMS+0x2e8>)
 800214a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214e:	f7fe fa23 	bl	8000598 <__aeabi_dmul>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4615      	mov	r5, r2
 8002158:	461e      	mov	r6, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	3304      	adds	r3, #4
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe f9c5 	bl	80004f0 <__aeabi_f2d>
 8002166:	a38a      	add	r3, pc, #552	; (adr r3, 8002390 <calibrateMEMS+0x2f0>)
 8002168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216c:	f7fe fa14 	bl	8000598 <__aeabi_dmul>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4628      	mov	r0, r5
 8002176:	4631      	mov	r1, r6
 8002178:	f7fe f85c 	bl	8000234 <__adddf3>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4615      	mov	r5, r2
 8002182:	461e      	mov	r6, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3308      	adds	r3, #8
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f7fe f9b0 	bl	80004f0 <__aeabi_f2d>
 8002190:	a381      	add	r3, pc, #516	; (adr r3, 8002398 <calibrateMEMS+0x2f8>)
 8002192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002196:	f7fe f9ff 	bl	8000598 <__aeabi_dmul>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4628      	mov	r0, r5
 80021a0:	4631      	mov	r1, r6
 80021a2:	f7fe f847 	bl	8000234 <__adddf3>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	a37c      	add	r3, pc, #496	; (adr r3, 80023a0 <calibrateMEMS+0x300>)
 80021b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b4:	f7fe f83e 	bl	8000234 <__adddf3>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4610      	mov	r0, r2
 80021be:	4619      	mov	r1, r3
 80021c0:	f7fe fbfc 	bl	80009bc <__aeabi_d2f>
 80021c4:	4603      	mov	r3, r0
 80021c6:	6023      	str	r3, [r4, #0]
	accCalib[2] = -0.0141*acc[0] -0.0037*acc[1] + 0.9971*acc[2] + 0.0053;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f103 0408 	add.w	r4, r3, #8
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe f98c 	bl	80004f0 <__aeabi_f2d>
 80021d8:	a373      	add	r3, pc, #460	; (adr r3, 80023a8 <calibrateMEMS+0x308>)
 80021da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021de:	f7fe f9db 	bl	8000598 <__aeabi_dmul>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4615      	mov	r5, r2
 80021e8:	461e      	mov	r6, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3304      	adds	r3, #4
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7fe f97d 	bl	80004f0 <__aeabi_f2d>
 80021f6:	a36e      	add	r3, pc, #440	; (adr r3, 80023b0 <calibrateMEMS+0x310>)
 80021f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fc:	f7fe f9cc 	bl	8000598 <__aeabi_dmul>
 8002200:	4602      	mov	r2, r0
 8002202:	460b      	mov	r3, r1
 8002204:	4628      	mov	r0, r5
 8002206:	4631      	mov	r1, r6
 8002208:	f7fe f812 	bl	8000230 <__aeabi_dsub>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4615      	mov	r5, r2
 8002212:	461e      	mov	r6, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	3308      	adds	r3, #8
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe f968 	bl	80004f0 <__aeabi_f2d>
 8002220:	a365      	add	r3, pc, #404	; (adr r3, 80023b8 <calibrateMEMS+0x318>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	f7fe f9b7 	bl	8000598 <__aeabi_dmul>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4628      	mov	r0, r5
 8002230:	4631      	mov	r1, r6
 8002232:	f7fd ffff 	bl	8000234 <__adddf3>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	4610      	mov	r0, r2
 800223c:	4619      	mov	r1, r3
 800223e:	a360      	add	r3, pc, #384	; (adr r3, 80023c0 <calibrateMEMS+0x320>)
 8002240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002244:	f7fd fff6 	bl	8000234 <__adddf3>
 8002248:	4602      	mov	r2, r0
 800224a:	460b      	mov	r3, r1
 800224c:	4610      	mov	r0, r2
 800224e:	4619      	mov	r1, r3
 8002250:	f7fe fbb4 	bl	80009bc <__aeabi_d2f>
 8002254:	4603      	mov	r3, r0
 8002256:	6023      	str	r3, [r4, #0]

	gyroCalib[0] = gyro[0] + (0.060394*temperature[1] - 3.0843);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f7fe f947 	bl	80004f0 <__aeabi_f2d>
 8002262:	4604      	mov	r4, r0
 8002264:	460d      	mov	r5, r1
 8002266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002268:	3301      	adds	r3, #1
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe f92d 	bl	80004cc <__aeabi_i2d>
 8002272:	a355      	add	r3, pc, #340	; (adr r3, 80023c8 <calibrateMEMS+0x328>)
 8002274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002278:	f7fe f98e 	bl	8000598 <__aeabi_dmul>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	4610      	mov	r0, r2
 8002282:	4619      	mov	r1, r3
 8002284:	a352      	add	r3, pc, #328	; (adr r3, 80023d0 <calibrateMEMS+0x330>)
 8002286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228a:	f7fd ffd1 	bl	8000230 <__aeabi_dsub>
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	4620      	mov	r0, r4
 8002294:	4629      	mov	r1, r5
 8002296:	f7fd ffcd 	bl	8000234 <__adddf3>
 800229a:	4603      	mov	r3, r0
 800229c:	460c      	mov	r4, r1
 800229e:	4618      	mov	r0, r3
 80022a0:	4621      	mov	r1, r4
 80022a2:	f7fe fb8b 	bl	80009bc <__aeabi_d2f>
 80022a6:	4602      	mov	r2, r0
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	601a      	str	r2, [r3, #0]
	gyroCalib[1] = gyro[1] + (0.025522*temperature[1] - 0.40084);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	1d1c      	adds	r4, r3, #4
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3304      	adds	r3, #4
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe f91a 	bl	80004f0 <__aeabi_f2d>
 80022bc:	4605      	mov	r5, r0
 80022be:	460e      	mov	r6, r1
 80022c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022c2:	3301      	adds	r3, #1
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe f900 	bl	80004cc <__aeabi_i2d>
 80022cc:	a342      	add	r3, pc, #264	; (adr r3, 80023d8 <calibrateMEMS+0x338>)
 80022ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d2:	f7fe f961 	bl	8000598 <__aeabi_dmul>
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	4610      	mov	r0, r2
 80022dc:	4619      	mov	r1, r3
 80022de:	a340      	add	r3, pc, #256	; (adr r3, 80023e0 <calibrateMEMS+0x340>)
 80022e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e4:	f7fd ffa4 	bl	8000230 <__aeabi_dsub>
 80022e8:	4602      	mov	r2, r0
 80022ea:	460b      	mov	r3, r1
 80022ec:	4628      	mov	r0, r5
 80022ee:	4631      	mov	r1, r6
 80022f0:	f7fd ffa0 	bl	8000234 <__adddf3>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4610      	mov	r0, r2
 80022fa:	4619      	mov	r1, r3
 80022fc:	f7fe fb5e 	bl	80009bc <__aeabi_d2f>
 8002300:	4603      	mov	r3, r0
 8002302:	6023      	str	r3, [r4, #0]
	gyroCalib[2] = gyro[2] + (-0.32248*temperature[1] + 11.3496);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	f103 0408 	add.w	r4, r3, #8
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3308      	adds	r3, #8
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe f8ed 	bl	80004f0 <__aeabi_f2d>
 8002316:	4605      	mov	r5, r0
 8002318:	460e      	mov	r6, r1
 800231a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231c:	3301      	adds	r3, #1
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f7fe f8d3 	bl	80004cc <__aeabi_i2d>
 8002326:	a330      	add	r3, pc, #192	; (adr r3, 80023e8 <calibrateMEMS+0x348>)
 8002328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232c:	f7fe f934 	bl	8000598 <__aeabi_dmul>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4610      	mov	r0, r2
 8002336:	4619      	mov	r1, r3
 8002338:	a32d      	add	r3, pc, #180	; (adr r3, 80023f0 <calibrateMEMS+0x350>)
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	f7fd ff79 	bl	8000234 <__adddf3>
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	4628      	mov	r0, r5
 8002348:	4631      	mov	r1, r6
 800234a:	f7fd ff73 	bl	8000234 <__adddf3>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	f7fe fb31 	bl	80009bc <__aeabi_d2f>
 800235a:	4603      	mov	r3, r0
 800235c:	6023      	str	r3, [r4, #0]
}
 800235e:	bf00      	nop
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002366:	bf00      	nop
 8002368:	36e2eb1c 	.word	0x36e2eb1c
 800236c:	3fefc01a 	.word	0x3fefc01a
 8002370:	f0d844d0 	.word	0xf0d844d0
 8002374:	3f994af4 	.word	0x3f994af4
 8002378:	70a3d70a 	.word	0x70a3d70a
 800237c:	3f970a3d 	.word	0x3f970a3d
 8002380:	6ae7d567 	.word	0x6ae7d567
 8002384:	3fa7f62b 	.word	0x3fa7f62b
 8002388:	c504816f 	.word	0xc504816f
 800238c:	3fa7318f 	.word	0x3fa7318f
 8002390:	532617c2 	.word	0x532617c2
 8002394:	3feea305 	.word	0x3feea305
 8002398:	487fcb92 	.word	0x487fcb92
 800239c:	3f7d7dbf 	.word	0x3f7d7dbf
 80023a0:	020c49ba 	.word	0x020c49ba
 80023a4:	3f96872b 	.word	0x3f96872b
 80023a8:	f6fd21ff 	.word	0xf6fd21ff
 80023ac:	bf8ce075 	.word	0xbf8ce075
 80023b0:	5fd8adac 	.word	0x5fd8adac
 80023b4:	3f6e4f76 	.word	0x3f6e4f76
 80023b8:	425aee63 	.word	0x425aee63
 80023bc:	3fefe83e 	.word	0x3fefe83e
 80023c0:	eab367a1 	.word	0xeab367a1
 80023c4:	3f75b573 	.word	0x3f75b573
 80023c8:	5dbfceb8 	.word	0x5dbfceb8
 80023cc:	3faeebf6 	.word	0x3faeebf6
 80023d0:	7a786c22 	.word	0x7a786c22
 80023d4:	4008aca5 	.word	0x4008aca5
 80023d8:	6d506573 	.word	0x6d506573
 80023dc:	3f9a2270 	.word	0x3f9a2270
 80023e0:	d0bb6ed6 	.word	0xd0bb6ed6
 80023e4:	3fd9a75c 	.word	0x3fd9a75c
 80023e8:	27674d16 	.word	0x27674d16
 80023ec:	bfd4a383 	.word	0xbfd4a383
 80023f0:	c56d5cfb 	.word	0xc56d5cfb
 80023f4:	4026b2fe 	.word	0x4026b2fe

080023f8 <controlMethod>:

void controlMethod(float*accCalib, float*gyroCalib, uint8_t*temp, float*angles, float*velocities,
		float*positions,float*PWMval,float*shaft_revs,uint8_t*activateControl) //perform all control in this method
{
 80023f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
	//3 floats sent in angles (12 bytes total)
	angles[0] = angles[0] + gyroCalib[0]*0.01;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f7fe f870 	bl	80004f0 <__aeabi_f2d>
 8002410:	4604      	mov	r4, r0
 8002412:	460d      	mov	r5, r1
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe f869 	bl	80004f0 <__aeabi_f2d>
 800241e:	a3b8      	add	r3, pc, #736	; (adr r3, 8002700 <controlMethod+0x308>)
 8002420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002424:	f7fe f8b8 	bl	8000598 <__aeabi_dmul>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4620      	mov	r0, r4
 800242e:	4629      	mov	r1, r5
 8002430:	f7fd ff00 	bl	8000234 <__adddf3>
 8002434:	4603      	mov	r3, r0
 8002436:	460c      	mov	r4, r1
 8002438:	4618      	mov	r0, r3
 800243a:	4621      	mov	r1, r4
 800243c:	f7fe fabe 	bl	80009bc <__aeabi_d2f>
 8002440:	4602      	mov	r2, r0
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	601a      	str	r2, [r3, #0]
	angles[1] = angles[1] + gyroCalib[1]*0.01;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	1d1c      	adds	r4, r3, #4
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	3304      	adds	r3, #4
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe f84d 	bl	80004f0 <__aeabi_f2d>
 8002456:	4605      	mov	r5, r0
 8002458:	460e      	mov	r6, r1
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	3304      	adds	r3, #4
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f7fe f845 	bl	80004f0 <__aeabi_f2d>
 8002466:	a3a6      	add	r3, pc, #664	; (adr r3, 8002700 <controlMethod+0x308>)
 8002468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246c:	f7fe f894 	bl	8000598 <__aeabi_dmul>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4628      	mov	r0, r5
 8002476:	4631      	mov	r1, r6
 8002478:	f7fd fedc 	bl	8000234 <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	f7fe fa9a 	bl	80009bc <__aeabi_d2f>
 8002488:	4603      	mov	r3, r0
 800248a:	6023      	str	r3, [r4, #0]
	angles[2] = angles[2] + gyroCalib[2]*0.01;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	f103 0408 	add.w	r4, r3, #8
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	3308      	adds	r3, #8
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f7fe f829 	bl	80004f0 <__aeabi_f2d>
 800249e:	4605      	mov	r5, r0
 80024a0:	460e      	mov	r6, r1
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3308      	adds	r3, #8
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fe f821 	bl	80004f0 <__aeabi_f2d>
 80024ae:	a394      	add	r3, pc, #592	; (adr r3, 8002700 <controlMethod+0x308>)
 80024b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b4:	f7fe f870 	bl	8000598 <__aeabi_dmul>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4628      	mov	r0, r5
 80024be:	4631      	mov	r1, r6
 80024c0:	f7fd feb8 	bl	8000234 <__adddf3>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4610      	mov	r0, r2
 80024ca:	4619      	mov	r1, r3
 80024cc:	f7fe fa76 	bl	80009bc <__aeabi_d2f>
 80024d0:	4603      	mov	r3, r0
 80024d2:	6023      	str	r3, [r4, #0]

	//Velocities from acc data
	velocities[0] = velocities[0] + 9.81*accCalib[0]*0.01;
 80024d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe f809 	bl	80004f0 <__aeabi_f2d>
 80024de:	4604      	mov	r4, r0
 80024e0:	460d      	mov	r5, r1
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe f802 	bl	80004f0 <__aeabi_f2d>
 80024ec:	a386      	add	r3, pc, #536	; (adr r3, 8002708 <controlMethod+0x310>)
 80024ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f2:	f7fe f851 	bl	8000598 <__aeabi_dmul>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4610      	mov	r0, r2
 80024fc:	4619      	mov	r1, r3
 80024fe:	a380      	add	r3, pc, #512	; (adr r3, 8002700 <controlMethod+0x308>)
 8002500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002504:	f7fe f848 	bl	8000598 <__aeabi_dmul>
 8002508:	4602      	mov	r2, r0
 800250a:	460b      	mov	r3, r1
 800250c:	4620      	mov	r0, r4
 800250e:	4629      	mov	r1, r5
 8002510:	f7fd fe90 	bl	8000234 <__adddf3>
 8002514:	4603      	mov	r3, r0
 8002516:	460c      	mov	r4, r1
 8002518:	4618      	mov	r0, r3
 800251a:	4621      	mov	r1, r4
 800251c:	f7fe fa4e 	bl	80009bc <__aeabi_d2f>
 8002520:	4602      	mov	r2, r0
 8002522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002524:	601a      	str	r2, [r3, #0]
	velocities[1] = velocities[1] + 9.81*accCalib[1]*0.01;
 8002526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002528:	1d1c      	adds	r4, r3, #4
 800252a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800252c:	3304      	adds	r3, #4
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fd ffdd 	bl	80004f0 <__aeabi_f2d>
 8002536:	4605      	mov	r5, r0
 8002538:	460e      	mov	r6, r1
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3304      	adds	r3, #4
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7fd ffd5 	bl	80004f0 <__aeabi_f2d>
 8002546:	a370      	add	r3, pc, #448	; (adr r3, 8002708 <controlMethod+0x310>)
 8002548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254c:	f7fe f824 	bl	8000598 <__aeabi_dmul>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	4610      	mov	r0, r2
 8002556:	4619      	mov	r1, r3
 8002558:	a369      	add	r3, pc, #420	; (adr r3, 8002700 <controlMethod+0x308>)
 800255a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255e:	f7fe f81b 	bl	8000598 <__aeabi_dmul>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	4628      	mov	r0, r5
 8002568:	4631      	mov	r1, r6
 800256a:	f7fd fe63 	bl	8000234 <__adddf3>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4610      	mov	r0, r2
 8002574:	4619      	mov	r1, r3
 8002576:	f7fe fa21 	bl	80009bc <__aeabi_d2f>
 800257a:	4603      	mov	r3, r0
 800257c:	6023      	str	r3, [r4, #0]
	velocities[2] = velocities[2] + 9.81*accCalib[2]*0.01;
 800257e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002580:	f103 0408 	add.w	r4, r3, #8
 8002584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002586:	3308      	adds	r3, #8
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4618      	mov	r0, r3
 800258c:	f7fd ffb0 	bl	80004f0 <__aeabi_f2d>
 8002590:	4605      	mov	r5, r0
 8002592:	460e      	mov	r6, r1
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	3308      	adds	r3, #8
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7fd ffa8 	bl	80004f0 <__aeabi_f2d>
 80025a0:	a359      	add	r3, pc, #356	; (adr r3, 8002708 <controlMethod+0x310>)
 80025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a6:	f7fd fff7 	bl	8000598 <__aeabi_dmul>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4610      	mov	r0, r2
 80025b0:	4619      	mov	r1, r3
 80025b2:	a353      	add	r3, pc, #332	; (adr r3, 8002700 <controlMethod+0x308>)
 80025b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b8:	f7fd ffee 	bl	8000598 <__aeabi_dmul>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4628      	mov	r0, r5
 80025c2:	4631      	mov	r1, r6
 80025c4:	f7fd fe36 	bl	8000234 <__adddf3>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	4610      	mov	r0, r2
 80025ce:	4619      	mov	r1, r3
 80025d0:	f7fe f9f4 	bl	80009bc <__aeabi_d2f>
 80025d4:	4603      	mov	r3, r0
 80025d6:	6023      	str	r3, [r4, #0]

	//Positions from velocity from acc data
	positions[0] = positions[0] + velocities[0]*0.01;
 80025d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fd ff87 	bl	80004f0 <__aeabi_f2d>
 80025e2:	4604      	mov	r4, r0
 80025e4:	460d      	mov	r5, r1
 80025e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fd ff80 	bl	80004f0 <__aeabi_f2d>
 80025f0:	a343      	add	r3, pc, #268	; (adr r3, 8002700 <controlMethod+0x308>)
 80025f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f6:	f7fd ffcf 	bl	8000598 <__aeabi_dmul>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4620      	mov	r0, r4
 8002600:	4629      	mov	r1, r5
 8002602:	f7fd fe17 	bl	8000234 <__adddf3>
 8002606:	4603      	mov	r3, r0
 8002608:	460c      	mov	r4, r1
 800260a:	4618      	mov	r0, r3
 800260c:	4621      	mov	r1, r4
 800260e:	f7fe f9d5 	bl	80009bc <__aeabi_d2f>
 8002612:	4602      	mov	r2, r0
 8002614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002616:	601a      	str	r2, [r3, #0]
	positions[1] = positions[1] + velocities[1]*0.01;
 8002618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261a:	1d1c      	adds	r4, r3, #4
 800261c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261e:	3304      	adds	r3, #4
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7fd ff64 	bl	80004f0 <__aeabi_f2d>
 8002628:	4605      	mov	r5, r0
 800262a:	460e      	mov	r6, r1
 800262c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262e:	3304      	adds	r3, #4
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f7fd ff5c 	bl	80004f0 <__aeabi_f2d>
 8002638:	a331      	add	r3, pc, #196	; (adr r3, 8002700 <controlMethod+0x308>)
 800263a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263e:	f7fd ffab 	bl	8000598 <__aeabi_dmul>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	4628      	mov	r0, r5
 8002648:	4631      	mov	r1, r6
 800264a:	f7fd fdf3 	bl	8000234 <__adddf3>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4610      	mov	r0, r2
 8002654:	4619      	mov	r1, r3
 8002656:	f7fe f9b1 	bl	80009bc <__aeabi_d2f>
 800265a:	4603      	mov	r3, r0
 800265c:	6023      	str	r3, [r4, #0]
	positions[2] = positions[2] + velocities[2]*0.01;
 800265e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002660:	f103 0408 	add.w	r4, r3, #8
 8002664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002666:	3308      	adds	r3, #8
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7fd ff40 	bl	80004f0 <__aeabi_f2d>
 8002670:	4605      	mov	r5, r0
 8002672:	460e      	mov	r6, r1
 8002674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002676:	3308      	adds	r3, #8
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7fd ff38 	bl	80004f0 <__aeabi_f2d>
 8002680:	a31f      	add	r3, pc, #124	; (adr r3, 8002700 <controlMethod+0x308>)
 8002682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002686:	f7fd ff87 	bl	8000598 <__aeabi_dmul>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4628      	mov	r0, r5
 8002690:	4631      	mov	r1, r6
 8002692:	f7fd fdcf 	bl	8000234 <__adddf3>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4610      	mov	r0, r2
 800269c:	4619      	mov	r1, r3
 800269e:	f7fe f98d 	bl	80009bc <__aeabi_d2f>
 80026a2:	4603      	mov	r3, r0
 80026a4:	6023      	str	r3, [r4, #0]

	}*/
	//turn off motor PWM control after 0.5 s

	//to wind up dragline manually after jumping
	if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_9) != 0) {
 80026a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026aa:	481b      	ldr	r0, [pc, #108]	; (8002718 <controlMethod+0x320>)
 80026ac:	f001 fe72 	bl	8004394 <GPIO_ReadInputDataBit>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d016      	beq.n	80026e4 <controlMethod+0x2ec>
		//*activateControl = 1;
		*PWMval = *PWMval+0.2;	//was 20
 80026b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd ff18 	bl	80004f0 <__aeabi_f2d>
 80026c0:	a313      	add	r3, pc, #76	; (adr r3, 8002710 <controlMethod+0x318>)
 80026c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c6:	f7fd fdb5 	bl	8000234 <__adddf3>
 80026ca:	4603      	mov	r3, r0
 80026cc:	460c      	mov	r4, r1
 80026ce:	4618      	mov	r0, r3
 80026d0:	4621      	mov	r1, r4
 80026d2:	f7fe f973 	bl	80009bc <__aeabi_d2f>
 80026d6:	4602      	mov	r2, r0
 80026d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026da:	601a      	str	r2, [r3, #0]
		setPWM(PWMval);
 80026dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026de:	f7fe ff23 	bl	8001528 <setPWM>
			*activateControl = 1;
		}*/

	}

}
 80026e2:	e006      	b.n	80026f2 <controlMethod+0x2fa>
	if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_9) != 0) {
		//*activateControl = 1;
		*PWMval = *PWMval+0.2;	//was 20
		setPWM(PWMval);
	} else {
		*PWMval = 0;
 80026e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e6:	f04f 0200 	mov.w	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
		setPWM(PWMval);
 80026ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026ee:	f7fe ff1b 	bl	8001528 <setPWM>
			*activateControl = 1;
		}*/

	}

}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026fa:	bf00      	nop
 80026fc:	f3af 8000 	nop.w
 8002700:	47ae147b 	.word	0x47ae147b
 8002704:	3f847ae1 	.word	0x3f847ae1
 8002708:	51eb851f 	.word	0x51eb851f
 800270c:	40239eb8 	.word	0x40239eb8
 8002710:	9999999a 	.word	0x9999999a
 8002714:	3fc99999 	.word	0x3fc99999
 8002718:	40010800 	.word	0x40010800

0800271c <setUpLoggerSDcard>:
//if you require to set up more then 1 USART then copy and edit the functions
//as necessary
//make sure to call the setUpUSART() method in the main method.
#include "USART.h"

void setUpLoggerSDcard(void) {
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
	/* Enable GPIO clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002722:	2101      	movs	r1, #1
 8002724:	2008      	movs	r0, #8
 8002726:	f001 fafd 	bl	8003d24 <RCC_APB2PeriphClockCmd>
	/* Enable USART1 clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800272a:	2101      	movs	r1, #1
 800272c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002730:	f001 faf8 	bl	8003d24 <RCC_APB2PeriphClockCmd>
	//DMA 1 clock
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8002734:	2101      	movs	r1, #1
 8002736:	2001      	movs	r0, #1
 8002738:	f001 fad6 	bl	8003ce8 <RCC_AHBPeriphClockCmd>


	GPIO_InitTypeDef GPIO_InitStruct;
	/* Configure USART Rx & Tx as alternate function */
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 800273c:	23c0      	movs	r3, #192	; 0xc0
 800273e:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
 8002740:	2318      	movs	r3, #24
 8002742:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8002744:	2303      	movs	r3, #3
 8002746:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	4811      	ldr	r0, [pc, #68]	; (8002794 <setUpLoggerSDcard+0x78>)
 8002750:	f001 fd64 	bl	800421c <GPIO_Init>

	USART_InitTypeDef USART_InitStructure;

	GPIO_PinRemapConfig(GPIO_Remap_USART1, ENABLE);
 8002754:	2101      	movs	r1, #1
 8002756:	2004      	movs	r0, #4
 8002758:	f001 fe52 	bl	8004400 <GPIO_PinRemapConfig>

	USART_InitStructure.USART_BaudRate = 115200; //115200;	//SD card can go faster than Xbee
 800275c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002760:	607b      	str	r3, [r7, #4]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002762:	2300      	movs	r3, #0
 8002764:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002766:	2300      	movs	r3, #0
 8002768:	817b      	strh	r3, [r7, #10]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800276a:	2300      	movs	r3, #0
 800276c:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 800276e:	230c      	movs	r3, #12
 8002770:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_HardwareFlowControl =
 8002772:	2300      	movs	r3, #0
 8002774:	823b      	strh	r3, [r7, #16]
			USART_HardwareFlowControl_None;

	USART_Init(USART1, &USART_InitStructure);
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	4619      	mov	r1, r3
 800277a:	4807      	ldr	r0, [pc, #28]	; (8002798 <setUpLoggerSDcard+0x7c>)
 800277c:	f000 fdea 	bl	8003354 <USART_Init>
//		{
//				 USART_SendData(USART6, CommsTask_TxBuffer_data[b]);
//				 while(USART_GetFlagStatus(USART6, USART_FLAG_TXE) == RESET);
//		}

	setUpDMA1channel4();
 8002780:	f000 f80c 	bl	800279c <setUpDMA1channel4>
	USART_Cmd(USART1, ENABLE);
 8002784:	2101      	movs	r1, #1
 8002786:	4804      	ldr	r0, [pc, #16]	; (8002798 <setUpLoggerSDcard+0x7c>)
 8002788:	f000 fe9e 	bl	80034c8 <USART_Cmd>
}
 800278c:	bf00      	nop
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40010c00 	.word	0x40010c00
 8002798:	40013800 	.word	0x40013800

0800279c <setUpDMA1channel4>:

void setUpDMA1channel4() {
 800279c:	b580      	push	{r7, lr}
 800279e:	b08c      	sub	sp, #48	; 0x30
 80027a0:	af00      	add	r7, sp, #0
	DMA_InitTypeDef DMA_InitStructure;
	//DMA_DeInit(DMA1_Channel7);
	DMA_StructInit(&DMA_InitStructure);
 80027a2:	1d3b      	adds	r3, r7, #4
 80027a4:	4618      	mov	r0, r3
 80027a6:	f001 fed9 	bl	800455c <DMA_StructInit>
	//DMA_InitStructure.DMA_Channel = DMA_Channel_4;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) (USART1_BASE + 0x04); //USART Data Register
 80027aa:	4b14      	ldr	r3, [pc, #80]	; (80027fc <setUpDMA1channel4+0x60>)
 80027ac:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) TxBuff;
 80027ae:	4b14      	ldr	r3, [pc, #80]	; (8002800 <setUpDMA1channel4+0x64>)
 80027b0:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST; //DMA_DIR_PeripheralSRC;//;//
 80027b2:	2310      	movs	r3, #16
 80027b4:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_BufferSize = TX_BUFFER_SIZE;
 80027b6:	2334      	movs	r3, #52	; 0x34
 80027b8:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80027be:	2380      	movs	r3, #128	; 0x80
 80027c0:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80027c6:	2300      	movs	r3, #0
 80027c8:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 80027ca:	2300      	movs	r3, #0
 80027cc:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 80027ce:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80027d2:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 80027d4:	2300      	movs	r3, #0
 80027d6:	62fb      	str	r3, [r7, #44]	; 0x2c

	DMA_Init(DMA1_Channel4, &DMA_InitStructure);
 80027d8:	1d3b      	adds	r3, r7, #4
 80027da:	4619      	mov	r1, r3
 80027dc:	4809      	ldr	r0, [pc, #36]	; (8002804 <setUpDMA1channel4+0x68>)
 80027de:	f001 fe7f 	bl	80044e0 <DMA_Init>

	USART_DMACmd(USART1, USART_DMAReq_Tx, ENABLE);
 80027e2:	2201      	movs	r2, #1
 80027e4:	2180      	movs	r1, #128	; 0x80
 80027e6:	4808      	ldr	r0, [pc, #32]	; (8002808 <setUpDMA1channel4+0x6c>)
 80027e8:	f000 fe8e 	bl	8003508 <USART_DMACmd>
	DMA_Cmd(DMA1_Channel4, ENABLE);
 80027ec:	2101      	movs	r1, #1
 80027ee:	4805      	ldr	r0, [pc, #20]	; (8002804 <setUpDMA1channel4+0x68>)
 80027f0:	f001 fede 	bl	80045b0 <DMA_Cmd>
}
 80027f4:	bf00      	nop
 80027f6:	3730      	adds	r7, #48	; 0x30
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40013804 	.word	0x40013804
 8002800:	20000558 	.word	0x20000558
 8002804:	40020044 	.word	0x40020044
 8002808:	40013800 	.word	0x40013800

0800280c <initCRC>:
static uint32_t crcTable[256];
static uint32_t currentCRC;

static void buildTable();

void initCRC() {
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0

  buildTable();
 8002810:	f000 f83a 	bl	8002888 <buildTable>
  currentCRC = CRCDATA_INITIALVAL;
 8002814:	4b02      	ldr	r3, [pc, #8]	; (8002820 <initCRC+0x14>)
 8002816:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800281a:	601a      	str	r2, [r3, #0]

}
 800281c:	bf00      	nop
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20000448 	.word	0x20000448

08002824 <crcCalc>:

uint32_t crcCalc(const uint8_t* data, uint16_t startIndex, uint16_t length) {
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	460b      	mov	r3, r1
 800282e:	807b      	strh	r3, [r7, #2]
 8002830:	4613      	mov	r3, r2
 8002832:	803b      	strh	r3, [r7, #0]
  uint16_t index;
  uint32_t lookup;
  uint32_t remainder = CRCDATA_INITIALVAL;
 8002834:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002838:	613b      	str	r3, [r7, #16]

  for (index = startIndex; index < length + startIndex; index++) {
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	82fb      	strh	r3, [r7, #22]
 800283e:	e014      	b.n	800286a <crcCalc+0x46>
    lookup = ((uint32_t) data[index] ^ (uint32_t) (remainder >> (CRCDATA_DATAWIDTH - (uint8_t) 8))) & (uint32_t) 0xFF;
 8002840:	8afb      	ldrh	r3, [r7, #22]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	4413      	add	r3, r2
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	461a      	mov	r2, r3
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	0a1b      	lsrs	r3, r3, #8
 800284e:	4053      	eors	r3, r2
 8002850:	b2db      	uxtb	r3, r3
 8002852:	60fb      	str	r3, [r7, #12]
    remainder = (uint32_t) (crcTable[lookup] ^ (uint32_t) (remainder << (uint32_t) 8));
 8002854:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <crcCalc+0x60>)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	021b      	lsls	r3, r3, #8
 8002860:	4053      	eors	r3, r2
 8002862:	613b      	str	r3, [r7, #16]
uint32_t crcCalc(const uint8_t* data, uint16_t startIndex, uint16_t length) {
  uint16_t index;
  uint32_t lookup;
  uint32_t remainder = CRCDATA_INITIALVAL;

  for (index = startIndex; index < length + startIndex; index++) {
 8002864:	8afb      	ldrh	r3, [r7, #22]
 8002866:	3301      	adds	r3, #1
 8002868:	82fb      	strh	r3, [r7, #22]
 800286a:	8afa      	ldrh	r2, [r7, #22]
 800286c:	8839      	ldrh	r1, [r7, #0]
 800286e:	887b      	ldrh	r3, [r7, #2]
 8002870:	440b      	add	r3, r1
 8002872:	429a      	cmp	r2, r3
 8002874:	dbe4      	blt.n	8002840 <crcCalc+0x1c>
    lookup = ((uint32_t) data[index] ^ (uint32_t) (remainder >> (CRCDATA_DATAWIDTH - (uint8_t) 8))) & (uint32_t) 0xFF;
    remainder = (uint32_t) (crcTable[lookup] ^ (uint32_t) (remainder << (uint32_t) 8));
  }
  /* CRC result */
  return (uint32_t) (remainder ^ CRCDATA_FINAL_VAL) & CRCDATA_MASK;
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	b29b      	uxth	r3, r3
}
 800287a:	4618      	mov	r0, r3
 800287c:	371c      	adds	r7, #28
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr
 8002884:	20000048 	.word	0x20000048

08002888 <buildTable>:
 * This function build the lookup table.
 * @param sCRCdata - CRC data struct
 * @return void.
 * @throws  none
 */
static void buildTable() {
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
  uint32_t topbit;
  uint32_t dividend;
  uint32_t bit;
  uint32_t remainder;

  topbit = (uint32_t) 1U << (CRCDATA_DATAWIDTH - (uint8_t) 1);
 800288e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002892:	603b      	str	r3, [r7, #0]

  //Compute the remainder of each possible dividend.
  for (dividend = 0U; dividend < 256U; dividend++) {
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	e026      	b.n	80028e8 <buildTable+0x60>
    //Start with the dividend followed by zeros.
    remainder = (dividend << (CRCDATA_DATAWIDTH - (uint8_t) 8)) & CRCDATA_MASK;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	021b      	lsls	r3, r3, #8
 800289e:	b29b      	uxth	r3, r3
 80028a0:	607b      	str	r3, [r7, #4]

    //Perform modulo-2 division, a bit at a time.
    for (bit = 8U; bit > 0U; bit--) {
 80028a2:	2308      	movs	r3, #8
 80028a4:	60bb      	str	r3, [r7, #8]
 80028a6:	e014      	b.n	80028d2 <buildTable+0x4a>
      //Try to divide the current data bit.
      if ((remainder & topbit) > 0U) {
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	4013      	ands	r3, r2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d008      	beq.n	80028c4 <buildTable+0x3c>
        remainder = ((remainder << 1U) ^ CRCDATA_POLYNOMIAL) & CRCDATA_MASK;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 80028ba:	f083 0301 	eor.w	r3, r3, #1
 80028be:	b29b      	uxth	r3, r3
 80028c0:	607b      	str	r3, [r7, #4]
 80028c2:	e003      	b.n	80028cc <buildTable+0x44>
      } else {
        remainder = (remainder << 1U) & CRCDATA_MASK;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	607b      	str	r3, [r7, #4]
  for (dividend = 0U; dividend < 256U; dividend++) {
    //Start with the dividend followed by zeros.
    remainder = (dividend << (CRCDATA_DATAWIDTH - (uint8_t) 8)) & CRCDATA_MASK;

    //Perform modulo-2 division, a bit at a time.
    for (bit = 8U; bit > 0U; bit--) {
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d1e7      	bne.n	80028a8 <buildTable+0x20>
      } else {
        remainder = (remainder << 1U) & CRCDATA_MASK;
      }
    }
    //Store the result into table.
    crcTable[dividend] = remainder;
 80028d8:	4907      	ldr	r1, [pc, #28]	; (80028f8 <buildTable+0x70>)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  uint32_t remainder;

  topbit = (uint32_t) 1U << (CRCDATA_DATAWIDTH - (uint8_t) 1);

  //Compute the remainder of each possible dividend.
  for (dividend = 0U; dividend < 256U; dividend++) {
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3301      	adds	r3, #1
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2bff      	cmp	r3, #255	; 0xff
 80028ec:	d9d5      	bls.n	800289a <buildTable+0x12>
      }
    }
    //Store the result into table.
    crcTable[dividend] = remainder;
  }
}
 80028ee:	bf00      	nop
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr
 80028f8:	20000048 	.word	0x20000048

080028fc <setUpEcompass>:

///////////////////////////////////////////////////////////////////////////
///////////////ACC AND MAGN FUNCTIONS//////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
void setUpEcompass()
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
	initI2CEcompass();
 8002900:	f000 f804 	bl	800290c <initI2CEcompass>
	initRegistersEcompass();
 8002904:	f000 f840 	bl	8002988 <initRegistersEcompass>
}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}

0800290c <initI2CEcompass>:
void initI2CEcompass(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
	I2C_InitTypeDef  I2C_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable I2C and GPIO clocks */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
 8002912:	2101      	movs	r1, #1
 8002914:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002918:	f001 fa22 	bl	8003d60 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB|RCC_APB2Periph_AFIO, ENABLE);
 800291c:	2101      	movs	r1, #1
 800291e:	2009      	movs	r0, #9
 8002920:	f001 fa00 	bl	8003d24 <RCC_APB2PeriphClockCmd>

	/* Configure I2C pins: SCL and SDA */
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10 | GPIO_Pin_11;
 8002924:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002928:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800292a:	2303      	movs	r3, #3
 800292c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 800292e:	231c      	movs	r3, #28
 8002930:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002932:	1d3b      	adds	r3, r7, #4
 8002934:	4619      	mov	r1, r3
 8002936:	4811      	ldr	r0, [pc, #68]	; (800297c <initI2CEcompass+0x70>)
 8002938:	f001 fc70 	bl	800421c <GPIO_Init>

	/* I2C configuration */
	I2C_DeInit(I2C2);
 800293c:	4810      	ldr	r0, [pc, #64]	; (8002980 <initI2CEcompass+0x74>)
 800293e:	f001 fa69 	bl	8003e14 <I2C_DeInit>
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8002942:	2300      	movs	r3, #0
 8002944:	81bb      	strh	r3, [r7, #12]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8002946:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 800294a:	81fb      	strh	r3, [r7, #14]
	I2C_InitStructure.I2C_OwnAddress1 = 0x00;
 800294c:	2300      	movs	r3, #0
 800294e:	823b      	strh	r3, [r7, #16]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8002950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002954:	827b      	strh	r3, [r7, #18]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8002956:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800295a:	82bb      	strh	r3, [r7, #20]
	I2C_InitStructure.I2C_ClockSpeed = 400000;	//was 100 000
 800295c:	4b09      	ldr	r3, [pc, #36]	; (8002984 <initI2CEcompass+0x78>)
 800295e:	60bb      	str	r3, [r7, #8]

	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C2, &I2C_InitStructure);
 8002960:	f107 0308 	add.w	r3, r7, #8
 8002964:	4619      	mov	r1, r3
 8002966:	4806      	ldr	r0, [pc, #24]	; (8002980 <initI2CEcompass+0x74>)
 8002968:	f001 fa78 	bl	8003e5c <I2C_Init>

	/* I2C Peripheral Enable */
	I2C_Cmd(I2C2, ENABLE);
 800296c:	2101      	movs	r1, #1
 800296e:	4804      	ldr	r0, [pc, #16]	; (8002980 <initI2CEcompass+0x74>)
 8002970:	f001 fb36 	bl	8003fe0 <I2C_Cmd>
}
 8002974:	bf00      	nop
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40010c00 	.word	0x40010c00
 8002980:	40005800 	.word	0x40005800
 8002984:	00061a80 	.word	0x00061a80

08002988 <initRegistersEcompass>:
void initRegistersEcompass(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	//ctrl_reg1_A
	//PM2 PM1 PM0 DR1 DR0 Zen Yen Xen
	//PM2-PM0 000(power down) 001(normal mode) other = low power mde
	//Dr1-Dro data rate- 00=50hz 01=100hz 10=400hz 11=1000hz
	//Zen, Yen, Xen 1=enable 0=disable
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 800298c:	bf00      	nop
 800298e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002992:	4899      	ldr	r0, [pc, #612]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002994:	f001 fc10 	bl	80041b8 <I2C_GetFlagStatus>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f7      	bne.n	800298e <initRegistersEcompass+0x6>
	I2C_GenerateSTART(I2C2,ENABLE);
 800299e:	2101      	movs	r1, #1
 80029a0:	4895      	ldr	r0, [pc, #596]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029a2:	f001 fb3d 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 80029a6:	bf00      	nop
 80029a8:	4994      	ldr	r1, [pc, #592]	; (8002bfc <initRegistersEcompass+0x274>)
 80029aa:	4893      	ldr	r0, [pc, #588]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029ac:	f001 fbd4 	bl	8004158 <I2C_CheckEvent>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f8      	beq.n	80029a8 <initRegistersEcompass+0x20>
	I2C_Send7bitAddress(I2C2,0x32,I2C_Direction_Transmitter);//slave address    33
 80029b6:	2200      	movs	r2, #0
 80029b8:	2132      	movs	r1, #50	; 0x32
 80029ba:	488f      	ldr	r0, [pc, #572]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029bc:	f001 fbae 	bl	800411c <I2C_Send7bitAddress>
	//I2C_SendData(I2C2,(u8)0x32);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 80029c0:	bf00      	nop
 80029c2:	498f      	ldr	r1, [pc, #572]	; (8002c00 <initRegistersEcompass+0x278>)
 80029c4:	488c      	ldr	r0, [pc, #560]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029c6:	f001 fbc7 	bl	8004158 <I2C_CheckEvent>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0f8      	beq.n	80029c2 <initRegistersEcompass+0x3a>
	I2C_SendData(I2C2,(u8)0x20);//write address
 80029d0:	2120      	movs	r1, #32
 80029d2:	4889      	ldr	r0, [pc, #548]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029d4:	f001 fb84 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 80029d8:	bf00      	nop
 80029da:	498a      	ldr	r1, [pc, #552]	; (8002c04 <initRegistersEcompass+0x27c>)
 80029dc:	4886      	ldr	r0, [pc, #536]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029de:	f001 fbbb 	bl	8004158 <I2C_CheckEvent>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f8      	beq.n	80029da <initRegistersEcompass+0x52>
	I2C_SendData(I2C2,0b00110111);//data-0x27
 80029e8:	2137      	movs	r1, #55	; 0x37
 80029ea:	4883      	ldr	r0, [pc, #524]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029ec:	f001 fb78 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 80029f0:	bf00      	nop
 80029f2:	4984      	ldr	r1, [pc, #528]	; (8002c04 <initRegistersEcompass+0x27c>)
 80029f4:	4880      	ldr	r0, [pc, #512]	; (8002bf8 <initRegistersEcompass+0x270>)
 80029f6:	f001 fbaf 	bl	8004158 <I2C_CheckEvent>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f8      	beq.n	80029f2 <initRegistersEcompass+0x6a>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8002a00:	2101      	movs	r1, #1
 8002a02:	487d      	ldr	r0, [pc, #500]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a04:	f001 fb2c 	bl	8004060 <I2C_GenerateSTOP>
	//BDU block data update 1= output registers not updated between MSB and LSB reading
	//BLE (BIG LITTLE endian) 0=data LSB at lower address 1= data MSB at lower address
	//FS1,FS0 00=+-2g 01=+-4g 11=+-8g
	//STsign self test sign 0=self test plus, 1= self test minus (default=0)
	//ST= self test enable 0=disable, 1= enable
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8002a08:	bf00      	nop
 8002a0a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002a0e:	487a      	ldr	r0, [pc, #488]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a10:	f001 fbd2 	bl	80041b8 <I2C_GetFlagStatus>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f7      	bne.n	8002a0a <initRegistersEcompass+0x82>
	I2C_GenerateSTART(I2C2,ENABLE);
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	4876      	ldr	r0, [pc, #472]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a1e:	f001 faff 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8002a22:	bf00      	nop
 8002a24:	4975      	ldr	r1, [pc, #468]	; (8002bfc <initRegistersEcompass+0x274>)
 8002a26:	4874      	ldr	r0, [pc, #464]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a28:	f001 fb96 	bl	8004158 <I2C_CheckEvent>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f8      	beq.n	8002a24 <initRegistersEcompass+0x9c>
	I2C_Send7bitAddress(I2C2,(u8)0x33,I2C_Direction_Transmitter);//slave address
 8002a32:	2200      	movs	r2, #0
 8002a34:	2133      	movs	r1, #51	; 0x33
 8002a36:	4870      	ldr	r0, [pc, #448]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a38:	f001 fb70 	bl	800411c <I2C_Send7bitAddress>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8002a3c:	bf00      	nop
 8002a3e:	4970      	ldr	r1, [pc, #448]	; (8002c00 <initRegistersEcompass+0x278>)
 8002a40:	486d      	ldr	r0, [pc, #436]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a42:	f001 fb89 	bl	8004158 <I2C_CheckEvent>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0f8      	beq.n	8002a3e <initRegistersEcompass+0xb6>
	I2C_SendData(I2C2,(u8)0x23);//write address
 8002a4c:	2123      	movs	r1, #35	; 0x23
 8002a4e:	486a      	ldr	r0, [pc, #424]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a50:	f001 fb46 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002a54:	bf00      	nop
 8002a56:	496b      	ldr	r1, [pc, #428]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002a58:	4867      	ldr	r0, [pc, #412]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a5a:	f001 fb7d 	bl	8004158 <I2C_CheckEvent>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0f8      	beq.n	8002a56 <initRegistersEcompass+0xce>
	I2C_SendData(I2C2,(u8)0b10000000);
 8002a64:	2180      	movs	r1, #128	; 0x80
 8002a66:	4864      	ldr	r0, [pc, #400]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a68:	f001 fb3a 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002a6c:	bf00      	nop
 8002a6e:	4965      	ldr	r1, [pc, #404]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002a70:	4861      	ldr	r0, [pc, #388]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a72:	f001 fb71 	bl	8004158 <I2C_CheckEvent>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0f8      	beq.n	8002a6e <initRegistersEcompass+0xe6>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	485e      	ldr	r0, [pc, #376]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a80:	f001 faee 	bl	8004060 <I2C_GenerateSTOP>
	//MS1 to MSo measurement config bits
	//00=normal measurement (default)
	//01=positive bias config
	//10=negative bias config
	//11=not used
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8002a84:	bf00      	nop
 8002a86:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002a8a:	485b      	ldr	r0, [pc, #364]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a8c:	f001 fb94 	bl	80041b8 <I2C_GetFlagStatus>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f7      	bne.n	8002a86 <initRegistersEcompass+0xfe>
	I2C_GenerateSTART(I2C2,ENABLE);
 8002a96:	2101      	movs	r1, #1
 8002a98:	4857      	ldr	r0, [pc, #348]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002a9a:	f001 fac1 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8002a9e:	bf00      	nop
 8002aa0:	4956      	ldr	r1, [pc, #344]	; (8002bfc <initRegistersEcompass+0x274>)
 8002aa2:	4855      	ldr	r0, [pc, #340]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002aa4:	f001 fb58 	bl	8004158 <I2C_CheckEvent>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0f8      	beq.n	8002aa0 <initRegistersEcompass+0x118>
	//I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);//slave address
	I2C_SendData(I2C2,(u8)0x3C);
 8002aae:	213c      	movs	r1, #60	; 0x3c
 8002ab0:	4851      	ldr	r0, [pc, #324]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002ab2:	f001 fb15 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8002ab6:	bf00      	nop
 8002ab8:	4951      	ldr	r1, [pc, #324]	; (8002c00 <initRegistersEcompass+0x278>)
 8002aba:	484f      	ldr	r0, [pc, #316]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002abc:	f001 fb4c 	bl	8004158 <I2C_CheckEvent>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0f8      	beq.n	8002ab8 <initRegistersEcompass+0x130>
	I2C_SendData(I2C2,(u8)0x00);//write address
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	484b      	ldr	r0, [pc, #300]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002aca:	f001 fb09 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002ace:	bf00      	nop
 8002ad0:	494c      	ldr	r1, [pc, #304]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002ad2:	4849      	ldr	r0, [pc, #292]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002ad4:	f001 fb40 	bl	8004158 <I2C_CheckEvent>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f8      	beq.n	8002ad0 <initRegistersEcompass+0x148>
	I2C_SendData(I2C2,(u8)0b00011000);//data
 8002ade:	2118      	movs	r1, #24
 8002ae0:	4845      	ldr	r0, [pc, #276]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002ae2:	f001 fafd 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002ae6:	bf00      	nop
 8002ae8:	4946      	ldr	r1, [pc, #280]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002aea:	4843      	ldr	r0, [pc, #268]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002aec:	f001 fb34 	bl	8004158 <I2C_CheckEvent>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f8      	beq.n	8002ae8 <initRegistersEcompass+0x160>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8002af6:	2101      	movs	r1, #1
 8002af8:	483f      	ldr	r0, [pc, #252]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002afa:	f001 fab1 	bl	8004060 <I2C_GenerateSTOP>
	//011 =+-2.5
	//100 =+-4
	//101 =+-4.7
	//110 =+-5.6
	//111 =+-8.1
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8002afe:	bf00      	nop
 8002b00:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002b04:	483c      	ldr	r0, [pc, #240]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b06:	f001 fb57 	bl	80041b8 <I2C_GetFlagStatus>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1f7      	bne.n	8002b00 <initRegistersEcompass+0x178>
	I2C_GenerateSTART(I2C2,ENABLE);
 8002b10:	2101      	movs	r1, #1
 8002b12:	4839      	ldr	r0, [pc, #228]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b14:	f001 fa84 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8002b18:	bf00      	nop
 8002b1a:	4938      	ldr	r1, [pc, #224]	; (8002bfc <initRegistersEcompass+0x274>)
 8002b1c:	4836      	ldr	r0, [pc, #216]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b1e:	f001 fb1b 	bl	8004158 <I2C_CheckEvent>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f8      	beq.n	8002b1a <initRegistersEcompass+0x192>
	I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);//slave address
 8002b28:	2200      	movs	r2, #0
 8002b2a:	213c      	movs	r1, #60	; 0x3c
 8002b2c:	4832      	ldr	r0, [pc, #200]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b2e:	f001 faf5 	bl	800411c <I2C_Send7bitAddress>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8002b32:	bf00      	nop
 8002b34:	4932      	ldr	r1, [pc, #200]	; (8002c00 <initRegistersEcompass+0x278>)
 8002b36:	4830      	ldr	r0, [pc, #192]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b38:	f001 fb0e 	bl	8004158 <I2C_CheckEvent>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0f8      	beq.n	8002b34 <initRegistersEcompass+0x1ac>
	I2C_SendData(I2C2,(u8)0x01);//write address
 8002b42:	2101      	movs	r1, #1
 8002b44:	482c      	ldr	r0, [pc, #176]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b46:	f001 facb 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002b4a:	bf00      	nop
 8002b4c:	492d      	ldr	r1, [pc, #180]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002b4e:	482a      	ldr	r0, [pc, #168]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b50:	f001 fb02 	bl	8004158 <I2C_CheckEvent>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0f8      	beq.n	8002b4c <initRegistersEcompass+0x1c4>
	I2C_SendData(I2C2,(u8)0b11100000);//data
 8002b5a:	21e0      	movs	r1, #224	; 0xe0
 8002b5c:	4826      	ldr	r0, [pc, #152]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b5e:	f001 fabf 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002b62:	bf00      	nop
 8002b64:	4927      	ldr	r1, [pc, #156]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002b66:	4824      	ldr	r0, [pc, #144]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b68:	f001 faf6 	bl	8004158 <I2C_CheckEvent>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0f8      	beq.n	8002b64 <initRegistersEcompass+0x1dc>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8002b72:	2101      	movs	r1, #1
 8002b74:	4820      	ldr	r0, [pc, #128]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b76:	f001 fa73 	bl	8004060 <I2C_GenerateSTOP>
	//register 0x02->0b00000000-> single conversion mode
	//0 0 0 0 0 0 MD1 MD0
	//00= continuous mode
	//01= single conversion mode
	//11=sleep mode
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8002b7a:	bf00      	nop
 8002b7c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002b80:	481d      	ldr	r0, [pc, #116]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b82:	f001 fb19 	bl	80041b8 <I2C_GetFlagStatus>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1f7      	bne.n	8002b7c <initRegistersEcompass+0x1f4>
	I2C_GenerateSTART(I2C2,ENABLE);
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	481a      	ldr	r0, [pc, #104]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b90:	f001 fa46 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8002b94:	bf00      	nop
 8002b96:	4919      	ldr	r1, [pc, #100]	; (8002bfc <initRegistersEcompass+0x274>)
 8002b98:	4817      	ldr	r0, [pc, #92]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002b9a:	f001 fadd 	bl	8004158 <I2C_CheckEvent>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0f8      	beq.n	8002b96 <initRegistersEcompass+0x20e>
	//I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);//slave address
	I2C_SendData(I2C2,(u8)0x3C);
 8002ba4:	213c      	movs	r1, #60	; 0x3c
 8002ba6:	4814      	ldr	r0, [pc, #80]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002ba8:	f001 fa9a 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8002bac:	bf00      	nop
 8002bae:	4914      	ldr	r1, [pc, #80]	; (8002c00 <initRegistersEcompass+0x278>)
 8002bb0:	4811      	ldr	r0, [pc, #68]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002bb2:	f001 fad1 	bl	8004158 <I2C_CheckEvent>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0f8      	beq.n	8002bae <initRegistersEcompass+0x226>
	I2C_SendData(I2C2,(u8)0x02);//write address
 8002bbc:	2102      	movs	r1, #2
 8002bbe:	480e      	ldr	r0, [pc, #56]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002bc0:	f001 fa8e 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002bc4:	bf00      	nop
 8002bc6:	490f      	ldr	r1, [pc, #60]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002bc8:	480b      	ldr	r0, [pc, #44]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002bca:	f001 fac5 	bl	8004158 <I2C_CheckEvent>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0f8      	beq.n	8002bc6 <initRegistersEcompass+0x23e>
	I2C_SendData(I2C2,0x00);//data
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	4808      	ldr	r0, [pc, #32]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002bd8:	f001 fa82 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002bdc:	bf00      	nop
 8002bde:	4909      	ldr	r1, [pc, #36]	; (8002c04 <initRegistersEcompass+0x27c>)
 8002be0:	4805      	ldr	r0, [pc, #20]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002be2:	f001 fab9 	bl	8004158 <I2C_CheckEvent>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f8      	beq.n	8002bde <initRegistersEcompass+0x256>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8002bec:	2101      	movs	r1, #1
 8002bee:	4802      	ldr	r0, [pc, #8]	; (8002bf8 <initRegistersEcompass+0x270>)
 8002bf0:	f001 fa36 	bl	8004060 <I2C_GenerateSTOP>
}
 8002bf4:	bf00      	nop
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40005800 	.word	0x40005800
 8002bfc:	00030001 	.word	0x00030001
 8002c00:	00070082 	.word	0x00070082
 8002c04:	00070084 	.word	0x00070084

08002c08 <eCompassRead>:
void eCompassRead(u8 address,uint32_t numByteToRead,u8* pBuffer)//for the acc
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	73fb      	strb	r3, [r7, #15]
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8002c16:	bf00      	nop
 8002c18:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002c1c:	4838      	ldr	r0, [pc, #224]	; (8002d00 <eCompassRead+0xf8>)
 8002c1e:	f001 facb 	bl	80041b8 <I2C_GetFlagStatus>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1f7      	bne.n	8002c18 <eCompassRead+0x10>
	I2C_GenerateSTART(I2C2,ENABLE);
 8002c28:	2101      	movs	r1, #1
 8002c2a:	4835      	ldr	r0, [pc, #212]	; (8002d00 <eCompassRead+0xf8>)
 8002c2c:	f001 f9f8 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8002c30:	bf00      	nop
 8002c32:	4934      	ldr	r1, [pc, #208]	; (8002d04 <eCompassRead+0xfc>)
 8002c34:	4832      	ldr	r0, [pc, #200]	; (8002d00 <eCompassRead+0xf8>)
 8002c36:	f001 fa8f 	bl	8004158 <I2C_CheckEvent>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0f8      	beq.n	8002c32 <eCompassRead+0x2a>
	I2C_Send7bitAddress(I2C2,(u8)0x32,I2C_Direction_Transmitter);
 8002c40:	2200      	movs	r2, #0
 8002c42:	2132      	movs	r1, #50	; 0x32
 8002c44:	482e      	ldr	r0, [pc, #184]	; (8002d00 <eCompassRead+0xf8>)
 8002c46:	f001 fa69 	bl	800411c <I2C_Send7bitAddress>
	//I2C_SendData(I2C2,0x32);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8002c4a:	bf00      	nop
 8002c4c:	492e      	ldr	r1, [pc, #184]	; (8002d08 <eCompassRead+0x100>)
 8002c4e:	482c      	ldr	r0, [pc, #176]	; (8002d00 <eCompassRead+0xf8>)
 8002c50:	f001 fa82 	bl	8004158 <I2C_CheckEvent>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f8      	beq.n	8002c4c <eCompassRead+0x44>
	I2C_Cmd(I2C2,ENABLE);
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4828      	ldr	r0, [pc, #160]	; (8002d00 <eCompassRead+0xf8>)
 8002c5e:	f001 f9bf 	bl	8003fe0 <I2C_Cmd>
	I2C_SendData(I2C2,(u8)address);
 8002c62:	7bfb      	ldrb	r3, [r7, #15]
 8002c64:	4619      	mov	r1, r3
 8002c66:	4826      	ldr	r0, [pc, #152]	; (8002d00 <eCompassRead+0xf8>)
 8002c68:	f001 fa3a 	bl	80040e0 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8002c6c:	bf00      	nop
 8002c6e:	4927      	ldr	r1, [pc, #156]	; (8002d0c <eCompassRead+0x104>)
 8002c70:	4823      	ldr	r0, [pc, #140]	; (8002d00 <eCompassRead+0xf8>)
 8002c72:	f001 fa71 	bl	8004158 <I2C_CheckEvent>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f8      	beq.n	8002c6e <eCompassRead+0x66>
	I2C_GenerateSTART(I2C2,ENABLE);
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	4820      	ldr	r0, [pc, #128]	; (8002d00 <eCompassRead+0xf8>)
 8002c80:	f001 f9ce 	bl	8004020 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8002c84:	bf00      	nop
 8002c86:	491f      	ldr	r1, [pc, #124]	; (8002d04 <eCompassRead+0xfc>)
 8002c88:	481d      	ldr	r0, [pc, #116]	; (8002d00 <eCompassRead+0xf8>)
 8002c8a:	f001 fa65 	bl	8004158 <I2C_CheckEvent>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0f8      	beq.n	8002c86 <eCompassRead+0x7e>
	I2C_Send7bitAddress(I2C2,(u8)0x33,I2C_Direction_Receiver);
 8002c94:	2201      	movs	r2, #1
 8002c96:	2133      	movs	r1, #51	; 0x33
 8002c98:	4819      	ldr	r0, [pc, #100]	; (8002d00 <eCompassRead+0xf8>)
 8002c9a:	f001 fa3f 	bl	800411c <I2C_Send7bitAddress>
	//I2C_SendData(I2C2,0x33);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
 8002c9e:	bf00      	nop
 8002ca0:	491b      	ldr	r1, [pc, #108]	; (8002d10 <eCompassRead+0x108>)
 8002ca2:	4817      	ldr	r0, [pc, #92]	; (8002d00 <eCompassRead+0xf8>)
 8002ca4:	f001 fa58 	bl	8004158 <I2C_CheckEvent>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f8      	beq.n	8002ca0 <eCompassRead+0x98>
	while(numByteToRead)
 8002cae:	e01b      	b.n	8002ce8 <eCompassRead+0xe0>
	{
		if(numByteToRead==1)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d107      	bne.n	8002cc6 <eCompassRead+0xbe>
     	{
			I2C_AcknowledgeConfig(I2C2,DISABLE);
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	4811      	ldr	r0, [pc, #68]	; (8002d00 <eCompassRead+0xf8>)
 8002cba:	f001 f9f1 	bl	80040a0 <I2C_AcknowledgeConfig>
			I2C_GenerateSTOP(I2C2,ENABLE);
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	480f      	ldr	r0, [pc, #60]	; (8002d00 <eCompassRead+0xf8>)
 8002cc2:	f001 f9cd 	bl	8004060 <I2C_GenerateSTOP>
		}
		if(I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_RECEIVED))
 8002cc6:	4913      	ldr	r1, [pc, #76]	; (8002d14 <eCompassRead+0x10c>)
 8002cc8:	480d      	ldr	r0, [pc, #52]	; (8002d00 <eCompassRead+0xf8>)
 8002cca:	f001 fa45 	bl	8004158 <I2C_CheckEvent>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d009      	beq.n	8002ce8 <eCompassRead+0xe0>

		{
			*pBuffer=I2C_ReceiveData(I2C2);
 8002cd4:	480a      	ldr	r0, [pc, #40]	; (8002d00 <eCompassRead+0xf8>)
 8002cd6:	f001 fa13 	bl	8004100 <I2C_ReceiveData>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	461a      	mov	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	701a      	strb	r2, [r3, #0]
			numByteToRead--;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	60bb      	str	r3, [r7, #8]
	I2C_GenerateSTART(I2C2,ENABLE);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
	I2C_Send7bitAddress(I2C2,(u8)0x33,I2C_Direction_Receiver);
	//I2C_SendData(I2C2,0x33);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
	while(numByteToRead)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1e0      	bne.n	8002cb0 <eCompassRead+0xa8>
			*pBuffer=I2C_ReceiveData(I2C2);
			numByteToRead--;
		}

	}
	I2C_AcknowledgeConfig(I2C2,ENABLE);
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4803      	ldr	r0, [pc, #12]	; (8002d00 <eCompassRead+0xf8>)
 8002cf2:	f001 f9d5 	bl	80040a0 <I2C_AcknowledgeConfig>
}
 8002cf6:	bf00      	nop
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40005800 	.word	0x40005800
 8002d04:	00030001 	.word	0x00030001
 8002d08:	00070082 	.word	0x00070082
 8002d0c:	00070084 	.word	0x00070084
 8002d10:	00030002 	.word	0x00030002
 8002d14:	00030040 	.word	0x00030040

08002d18 <getAcc>:
	I2C_SendData(I2C2,(u8)data);//data
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
	I2C_GenerateSTOP(I2C2,ENABLE);
}
void getAcc(u8* buffer,float* out)
{
 8002d18:	b590      	push	{r4, r7, lr}
 8002d1a:	b087      	sub	sp, #28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
	//u8 buffer[6];
	u8 crtl4;

	eCompassRead(0x23,1,&crtl4);
 8002d22:	f107 030b 	add.w	r3, r7, #11
 8002d26:	461a      	mov	r2, r3
 8002d28:	2101      	movs	r1, #1
 8002d2a:	2023      	movs	r0, #35	; 0x23
 8002d2c:	f7ff ff6c 	bl	8002c08 <eCompassRead>
	eCompassRead(0x28,1,&buffer[0]);
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	2101      	movs	r1, #1
 8002d34:	2028      	movs	r0, #40	; 0x28
 8002d36:	f7ff ff67 	bl	8002c08 <eCompassRead>
	eCompassRead(0x29,1,&buffer[1]);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	461a      	mov	r2, r3
 8002d40:	2101      	movs	r1, #1
 8002d42:	2029      	movs	r0, #41	; 0x29
 8002d44:	f7ff ff60 	bl	8002c08 <eCompassRead>
	eCompassRead(0x2A,1,&buffer[2]);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3302      	adds	r3, #2
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	2101      	movs	r1, #1
 8002d50:	202a      	movs	r0, #42	; 0x2a
 8002d52:	f7ff ff59 	bl	8002c08 <eCompassRead>
	eCompassRead(0x2B,1,&buffer[3]);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3303      	adds	r3, #3
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	202b      	movs	r0, #43	; 0x2b
 8002d60:	f7ff ff52 	bl	8002c08 <eCompassRead>
	eCompassRead(0x2C,1,&buffer[4]);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3304      	adds	r3, #4
 8002d68:	461a      	mov	r2, r3
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	202c      	movs	r0, #44	; 0x2c
 8002d6e:	f7ff ff4b 	bl	8002c08 <eCompassRead>
	eCompassRead(0x2D,1,&buffer[5]);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3305      	adds	r3, #5
 8002d76:	461a      	mov	r2, r3
 8002d78:	2101      	movs	r1, #1
 8002d7a:	202d      	movs	r0, #45	; 0x2d
 8002d7c:	f7ff ff44 	bl	8002c08 <eCompassRead>

	int i=0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
	u16 t=0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	827b      	strh	r3, [r7, #18]

	if(!(crtl4 & 0x40))//endian check
 8002d88:	7afb      	ldrb	r3, [r7, #11]
 8002d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f040 80e7 	bne.w	8002f62 <getAcc+0x24a>
	{
		switch(crtl4 & 0x30)//adjust the sensitivity
 8002d94:	7afb      	ldrb	r3, [r7, #11]
 8002d96:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002d9a:	2b10      	cmp	r3, #16
 8002d9c:	d044      	beq.n	8002e28 <getAcc+0x110>
 8002d9e:	2b30      	cmp	r3, #48	; 0x30
 8002da0:	f000 808a 	beq.w	8002eb8 <getAcc+0x1a0>
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d000      	beq.n	8002daa <getAcc+0x92>
				out[i]=(float)(5*(te/(16*3.9))*9.81/1000.0);//
			}
			break;
		}
	}
}
 8002da8:	e0db      	b.n	8002f62 <getAcc+0x24a>
	if(!(crtl4 & 0x40))//endian check
	{
		switch(crtl4 & 0x30)//adjust the sensitivity
		{
		case 0x00:
			for(i=0;i<3;i++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	617b      	str	r3, [r7, #20]
 8002dae:	e037      	b.n	8002e20 <getAcc+0x108>
			{
				s16 te=0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	823b      	strh	r3, [r7, #16]
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	3301      	adds	r3, #1
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	021b      	lsls	r3, r3, #8
 8002dc2:	b21a      	sxth	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	4619      	mov	r1, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	440b      	add	r3, r1
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	b21b      	sxth	r3, r3
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	b21b      	sxth	r3, r3
 8002dd6:	827b      	strh	r3, [r7, #18]
				te=twosCompToDec(t);
 8002dd8:	8a7b      	ldrh	r3, [r7, #18]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f000 f8d4 	bl	8002f88 <twosCompToDec>
 8002de0:	4603      	mov	r3, r0
 8002de2:	823b      	strh	r3, [r7, #16]
				//out[i]=(float)(((te/16)*9.81/1000.0));	//go from G to m/s2
				out[i]=(float)(((te)/16/1000.0));
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	18d4      	adds	r4, r2, r3
 8002dec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	da00      	bge.n	8002df6 <getAcc+0xde>
 8002df4:	330f      	adds	r3, #15
 8002df6:	111b      	asrs	r3, r3, #4
 8002df8:	b21b      	sxth	r3, r3
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fd fb66 	bl	80004cc <__aeabi_i2d>
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	4b5e      	ldr	r3, [pc, #376]	; (8002f80 <getAcc+0x268>)
 8002e06:	f7fd fcf1 	bl	80007ec <__aeabi_ddiv>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	4610      	mov	r0, r2
 8002e10:	4619      	mov	r1, r3
 8002e12:	f7fd fdd3 	bl	80009bc <__aeabi_d2f>
 8002e16:	4603      	mov	r3, r0
 8002e18:	6023      	str	r3, [r4, #0]
	if(!(crtl4 & 0x40))//endian check
	{
		switch(crtl4 & 0x30)//adjust the sensitivity
		{
		case 0x00:
			for(i=0;i<3;i++)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	617b      	str	r3, [r7, #20]
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	ddc4      	ble.n	8002db0 <getAcc+0x98>
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
				te=twosCompToDec(t);
				//out[i]=(float)(((te/16)*9.81/1000.0));	//go from G to m/s2
				out[i]=(float)(((te)/16/1000.0));
			}
			break;
 8002e26:	e09c      	b.n	8002f62 <getAcc+0x24a>
		case 0x10:
			for(i=0;i<3;i++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	e040      	b.n	8002eb0 <getAcc+0x198>
			{
				s16 te=0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	81fb      	strh	r3, [r7, #14]
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	3301      	adds	r3, #1
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	021b      	lsls	r3, r3, #8
 8002e40:	b21a      	sxth	r2, r3
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	4619      	mov	r1, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	440b      	add	r3, r1
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b21b      	sxth	r3, r3
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b21b      	sxth	r3, r3
 8002e54:	827b      	strh	r3, [r7, #18]
				te=twosCompToDec(t);
 8002e56:	8a7b      	ldrh	r3, [r7, #18]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f000 f895 	bl	8002f88 <twosCompToDec>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	81fb      	strh	r3, [r7, #14]
				out[i]=(float)((te/(16*2))*9.81/1000.0);
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	18d4      	adds	r4, r2, r3
 8002e6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	da00      	bge.n	8002e74 <getAcc+0x15c>
 8002e72:	331f      	adds	r3, #31
 8002e74:	115b      	asrs	r3, r3, #5
 8002e76:	b21b      	sxth	r3, r3
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fd fb27 	bl	80004cc <__aeabi_i2d>
 8002e7e:	a33c      	add	r3, pc, #240	; (adr r3, 8002f70 <getAcc+0x258>)
 8002e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e84:	f7fd fb88 	bl	8000598 <__aeabi_dmul>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	4b3a      	ldr	r3, [pc, #232]	; (8002f80 <getAcc+0x268>)
 8002e96:	f7fd fca9 	bl	80007ec <__aeabi_ddiv>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f7fd fd8b 	bl	80009bc <__aeabi_d2f>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	6023      	str	r3, [r4, #0]
				//out[i]=(float)(((te/16)*9.81/1000.0));	//go from G to m/s2
				out[i]=(float)(((te)/16/1000.0));
			}
			break;
		case 0x10:
			for(i=0;i<3;i++)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	3301      	adds	r3, #1
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	ddbb      	ble.n	8002e2e <getAcc+0x116>
				s16 te=0;
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
				te=twosCompToDec(t);
				out[i]=(float)((te/(16*2))*9.81/1000.0);
			}
			break;
 8002eb6:	e054      	b.n	8002f62 <getAcc+0x24a>
		case 0x30:
			for(i=0;i<3;i++)
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	e04d      	b.n	8002f5a <getAcc+0x242>
			{
				s16 te=0;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	81bb      	strh	r3, [r7, #12]
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	4413      	add	r3, r2
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	021b      	lsls	r3, r3, #8
 8002ed0:	b21a      	sxth	r2, r3
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	440b      	add	r3, r1
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	b21b      	sxth	r3, r3
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	b21b      	sxth	r3, r3
 8002ee4:	827b      	strh	r3, [r7, #18]
				te=twosCompToDec(t);
 8002ee6:	8a7b      	ldrh	r3, [r7, #18]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 f84d 	bl	8002f88 <twosCompToDec>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	81bb      	strh	r3, [r7, #12]
				out[i]=(float)(5*(te/(16*3.9))*9.81/1000.0);//
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	18d4      	adds	r4, r2, r3
 8002efa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd fae4 	bl	80004cc <__aeabi_i2d>
 8002f04:	a31c      	add	r3, pc, #112	; (adr r3, 8002f78 <getAcc+0x260>)
 8002f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0a:	f7fd fc6f 	bl	80007ec <__aeabi_ddiv>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	4610      	mov	r0, r2
 8002f14:	4619      	mov	r1, r3
 8002f16:	f04f 0200 	mov.w	r2, #0
 8002f1a:	4b1a      	ldr	r3, [pc, #104]	; (8002f84 <getAcc+0x26c>)
 8002f1c:	f7fd fb3c 	bl	8000598 <__aeabi_dmul>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4610      	mov	r0, r2
 8002f26:	4619      	mov	r1, r3
 8002f28:	a311      	add	r3, pc, #68	; (adr r3, 8002f70 <getAcc+0x258>)
 8002f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2e:	f7fd fb33 	bl	8000598 <__aeabi_dmul>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <getAcc+0x268>)
 8002f40:	f7fd fc54 	bl	80007ec <__aeabi_ddiv>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	4610      	mov	r0, r2
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	f7fd fd36 	bl	80009bc <__aeabi_d2f>
 8002f50:	4603      	mov	r3, r0
 8002f52:	6023      	str	r3, [r4, #0]
				te=twosCompToDec(t);
				out[i]=(float)((te/(16*2))*9.81/1000.0);
			}
			break;
		case 0x30:
			for(i=0;i<3;i++)
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	3301      	adds	r3, #1
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	ddae      	ble.n	8002ebe <getAcc+0x1a6>
				s16 te=0;
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
				te=twosCompToDec(t);
				out[i]=(float)(5*(te/(16*3.9))*9.81/1000.0);//
			}
			break;
 8002f60:	bf00      	nop
		}
	}
}
 8002f62:	bf00      	nop
 8002f64:	371c      	adds	r7, #28
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd90      	pop	{r4, r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	f3af 8000 	nop.w
 8002f70:	51eb851f 	.word	0x51eb851f
 8002f74:	40239eb8 	.word	0x40239eb8
 8002f78:	33333333 	.word	0x33333333
 8002f7c:	404f3333 	.word	0x404f3333
 8002f80:	408f4000 	.word	0x408f4000
 8002f84:	40140000 	.word	0x40140000

08002f88 <twosCompToDec>:
	  out[2]=(float)(te/205);
	  break;
    }
}
s16 twosCompToDec(u16 val)//for 16 bit
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	80fb      	strh	r3, [r7, #6]
	u16 v=val;
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	81bb      	strh	r3, [r7, #12]
	s16 temp=0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	81fb      	strh	r3, [r7, #14]
	if((v & 0b1000000000000000)==0b1000000000000000)
 8002f9a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	da02      	bge.n	8002fa8 <twosCompToDec+0x20>
	{
		temp=-32768;
 8002fa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fa6:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000001)==0b0000000000000001)
 8002fa8:	89bb      	ldrh	r3, [r7, #12]
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <twosCompToDec+0x32>
	{
		temp=temp+1;
 8002fb2:	89fb      	ldrh	r3, [r7, #14]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000010)==0b0000000000000010)
 8002fba:	89bb      	ldrh	r3, [r7, #12]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <twosCompToDec+0x44>
	{
		temp=temp+2;
 8002fc4:	89fb      	ldrh	r3, [r7, #14]
 8002fc6:	3302      	adds	r3, #2
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000100)==0b0000000000000100)
 8002fcc:	89bb      	ldrh	r3, [r7, #12]
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <twosCompToDec+0x56>
	{
		temp=temp+4;
 8002fd6:	89fb      	ldrh	r3, [r7, #14]
 8002fd8:	3304      	adds	r3, #4
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000001000)==0b0000000000001000)
 8002fde:	89bb      	ldrh	r3, [r7, #12]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <twosCompToDec+0x68>
	{
		temp=temp+8;
 8002fe8:	89fb      	ldrh	r3, [r7, #14]
 8002fea:	3308      	adds	r3, #8
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000010000)==0b0000000000010000)
 8002ff0:	89bb      	ldrh	r3, [r7, #12]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <twosCompToDec+0x7a>
	{
		temp=temp+16;
 8002ffa:	89fb      	ldrh	r3, [r7, #14]
 8002ffc:	3310      	adds	r3, #16
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000100000)==0b0000000000100000)
 8003002:	89bb      	ldrh	r3, [r7, #12]
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <twosCompToDec+0x8c>
	{
		temp=temp+32;
 800300c:	89fb      	ldrh	r3, [r7, #14]
 800300e:	3320      	adds	r3, #32
 8003010:	b29b      	uxth	r3, r3
 8003012:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000001000000)==0b0000000001000000)
 8003014:	89bb      	ldrh	r3, [r7, #12]
 8003016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <twosCompToDec+0x9e>
	{
		temp=temp+64;
 800301e:	89fb      	ldrh	r3, [r7, #14]
 8003020:	3340      	adds	r3, #64	; 0x40
 8003022:	b29b      	uxth	r3, r3
 8003024:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000010000000)==0b0000000010000000)
 8003026:	89bb      	ldrh	r3, [r7, #12]
 8003028:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <twosCompToDec+0xb0>
	{
		temp=temp+128;
 8003030:	89fb      	ldrh	r3, [r7, #14]
 8003032:	3380      	adds	r3, #128	; 0x80
 8003034:	b29b      	uxth	r3, r3
 8003036:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000100000000)==0b0000000100000000)
 8003038:	89bb      	ldrh	r3, [r7, #12]
 800303a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303e:	2b00      	cmp	r3, #0
 8003040:	d004      	beq.n	800304c <twosCompToDec+0xc4>
	{
		temp=temp+256;
 8003042:	89fb      	ldrh	r3, [r7, #14]
 8003044:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003048:	b29b      	uxth	r3, r3
 800304a:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000001000000000)==0b0000001000000000)
 800304c:	89bb      	ldrh	r3, [r7, #12]
 800304e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003052:	2b00      	cmp	r3, #0
 8003054:	d004      	beq.n	8003060 <twosCompToDec+0xd8>
	{
		temp=temp+512;
 8003056:	89fb      	ldrh	r3, [r7, #14]
 8003058:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800305c:	b29b      	uxth	r3, r3
 800305e:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000010000000000)==0b0000010000000000)
 8003060:	89bb      	ldrh	r3, [r7, #12]
 8003062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003066:	2b00      	cmp	r3, #0
 8003068:	d004      	beq.n	8003074 <twosCompToDec+0xec>
	{
		temp=temp+1024;
 800306a:	89fb      	ldrh	r3, [r7, #14]
 800306c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003070:	b29b      	uxth	r3, r3
 8003072:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000100000000000)==0b0000100000000000)
 8003074:	89bb      	ldrh	r3, [r7, #12]
 8003076:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800307a:	2b00      	cmp	r3, #0
 800307c:	d004      	beq.n	8003088 <twosCompToDec+0x100>
	{
		temp=temp+2048;
 800307e:	89fb      	ldrh	r3, [r7, #14]
 8003080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003084:	b29b      	uxth	r3, r3
 8003086:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0001000000000000)==0b0001000000000000)
 8003088:	89bb      	ldrh	r3, [r7, #12]
 800308a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d004      	beq.n	800309c <twosCompToDec+0x114>
	{
		temp=temp+4096;
 8003092:	89fb      	ldrh	r3, [r7, #14]
 8003094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003098:	b29b      	uxth	r3, r3
 800309a:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0010000000000000)==0b0010000000000000)
 800309c:	89bb      	ldrh	r3, [r7, #12]
 800309e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d004      	beq.n	80030b0 <twosCompToDec+0x128>
	{
		temp=temp+8192;
 80030a6:	89fb      	ldrh	r3, [r7, #14]
 80030a8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0100000000000000)==0b0100000000000000)
 80030b0:	89bb      	ldrh	r3, [r7, #12]
 80030b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d004      	beq.n	80030c4 <twosCompToDec+0x13c>
	{
		temp=temp+16384;
 80030ba:	89fb      	ldrh	r3, [r7, #14]
 80030bc:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	81fb      	strh	r3, [r7, #14]
	}

	return (s16)temp;
 80030c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop

080030d4 <setUpADC>:
//the DMA has been set up in the DMA.c file.

//Rob's source - http://www.embedds.com/multichannel-adc-using-dma-on-stm32/
#include "ADC.h"

void setUpADC() {
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
	//source: http://www.embedds.com/introducing-to-stm32-adc-programming-part2/
	V25 = 1750;    // when V25=1.41V at ref 3.3V
 80030da:	4b46      	ldr	r3, [pc, #280]	; (80031f4 <setUpADC+0x120>)
 80030dc:	f240 62d6 	movw	r2, #1750	; 0x6d6
 80030e0:	801a      	strh	r2, [r3, #0]
	Avg_Slope = 5; //when avg_slope=4.3mV/C at ref 3.3V
 80030e2:	4b45      	ldr	r3, [pc, #276]	; (80031f8 <setUpADC+0x124>)
 80030e4:	2205      	movs	r2, #5
 80030e6:	801a      	strh	r2, [r3, #0]

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80030e8:	2101      	movs	r1, #1
 80030ea:	f44f 7000 	mov.w	r0, #512	; 0x200
 80030ee:	f000 fe19 	bl	8003d24 <RCC_APB2PeriphClockCmd>
	ADC_InitTypeDef ADC_InitStructure;
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80030f2:	2300      	movs	r3, #0
 80030f4:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;	//was disabled, but now we need multichannels
 80030f6:	2300      	movs	r3, #0
 80030f8:	723b      	strb	r3, [r7, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;	//was disabled
 80030fa:	2301      	movs	r3, #1
 80030fc:	727b      	strb	r3, [r7, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80030fe:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8003102:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003104:	2300      	movs	r3, #0
 8003106:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;	//was 1
 8003108:	2301      	movs	r3, #1
 800310a:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC1, &ADC_InitStructure);
 800310c:	1d3b      	adds	r3, r7, #4
 800310e:	4619      	mov	r1, r3
 8003110:	483a      	ldr	r0, [pc, #232]	; (80031fc <setUpADC+0x128>)
 8003112:	f001 fab9 	bl	8004688 <ADC_Init>
	ADC_TempSensorVrefintCmd(ENABLE);
 8003116:	2001      	movs	r0, #1
 8003118:	f001 fc88 	bl	8004a2c <ADC_TempSensorVrefintCmd>
	//temperature only reading in correctly when it's 1 and current sensor is 2:
	//	ADC_RegularChannelConfig(ADC1, ADC_Channel_5, 2, ADC_SampleTime_41Cycles5); // for current sensor, PA5
	ADC_RegularChannelConfig(ADC1, ADC_Channel_16, 1, ADC_SampleTime_41Cycles5); // ADC_SampleTime_7Cycles5);
 800311c:	2304      	movs	r3, #4
 800311e:	2201      	movs	r2, #1
 8003120:	2110      	movs	r1, #16
 8003122:	4836      	ldr	r0, [pc, #216]	; (80031fc <setUpADC+0x128>)
 8003124:	f001 fbac 	bl	8004880 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8003128:	2201      	movs	r2, #1
 800312a:	f44f 7108 	mov.w	r1, #544	; 0x220
 800312e:	4833      	ldr	r0, [pc, #204]	; (80031fc <setUpADC+0x128>)
 8003130:	f001 fb18 	bl	8004764 <ADC_ITConfig>



	/* ADC2 configuration ------------------------------------------------------*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE);
 8003134:	2101      	movs	r1, #1
 8003136:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800313a:	f000 fdf3 	bl	8003d24 <RCC_APB2PeriphClockCmd>
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 800313e:	2300      	movs	r3, #0
 8003140:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003142:	2300      	movs	r3, #0
 8003144:	723b      	strb	r3, [r7, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8003146:	2301      	movs	r3, #1
 8003148:	727b      	strb	r3, [r7, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 800314a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800314e:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003150:	2300      	movs	r3, #0
 8003152:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003154:	2301      	movs	r3, #1
 8003156:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC2, &ADC_InitStructure);
 8003158:	1d3b      	adds	r3, r7, #4
 800315a:	4619      	mov	r1, r3
 800315c:	4828      	ldr	r0, [pc, #160]	; (8003200 <setUpADC+0x12c>)
 800315e:	f001 fa93 	bl	8004688 <ADC_Init>
	/* ADC2 regular channels configuration */
	ADC_RegularChannelConfig(ADC2, ADC_Channel_5, 1, ADC_SampleTime_41Cycles5);
 8003162:	2304      	movs	r3, #4
 8003164:	2201      	movs	r2, #1
 8003166:	2105      	movs	r1, #5
 8003168:	4825      	ldr	r0, [pc, #148]	; (8003200 <setUpADC+0x12c>)
 800316a:	f001 fb89 	bl	8004880 <ADC_RegularChannelConfig>
	/* Enable ADC2 EOC interrupt */
	ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
 800316e:	2201      	movs	r2, #1
 8003170:	f44f 7108 	mov.w	r1, #544	; 0x220
 8003174:	4822      	ldr	r0, [pc, #136]	; (8003200 <setUpADC+0x12c>)
 8003176:	f001 faf5 	bl	8004764 <ADC_ITConfig>


	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 800317a:	2101      	movs	r1, #1
 800317c:	481f      	ldr	r0, [pc, #124]	; (80031fc <setUpADC+0x128>)
 800317e:	f001 fad5 	bl	800472c <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003182:	481e      	ldr	r0, [pc, #120]	; (80031fc <setUpADC+0x128>)
 8003184:	f001 fb10 	bl	80047a8 <ADC_ResetCalibration>
	/* Check the end of ADC1 reset calibration register */
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003188:	bf00      	nop
 800318a:	481c      	ldr	r0, [pc, #112]	; (80031fc <setUpADC+0x128>)
 800318c:	f001 fb1c 	bl	80047c8 <ADC_GetResetCalibrationStatus>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f9      	bne.n	800318a <setUpADC+0xb6>

	/* Start ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003196:	4819      	ldr	r0, [pc, #100]	; (80031fc <setUpADC+0x128>)
 8003198:	f001 fb2e 	bl	80047f8 <ADC_StartCalibration>
	/* Check the end of ADC1 calibration */
	while(ADC_GetCalibrationStatus(ADC1));
 800319c:	bf00      	nop
 800319e:	4817      	ldr	r0, [pc, #92]	; (80031fc <setUpADC+0x128>)
 80031a0:	f001 fb3a 	bl	8004818 <ADC_GetCalibrationStatus>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f9      	bne.n	800319e <setUpADC+0xca>

	/* Enable ADC2 */
	ADC_Cmd(ADC2, ENABLE);
 80031aa:	2101      	movs	r1, #1
 80031ac:	4814      	ldr	r0, [pc, #80]	; (8003200 <setUpADC+0x12c>)
 80031ae:	f001 fabd 	bl	800472c <ADC_Cmd>

	/* Enable ADC2 reset calibration register */
	ADC_ResetCalibration(ADC2);
 80031b2:	4813      	ldr	r0, [pc, #76]	; (8003200 <setUpADC+0x12c>)
 80031b4:	f001 faf8 	bl	80047a8 <ADC_ResetCalibration>
	/* Check the end of ADC2 reset calibration register */
	while(ADC_GetResetCalibrationStatus(ADC2));
 80031b8:	bf00      	nop
 80031ba:	4811      	ldr	r0, [pc, #68]	; (8003200 <setUpADC+0x12c>)
 80031bc:	f001 fb04 	bl	80047c8 <ADC_GetResetCalibrationStatus>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f9      	bne.n	80031ba <setUpADC+0xe6>

	/* Start ADC2 calibration */
	ADC_StartCalibration(ADC2);
 80031c6:	480e      	ldr	r0, [pc, #56]	; (8003200 <setUpADC+0x12c>)
 80031c8:	f001 fb16 	bl	80047f8 <ADC_StartCalibration>
	/* Check the end of ADC2 calibration */
	while(ADC_GetCalibrationStatus(ADC2));
 80031cc:	bf00      	nop
 80031ce:	480c      	ldr	r0, [pc, #48]	; (8003200 <setUpADC+0x12c>)
 80031d0:	f001 fb22 	bl	8004818 <ADC_GetCalibrationStatus>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f9      	bne.n	80031ce <setUpADC+0xfa>

	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80031da:	2101      	movs	r1, #1
 80031dc:	4807      	ldr	r0, [pc, #28]	; (80031fc <setUpADC+0x128>)
 80031de:	f001 fb33 	bl	8004848 <ADC_SoftwareStartConvCmd>
	/* Start ADC2 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 80031e2:	2101      	movs	r1, #1
 80031e4:	4806      	ldr	r0, [pc, #24]	; (8003200 <setUpADC+0x12c>)
 80031e6:	f001 fb2f 	bl	8004848 <ADC_SoftwareStartConvCmd>
	//	while (ADC_GetCalibrationStatus(ADC1))
	//		;
	//set up the DMA
	//	setUpDMA((&ADC_ConvertedValue[0]));
	//	DMA_ITConfig(DMA1_Channel1, DMA_IT_TC, ENABLE);
}
 80031ea:	bf00      	nop
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	200005a0 	.word	0x200005a0
 80031f8:	20000592 	.word	0x20000592
 80031fc:	40012400 	.word	0x40012400
 8003200:	40012800 	.word	0x40012800
 8003204:	00000000 	.word	0x00000000

08003208 <readADCdma>:
//	TemperatureC = (uint8_t) ((V25 - AD_value) / Avg_Slope + 25);
//	return TemperatureC;
//}


void readADCdma(u16* out, float *motor_current_float) {
 8003208:	b5b0      	push	{r4, r5, r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
	//	while (!(DMA_GetFlagStatus(DMA1_FLAG_TC1)))
	//		;
	//	ADC_Cmd(ADC1, DISABLE);
	//	ADC_SoftwareStartConvCmd(ADC1, DISABLE);
	//	DMA_ClearFlag(DMA1_FLAG_TC1);
	float tempMotorCurrent = 0;
 8003212:	f04f 0300 	mov.w	r3, #0
 8003216:	60bb      	str	r3, [r7, #8]
	tempMotorCurrent = -(ADC_GetConversionValue(ADC2)*(10.0/4096.0)*(3.30/5.0)-5.0)*1000.0;
 8003218:	4841      	ldr	r0, [pc, #260]	; (8003320 <readADCdma+0x118>)
 800321a:	f001 fbfb 	bl	8004a14 <ADC_GetConversionValue>
 800321e:	4603      	mov	r3, r0
 8003220:	4618      	mov	r0, r3
 8003222:	f7fd f953 	bl	80004cc <__aeabi_i2d>
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	4b3e      	ldr	r3, [pc, #248]	; (8003324 <readADCdma+0x11c>)
 800322c:	f7fd f9b4 	bl	8000598 <__aeabi_dmul>
 8003230:	4602      	mov	r2, r0
 8003232:	460b      	mov	r3, r1
 8003234:	4610      	mov	r0, r2
 8003236:	4619      	mov	r1, r3
 8003238:	a337      	add	r3, pc, #220	; (adr r3, 8003318 <readADCdma+0x110>)
 800323a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800323e:	f7fd f9ab 	bl	8000598 <__aeabi_dmul>
 8003242:	4602      	mov	r2, r0
 8003244:	460b      	mov	r3, r1
 8003246:	4610      	mov	r0, r2
 8003248:	4619      	mov	r1, r3
 800324a:	f04f 0200 	mov.w	r2, #0
 800324e:	4b36      	ldr	r3, [pc, #216]	; (8003328 <readADCdma+0x120>)
 8003250:	f7fc ffee 	bl	8000230 <__aeabi_dsub>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4614      	mov	r4, r2
 800325a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800325e:	f04f 0200 	mov.w	r2, #0
 8003262:	4b32      	ldr	r3, [pc, #200]	; (800332c <readADCdma+0x124>)
 8003264:	4620      	mov	r0, r4
 8003266:	4629      	mov	r1, r5
 8003268:	f7fd f996 	bl	8000598 <__aeabi_dmul>
 800326c:	4603      	mov	r3, r0
 800326e:	460c      	mov	r4, r1
 8003270:	4618      	mov	r0, r3
 8003272:	4621      	mov	r1, r4
 8003274:	f7fd fba2 	bl	80009bc <__aeabi_d2f>
 8003278:	4603      	mov	r3, r0
 800327a:	60bb      	str	r3, [r7, #8]
	ADC_ConvertedValue[0] = ADC_GetConversionValue(ADC1);
 800327c:	482c      	ldr	r0, [pc, #176]	; (8003330 <readADCdma+0x128>)
 800327e:	f001 fbc9 	bl	8004a14 <ADC_GetConversionValue>
 8003282:	4603      	mov	r3, r0
 8003284:	461a      	mov	r2, r3
 8003286:	4b2b      	ldr	r3, [pc, #172]	; (8003334 <readADCdma+0x12c>)
 8003288:	801a      	strh	r2, [r3, #0]
	ADC_ConvertedValue[1] = (uint16_t)(tempMotorCurrent);
 800328a:	68b8      	ldr	r0, [r7, #8]
 800328c:	f7fd fd6a 	bl	8000d64 <__aeabi_f2uiz>
 8003290:	4603      	mov	r3, r0
 8003292:	b29a      	uxth	r2, r3
 8003294:	4b27      	ldr	r3, [pc, #156]	; (8003334 <readADCdma+0x12c>)
 8003296:	805a      	strh	r2, [r3, #2]

	for (int i = 0; i < BufferSize; i++) {
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	e00b      	b.n	80032b6 <readADCdma+0xae>
		*out = ADC_ConvertedValue[i];
 800329e:	4a25      	ldr	r2, [pc, #148]	; (8003334 <readADCdma+0x12c>)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	801a      	strh	r2, [r3, #0]
		out++;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	3302      	adds	r3, #2
 80032ae:	607b      	str	r3, [r7, #4]
	float tempMotorCurrent = 0;
	tempMotorCurrent = -(ADC_GetConversionValue(ADC2)*(10.0/4096.0)*(3.30/5.0)-5.0)*1000.0;
	ADC_ConvertedValue[0] = ADC_GetConversionValue(ADC1);
	ADC_ConvertedValue[1] = (uint16_t)(tempMotorCurrent);

	for (int i = 0; i < BufferSize; i++) {
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	3301      	adds	r3, #1
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	ddf0      	ble.n	800329e <readADCdma+0x96>
		*out = ADC_ConvertedValue[i];
		out++;
	}
	*motor_current_float = -(ADC_GetConversionValue(ADC2)*(10.0/4096.0)*(3.30/5.0)-5.0);
 80032bc:	4818      	ldr	r0, [pc, #96]	; (8003320 <readADCdma+0x118>)
 80032be:	f001 fba9 	bl	8004a14 <ADC_GetConversionValue>
 80032c2:	4603      	mov	r3, r0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7fd f901 	bl	80004cc <__aeabi_i2d>
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	4b15      	ldr	r3, [pc, #84]	; (8003324 <readADCdma+0x11c>)
 80032d0:	f7fd f962 	bl	8000598 <__aeabi_dmul>
 80032d4:	4603      	mov	r3, r0
 80032d6:	460c      	mov	r4, r1
 80032d8:	4618      	mov	r0, r3
 80032da:	4621      	mov	r1, r4
 80032dc:	a30e      	add	r3, pc, #56	; (adr r3, 8003318 <readADCdma+0x110>)
 80032de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e2:	f7fd f959 	bl	8000598 <__aeabi_dmul>
 80032e6:	4603      	mov	r3, r0
 80032e8:	460c      	mov	r4, r1
 80032ea:	4618      	mov	r0, r3
 80032ec:	4621      	mov	r1, r4
 80032ee:	f04f 0200 	mov.w	r2, #0
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <readADCdma+0x120>)
 80032f4:	f7fc ff9c 	bl	8000230 <__aeabi_dsub>
 80032f8:	4603      	mov	r3, r0
 80032fa:	460c      	mov	r4, r1
 80032fc:	4618      	mov	r0, r3
 80032fe:	4621      	mov	r1, r4
 8003300:	f7fd fb5c 	bl	80009bc <__aeabi_d2f>
 8003304:	4603      	mov	r3, r0
 8003306:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	601a      	str	r2, [r3, #0]
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bdb0      	pop	{r4, r5, r7, pc}
 8003316:	bf00      	nop
 8003318:	51eb851e 	.word	0x51eb851e
 800331c:	3fe51eb8 	.word	0x3fe51eb8
 8003320:	40012800 	.word	0x40012800
 8003324:	3f640000 	.word	0x3f640000
 8003328:	40140000 	.word	0x40140000
 800332c:	408f4000 	.word	0x408f4000
 8003330:	40012400 	.word	0x40012400
 8003334:	200005f4 	.word	0x200005f4

08003338 <DMA1_Channel1_IRQHandler>:
void readADC_motorCurrent(float *output_float) {
	*output_float = -(ADC_GetConversionValue(ADC2)*(10.0/4096.0)*(3.30/5.0)-5.0);
}

void DMA1_Channel1_IRQHandler(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA1_IT_TC1))
 800333c:	2002      	movs	r0, #2
 800333e:	f001 f961 	bl	8004604 <DMA_GetITStatus>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <DMA1_Channel1_IRQHandler+0x16>
	{
		DMA_ClearITPendingBit(DMA1_IT_GL1);
 8003348:	2001      	movs	r0, #1
 800334a:	f001 f983 	bl	8004654 <DMA_ClearITPendingBit>

		// Do something
	}
}
 800334e:	bf00      	nop
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop

08003354 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08c      	sub	sp, #48	; 0x30
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800335e:	2300      	movs	r3, #0
 8003360:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003362:	2300      	movs	r3, #0
 8003364:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8003366:	2300      	movs	r3, #0
 8003368:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800336a:	2300      	movs	r3, #0
 800336c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	8a1b      	ldrh	r3, [r3, #16]
 800337a:	b29b      	uxth	r3, r3
 800337c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800337e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003380:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8003384:	4013      	ands	r3, r2
 8003386:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	88db      	ldrh	r3, [r3, #6]
 800338c:	461a      	mov	r2, r3
 800338e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003390:	4313      	orrs	r3, r2
 8003392:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003396:	b29a      	uxth	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	899b      	ldrh	r3, [r3, #12]
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80033a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033a6:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80033aa:	4013      	ands	r3, r2
 80033ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	889a      	ldrh	r2, [r3, #4]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	891b      	ldrh	r3, [r3, #8]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80033be:	4313      	orrs	r3, r2
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c6:	4313      	orrs	r3, r2
 80033c8:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80033ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	8a9b      	ldrh	r3, [r3, #20]
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80033da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033dc:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80033e0:	4013      	ands	r3, r2
 80033e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	899b      	ldrh	r3, [r3, #12]
 80033e8:	461a      	mov	r2, r3
 80033ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ec:	4313      	orrs	r3, r2
 80033ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80033f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80033f8:	f107 0308 	add.w	r3, r7, #8
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fbc3 	bl	8003b88 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	4a2e      	ldr	r2, [pc, #184]	; (80034c0 <USART_Init+0x16c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d102      	bne.n	8003410 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	62bb      	str	r3, [r7, #40]	; 0x28
 800340e:	e001      	b.n	8003414 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	899b      	ldrh	r3, [r3, #12]
 8003418:	b29b      	uxth	r3, r3
 800341a:	b21b      	sxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	da0c      	bge.n	800343a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8003420:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003422:	4613      	mov	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4413      	add	r3, r2
 8003428:	009a      	lsls	r2, r3, #2
 800342a:	441a      	add	r2, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	fbb2 f3f3 	udiv	r3, r2, r3
 8003436:	627b      	str	r3, [r7, #36]	; 0x24
 8003438:	e00b      	b.n	8003452 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800343a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800343c:	4613      	mov	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4413      	add	r3, r2
 8003442:	009a      	lsls	r2, r3, #2
 8003444:	441a      	add	r2, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003450:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8003452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003454:	4a1b      	ldr	r2, [pc, #108]	; (80034c4 <USART_Init+0x170>)
 8003456:	fba2 2303 	umull	r2, r3, r2, r3
 800345a:	095b      	lsrs	r3, r3, #5
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8003460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003462:	091b      	lsrs	r3, r3, #4
 8003464:	2264      	movs	r2, #100	; 0x64
 8003466:	fb02 f303 	mul.w	r3, r2, r3
 800346a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	899b      	ldrh	r3, [r3, #12]
 8003474:	b29b      	uxth	r3, r3
 8003476:	b21b      	sxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	da0c      	bge.n	8003496 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	3332      	adds	r3, #50	; 0x32
 8003482:	4a10      	ldr	r2, [pc, #64]	; (80034c4 <USART_Init+0x170>)
 8003484:	fba2 2303 	umull	r2, r3, r2, r3
 8003488:	095b      	lsrs	r3, r3, #5
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003490:	4313      	orrs	r3, r2
 8003492:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003494:	e00b      	b.n	80034ae <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8003496:	6a3b      	ldr	r3, [r7, #32]
 8003498:	011b      	lsls	r3, r3, #4
 800349a:	3332      	adds	r3, #50	; 0x32
 800349c:	4a09      	ldr	r2, [pc, #36]	; (80034c4 <USART_Init+0x170>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	095b      	lsrs	r3, r3, #5
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034aa:	4313      	orrs	r3, r2
 80034ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80034ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	811a      	strh	r2, [r3, #8]
}
 80034b6:	bf00      	nop
 80034b8:	3730      	adds	r7, #48	; 0x30
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40013800 	.word	0x40013800
 80034c4:	51eb851f 	.word	0x51eb851f

080034c8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80034d4:	78fb      	ldrb	r3, [r7, #3]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d008      	beq.n	80034ec <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	899b      	ldrh	r3, [r3, #12]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80034ea:	e007      	b.n	80034fc <USART_Cmd+0x34>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	899b      	ldrh	r3, [r3, #12]
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	819a      	strh	r2, [r3, #12]
  }
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	460b      	mov	r3, r1
 8003512:	807b      	strh	r3, [r7, #2]
 8003514:	4613      	mov	r3, r2
 8003516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8003518:	787b      	ldrb	r3, [r7, #1]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d008      	beq.n	8003530 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	8a9b      	ldrh	r3, [r3, #20]
 8003522:	b29a      	uxth	r2, r3
 8003524:	887b      	ldrh	r3, [r7, #2]
 8003526:	4313      	orrs	r3, r2
 8003528:	b29a      	uxth	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 800352e:	e009      	b.n	8003544 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8a9b      	ldrh	r3, [r3, #20]
 8003534:	b29a      	uxth	r2, r3
 8003536:	887b      	ldrh	r3, [r7, #2]
 8003538:	43db      	mvns	r3, r3
 800353a:	b29b      	uxth	r3, r3
 800353c:	4013      	ands	r3, r2
 800353e:	b29a      	uxth	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	829a      	strh	r2, [r3, #20]
  }
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop

08003550 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800355a:	2300      	movs	r3, #0
 800355c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a2e      	ldr	r2, [pc, #184]	; (8003620 <TIM_TimeBaseInit+0xd0>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d013      	beq.n	8003594 <TIM_TimeBaseInit+0x44>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a2d      	ldr	r2, [pc, #180]	; (8003624 <TIM_TimeBaseInit+0xd4>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00f      	beq.n	8003594 <TIM_TimeBaseInit+0x44>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800357a:	d00b      	beq.n	8003594 <TIM_TimeBaseInit+0x44>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a2a      	ldr	r2, [pc, #168]	; (8003628 <TIM_TimeBaseInit+0xd8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d007      	beq.n	8003594 <TIM_TimeBaseInit+0x44>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a29      	ldr	r2, [pc, #164]	; (800362c <TIM_TimeBaseInit+0xdc>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d003      	beq.n	8003594 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a28      	ldr	r2, [pc, #160]	; (8003630 <TIM_TimeBaseInit+0xe0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d108      	bne.n	80035a6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8003594:	89fb      	ldrh	r3, [r7, #14]
 8003596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800359a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	885a      	ldrh	r2, [r3, #2]
 80035a0:	89fb      	ldrh	r3, [r7, #14]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a22      	ldr	r2, [pc, #136]	; (8003634 <TIM_TimeBaseInit+0xe4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00c      	beq.n	80035c8 <TIM_TimeBaseInit+0x78>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a21      	ldr	r2, [pc, #132]	; (8003638 <TIM_TimeBaseInit+0xe8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d008      	beq.n	80035c8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80035b6:	89fb      	ldrh	r3, [r7, #14]
 80035b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035bc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	88da      	ldrh	r2, [r3, #6]
 80035c2:	89fb      	ldrh	r3, [r7, #14]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	89fa      	ldrh	r2, [r7, #14]
 80035cc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	889a      	ldrh	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	881a      	ldrh	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a0f      	ldr	r2, [pc, #60]	; (8003620 <TIM_TimeBaseInit+0xd0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00f      	beq.n	8003606 <TIM_TimeBaseInit+0xb6>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a0e      	ldr	r2, [pc, #56]	; (8003624 <TIM_TimeBaseInit+0xd4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d00b      	beq.n	8003606 <TIM_TimeBaseInit+0xb6>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a12      	ldr	r2, [pc, #72]	; (800363c <TIM_TimeBaseInit+0xec>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d007      	beq.n	8003606 <TIM_TimeBaseInit+0xb6>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a11      	ldr	r2, [pc, #68]	; (8003640 <TIM_TimeBaseInit+0xf0>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d003      	beq.n	8003606 <TIM_TimeBaseInit+0xb6>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a10      	ldr	r2, [pc, #64]	; (8003644 <TIM_TimeBaseInit+0xf4>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d104      	bne.n	8003610 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	7a1b      	ldrb	r3, [r3, #8]
 800360a:	b29a      	uxth	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	829a      	strh	r2, [r3, #20]
}
 8003616:	bf00      	nop
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	bc80      	pop	{r7}
 800361e:	4770      	bx	lr
 8003620:	40012c00 	.word	0x40012c00
 8003624:	40013400 	.word	0x40013400
 8003628:	40000400 	.word	0x40000400
 800362c:	40000800 	.word	0x40000800
 8003630:	40000c00 	.word	0x40000c00
 8003634:	40001000 	.word	0x40001000
 8003638:	40001400 	.word	0x40001400
 800363c:	40014000 	.word	0x40014000
 8003640:	40014400 	.word	0x40014400
 8003644:	40014800 	.word	0x40014800

08003648 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8003652:	2300      	movs	r3, #0
 8003654:	817b      	strh	r3, [r7, #10]
 8003656:	2300      	movs	r3, #0
 8003658:	81fb      	strh	r3, [r7, #14]
 800365a:	2300      	movs	r3, #0
 800365c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	8c1b      	ldrh	r3, [r3, #32]
 8003662:	b29b      	uxth	r3, r3
 8003664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003668:	b29a      	uxth	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	8c1b      	ldrh	r3, [r3, #32]
 8003672:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	889b      	ldrh	r3, [r3, #4]
 8003678:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	8b9b      	ldrh	r3, [r3, #28]
 800367e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8003680:	897b      	ldrh	r3, [r7, #10]
 8003682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003686:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8003688:	897b      	ldrh	r3, [r7, #10]
 800368a:	f023 0303 	bic.w	r3, r3, #3
 800368e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	881a      	ldrh	r2, [r3, #0]
 8003694:	897b      	ldrh	r3, [r7, #10]
 8003696:	4313      	orrs	r3, r2
 8003698:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 800369a:	89fb      	ldrh	r3, [r7, #14]
 800369c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036a0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	891b      	ldrh	r3, [r3, #8]
 80036a6:	021b      	lsls	r3, r3, #8
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	89fb      	ldrh	r3, [r7, #14]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	885b      	ldrh	r3, [r3, #2]
 80036b4:	021b      	lsls	r3, r3, #8
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a22      	ldr	r2, [pc, #136]	; (800374c <TIM_OC3Init+0x104>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d003      	beq.n	80036ce <TIM_OC3Init+0x86>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a21      	ldr	r2, [pc, #132]	; (8003750 <TIM_OC3Init+0x108>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d12b      	bne.n	8003726 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 80036ce:	89fb      	ldrh	r3, [r7, #14]
 80036d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036d4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	895b      	ldrh	r3, [r3, #10]
 80036da:	021b      	lsls	r3, r3, #8
 80036dc:	b29a      	uxth	r2, r3
 80036de:	89fb      	ldrh	r3, [r7, #14]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 80036e4:	89fb      	ldrh	r3, [r7, #14]
 80036e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036ea:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	889b      	ldrh	r3, [r3, #4]
 80036f0:	021b      	lsls	r3, r3, #8
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	89fb      	ldrh	r3, [r7, #14]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 80036fa:	89bb      	ldrh	r3, [r7, #12]
 80036fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003700:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8003702:	89bb      	ldrh	r3, [r7, #12]
 8003704:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003708:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	899b      	ldrh	r3, [r3, #12]
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	b29a      	uxth	r2, r3
 8003712:	89bb      	ldrh	r3, [r7, #12]
 8003714:	4313      	orrs	r3, r2
 8003716:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	89db      	ldrh	r3, [r3, #14]
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	b29a      	uxth	r2, r3
 8003720:	89bb      	ldrh	r3, [r7, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	89ba      	ldrh	r2, [r7, #12]
 800372a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	897a      	ldrh	r2, [r7, #10]
 8003730:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	88da      	ldrh	r2, [r3, #6]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	89fa      	ldrh	r2, [r7, #14]
 800373e:	841a      	strh	r2, [r3, #32]
}
 8003740:	bf00      	nop
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40012c00 	.word	0x40012c00
 8003750:	40013400 	.word	0x40013400

08003754 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003760:	78fb      	ldrb	r3, [r7, #3]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d008      	beq.n	8003778 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	881b      	ldrh	r3, [r3, #0]
 800376a:	b29b      	uxth	r3, r3
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8003776:	e007      	b.n	8003788 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	801a      	strh	r2, [r3, #0]
  }
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	bc80      	pop	{r7}
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop

08003794 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	460b      	mov	r3, r1
 800379e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80037a0:	78fb      	ldrb	r3, [r7, #3]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00c      	beq.n	80037c0 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 80037be:	e009      	b.n	80037d4 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop

080037e0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	460b      	mov	r3, r1
 80037ea:	807b      	strh	r3, [r7, #2]
 80037ec:	4613      	mov	r3, r2
 80037ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80037f0:	787b      	ldrb	r3, [r7, #1]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d008      	beq.n	8003808 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	899b      	ldrh	r3, [r3, #12]
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	887b      	ldrh	r3, [r7, #2]
 80037fe:	4313      	orrs	r3, r2
 8003800:	b29a      	uxth	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8003806:	e009      	b.n	800381c <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	899b      	ldrh	r3, [r3, #12]
 800380c:	b29a      	uxth	r2, r3
 800380e:	887b      	ldrh	r3, [r7, #2]
 8003810:	43db      	mvns	r3, r3
 8003812:	b29b      	uxth	r3, r3
 8003814:	4013      	ands	r3, r2
 8003816:	b29a      	uxth	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	819a      	strh	r2, [r3, #12]
  }
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop

08003828 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8003828:	b480      	push	{r7}
 800382a:	b087      	sub	sp, #28
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	4608      	mov	r0, r1
 8003832:	4611      	mov	r1, r2
 8003834:	461a      	mov	r2, r3
 8003836:	4603      	mov	r3, r0
 8003838:	817b      	strh	r3, [r7, #10]
 800383a:	460b      	mov	r3, r1
 800383c:	813b      	strh	r3, [r7, #8]
 800383e:	4613      	mov	r3, r2
 8003840:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8003846:	2300      	movs	r3, #0
 8003848:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	891b      	ldrh	r3, [r3, #8]
 8003852:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8b1b      	ldrh	r3, [r3, #24]
 8003858:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8c1b      	ldrh	r3, [r3, #32]
 800385e:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8003860:	8afb      	ldrh	r3, [r7, #22]
 8003862:	f023 0307 	bic.w	r3, r3, #7
 8003866:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8003868:	8afa      	ldrh	r2, [r7, #22]
 800386a:	897b      	ldrh	r3, [r7, #10]
 800386c:	4313      	orrs	r3, r2
 800386e:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8003870:	8abb      	ldrh	r3, [r7, #20]
 8003872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003876:	f023 0303 	bic.w	r3, r3, #3
 800387a:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800387c:	8abb      	ldrh	r3, [r7, #20]
 800387e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003882:	f043 0301 	orr.w	r3, r3, #1
 8003886:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 8003888:	8a7b      	ldrh	r3, [r7, #18]
 800388a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800388e:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8003890:	88fb      	ldrh	r3, [r7, #6]
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	b29a      	uxth	r2, r3
 8003896:	893b      	ldrh	r3, [r7, #8]
 8003898:	4313      	orrs	r3, r2
 800389a:	b29a      	uxth	r2, r3
 800389c:	8a7b      	ldrh	r3, [r7, #18]
 800389e:	4313      	orrs	r3, r2
 80038a0:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8afa      	ldrh	r2, [r7, #22]
 80038a6:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8aba      	ldrh	r2, [r7, #20]
 80038ac:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8a7a      	ldrh	r2, [r7, #18]
 80038b2:	841a      	strh	r2, [r3, #32]
}
 80038b4:	bf00      	nop
 80038b6:	371c      	adds	r7, #28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop

080038c0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80038cc:	78fb      	ldrb	r3, [r7, #3]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d008      	beq.n	80038e4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	881b      	ldrh	r3, [r3, #0]
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038dc:	b29a      	uxth	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 80038e2:	e007      	b.n	80038f4 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	801a      	strh	r2, [r3, #0]
  }
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop

08003900 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	460b      	mov	r3, r1
 800390a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800390c:	2300      	movs	r3, #0
 800390e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	8b9b      	ldrh	r3, [r3, #28]
 8003914:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8003916:	89fb      	ldrh	r3, [r7, #14]
 8003918:	f023 0308 	bic.w	r3, r3, #8
 800391c:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800391e:	89fa      	ldrh	r2, [r7, #14]
 8003920:	887b      	ldrh	r3, [r7, #2]
 8003922:	4313      	orrs	r3, r2
 8003924:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	89fa      	ldrh	r2, [r7, #14]
 800392a:	839a      	strh	r2, [r3, #28]
}
 800392c:	bf00      	nop
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	887a      	ldrh	r2, [r7, #2]
 8003948:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr

08003954 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003960:	b29b      	uxth	r3, r3
}
 8003962:	4618      	mov	r0, r3
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003978:	2300      	movs	r3, #0
 800397a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800397c:	2300      	movs	r3, #0
 800397e:	81bb      	strh	r3, [r7, #12]
 8003980:	2300      	movs	r3, #0
 8003982:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	8a1b      	ldrh	r3, [r3, #16]
 8003988:	b29a      	uxth	r2, r3
 800398a:	887b      	ldrh	r3, [r7, #2]
 800398c:	4013      	ands	r3, r2
 800398e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	899b      	ldrh	r3, [r3, #12]
 8003994:	b29a      	uxth	r2, r3
 8003996:	887b      	ldrh	r3, [r7, #2]
 8003998:	4013      	ands	r3, r2
 800399a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800399c:	89bb      	ldrh	r3, [r7, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <TIM_GetITStatus+0x42>
 80039a2:	897b      	ldrh	r3, [r7, #10]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80039a8:	2301      	movs	r3, #1
 80039aa:	73fb      	strb	r3, [r7, #15]
 80039ac:	e001      	b.n	80039b2 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80039ae:	2300      	movs	r3, #0
 80039b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc80      	pop	{r7}
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop

080039c0 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	460b      	mov	r3, r1
 80039ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80039cc:	887b      	ldrh	r3, [r7, #2]
 80039ce:	43db      	mvns	r3, r3
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	821a      	strh	r2, [r3, #16]
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	bc80      	pop	{r7}
 80039de:	4770      	bx	lr

080039e0 <SPI_I2S_DeInit>:
  *         reset values (Affects also the I2Ss).
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a17      	ldr	r2, [pc, #92]	; (8003a48 <SPI_I2S_DeInit+0x68>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d10a      	bne.n	8003a06 <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80039f0:	2101      	movs	r1, #1
 80039f2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039f6:	f000 f9d1 	bl	8003d9c <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80039fa:	2100      	movs	r1, #0
 80039fc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003a00:	f000 f9cc 	bl	8003d9c <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8003a04:	e01c      	b.n	8003a40 <SPI_I2S_DeInit+0x60>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a10      	ldr	r2, [pc, #64]	; (8003a4c <SPI_I2S_DeInit+0x6c>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d10a      	bne.n	8003a24 <SPI_I2S_DeInit+0x44>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003a0e:	2101      	movs	r1, #1
 8003a10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a14:	f000 f9e0 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8003a18:	2100      	movs	r1, #0
 8003a1a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a1e:	f000 f9db 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8003a22:	e00d      	b.n	8003a40 <SPI_I2S_DeInit+0x60>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else
  {
    if (SPIx == SPI3)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a0a      	ldr	r2, [pc, #40]	; (8003a50 <SPI_I2S_DeInit+0x70>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d109      	bne.n	8003a40 <SPI_I2S_DeInit+0x60>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a32:	f000 f9d1 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003a36:	2100      	movs	r1, #0
 8003a38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a3c:	f000 f9cc 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8003a40:	bf00      	nop
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	40013000 	.word	0x40013000
 8003a4c:	40003800 	.word	0x40003800
 8003a50:	40003c00 	.word	0x40003c00

08003a54 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	881b      	ldrh	r3, [r3, #0]
 8003a66:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8003a68:	89fb      	ldrh	r3, [r7, #14]
 8003a6a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8003a6e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	881a      	ldrh	r2, [r3, #0]
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	885b      	ldrh	r3, [r3, #2]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a80:	4313      	orrs	r3, r2
 8003a82:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a90:	4313      	orrs	r3, r2
 8003a92:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	89fb      	ldrh	r3, [r7, #14]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	89fa      	ldrh	r2, [r7, #14]
 8003ab6:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	8b9b      	ldrh	r3, [r3, #28]
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	8a1a      	ldrh	r2, [r3, #16]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	821a      	strh	r2, [r3, #16]
}
 8003ad0:	bf00      	nop
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bc80      	pop	{r7}
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop

08003adc <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003ae8:	78fb      	ldrb	r3, [r7, #3]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8003afe:	e007      	b.n	8003b10 <SPI_Cmd+0x34>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	881b      	ldrh	r3, [r3, #0]
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	801a      	strh	r2, [r3, #0]
  }
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc80      	pop	{r7}
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop

08003b1c <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	887a      	ldrh	r2, [r7, #2]
 8003b2c:	819a      	strh	r2, [r3, #12]
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	899b      	ldrh	r3, [r3, #12]
 8003b44:	b29b      	uxth	r3, r3
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc80      	pop	{r7}
 8003b4e:	4770      	bx	lr

08003b50 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	460b      	mov	r3, r1
 8003b5a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	891b      	ldrh	r3, [r3, #8]
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	887b      	ldrh	r3, [r7, #2]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8003b70:	2301      	movs	r3, #1
 8003b72:	73fb      	strb	r3, [r7, #15]
 8003b74:	e001      	b.n	8003b7a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8003b76:	2300      	movs	r3, #0
 8003b78:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bc80      	pop	{r7}
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop

08003b88 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]
 8003b94:	2300      	movs	r3, #0
 8003b96:	613b      	str	r3, [r7, #16]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8003ba0:	4b4c      	ldr	r3, [pc, #304]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f003 030c 	and.w	r3, r3, #12
 8003ba8:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d007      	beq.n	8003bc0 <RCC_GetClocksFreq+0x38>
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d009      	beq.n	8003bc8 <RCC_GetClocksFreq+0x40>
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d133      	bne.n	8003c20 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a47      	ldr	r2, [pc, #284]	; (8003cd8 <RCC_GetClocksFreq+0x150>)
 8003bbc:	601a      	str	r2, [r3, #0]
      break;
 8003bbe:	e033      	b.n	8003c28 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a45      	ldr	r2, [pc, #276]	; (8003cd8 <RCC_GetClocksFreq+0x150>)
 8003bc4:	601a      	str	r2, [r3, #0]
      break;
 8003bc6:	e02f      	b.n	8003c28 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8003bc8:	4b42      	ldr	r3, [pc, #264]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003bd0:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8003bd2:	4b40      	ldr	r3, [pc, #256]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bda:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	0c9b      	lsrs	r3, r3, #18
 8003be0:	3302      	adds	r3, #2
 8003be2:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d106      	bne.n	8003bf8 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4a3b      	ldr	r2, [pc, #236]	; (8003cdc <RCC_GetClocksFreq+0x154>)
 8003bee:	fb02 f203 	mul.w	r2, r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003bf6:	e017      	b.n	8003c28 <RCC_GetClocksFreq+0xa0>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8003bf8:	4b36      	ldr	r3, [pc, #216]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d006      	beq.n	8003c12 <RCC_GetClocksFreq+0x8a>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	4a35      	ldr	r2, [pc, #212]	; (8003cdc <RCC_GetClocksFreq+0x154>)
 8003c08:	fb02 f203 	mul.w	r2, r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003c10:	e00a      	b.n	8003c28 <RCC_GetClocksFreq+0xa0>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4a30      	ldr	r2, [pc, #192]	; (8003cd8 <RCC_GetClocksFreq+0x150>)
 8003c16:	fb02 f203 	mul.w	r2, r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003c1e:	e003      	b.n	8003c28 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a2d      	ldr	r2, [pc, #180]	; (8003cd8 <RCC_GetClocksFreq+0x150>)
 8003c24:	601a      	str	r2, [r3, #0]
      break;
 8003c26:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8003c28:	4b2a      	ldr	r3, [pc, #168]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c30:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8003c38:	4a29      	ldr	r2, [pc, #164]	; (8003ce0 <RCC_GetClocksFreq+0x158>)
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	40da      	lsrs	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8003c50:	4b20      	ldr	r3, [pc, #128]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003c58:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	0a1b      	lsrs	r3, r3, #8
 8003c5e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8003c60:	4a1f      	ldr	r2, [pc, #124]	; (8003ce0 <RCC_GetClocksFreq+0x158>)
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	4413      	add	r3, r2
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	40da      	lsrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8003c78:	4b16      	ldr	r3, [pc, #88]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003c80:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	0adb      	lsrs	r3, r3, #11
 8003c86:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8003c88:	4a15      	ldr	r2, [pc, #84]	; (8003ce0 <RCC_GetClocksFreq+0x158>)
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	40da      	lsrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <RCC_GetClocksFreq+0x14c>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ca8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	0b9b      	lsrs	r3, r3, #14
 8003cae:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8003cb0:	4a0c      	ldr	r2, [pc, #48]	; (8003ce4 <RCC_GetClocksFreq+0x15c>)
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	611a      	str	r2, [r3, #16]
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	007a1200 	.word	0x007a1200
 8003cdc:	003d0900 	.word	0x003d0900
 8003ce0:	20000000 	.word	0x20000000
 8003ce4:	20000010 	.word	0x20000010

08003ce8 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d006      	beq.n	8003d08 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8003cfa:	4909      	ldr	r1, [pc, #36]	; (8003d20 <RCC_AHBPeriphClockCmd+0x38>)
 8003cfc:	4b08      	ldr	r3, [pc, #32]	; (8003d20 <RCC_AHBPeriphClockCmd+0x38>)
 8003cfe:	695a      	ldr	r2, [r3, #20]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8003d06:	e006      	b.n	8003d16 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8003d08:	4905      	ldr	r1, [pc, #20]	; (8003d20 <RCC_AHBPeriphClockCmd+0x38>)
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <RCC_AHBPeriphClockCmd+0x38>)
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	43db      	mvns	r3, r3
 8003d12:	4013      	ands	r3, r2
 8003d14:	614b      	str	r3, [r1, #20]
  }
}
 8003d16:	bf00      	nop
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bc80      	pop	{r7}
 8003d1e:	4770      	bx	lr
 8003d20:	40021000 	.word	0x40021000

08003d24 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d30:	78fb      	ldrb	r3, [r7, #3]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d006      	beq.n	8003d44 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003d36:	4909      	ldr	r1, [pc, #36]	; (8003d5c <RCC_APB2PeriphClockCmd+0x38>)
 8003d38:	4b08      	ldr	r3, [pc, #32]	; (8003d5c <RCC_APB2PeriphClockCmd+0x38>)
 8003d3a:	699a      	ldr	r2, [r3, #24]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003d42:	e006      	b.n	8003d52 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003d44:	4905      	ldr	r1, [pc, #20]	; (8003d5c <RCC_APB2PeriphClockCmd+0x38>)
 8003d46:	4b05      	ldr	r3, [pc, #20]	; (8003d5c <RCC_APB2PeriphClockCmd+0x38>)
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	4013      	ands	r3, r2
 8003d50:	618b      	str	r3, [r1, #24]
  }
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr
 8003d5c:	40021000 	.word	0x40021000

08003d60 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	460b      	mov	r3, r1
 8003d6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d006      	beq.n	8003d80 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003d72:	4909      	ldr	r1, [pc, #36]	; (8003d98 <RCC_APB1PeriphClockCmd+0x38>)
 8003d74:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <RCC_APB1PeriphClockCmd+0x38>)
 8003d76:	69da      	ldr	r2, [r3, #28]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8003d7e:	e006      	b.n	8003d8e <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003d80:	4905      	ldr	r1, [pc, #20]	; (8003d98 <RCC_APB1PeriphClockCmd+0x38>)
 8003d82:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <RCC_APB1PeriphClockCmd+0x38>)
 8003d84:	69da      	ldr	r2, [r3, #28]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61cb      	str	r3, [r1, #28]
  }
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr
 8003d98:	40021000 	.word	0x40021000

08003d9c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003da8:	78fb      	ldrb	r3, [r7, #3]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d006      	beq.n	8003dbc <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003dae:	4909      	ldr	r1, [pc, #36]	; (8003dd4 <RCC_APB2PeriphResetCmd+0x38>)
 8003db0:	4b08      	ldr	r3, [pc, #32]	; (8003dd4 <RCC_APB2PeriphResetCmd+0x38>)
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8003dba:	e006      	b.n	8003dca <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003dbc:	4905      	ldr	r1, [pc, #20]	; (8003dd4 <RCC_APB2PeriphResetCmd+0x38>)
 8003dbe:	4b05      	ldr	r3, [pc, #20]	; (8003dd4 <RCC_APB2PeriphResetCmd+0x38>)
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	60cb      	str	r3, [r1, #12]
  }
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc80      	pop	{r7}
 8003dd2:	4770      	bx	lr
 8003dd4:	40021000 	.word	0x40021000

08003dd8 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	460b      	mov	r3, r1
 8003de2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d006      	beq.n	8003df8 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003dea:	4909      	ldr	r1, [pc, #36]	; (8003e10 <RCC_APB1PeriphResetCmd+0x38>)
 8003dec:	4b08      	ldr	r3, [pc, #32]	; (8003e10 <RCC_APB1PeriphResetCmd+0x38>)
 8003dee:	691a      	ldr	r2, [r3, #16]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8003df6:	e006      	b.n	8003e06 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003df8:	4905      	ldr	r1, [pc, #20]	; (8003e10 <RCC_APB1PeriphResetCmd+0x38>)
 8003dfa:	4b05      	ldr	r3, [pc, #20]	; (8003e10 <RCC_APB1PeriphResetCmd+0x38>)
 8003dfc:	691a      	ldr	r2, [r3, #16]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	43db      	mvns	r3, r3
 8003e02:	4013      	ands	r3, r2
 8003e04:	610b      	str	r3, [r1, #16]
  }
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bc80      	pop	{r7}
 8003e0e:	4770      	bx	lr
 8003e10:	40021000 	.word	0x40021000

08003e14 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a0e      	ldr	r2, [pc, #56]	; (8003e58 <I2C_DeInit+0x44>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d10a      	bne.n	8003e3a <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8003e24:	2101      	movs	r1, #1
 8003e26:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003e2a:	f7ff ffd5 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8003e2e:	2100      	movs	r1, #0
 8003e30:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003e34:	f7ff ffd0 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  }
}
 8003e38:	e009      	b.n	8003e4e <I2C_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003e40:	f7ff ffca 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8003e44:	2100      	movs	r1, #0
 8003e46:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003e4a:	f7ff ffc5 	bl	8003dd8 <RCC_APB1PeriphResetCmd>
  }
}
 8003e4e:	bf00      	nop
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40005400 	.word	0x40005400

08003e5c <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	; 0x28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8003e66:	2300      	movs	r3, #0
 8003e68:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8003e6e:	2304      	movs	r3, #4
 8003e70:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8003e72:	4b57      	ldr	r3, [pc, #348]	; (8003fd0 <I2C_Init+0x174>)
 8003e74:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	889b      	ldrh	r3, [r3, #4]
 8003e7a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8003e7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003e7e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e82:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8003e84:	f107 0308 	add.w	r3, r7, #8
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff fe7d 	bl	8003b88 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	4a4f      	ldr	r2, [pc, #316]	; (8003fd4 <I2C_Init+0x178>)
 8003e96:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9a:	0c9b      	lsrs	r3, r3, #18
 8003e9c:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8003e9e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003ea0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003eaa:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	881b      	ldrh	r3, [r3, #0]
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	f023 0301 	bic.w	r3, r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a44      	ldr	r2, [pc, #272]	; (8003fd8 <I2C_Init+0x17c>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d815      	bhi.n	8003ef6 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	69fa      	ldr	r2, [r7, #28]
 8003ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed6:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8003ed8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003eda:	2b03      	cmp	r3, #3
 8003edc:	d801      	bhi.n	8003ee2 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8003ede:	2304      	movs	r3, #4
 8003ee0:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8003ee2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003ee4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8003eea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003eec:	3301      	adds	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	841a      	strh	r2, [r3, #32]
 8003ef4:	e040      	b.n	8003f78 <I2C_Init+0x11c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	88db      	ldrh	r3, [r3, #6]
 8003efa:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d109      	bne.n	8003f16 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	4613      	mov	r3, r2
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	4413      	add	r3, r2
 8003f0c:	69fa      	ldr	r2, [r7, #28]
 8003f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f12:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003f14:	e00e      	b.n	8003f34 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	009a      	lsls	r2, r3, #2
 8003f22:	4413      	add	r3, r2
 8003f24:	69fa      	ldr	r2, [r7, #28]
 8003f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2a:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8003f2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f32:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8003f34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d103      	bne.n	8003f46 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8003f3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f40:	f043 0301 	orr.w	r3, r3, #1
 8003f44:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8003f46:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f48:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f56:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003f58:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003f5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003f5e:	fb02 f303 	mul.w	r3, r2, r3
 8003f62:	4a1e      	ldr	r2, [pc, #120]	; (8003fdc <I2C_Init+0x180>)
 8003f64:	fb82 1203 	smull	r1, r2, r2, r3
 8003f68:	1192      	asrs	r2, r2, #6
 8003f6a:	17db      	asrs	r3, r3, #31
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	3301      	adds	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003f7c:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8003f94:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f96:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8003f9a:	f023 0302 	bic.w	r3, r3, #2
 8003f9e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	889a      	ldrh	r2, [r3, #4]
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	895b      	ldrh	r3, [r3, #10]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003fb6:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	899a      	ldrh	r2, [r3, #12]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	891b      	ldrh	r3, [r3, #8]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	811a      	strh	r2, [r3, #8]
}
 8003fc8:	bf00      	nop
 8003fca:	3728      	adds	r7, #40	; 0x28
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	007a1200 	.word	0x007a1200
 8003fd4:	431bde83 	.word	0x431bde83
 8003fd8:	000186a0 	.word	0x000186a0
 8003fdc:	10624dd3 	.word	0x10624dd3

08003fe0 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	460b      	mov	r3, r1
 8003fea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003fec:	78fb      	ldrb	r3, [r7, #3]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d008      	beq.n	8004004 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	881b      	ldrh	r3, [r3, #0]
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	f043 0301 	orr.w	r3, r3, #1
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
  }
}
 8004002:	e007      	b.n	8004014 <I2C_Cmd+0x34>
    I2Cx->CR1 |= CR1_PE_Set;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	881b      	ldrh	r3, [r3, #0]
 8004008:	b29b      	uxth	r3, r3
 800400a:	f023 0301 	bic.w	r3, r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	801a      	strh	r2, [r3, #0]
  }
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	bc80      	pop	{r7}
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop

08004020 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800402c:	78fb      	ldrb	r3, [r7, #3]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d008      	beq.n	8004044 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	b29b      	uxth	r3, r3
 8004038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800403c:	b29a      	uxth	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
  }
}
 8004042:	e007      	b.n	8004054 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 |= CR1_START_Set;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	b29b      	uxth	r3, r3
 800404a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800404e:	b29a      	uxth	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	801a      	strh	r2, [r3, #0]
  }
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop

08004060 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	460b      	mov	r3, r1
 800406a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800406c:	78fb      	ldrb	r3, [r7, #3]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d008      	beq.n	8004084 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	b29b      	uxth	r3, r3
 8004078:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800407c:	b29a      	uxth	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
  }
}
 8004082:	e007      	b.n	8004094 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 |= CR1_STOP_Set;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	881b      	ldrh	r3, [r3, #0]
 8004088:	b29b      	uxth	r3, r3
 800408a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800408e:	b29a      	uxth	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	801a      	strh	r2, [r3, #0]
  }
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	bc80      	pop	{r7}
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop

080040a0 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d008      	beq.n	80040c4 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040bc:	b29a      	uxth	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
  }
}
 80040c2:	e007      	b.n	80040d4 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 |= CR1_ACK_Set;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	801a      	strh	r2, [r3, #0]
  }
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop

080040e0 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	821a      	strh	r2, [r3, #16]
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bc80      	pop	{r7}
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop

08004100 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8a1b      	ldrh	r3, [r3, #16]
 800410c:	b29b      	uxth	r3, r3
 800410e:	b2db      	uxtb	r3, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop

0800411c <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	70fb      	strb	r3, [r7, #3]
 8004128:	4613      	mov	r3, r2
 800412a:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 800412c:	78bb      	ldrb	r3, [r7, #2]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d004      	beq.n	800413c <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8004132:	78fb      	ldrb	r3, [r7, #3]
 8004134:	f043 0301 	orr.w	r3, r3, #1
 8004138:	70fb      	strb	r3, [r7, #3]
 800413a:	e003      	b.n	8004144 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 800413c:	78fb      	ldrb	r3, [r7, #3]
 800413e:	f023 0301 	bic.w	r3, r3, #1
 8004142:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	b29a      	uxth	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	821a      	strh	r2, [r3, #16]
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop

08004158 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8004158:	b480      	push	{r7}
 800415a:	b087      	sub	sp, #28
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8004166:	2300      	movs	r3, #0
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	2300      	movs	r3, #0
 800416c:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 800416e:	2300      	movs	r3, #0
 8004170:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	8a9b      	ldrh	r3, [r3, #20]
 8004176:	b29b      	uxth	r3, r3
 8004178:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8b1b      	ldrh	r3, [r3, #24]
 800417e:	b29b      	uxth	r3, r3
 8004180:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	041b      	lsls	r3, r3, #16
 8004186:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	4313      	orrs	r3, r2
 800418e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004192:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	401a      	ands	r2, r3
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	429a      	cmp	r2, r3
 800419e:	d102      	bne.n	80041a6 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 80041a0:	2301      	movs	r3, #1
 80041a2:	75fb      	strb	r3, [r7, #23]
 80041a4:	e001      	b.n	80041aa <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 80041a6:	2300      	movs	r3, #0
 80041a8:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 80041aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	371c      	adds	r7, #28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bc80      	pop	{r7}
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop

080041b8 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80041c2:	2300      	movs	r3, #0
 80041c4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80041c6:	2300      	movs	r3, #0
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	2300      	movs	r3, #0
 80041cc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	0f1b      	lsrs	r3, r3, #28
 80041d6:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80041de:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	3314      	adds	r3, #20
 80041ea:	60fb      	str	r3, [r7, #12]
 80041ec:	e005      	b.n	80041fa <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	0c1b      	lsrs	r3, r3, #16
 80041f2:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	3318      	adds	r3, #24
 80041f8:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	4013      	ands	r3, r2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8004206:	2301      	movs	r3, #1
 8004208:	75fb      	strb	r3, [r7, #23]
 800420a:	e001      	b.n	8004210 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 800420c:	2300      	movs	r3, #0
 800420e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8004210:	7dfb      	ldrb	r3, [r7, #23]
}
 8004212:	4618      	mov	r0, r3
 8004214:	371c      	adds	r7, #28
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800421c:	b480      	push	{r7}
 800421e:	b089      	sub	sp, #36	; 0x24
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8004226:	2300      	movs	r3, #0
 8004228:	61fb      	str	r3, [r7, #28]
 800422a:	2300      	movs	r3, #0
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	2300      	movs	r3, #0
 8004230:	61bb      	str	r3, [r7, #24]
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
 800423a:	2300      	movs	r3, #0
 800423c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	78db      	ldrb	r3, [r3, #3]
 8004242:	f003 030f 	and.w	r3, r3, #15
 8004246:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	78db      	ldrb	r3, [r3, #3]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	2b00      	cmp	r3, #0
 8004252:	d005      	beq.n	8004260 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	789b      	ldrb	r3, [r3, #2]
 8004258:	461a      	mov	r2, r3
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	4313      	orrs	r3, r2
 800425e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	881b      	ldrh	r3, [r3, #0]
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d044      	beq.n	80042f4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004270:	2300      	movs	r3, #0
 8004272:	61bb      	str	r3, [r7, #24]
 8004274:	e038      	b.n	80042e8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8004276:	2201      	movs	r2, #1
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	881b      	ldrh	r3, [r3, #0]
 8004284:	461a      	mov	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4013      	ands	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	429a      	cmp	r2, r3
 8004292:	d126      	bne.n	80042e2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800429a:	220f      	movs	r2, #15
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	43db      	mvns	r3, r3
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	4013      	ands	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	78db      	ldrb	r3, [r3, #3]
 80042c0:	2b28      	cmp	r3, #40	; 0x28
 80042c2:	d105      	bne.n	80042d0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80042c4:	2201      	movs	r2, #1
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	409a      	lsls	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	615a      	str	r2, [r3, #20]
 80042ce:	e008      	b.n	80042e2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	78db      	ldrb	r3, [r3, #3]
 80042d4:	2b48      	cmp	r3, #72	; 0x48
 80042d6:	d104      	bne.n	80042e2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80042d8:	2201      	movs	r2, #1
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	409a      	lsls	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	3301      	adds	r3, #1
 80042e6:	61bb      	str	r3, [r7, #24]
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b07      	cmp	r3, #7
 80042ec:	d9c3      	bls.n	8004276 <GPIO_Init+0x5a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	881b      	ldrh	r3, [r3, #0]
 80042f8:	2bff      	cmp	r3, #255	; 0xff
 80042fa:	d946      	bls.n	800438a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004302:	2300      	movs	r3, #0
 8004304:	61bb      	str	r3, [r7, #24]
 8004306:	e03a      	b.n	800437e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	3308      	adds	r3, #8
 800430c:	2201      	movs	r2, #1
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	881b      	ldrh	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	4013      	ands	r3, r2
 800431e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	429a      	cmp	r2, r3
 8004326:	d127      	bne.n	8004378 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800432e:	220f      	movs	r2, #15
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	43db      	mvns	r3, r3
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	4013      	ands	r3, r2
 8004340:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004342:	69fa      	ldr	r2, [r7, #28]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4313      	orrs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	78db      	ldrb	r3, [r3, #3]
 8004354:	2b28      	cmp	r3, #40	; 0x28
 8004356:	d105      	bne.n	8004364 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	3308      	adds	r3, #8
 800435c:	2201      	movs	r2, #1
 800435e:	409a      	lsls	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	78db      	ldrb	r3, [r3, #3]
 8004368:	2b48      	cmp	r3, #72	; 0x48
 800436a:	d105      	bne.n	8004378 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	3308      	adds	r3, #8
 8004370:	2201      	movs	r2, #1
 8004372:	409a      	lsls	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	3301      	adds	r3, #1
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	2b07      	cmp	r3, #7
 8004382:	d9c1      	bls.n	8004308 <GPIO_Init+0xec>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	605a      	str	r2, [r3, #4]
  }
}
 800438a:	bf00      	nop
 800438c:	3724      	adds	r7, #36	; 0x24
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr

08004394 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	460b      	mov	r3, r1
 800439e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80043a0:	2300      	movs	r3, #0
 80043a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	887b      	ldrh	r3, [r7, #2]
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80043b0:	2301      	movs	r3, #1
 80043b2:	73fb      	strb	r3, [r7, #15]
 80043b4:	e001      	b.n	80043ba <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80043b6:	2300      	movs	r3, #0
 80043b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop

080043c8 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80043d4:	887a      	ldrh	r2, [r7, #2]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	611a      	str	r2, [r3, #16]
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	bc80      	pop	{r7}
 80043e2:	4770      	bx	lr

080043e4 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	460b      	mov	r3, r1
 80043ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80043f0:	887a      	ldrh	r2, [r7, #2]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	615a      	str	r2, [r3, #20]
}
 80043f6:	bf00      	nop
 80043f8:	370c      	adds	r7, #12
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	460b      	mov	r3, r1
 800440a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 800440c:	2300      	movs	r3, #0
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	2300      	movs	r3, #0
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	2300      	movs	r3, #0
 800441a:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	da03      	bge.n	800442a <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
 8004422:	4b2e      	ldr	r3, [pc, #184]	; (80044dc <GPIO_PinRemapConfig+0xdc>)
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e002      	b.n	8004430 <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 800442a:	4b2c      	ldr	r3, [pc, #176]	; (80044dc <GPIO_PinRemapConfig+0xdc>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	0c1b      	lsrs	r3, r3, #16
 8004434:	f003 030f 	and.w	r3, r3, #15
 8004438:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	b29b      	uxth	r3, r3
 800443e:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004446:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800444a:	d10a      	bne.n	8004462 <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004452:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004454:	4a21      	ldr	r2, [pc, #132]	; (80044dc <GPIO_PinRemapConfig+0xdc>)
 8004456:	4b21      	ldr	r3, [pc, #132]	; (80044dc <GPIO_PinRemapConfig+0xdc>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800445e:	6053      	str	r3, [r2, #4]
 8004460:	e021      	b.n	80044a6 <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00e      	beq.n	800448a <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 800446c:	2203      	movs	r2, #3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	43db      	mvns	r3, r3
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	4013      	ands	r3, r2
 800447e:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8004486:	617b      	str	r3, [r7, #20]
 8004488:	e00d      	b.n	80044a6 <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	0d5b      	lsrs	r3, r3, #21
 800448e:	011b      	lsls	r3, r3, #4
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	43db      	mvns	r3, r3
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	4013      	ands	r3, r2
 800449c:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80044a4:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d008      	beq.n	80044be <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	0d5b      	lsrs	r3, r3, #21
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	da03      	bge.n	80044cc <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
 80044c4:	4a05      	ldr	r2, [pc, #20]	; (80044dc <GPIO_PinRemapConfig+0xdc>)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
 80044ca:	e002      	b.n	80044d2 <GPIO_PinRemapConfig+0xd2>
  {
    AFIO->MAPR2 = tmpreg;
  }
  else
  {
    AFIO->MAPR = tmpreg;
 80044cc:	4a03      	ldr	r2, [pc, #12]	; (80044dc <GPIO_PinRemapConfig+0xdc>)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	6053      	str	r3, [r2, #4]
  }  
}
 80044d2:	bf00      	nop
 80044d4:	371c      	adds	r7, #28
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr
 80044dc:	40010000 	.word	0x40010000

080044e0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80044ea:	2300      	movs	r3, #0
 80044ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80044fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044fe:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	691b      	ldr	r3, [r3, #16]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800450e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800451a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	69db      	ldr	r3, [r3, #28]
 8004520:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004526:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452c:	4313      	orrs	r3, r2
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	4313      	orrs	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68da      	ldr	r2, [r3, #12]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	60da      	str	r2, [r3, #12]
}
 8004552:	bf00      	nop
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	bc80      	pop	{r7}
 800455a:	4770      	bx	lr

0800455c <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80045a6:	bf00      	nop
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	460b      	mov	r3, r1
 80045ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80045bc:	78fb      	ldrb	r3, [r7, #3]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d006      	beq.n	80045d0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f043 0201 	orr.w	r2, r3, #1
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 80045ce:	e006      	b.n	80045de <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80045d8:	4013      	ands	r3, r2
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6013      	str	r3, [r2, #0]
  }
}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr

080045e8 <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	460b      	mov	r3, r1
 80045f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 80045f4:	887a      	ldrh	r2, [r7, #2]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	605a      	str	r2, [r3, #4]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <DMA_GetITStatus>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval The new state of DMAy_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800460c:	2300      	movs	r3, #0
 800460e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8004610:	2300      	movs	r3, #0
 8004612:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <DMA_GetITStatus+0x22>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 800461e:	4b0b      	ldr	r3, [pc, #44]	; (800464c <DMA_GetITStatus+0x48>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	e002      	b.n	800462c <DMA_GetITStatus+0x28>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 8004626:	4b0a      	ldr	r3, [pc, #40]	; (8004650 <DMA_GetITStatus+0x4c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy interrupt */
  if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4013      	ands	r3, r2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <DMA_GetITStatus+0x38>
  {
    /* DMAy_IT is set */
    bitstatus = SET;
 8004636:	2301      	movs	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
 800463a:	e001      	b.n	8004640 <DMA_GetITStatus+0x3c>
  }
  else
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
 800463c:	2300      	movs	r3, #0
 800463e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 8004640:	7bfb      	ldrb	r3, [r7, #15]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr
 800464c:	40020400 	.word	0x40020400
 8004650:	40020000 	.word	0x40020000

08004654 <DMA_ClearITPendingBit>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMAy_IT)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <DMA_ClearITPendingBit+0x1a>
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 8004666:	4a06      	ldr	r2, [pc, #24]	; (8004680 <DMA_ClearITPendingBit+0x2c>)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
  }
}
 800466c:	e002      	b.n	8004674 <DMA_ClearITPendingBit+0x20>
    DMA2->IFCR = DMAy_IT;
  }
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
 800466e:	4a05      	ldr	r2, [pc, #20]	; (8004684 <DMA_ClearITPendingBit+0x30>)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6053      	str	r3, [r2, #4]
  }
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	40020400 	.word	0x40020400
 8004684:	40020000 	.word	0x40020000

08004688 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8004696:	2300      	movs	r3, #0
 8004698:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80046a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046aa:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	791b      	ldrb	r3, [r3, #4]
 80046b4:	021b      	lsls	r3, r3, #8
 80046b6:	4313      	orrs	r3, r2
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4b16      	ldr	r3, [pc, #88]	; (8004728 <ADC_Init+0xa0>)
 80046ce:	4013      	ands	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	795b      	ldrb	r3, [r3, #5]
 80046e0:	005b      	lsls	r3, r3, #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80046e2:	4313      	orrs	r3, r2
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80046fc:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	7c1b      	ldrb	r3, [r3, #16]
 8004702:	3b01      	subs	r3, #1
 8004704:	b2da      	uxtb	r2, r3
 8004706:	7afb      	ldrb	r3, [r7, #11]
 8004708:	4313      	orrs	r3, r2
 800470a:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 800470c:	7afb      	ldrb	r3, [r7, #11]
 800470e:	051b      	lsls	r3, r3, #20
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800471c:	bf00      	nop
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	fff1f7fd 	.word	0xfff1f7fd

0800472c <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	460b      	mov	r3, r1
 8004736:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004738:	78fb      	ldrb	r3, [r7, #3]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d006      	beq.n	800474c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f043 0201 	orr.w	r2, r3, #1
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 800474a:	e005      	b.n	8004758 <ADC_Cmd+0x2c>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f023 0201 	bic.w	r2, r3, #1
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	609a      	str	r2, [r3, #8]
  }
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop

08004764 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	807b      	strh	r3, [r7, #2]
 8004770:	4613      	mov	r3, r2
 8004772:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
 8004774:	2300      	movs	r3, #0
 8004776:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8004778:	887b      	ldrh	r3, [r7, #2]
 800477a:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
 800477c:	787b      	ldrb	r3, [r7, #1]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d006      	beq.n	8004790 <ADC_ITConfig+0x2c>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	7bfb      	ldrb	r3, [r7, #15]
 8004788:	431a      	orrs	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 800478e:	e006      	b.n	800479e <ADC_ITConfig+0x3a>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	43db      	mvns	r3, r3
 8004798:	401a      	ands	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	605a      	str	r2, [r3, #4]
  }
}
 800479e:	bf00      	nop
 80047a0:	3714      	adds	r7, #20
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f043 0208 	orr.w	r2, r3, #8
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	609a      	str	r2, [r3, #8]
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bc80      	pop	{r7}
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop

080047c8 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80047d0:	2300      	movs	r3, #0
 80047d2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 0308 	and.w	r3, r3, #8
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d002      	beq.n	80047e6 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 80047e0:	2301      	movs	r3, #1
 80047e2:	73fb      	strb	r3, [r7, #15]
 80047e4:	e001      	b.n	80047ea <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 80047e6:	2300      	movs	r3, #0
 80047e8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bc80      	pop	{r7}
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop

080047f8 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f043 0204 	orr.w	r2, r3, #4
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	609a      	str	r2, [r3, #8]
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	bc80      	pop	{r7}
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop

08004818 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004820:	2300      	movs	r3, #0
 8004822:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
 8004834:	e001      	b.n	800483a <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8004836:	2300      	movs	r3, #0
 8004838:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 800483a:	7bfb      	ldrb	r3, [r7, #15]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	bc80      	pop	{r7}
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop

08004848 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	460b      	mov	r3, r1
 8004852:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004854:	78fb      	ldrb	r3, [r7, #3]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d006      	beq.n	8004868 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 8004866:	e005      	b.n	8004874 <ADC_SoftwareStartConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	609a      	str	r2, [r3, #8]
  }
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop

08004880 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	4608      	mov	r0, r1
 800488a:	4611      	mov	r1, r2
 800488c:	461a      	mov	r2, r3
 800488e:	4603      	mov	r3, r0
 8004890:	70fb      	strb	r3, [r7, #3]
 8004892:	460b      	mov	r3, r1
 8004894:	70bb      	strb	r3, [r7, #2]
 8004896:	4613      	mov	r3, r2
 8004898:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	2300      	movs	r3, #0
 80048a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80048a2:	78fb      	ldrb	r3, [r7, #3]
 80048a4:	2b09      	cmp	r3, #9
 80048a6:	d923      	bls.n	80048f0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	f1a3 020a 	sub.w	r2, r3, #10
 80048b4:	4613      	mov	r3, r2
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	4413      	add	r3, r2
 80048ba:	2207      	movs	r2, #7
 80048bc:	fa02 f303 	lsl.w	r3, r2, r3
 80048c0:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	43db      	mvns	r3, r3
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	4013      	ands	r3, r2
 80048ca:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80048cc:	7879      	ldrb	r1, [r7, #1]
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	f1a3 020a 	sub.w	r2, r3, #10
 80048d4:	4613      	mov	r3, r2
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	4413      	add	r3, r2
 80048da:	fa01 f303 	lsl.w	r3, r1, r3
 80048de:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	60da      	str	r2, [r3, #12]
 80048ee:	e01e      	b.n	800492e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	4613      	mov	r3, r2
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	4413      	add	r3, r2
 80048fe:	2207      	movs	r2, #7
 8004900:	fa02 f303 	lsl.w	r3, r2, r3
 8004904:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	43db      	mvns	r3, r3
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8004910:	7879      	ldrb	r1, [r7, #1]
 8004912:	78fa      	ldrb	r2, [r7, #3]
 8004914:	4613      	mov	r3, r2
 8004916:	005b      	lsls	r3, r3, #1
 8004918:	4413      	add	r3, r2
 800491a:	fa01 f303 	lsl.w	r3, r1, r3
 800491e:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	4313      	orrs	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800492e:	78bb      	ldrb	r3, [r7, #2]
 8004930:	2b06      	cmp	r3, #6
 8004932:	d821      	bhi.n	8004978 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004938:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 800493a:	78bb      	ldrb	r3, [r7, #2]
 800493c:	1e5a      	subs	r2, r3, #1
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	221f      	movs	r2, #31
 8004946:	fa02 f303 	lsl.w	r3, r2, r3
 800494a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	43db      	mvns	r3, r3
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4013      	ands	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8004956:	78f9      	ldrb	r1, [r7, #3]
 8004958:	78bb      	ldrb	r3, [r7, #2]
 800495a:	1e5a      	subs	r2, r3, #1
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	fa01 f303 	lsl.w	r3, r1, r3
 8004966:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	4313      	orrs	r3, r2
 800496e:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8004976:	e047      	b.n	8004a08 <ADC_RegularChannelConfig+0x188>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8004978:	78bb      	ldrb	r3, [r7, #2]
 800497a:	2b0c      	cmp	r3, #12
 800497c:	d821      	bhi.n	80049c2 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004982:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8004984:	78bb      	ldrb	r3, [r7, #2]
 8004986:	1fda      	subs	r2, r3, #7
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	221f      	movs	r2, #31
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	43db      	mvns	r3, r3
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	4013      	ands	r3, r2
 800499e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80049a0:	78f9      	ldrb	r1, [r7, #3]
 80049a2:	78bb      	ldrb	r3, [r7, #2]
 80049a4:	1fda      	subs	r2, r3, #7
 80049a6:	4613      	mov	r3, r2
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	4413      	add	r3, r2
 80049ac:	fa01 f303 	lsl.w	r3, r1, r3
 80049b0:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80049c0:	e022      	b.n	8004a08 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80049c8:	78bb      	ldrb	r3, [r7, #2]
 80049ca:	f1a3 020d 	sub.w	r2, r3, #13
 80049ce:	4613      	mov	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4413      	add	r3, r2
 80049d4:	221f      	movs	r2, #31
 80049d6:	fa02 f303 	lsl.w	r3, r2, r3
 80049da:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	43db      	mvns	r3, r3
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	4013      	ands	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80049e6:	78f9      	ldrb	r1, [r7, #3]
 80049e8:	78bb      	ldrb	r3, [r7, #2]
 80049ea:	f1a3 020d 	sub.w	r2, r3, #13
 80049ee:	4613      	mov	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	4413      	add	r3, r2
 80049f4:	fa01 f303 	lsl.w	r3, r1, r3
 80049f8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8004a08:	bf00      	nop
 8004a0a:	3714      	adds	r7, #20
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bc80      	pop	{r7}
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop

08004a14 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a20:	b29b      	uxth	r3, r3
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr

08004a2c <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	4603      	mov	r3, r0
 8004a34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004a36:	79fb      	ldrb	r3, [r7, #7]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d006      	beq.n	8004a4a <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8004a3c:	4a08      	ldr	r2, [pc, #32]	; (8004a60 <ADC_TempSensorVrefintCmd+0x34>)
 8004a3e:	4b08      	ldr	r3, [pc, #32]	; (8004a60 <ADC_TempSensorVrefintCmd+0x34>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004a46:	6093      	str	r3, [r2, #8]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
  }
}
 8004a48:	e005      	b.n	8004a56 <ADC_TempSensorVrefintCmd+0x2a>
    ADC1->CR2 |= CR2_TSVREFE_Set;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8004a4a:	4a05      	ldr	r2, [pc, #20]	; (8004a60 <ADC_TempSensorVrefintCmd+0x34>)
 8004a4c:	4b04      	ldr	r3, [pc, #16]	; (8004a60 <ADC_TempSensorVrefintCmd+0x34>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004a54:	6093      	str	r3, [r2, #8]
  }
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr
 8004a60:	40012400 	.word	0x40012400

08004a64 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
 8004a74:	230f      	movs	r3, #15
 8004a76:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	78db      	ldrb	r3, [r3, #3]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d03a      	beq.n	8004af6 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004a80:	4b27      	ldr	r3, [pc, #156]	; (8004b20 <NVIC_Init+0xbc>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	43db      	mvns	r3, r3
 8004a86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a8a:	0a1b      	lsrs	r3, r3, #8
 8004a8c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	f1c3 0304 	rsb	r3, r3, #4
 8004a94:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	785b      	ldrb	r3, [r3, #1]
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	789b      	ldrb	r3, [r3, #2]
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004ac4:	4a17      	ldr	r2, [pc, #92]	; (8004b24 <NVIC_Init+0xc0>)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	6979      	ldr	r1, [r7, #20]
 8004acc:	b2c9      	uxtb	r1, r1
 8004ace:	4413      	add	r3, r2
 8004ad0:	460a      	mov	r2, r1
 8004ad2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004ad6:	4a13      	ldr	r2, [pc, #76]	; (8004b24 <NVIC_Init+0xc0>)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	095b      	lsrs	r3, r3, #5
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	f003 031f 	and.w	r3, r3, #31
 8004aea:	2101      	movs	r1, #1
 8004aec:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004af0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004af4:	e00f      	b.n	8004b16 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004af6:	490b      	ldr	r1, [pc, #44]	; (8004b24 <NVIC_Init+0xc0>)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	095b      	lsrs	r3, r3, #5
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	f003 031f 	and.w	r3, r3, #31
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004b0e:	f100 0320 	add.w	r3, r0, #32
 8004b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bc80      	pop	{r7}
 8004b1e:	4770      	bx	lr
 8004b20:	e000ed00 	.word	0xe000ed00
 8004b24:	e000e100 	.word	0xe000e100

08004b28 <__libc_init_array>:
 8004b28:	4b0e      	ldr	r3, [pc, #56]	; (8004b64 <__libc_init_array+0x3c>)
 8004b2a:	b570      	push	{r4, r5, r6, lr}
 8004b2c:	461e      	mov	r6, r3
 8004b2e:	4c0e      	ldr	r4, [pc, #56]	; (8004b68 <__libc_init_array+0x40>)
 8004b30:	2500      	movs	r5, #0
 8004b32:	1ae4      	subs	r4, r4, r3
 8004b34:	10a4      	asrs	r4, r4, #2
 8004b36:	42a5      	cmp	r5, r4
 8004b38:	d004      	beq.n	8004b44 <__libc_init_array+0x1c>
 8004b3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b3e:	4798      	blx	r3
 8004b40:	3501      	adds	r5, #1
 8004b42:	e7f8      	b.n	8004b36 <__libc_init_array+0xe>
 8004b44:	f000 f816 	bl	8004b74 <_init>
 8004b48:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <__libc_init_array+0x44>)
 8004b4a:	4c09      	ldr	r4, [pc, #36]	; (8004b70 <__libc_init_array+0x48>)
 8004b4c:	461e      	mov	r6, r3
 8004b4e:	1ae4      	subs	r4, r4, r3
 8004b50:	10a4      	asrs	r4, r4, #2
 8004b52:	2500      	movs	r5, #0
 8004b54:	42a5      	cmp	r5, r4
 8004b56:	d004      	beq.n	8004b62 <__libc_init_array+0x3a>
 8004b58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b5c:	4798      	blx	r3
 8004b5e:	3501      	adds	r5, #1
 8004b60:	e7f8      	b.n	8004b54 <__libc_init_array+0x2c>
 8004b62:	bd70      	pop	{r4, r5, r6, pc}
 8004b64:	08004b8c 	.word	0x08004b8c
 8004b68:	08004b8c 	.word	0x08004b8c
 8004b6c:	08004b8c 	.word	0x08004b8c
 8004b70:	08004b90 	.word	0x08004b90

08004b74 <_init>:
 8004b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b76:	bf00      	nop
 8004b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b7a:	bc08      	pop	{r3}
 8004b7c:	469e      	mov	lr, r3
 8004b7e:	4770      	bx	lr

08004b80 <_fini>:
 8004b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b82:	bf00      	nop
 8004b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b86:	bc08      	pop	{r3}
 8004b88:	469e      	mov	lr, r3
 8004b8a:	4770      	bx	lr
