// Seed: 134271602
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wand id_10,
    output tri0 id_11,
    output tri id_12,
    output wire id_13
    , id_19,
    output tri0 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input supply0 id_17
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd86,
    parameter id_7 = 32'd30
) (
    input tri0 _id_0,
    input wand id_1,
    input wand id_2,
    output wor id_3,
    input uwire id_4,
    output wire id_5,
    input tri1 id_6,
    output wand _id_7,
    output supply0 id_8,
    input wire id_9,
    input wire id_10
    , id_13,
    output tri0 id_11
);
  wire id_14;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_9,
      id_4,
      id_10,
      id_4,
      id_4,
      id_6,
      id_10,
      id_1,
      id_1,
      id_11,
      id_5,
      id_3,
      id_11,
      id_1,
      id_4,
      id_4
  );
  logic [id_0 : id_7] id_15, id_16;
  wire id_17;
endmodule
