

================================================================
== Vivado HLS Report for 'HTA512_theta'
================================================================
* Date:           Sun Jul 29 15:50:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HTA512_0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.749|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 5  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 6  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 18 19 }
  Pipeline-1 : II = 2, D = 2, States = { 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	27  / (tmp & !tmp_102)
	28  / (tmp & tmp_102)
4 --> 
	5  / (tmp_6)
	26  / (!tmp_6)
5 --> 
	6  / (!tmp_15)
	14  / (tmp_15)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_27)
	10  / (tmp_27)
9 --> 
	10  / true
10 --> 
	8  / (!tmp_27 & tmp_63)
	11  / (tmp_27) | (!tmp_63)
11 --> 
	12  / (!tmp_142)
	21  / (tmp_142)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	20  / (!tmp_25)
	19  / (tmp_25)
19 --> 
	18  / true
20 --> 
	21  / true
21 --> 
	22  / (tmp_15 & tmp_90)
	24  / (!tmp_15)
	25  / (tmp_15 & !tmp_90)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	26  / true
25 --> 
	26  / true
26 --> 
27 --> 
	29  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (!tmp_24 & !tmp_125)
	32  / (!tmp_24 & tmp_125)
	26  / (tmp_24)
31 --> 
	36  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	40  / (tmp_137)
	37  / (!tmp_137)
37 --> 
	39  / (!tmp_100)
	38  / (tmp_100)
38 --> 
	37  / true
39 --> 
	26  / true
40 --> 
	41  / true
41 --> 
	26  / (tmp_107)
	42  / (!tmp_107)
42 --> 
	41  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmd = alloca i8, align 1"   --->   Operation 43 'alloca' 'cmd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA512_0/solution1/top.cc:121]   --->   Operation 44 'wait' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "store volatile i8 0, i8* %cmd, align 1" [HTA512_0/solution1/top.cc:125]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !289"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !293"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !297"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !301"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @HTA512_theta_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i64]* @buddy_tree_V_0, [8 x i64]* @buddy_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [HTA512_0/solution1/top.cc:107]   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_addr, i32* %alloc_free_target, i8* %alloc_cmd, [6 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:112]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str, [1 x i8]* @p_str, [12 x i8]* @p_str13, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:116]   --->   Operation 53 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [HTA512_0/solution1/top.cc:119]   --->   Operation 54 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:120]   --->   Operation 55 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [HTA512_0/solution1/top.cc:126]   --->   Operation 56 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:127]   --->   Operation 57 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)" [HTA512_0/solution1/top.cc:128]   --->   Operation 58 'read' 'alloc_cmd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "store volatile i8 %alloc_cmd_read, i8* %cmd, align 1" [HTA512_0/solution1/top.cc:128]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)" [HTA512_0/solution1/top.cc:129]   --->   Operation 60 'read' 'alloc_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%size_V = trunc i32 %alloc_size_read to i16" [HTA512_0/solution1/top.cc:129]   --->   Operation 61 'trunc' 'size_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)" [HTA512_0/solution1/top.cc:130]   --->   Operation 62 'read' 'alloc_free_target_re' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%free_target_V = trunc i32 %alloc_free_target_re to i16" [HTA512_0/solution1/top.cc:130]   --->   Operation 63 'trunc' 'free_target_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_size_V = add i16 -1, %size_V" [HTA512_0/solution1/top.cc:131]   --->   Operation 64 'add' 'tmp_size_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @llvm.part.select.i16(i16 %tmp_size_V, i32 15, i32 0) nounwind" [HTA512_0/solution1/top.cc:132]   --->   Operation 65 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_2)" [HTA512_0/solution1/top.cc:133]   --->   Operation 66 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cmd_load = load volatile i8* %cmd, align 1"   --->   Operation 67 'load' 'cmd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %cmd_load, 2" [HTA512_0/solution1/top.cc:146]   --->   Operation 68 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %24" [HTA512_0/solution1/top.cc:146]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [HTA512_0/solution1/top.cc:149]   --->   Operation 70 'specregionbegin' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:150]   --->   Operation 71 'specprotocol' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %size_V, 1" [HTA512_0/solution1/top.cc:151]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.19ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %2" [HTA512_0/solution1/top.cc:151]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 2.19>
ST_3 : Operation 74 [1/1] (2.07ns)   --->   "%rhs_V_1 = sub i16 0, %p_Result_7" [HTA512_0/solution1/top.cc:154]   --->   Operation 74 'sub' 'rhs_V_1' <Predicate = (tmp & !tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns)   --->   "%r_V_25 = and i16 %p_Result_7, %rhs_V_1" [HTA512_0/solution1/top.cc:154]   --->   Operation 75 'and' 'r_V_25' <Predicate = (tmp & !tmp_s)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.19ns)   --->   "switch i16 %r_V_25, label %._crit_edge [
    i16 -32768, label %17
    i16 2, label %3
    i16 4, label %4
    i16 8, label %5
    i16 16, label %6
    i16 32, label %7
    i16 64, label %8
    i16 128, label %9
    i16 256, label %10
    i16 512, label %11
    i16 1024, label %12
    i16 2048, label %13
    i16 4096, label %14
    i16 8192, label %15
    i16 16384, label %16
  ]" [HTA512_0/solution1/top.cc:42->HTA512_0/solution1/top.cc:155]   --->   Operation 76 'switch' <Predicate = (tmp & !tmp_s)> <Delay = 2.19>
ST_3 : Operation 77 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:58->HTA512_0/solution1/top.cc:155]   --->   Operation 77 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 16384)> <Delay = 2.19>
ST_3 : Operation 78 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:57->HTA512_0/solution1/top.cc:155]   --->   Operation 78 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 8192)> <Delay = 2.19>
ST_3 : Operation 79 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:56->HTA512_0/solution1/top.cc:155]   --->   Operation 79 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 4096)> <Delay = 2.19>
ST_3 : Operation 80 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:55->HTA512_0/solution1/top.cc:155]   --->   Operation 80 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 2048)> <Delay = 2.19>
ST_3 : Operation 81 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:54->HTA512_0/solution1/top.cc:155]   --->   Operation 81 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 1024)> <Delay = 2.19>
ST_3 : Operation 82 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:53->HTA512_0/solution1/top.cc:155]   --->   Operation 82 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 512)> <Delay = 2.19>
ST_3 : Operation 83 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:52->HTA512_0/solution1/top.cc:155]   --->   Operation 83 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 256)> <Delay = 2.19>
ST_3 : Operation 84 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:51->HTA512_0/solution1/top.cc:155]   --->   Operation 84 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 128)> <Delay = 2.19>
ST_3 : Operation 85 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:50->HTA512_0/solution1/top.cc:155]   --->   Operation 85 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 64)> <Delay = 2.19>
ST_3 : Operation 86 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:49->HTA512_0/solution1/top.cc:155]   --->   Operation 86 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 32)> <Delay = 2.19>
ST_3 : Operation 87 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:48->HTA512_0/solution1/top.cc:155]   --->   Operation 87 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 16)> <Delay = 2.19>
ST_3 : Operation 88 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:47->HTA512_0/solution1/top.cc:155]   --->   Operation 88 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 8)> <Delay = 2.19>
ST_3 : Operation 89 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:46->HTA512_0/solution1/top.cc:155]   --->   Operation 89 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 4)> <Delay = 2.19>
ST_3 : Operation 90 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:45->HTA512_0/solution1/top.cc:155]   --->   Operation 90 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 2)> <Delay = 2.19>
ST_3 : Operation 91 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA512_0/solution1/top.cc:59->HTA512_0/solution1/top.cc:155]   --->   Operation 91 'br' <Predicate = (tmp & !tmp_s & r_V_25 == 32768)> <Delay = 2.19>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = phi i4 [ -6, %1 ], [ -5, %3 ], [ -4, %4 ], [ -3, %5 ], [ -2, %6 ], [ -1, %7 ], [ 0, %8 ], [ 1, %9 ], [ 2, %10 ], [ 3, %11 ], [ 4, %12 ], [ 5, %13 ], [ 6, %14 ], [ 7, %15 ], [ -8, %16 ], [ -7, %17 ], [ -6, %2 ]"   --->   Operation 92 'phi' 'p_s' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_4 = phi i16 [ 0, %1 ], [ %r_V_25, %3 ], [ %r_V_25, %4 ], [ %r_V_25, %5 ], [ %r_V_25, %6 ], [ %r_V_25, %7 ], [ %r_V_25, %8 ], [ %r_V_25, %9 ], [ %r_V_25, %10 ], [ %r_V_25, %11 ], [ %r_V_25, %12 ], [ %r_V_25, %13 ], [ %r_V_25, %14 ], [ %r_V_25, %15 ], [ %r_V_25, %16 ], [ %r_V_25, %17 ], [ %r_V_25, %2 ]"   --->   Operation 93 'phi' 'p_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_4_cast = zext i16 %p_4 to i64" [HTA512_0/solution1/top.cc:154]   --->   Operation 94 'zext' 'p_4_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i4 %p_s to i1"   --->   Operation 95 'trunc' 'tmp_102' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%newIndex3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_s, i32 1, i32 3)"   --->   Operation 96 'partselect' 'newIndex3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%newIndex4 = zext i3 %newIndex3 to i64"   --->   Operation 97 'zext' 'newIndex4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %branch9, label %branch8" [HTA512_0/solution1/top.cc:163]   --->   Operation 98 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA512_0/solution1/top.cc:163]   --->   Operation 99 'getelementptr' 'buddy_tree_V_0_addr_2' <Predicate = (tmp & !tmp_102)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA512_0/solution1/top.cc:163]   --->   Operation 100 'load' 'buddy_tree_V_0_load_1' <Predicate = (tmp & !tmp_102)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA512_0/solution1/top.cc:163]   --->   Operation 101 'getelementptr' 'buddy_tree_V_1_addr_2' <Predicate = (tmp & tmp_102)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA512_0/solution1/top.cc:163]   --->   Operation 102 'load' 'buddy_tree_V_1_load_1' <Predicate = (tmp & tmp_102)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%cmd_load_1 = load volatile i8* %cmd, align 1"   --->   Operation 103 'load' 'cmd_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %cmd_load_1, 3" [HTA512_0/solution1/top.cc:294]   --->   Operation 104 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %25, label %._crit_edge5264" [HTA512_0/solution1/top.cc:294]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = zext i16 %free_target_V to i64" [HTA512_0/solution1/top.cc:298]   --->   Operation 106 'zext' 'tmp_9' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add_1 = getelementptr [512 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_9" [HTA512_0/solution1/top.cc:298]   --->   Operation 107 'getelementptr' 'addr_layer_map_V_add_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA512_0/solution1/top.cc:298]   --->   Operation 108 'load' 'ans_V' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr = getelementptr [512 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_9" [HTA512_0/solution1/top.cc:307]   --->   Operation 109 'getelementptr' 'addr_tree_map_V_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA512_0/solution1/top.cc:307]   --->   Operation 110 'load' 'addr_tree_map_V_load' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>

State 5 <SV = 4> <Delay = 7.48>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [HTA512_0/solution1/top.cc:296]   --->   Operation 111 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:297]   --->   Operation 112 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA512_0/solution1/top.cc:298]   --->   Operation 113 'load' 'ans_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)" [HTA512_0/solution1/top.cc:305]   --->   Operation 114 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA512_0/solution1/top.cc:307]   --->   Operation 115 'load' 'addr_tree_map_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%loc1_V_10 = zext i8 %addr_tree_map_V_load to i13" [HTA512_0/solution1/top.cc:307]   --->   Operation 116 'zext' 'loc1_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%loc1_V_9_cast_cast = zext i8 %addr_tree_map_V_load to i11" [HTA512_0/solution1/top.cc:305]   --->   Operation 117 'zext' 'loc1_V_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %_ifconv13, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit141_ifconv" [HTA512_0/solution1/top.cc:305]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%newIndex1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %ans_V, i32 1, i32 3)" [HTA512_0/solution1/top.cc:298]   --->   Operation 119 'partselect' 'newIndex1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%newIndex2 = zext i3 %newIndex1 to i64" [HTA512_0/solution1/top.cc:298]   --->   Operation 120 'zext' 'newIndex2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA512_0/solution1/top.cc:310]   --->   Operation 121 'getelementptr' 'buddy_tree_V_1_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA512_0/solution1/top.cc:310]   --->   Operation 122 'load' 'buddy_tree_V_1_load' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA512_0/solution1/top.cc:310]   --->   Operation 123 'getelementptr' 'buddy_tree_V_0_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA512_0/solution1/top.cc:310]   --->   Operation 124 'load' 'buddy_tree_V_0_load' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%r_V_1 = xor i4 %ans_V, -8" [HTA512_0/solution1/top.cc:357]   --->   Operation 125 'xor' 'r_V_1' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_18 = zext i4 %r_V_1 to i64" [HTA512_0/solution1/top.cc:357]   --->   Operation 126 'zext' 'tmp_18' <Predicate = (tmp_15)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_18" [HTA512_0/solution1/top.cc:357]   --->   Operation 127 'getelementptr' 'shift_constant_V_add_1' <Predicate = (tmp_15)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA512_0/solution1/top.cc:357]   --->   Operation 128 'load' 'shift_constant_V_loa_1' <Predicate = (tmp_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 7.98>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %addr_tree_map_V_load to i32" [HTA512_0/solution1/top.cc:310]   --->   Operation 129 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (3.14ns)   --->   "%op2_assign_9 = shl i32 1, %tmp_4" [HTA512_0/solution1/top.cc:310]   --->   Operation 130 'shl' 'op2_assign_9' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V = sext i32 %op2_assign_9 to i64" [HTA512_0/solution1/top.cc:310]   --->   Operation 131 'sext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i4 %ans_V to i1" [HTA512_0/solution1/top.cc:298]   --->   Operation 132 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA512_0/solution1/top.cc:310]   --->   Operation 133 'load' 'buddy_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 134 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA512_0/solution1/top.cc:310]   --->   Operation 134 'load' 'buddy_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%buddy_tree_V_load_ph = select i1 %tmp_101, i64 %buddy_tree_V_1_load, i64 %buddy_tree_V_0_load" [HTA512_0/solution1/top.cc:310]   --->   Operation 135 'select' 'buddy_tree_V_load_ph' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_8 = or i64 %buddy_tree_V_load_ph, %tmp_V" [HTA512_0/solution1/top.cc:310]   --->   Operation 136 'or' 'tmp_8' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_101, label %branch25, label %branch24" [HTA512_0/solution1/top.cc:310]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA512_0/solution1/top.cc:310]   --->   Operation 138 'getelementptr' 'buddy_tree_V_0_addr_1' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (3.25ns)   --->   "store i64 %tmp_8, i64* %buddy_tree_V_0_addr_1, align 8" [HTA512_0/solution1/top.cc:310]   --->   Operation 139 'store' <Predicate = (!tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1417982" [HTA512_0/solution1/top.cc:310]   --->   Operation 140 'br' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA512_0/solution1/top.cc:310]   --->   Operation 141 'getelementptr' 'buddy_tree_V_1_addr_1' <Predicate = (tmp_101)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (3.25ns)   --->   "store i64 %tmp_8, i64* %buddy_tree_V_1_addr_1, align 8" [HTA512_0/solution1/top.cc:310]   --->   Operation 142 'store' <Predicate = (tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1417982" [HTA512_0/solution1/top.cc:310]   --->   Operation 143 'br' <Predicate = (tmp_101)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_8 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_10, i32 0, i1 false)" [HTA512_0/solution1/top.cc:313]   --->   Operation 144 'bitset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_23 = zext i13 %p_Result_8 to i64" [HTA512_0/solution1/top.cc:314]   --->   Operation 145 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (4.59ns)   --->   "%r_V_2 = lshr i64 %tmp_8, %tmp_23" [HTA512_0/solution1/top.cc:314]   --->   Operation 146 'lshr' 'r_V_2' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%rec_bits_V = trunc i64 %r_V_2 to i2" [HTA512_0/solution1/top.cc:314]   --->   Operation 147 'trunc' 'rec_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit125" [HTA512_0/solution1/top.cc:316]   --->   Operation 148 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.98>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%p_03408_8_in = phi i13 [ %p_Result_8, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1417982 ], [ %p_Result_9, %._crit_edge52658992 ]"   --->   Operation 149 'phi' 'p_03408_8_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%p_03420_1_in = phi i4 [ %ans_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1417982 ], [ %now1_V_1, %._crit_edge52658992 ]"   --->   Operation 150 'phi' 'p_03420_1_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i2 [ %rec_bits_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1417982 ], [ -1, %._crit_edge52658992 ]"   --->   Operation 151 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%loc1_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03408_8_in, i32 1, i32 12)" [HTA512_0/solution1/top.cc:316]   --->   Operation 152 'partselect' 'loc1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%loc1_V_11 = zext i12 %loc1_V to i13" [HTA512_0/solution1/top.cc:316]   --->   Operation 153 'zext' 'loc1_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i4 %p_03420_1_in to i1" [HTA512_0/solution1/top.cc:298]   --->   Operation 154 'trunc' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.73ns)   --->   "%now1_V_1 = add i4 -1, %p_03420_1_in" [HTA512_0/solution1/top.cc:316]   --->   Operation 155 'add' 'now1_V_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (1.30ns)   --->   "%tmp_27 = icmp eq i4 %now1_V_1, 0" [HTA512_0/solution1/top.cc:316]   --->   Operation 156 'icmp' 'tmp_27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %.loopexit, label %_ifconv" [HTA512_0/solution1/top.cc:316]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%newIndex9 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %now1_V_1, i32 1, i32 3)" [HTA512_0/solution1/top.cc:316]   --->   Operation 158 'partselect' 'newIndex9' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%newIndex = zext i3 %newIndex9 to i64" [HTA512_0/solution1/top.cc:316]   --->   Operation 159 'zext' 'newIndex' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA512_0/solution1/top.cc:319]   --->   Operation 160 'getelementptr' 'buddy_tree_V_0_addr_3' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA512_0/solution1/top.cc:319]   --->   Operation 161 'load' 'buddy_tree_V_0_load_3' <Predicate = (!tmp_27)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA512_0/solution1/top.cc:319]   --->   Operation 162 'getelementptr' 'buddy_tree_V_1_addr_3' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA512_0/solution1/top.cc:319]   --->   Operation 163 'load' 'buddy_tree_V_1_load_3' <Predicate = (!tmp_27)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %p_Val2_3, i32 1)" [HTA512_0/solution1/top.cc:319]   --->   Operation 164 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_127 = trunc i2 %p_Val2_3 to i1" [HTA512_0/solution1/top.cc:319]   --->   Operation 165 'trunc' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_34 = and i1 %tmp_126, %tmp_127" [HTA512_0/solution1/top.cc:319]   --->   Operation 166 'and' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_35 = zext i1 %tmp_34 to i32" [HTA512_0/solution1/top.cc:319]   --->   Operation 167 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_37 = zext i12 %loc1_V to i32" [HTA512_0/solution1/top.cc:319]   --->   Operation 168 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%op2_assign_1 = shl i32 %tmp_35, %tmp_37" [HTA512_0/solution1/top.cc:319]   --->   Operation 169 'shl' 'op2_assign_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_39 = sext i32 %op2_assign_1 to i64" [HTA512_0/solution1/top.cc:319]   --->   Operation 170 'sext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA512_0/solution1/top.cc:319]   --->   Operation 171 'load' 'buddy_tree_V_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA512_0/solution1/top.cc:319]   --->   Operation 172 'load' 'buddy_tree_V_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%buddy_tree_V_load_2_s = select i1 %tmp_111, i64 %buddy_tree_V_0_load_3, i64 %buddy_tree_V_1_load_3" [HTA512_0/solution1/top.cc:319]   --->   Operation 173 'select' 'buddy_tree_V_load_2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (3.56ns) (out node of the LUT)   --->   "%tmp_40 = or i64 %buddy_tree_V_load_2_s, %tmp_39" [HTA512_0/solution1/top.cc:319]   --->   Operation 174 'or' 'tmp_40' <Predicate = true> <Delay = 3.56> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %tmp_111, label %branch28, label %branch29" [HTA512_0/solution1/top.cc:319]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA512_0/solution1/top.cc:319]   --->   Operation 176 'getelementptr' 'buddy_tree_V_1_addr_5' <Predicate = (!tmp_27 & !tmp_111)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %buddy_tree_V_1_addr_5, align 8" [HTA512_0/solution1/top.cc:319]   --->   Operation 177 'store' <Predicate = (!tmp_27 & !tmp_111)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge52658992" [HTA512_0/solution1/top.cc:319]   --->   Operation 178 'br' <Predicate = (!tmp_27 & !tmp_111)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA512_0/solution1/top.cc:319]   --->   Operation 179 'getelementptr' 'buddy_tree_V_0_addr_5' <Predicate = (!tmp_27 & tmp_111)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %buddy_tree_V_0_addr_5, align 8" [HTA512_0/solution1/top.cc:319]   --->   Operation 180 'store' <Predicate = (!tmp_27 & tmp_111)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "br label %._crit_edge52658992" [HTA512_0/solution1/top.cc:319]   --->   Operation 181 'br' <Predicate = (!tmp_27 & tmp_111)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_9 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_11, i32 0, i1 false)" [HTA512_0/solution1/top.cc:320]   --->   Operation 182 'bitset' 'p_Result_9' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_62 = zext i13 %p_Result_9 to i64" [HTA512_0/solution1/top.cc:321]   --->   Operation 183 'zext' 'tmp_62' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%r_V_7 = lshr i64 %tmp_40, %tmp_62" [HTA512_0/solution1/top.cc:321]   --->   Operation 184 'lshr' 'r_V_7' <Predicate = (!tmp_27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%rec_bits_V_1 = trunc i64 %r_V_7 to i2" [HTA512_0/solution1/top.cc:321]   --->   Operation 185 'trunc' 'rec_bits_V_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp_63 = icmp eq i2 %rec_bits_V_1, -1" [HTA512_0/solution1/top.cc:322]   --->   Operation 186 'icmp' 'tmp_63' <Predicate = (!tmp_27)> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit125, label %.loopexit" [HTA512_0/solution1/top.cc:322]   --->   Operation 187 'br' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (1.76ns)   --->   "br label %26" [HTA512_0/solution1/top.cc:325]   --->   Operation 188 'br' <Predicate = (tmp_27) | (!tmp_63)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.98>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%p_03416_2_in = phi i4 [ %ans_V, %.loopexit ], [ %p_Repl2_11, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 189 'phi' 'p_03416_2_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%p_03400_3_in = phi i13 [ %loc1_V_10, %.loopexit ], [ %p_Repl2_s, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 190 'phi' 'p_03400_3_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%TMP_0_V_3 = phi i64 [ %tmp_V, %.loopexit ], [ %r_V_28, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 191 'phi' 'TMP_0_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%op2_assign_3 = phi i32 [ 1, %.loopexit ], [ %cnt, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 192 'phi' 'op2_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%p_Repl2_s = shl i13 %p_03400_3_in, 1" [HTA512_0/solution1/top.cc:325]   --->   Operation 193 'shl' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (1.73ns)   --->   "%p_Repl2_11 = add i4 1, %p_03416_2_in" [HTA512_0/solution1/top.cc:325]   --->   Operation 194 'add' 'p_Repl2_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Repl2_11, i32 3)" [HTA512_0/solution1/top.cc:325]   --->   Operation 195 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %tmp_142, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit67.loopexit, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit" [HTA512_0/solution1/top.cc:325]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i32 %op2_assign_3 to i2" [HTA512_0/solution1/top.cc:325]   --->   Operation 197 'trunc' 'tmp_150' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%newIndex17_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %op2_assign_3, i32 2, i32 3)" [HTA512_0/solution1/top.cc:325]   --->   Operation 198 'partselect' 'newIndex17_t' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %op2_assign_3, i32 2)" [HTA512_0/solution1/top.cc:325]   --->   Operation 199 'bitselect' 'tmp_151' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.30ns)   --->   "switch i2 %tmp_150, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [HTA512_0/solution1/top.cc:327]   --->   Operation 200 'switch' <Predicate = (!tmp_142)> <Delay = 1.30>
ST_11 : Operation 201 [1/1] (0.80ns)   --->   "%mask_V_load26_phi_ca = select i1 %tmp_151, i64 4294967295, i64 15" [HTA512_0/solution1/top.cc:327]   --->   Operation 201 'select' 'mask_V_load26_phi_ca' <Predicate = (!tmp_142 & tmp_150 == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA512_0/solution1/top.cc:327]   --->   Operation 202 'br' <Predicate = (!tmp_142 & tmp_150 == 2)> <Delay = 1.86>
ST_11 : Operation 203 [1/1] (1.77ns)   --->   "%tmp_104 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex17_t)" [HTA512_0/solution1/top.cc:325]   --->   Operation 203 'mux' 'tmp_104' <Predicate = (!tmp_142 & tmp_150 == 1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA512_0/solution1/top.cc:327]   --->   Operation 204 'br' <Predicate = (!tmp_142 & tmp_150 == 1)> <Delay = 1.86>
ST_11 : Operation 205 [1/1] (1.77ns)   --->   "%tmp_103 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex17_t)" [HTA512_0/solution1/top.cc:325]   --->   Operation 205 'mux' 'tmp_103' <Predicate = (!tmp_142 & tmp_150 == 0)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA512_0/solution1/top.cc:327]   --->   Operation 206 'br' <Predicate = (!tmp_142 & tmp_150 == 0)> <Delay = 1.86>
ST_11 : Operation 207 [1/1] (0.96ns)   --->   "%mask_V_load27_phi_ca = select i1 %tmp_151, i64 -1, i64 255" [HTA512_0/solution1/top.cc:327]   --->   Operation 207 'select' 'mask_V_load27_phi_ca' <Predicate = (!tmp_142 & tmp_150 == 3)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA512_0/solution1/top.cc:327]   --->   Operation 208 'br' <Predicate = (!tmp_142 & tmp_150 == 3)> <Delay = 1.86>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i4 %p_03416_2_in to i1" [HTA512_0/solution1/top.cc:298]   --->   Operation 209 'trunc' 'tmp_159' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%newIndex14 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_Repl2_11, i32 1, i32 3)" [HTA512_0/solution1/top.cc:325]   --->   Operation 210 'partselect' 'newIndex14' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%newIndex15 = zext i3 %newIndex14 to i64" [HTA512_0/solution1/top.cc:325]   --->   Operation 211 'zext' 'newIndex15' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA512_0/solution1/top.cc:328]   --->   Operation 212 'getelementptr' 'buddy_tree_V_0_addr_8' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 213 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_7 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA512_0/solution1/top.cc:328]   --->   Operation 213 'load' 'buddy_tree_V_0_load_7' <Predicate = (!tmp_142)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA512_0/solution1/top.cc:328]   --->   Operation 214 'getelementptr' 'buddy_tree_V_1_addr_8' <Predicate = (!tmp_142)> <Delay = 0.00>
ST_11 : Operation 215 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_7 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA512_0/solution1/top.cc:328]   --->   Operation 215 'load' 'buddy_tree_V_1_load_7' <Predicate = (!tmp_142)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 216 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit67"   --->   Operation 216 'br' <Predicate = (tmp_142)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%mask_V_load_phi = phi i64 [ %tmp_103, %branch4 ], [ %tmp_104, %branch5 ], [ %mask_V_load26_phi_ca, %branch6 ], [ %mask_V_load27_phi_ca, %branch7 ]" [HTA512_0/solution1/top.cc:327]   --->   Operation 217 'phi' 'mask_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_96 = zext i13 %p_Repl2_s to i64" [HTA512_0/solution1/top.cc:327]   --->   Operation 218 'zext' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (4.59ns)   --->   "%r_V_28 = shl i64 %mask_V_load_phi, %tmp_96" [HTA512_0/solution1/top.cc:327]   --->   Operation 219 'shl' 'r_V_28' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_7 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA512_0/solution1/top.cc:328]   --->   Operation 220 'load' 'buddy_tree_V_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 221 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_7 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA512_0/solution1/top.cc:328]   --->   Operation 221 'load' 'buddy_tree_V_1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node r_V_22)   --->   "%lhs_V_4 = select i1 %tmp_159, i64 %buddy_tree_V_0_load_7, i64 %buddy_tree_V_1_load_7" [HTA512_0/solution1/top.cc:328]   --->   Operation 222 'select' 'lhs_V_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_22 = or i64 %lhs_V_4, %r_V_28" [HTA512_0/solution1/top.cc:328]   --->   Operation 223 'or' 'r_V_22' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_159, label %branch33, label %branch32" [HTA512_0/solution1/top.cc:328]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4128136137 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA512_0/solution1/top.cc:328]   --->   Operation 225 'getelementptr' 'buddy_tree_V_1_addr_4128136137' <Predicate = (!tmp_159)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (3.25ns)   --->   "store i64 %r_V_22, i64* %buddy_tree_V_1_addr_4128136137, align 8" [HTA512_0/solution1/top.cc:328]   --->   Operation 226 'store' <Predicate = (!tmp_159)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102" [HTA512_0/solution1/top.cc:328]   --->   Operation 227 'br' <Predicate = (!tmp_159)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4130134135 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA512_0/solution1/top.cc:328]   --->   Operation 228 'getelementptr' 'buddy_tree_V_0_addr_4130134135' <Predicate = (tmp_159)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (3.25ns)   --->   "store i64 %r_V_22, i64* %buddy_tree_V_0_addr_4130134135, align 8" [HTA512_0/solution1/top.cc:328]   --->   Operation 229 'store' <Predicate = (tmp_159)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102" [HTA512_0/solution1/top.cc:328]   --->   Operation 230 'br' <Predicate = (tmp_159)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (2.55ns)   --->   "%cnt = add nsw i32 %op2_assign_3, 1" [HTA512_0/solution1/top.cc:325]   --->   Operation 231 'add' 'cnt' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "br label %26" [HTA512_0/solution1/top.cc:325]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 7.45>
ST_14 : Operation 233 [1/1] (1.73ns)   --->   "%r_V_29 = sub i4 -6, %ans_V" [HTA512_0/solution1/top.cc:357]   --->   Operation 233 'sub' 'r_V_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_29, i32 3)" [HTA512_0/solution1/top.cc:357]   --->   Operation 234 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12_cast = sext i4 %r_V_29 to i16" [HTA512_0/solution1/top.cc:357]   --->   Operation 235 'sext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_7 = zext i16 %free_target_V to i32" [HTA512_0/solution1/top.cc:357]   --->   Operation 236 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (1.73ns)   --->   "%tmp_10 = sub i4 0, %r_V_29" [HTA512_0/solution1/top.cc:357]   --->   Operation 237 'sub' 'tmp_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_14_cast = sext i4 %tmp_10 to i32" [HTA512_0/solution1/top.cc:357]   --->   Operation 238 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = shl i32 %tmp_7, %tmp_14_cast" [HTA512_0/solution1/top.cc:357]   --->   Operation 239 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = lshr i16 %free_target_V, %tmp_12_cast" [HTA512_0/solution1/top.cc:357]   --->   Operation 240 'lshr' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_32 = trunc i32 %tmp_11 to i13" [HTA512_0/solution1/top.cc:357]   --->   Operation 241 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_36 = trunc i16 %tmp_12 to i13" [HTA512_0/solution1/top.cc:357]   --->   Operation 242 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (3.98ns) (out node of the LUT)   --->   "%tmp_13 = select i1 %tmp_26, i13 %tmp_32, i13 %tmp_36" [HTA512_0/solution1/top.cc:357]   --->   Operation 243 'select' 'tmp_13' <Predicate = true> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i8 %addr_tree_map_V_load to i16" [HTA512_0/solution1/top.cc:357]   --->   Operation 244 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (1.73ns)   --->   "%tmp_14 = add i4 -7, %ans_V" [HTA512_0/solution1/top.cc:357]   --->   Operation 245 'add' 'tmp_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i4 %tmp_14 to i16" [HTA512_0/solution1/top.cc:357]   --->   Operation 246 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (3.14ns)   --->   "%tmp_16 = shl i16 %tmp_25_cast, %tmp_30_cast" [HTA512_0/solution1/top.cc:357]   --->   Operation 247 'shl' 'tmp_16' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%r_V = trunc i16 %tmp_16 to i13" [HTA512_0/solution1/top.cc:357]   --->   Operation 248 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA512_0/solution1/top.cc:357]   --->   Operation 249 'load' 'shift_constant_V_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 15 <SV = 6> <Delay = 8.74>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17 = sub i13 %tmp_13, %r_V" [HTA512_0/solution1/top.cc:357]   --->   Operation 250 'sub' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_19 = zext i5 %shift_constant_V_loa_1 to i13" [HTA512_0/solution1/top.cc:357]   --->   Operation 251 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%loc_tree_V_5 = add i13 %tmp_17, %tmp_19" [HTA512_0/solution1/top.cc:357]   --->   Operation 252 'add' 'loc_tree_V_5' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i13 %loc_tree_V_5 to i14" [HTA512_0/solution1/top.cc:360]   --->   Operation 253 'zext' 'lhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (1.67ns)   --->   "%r_V_3 = add i14 14, %lhs_V_3_cast" [HTA512_0/solution1/top.cc:360]   --->   Operation 254 'add' 'r_V_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_20 = zext i14 %r_V_3 to i64" [HTA512_0/solution1/top.cc:360]   --->   Operation 255 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %addr_tree_map_V_load, i32 1, i32 7)" [HTA512_0/solution1/top.cc:307]   --->   Operation 256 'partselect' 'newIndex5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%newIndex6 = zext i7 %newIndex5 to i64" [HTA512_0/solution1/top.cc:307]   --->   Operation 257 'zext' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr = getelementptr [35 x i16]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA512_0/solution1/top.cc:360]   --->   Operation 258 'getelementptr' 'group_tree_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [2/2] (2.32ns)   --->   "%group_tree_V_1_load = load i16* %group_tree_V_1_addr, align 2" [HTA512_0/solution1/top.cc:360]   --->   Operation 259 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr = getelementptr [35 x i16]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA512_0/solution1/top.cc:360]   --->   Operation 260 'getelementptr' 'group_tree_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [2/2] (2.32ns)   --->   "%group_tree_V_0_load = load i16* %group_tree_V_0_addr, align 2" [HTA512_0/solution1/top.cc:360]   --->   Operation 261 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%mark_mask_V_addr = getelementptr [32 x i15]* @mark_mask_V, i64 0, i64 %tmp_20" [HTA512_0/solution1/top.cc:360]   --->   Operation 262 'getelementptr' 'mark_mask_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [2/2] (3.25ns)   --->   "%rhs_V_2 = load i15* %mark_mask_V_addr, align 2" [HTA512_0/solution1/top.cc:360]   --->   Operation 263 'load' 'rhs_V_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 16 <SV = 7> <Delay = 4.24>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i8 %addr_tree_map_V_load to i1" [HTA512_0/solution1/top.cc:307]   --->   Operation 264 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/2] (2.32ns)   --->   "%group_tree_V_1_load = load i16* %group_tree_V_1_addr, align 2" [HTA512_0/solution1/top.cc:360]   --->   Operation 265 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_16 : Operation 266 [1/2] (2.32ns)   --->   "%group_tree_V_0_load = load i16* %group_tree_V_0_addr, align 2" [HTA512_0/solution1/top.cc:360]   --->   Operation 266 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_16 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%lhs_V = select i1 %tmp_84, i16 %group_tree_V_1_load, i16 %group_tree_V_0_load" [HTA512_0/solution1/top.cc:360]   --->   Operation 267 'select' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 268 [1/2] (3.25ns)   --->   "%rhs_V_2 = load i15* %mark_mask_V_addr, align 2" [HTA512_0/solution1/top.cc:360]   --->   Operation 268 'load' 'rhs_V_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_16 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%rhs_V_4_cast = sext i15 %rhs_V_2 to i16" [HTA512_0/solution1/top.cc:360]   --->   Operation 269 'sext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_4 = or i16 %rhs_V_4_cast, %lhs_V" [HTA512_0/solution1/top.cc:360]   --->   Operation 270 'or' 'r_V_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 3.98>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%TMP_0_V_1 = zext i16 %r_V_4 to i64" [HTA512_0/solution1/top.cc:361]   --->   Operation 271 'zext' 'TMP_0_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_10 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_5, i32 0, i1 false)" [HTA512_0/solution1/top.cc:362]   --->   Operation 272 'bitset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i13 %p_Result_10 to i16" [HTA512_0/solution1/top.cc:363]   --->   Operation 273 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (3.98ns)   --->   "%r_V_6 = lshr i16 %r_V_4, %tmp_47_cast" [HTA512_0/solution1/top.cc:363]   --->   Operation 274 'lshr' 'r_V_6' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%r_V_12_cast = zext i16 %r_V_6 to i64" [HTA512_0/solution1/top.cc:363]   --->   Operation 275 'zext' 'r_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (1.76ns)   --->   "br label %27" [HTA512_0/solution1/top.cc:365]   --->   Operation 276 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 9> <Delay = 5.22>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%p_03420_2_in = phi i4 [ %ans_V, %_ifconv13 ], [ %now1_V_2, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 277 'phi' 'p_03420_2_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%p_03424_1_in = phi i64 [ %r_V_12_cast, %_ifconv13 ], [ %r_V_8, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 278 'phi' 'p_03424_1_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%p_03396_1_in_in = phi i13 [ %p_Result_10, %_ifconv13 ], [ %p_Result_11, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 279 'phi' 'p_03396_1_in_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%p_03368_4 = phi i64 [ %TMP_0_V_1, %_ifconv13 ], [ %TMP_0_V_4, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 280 'phi' 'p_03368_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (1.73ns)   --->   "%now1_V_2 = add i4 -1, %p_03420_2_in" [HTA512_0/solution1/top.cc:365]   --->   Operation 281 'add' 'now1_V_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%rec_bits_V_3 = trunc i64 %p_03424_1_in to i2" [HTA512_0/solution1/top.cc:363]   --->   Operation 282 'trunc' 'rec_bits_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %now1_V_2, i32 3)" [HTA512_0/solution1/top.cc:365]   --->   Operation 283 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.95ns)   --->   "%tmp_22 = icmp eq i2 %rec_bits_V_3, -1" [HTA512_0/solution1/top.cc:365]   --->   Operation 284 'icmp' 'tmp_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (0.97ns)   --->   "%tmp_25 = and i1 %tmp_106, %tmp_22" [HTA512_0/solution1/top.cc:365]   --->   Operation 285 'and' 'tmp_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %28" [HTA512_0/solution1/top.cc:365]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%p_03396_1_in = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03396_1_in_in, i32 1, i32 12)" [HTA512_0/solution1/top.cc:365]   --->   Operation 287 'partselect' 'p_03396_1_in' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_28 = zext i12 %p_03396_1_in to i13" [HTA512_0/solution1/top.cc:365]   --->   Operation 288 'zext' 'tmp_28' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (1.54ns)   --->   "%loc_tree_V = add i13 %tmp_28, -1" [HTA512_0/solution1/top.cc:365]   --->   Operation 289 'add' 'loc_tree_V' <Predicate = (tmp_25)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_4)   --->   "%tmp_30 = zext i13 %loc_tree_V to i32" [HTA512_0/solution1/top.cc:368]   --->   Operation 290 'zext' 'tmp_30' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_4)   --->   "%op2_assign_s = shl i32 1, %tmp_30" [HTA512_0/solution1/top.cc:368]   --->   Operation 291 'shl' 'op2_assign_s' <Predicate = (tmp_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_4)   --->   "%tmp_31 = sext i32 %op2_assign_s to i64" [HTA512_0/solution1/top.cc:368]   --->   Operation 292 'sext' 'tmp_31' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (3.67ns) (out node of the LUT)   --->   "%TMP_0_V_4 = or i64 %tmp_31, %p_03368_4" [HTA512_0/solution1/top.cc:368]   --->   Operation 293 'or' 'TMP_0_V_4' <Predicate = (tmp_25)> <Delay = 3.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_11 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V, i32 0, i1 false)" [HTA512_0/solution1/top.cc:369]   --->   Operation 294 'bitset' 'p_Result_11' <Predicate = (tmp_25)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 6.53>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [HTA512_0/solution1/top.cc:366]   --->   Operation 295 'specregionbegin' 'tmp_29' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:367]   --->   Operation 296 'specpipeline' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_33 = zext i13 %p_Result_11 to i64" [HTA512_0/solution1/top.cc:370]   --->   Operation 297 'zext' 'tmp_33' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (4.59ns)   --->   "%r_V_8 = lshr i64 %TMP_0_V_4, %tmp_33" [HTA512_0/solution1/top.cc:370]   --->   Operation 298 'lshr' 'r_V_8' <Predicate = (tmp_25)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_29)" [HTA512_0/solution1/top.cc:371]   --->   Operation 299 'specregionend' 'empty_64' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "br label %27" [HTA512_0/solution1/top.cc:365]   --->   Operation 300 'br' <Predicate = (tmp_25)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 2.32>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i64 %p_03368_4 to i16" [HTA512_0/solution1/top.cc:374]   --->   Operation 301 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %branch49, label %branch48" [HTA512_0/solution1/top.cc:374]   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_1 = getelementptr [35 x i16]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA512_0/solution1/top.cc:360]   --->   Operation 303 'getelementptr' 'group_tree_V_0_addr_1' <Predicate = (!tmp_84)> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (2.32ns)   --->   "store i16 %tmp_108, i16* %group_tree_V_0_addr_1, align 2" [HTA512_0/solution1/top.cc:374]   --->   Operation 304 'store' <Predicate = (!tmp_84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "br label %29" [HTA512_0/solution1/top.cc:374]   --->   Operation 305 'br' <Predicate = (!tmp_84)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_1 = getelementptr [35 x i16]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA512_0/solution1/top.cc:360]   --->   Operation 306 'getelementptr' 'group_tree_V_1_addr_1' <Predicate = (tmp_84)> <Delay = 0.00>
ST_20 : Operation 307 [1/1] (2.32ns)   --->   "store i16 %tmp_108, i16* %group_tree_V_1_addr_1, align 2" [HTA512_0/solution1/top.cc:374]   --->   Operation 307 'store' <Predicate = (tmp_84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "br label %29" [HTA512_0/solution1/top.cc:374]   --->   Operation 308 'br' <Predicate = (tmp_84)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (1.76ns)   --->   "br label %30" [HTA512_0/solution1/top.cc:380]   --->   Operation 309 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i11 [ %loc1_V_9_cast_cast, %29 ], [ %tmp_98, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112 ]" [HTA512_0/solution1/top.cc:305]   --->   Operation 310 'phi' 'p_Val2_11' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%p_03420_3 = phi i4 [ 7, %29 ], [ %now1_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112 ]"   --->   Operation 311 'phi' 'p_03420_3' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i2 [ %rec_bits_V_3, %29 ], [ %rec_bits_V_2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112 ]"   --->   Operation 312 'phi' 'p_Val2_2' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (0.95ns)   --->   "%tmp_89 = icmp eq i2 %p_Val2_2, -1" [HTA512_0/solution1/top.cc:380]   --->   Operation 313 'icmp' 'tmp_89' <Predicate = (tmp_15)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (1.30ns)   --->   "%not_s = icmp ne i4 %p_03420_3, 0" [HTA512_0/solution1/top.cc:380]   --->   Operation 314 'icmp' 'not_s' <Predicate = (tmp_15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.97ns)   --->   "%tmp_90 = and i1 %tmp_89, %not_s" [HTA512_0/solution1/top.cc:380]   --->   Operation 315 'and' 'tmp_90' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %tmp_90, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv, label %31" [HTA512_0/solution1/top.cc:380]   --->   Operation 316 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%newIndex10 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_03420_3, i32 1, i32 3)" [HTA512_0/solution1/top.cc:380]   --->   Operation 317 'partselect' 'newIndex10' <Predicate = (tmp_15 & tmp_90)> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%newIndex11 = zext i3 %newIndex10 to i64" [HTA512_0/solution1/top.cc:380]   --->   Operation 318 'zext' 'newIndex11' <Predicate = (tmp_15 & tmp_90)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA512_0/solution1/top.cc:382]   --->   Operation 319 'getelementptr' 'buddy_tree_V_1_addr_7' <Predicate = (tmp_15 & tmp_90)> <Delay = 0.00>
ST_21 : Operation 320 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA512_0/solution1/top.cc:382]   --->   Operation 320 'load' 'buddy_tree_V_1_load_4' <Predicate = (tmp_15 & tmp_90)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA512_0/solution1/top.cc:382]   --->   Operation 321 'getelementptr' 'buddy_tree_V_0_addr_7' <Predicate = (tmp_15 & tmp_90)> <Delay = 0.00>
ST_21 : Operation 322 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA512_0/solution1/top.cc:382]   --->   Operation 322 'load' 'buddy_tree_V_0_load_4' <Predicate = (tmp_15 & tmp_90)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%TMP_0_V_7 = zext i16 %tmp_108 to i64" [HTA512_0/solution1/top.cc:386]   --->   Operation 323 'zext' 'TMP_0_V_7' <Predicate = (tmp_15 & !tmp_90)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit67"   --->   Operation 324 'br' <Predicate = (tmp_15 & !tmp_90)> <Delay = 1.76>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%p_03396_2 = phi i8 [ %addr_tree_map_V_load, %31 ], [ 0, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit67.loopexit ]" [HTA512_0/solution1/top.cc:307]   --->   Operation 325 'phi' 'p_03396_2' <Predicate = (!tmp_15) | (!tmp_90)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%rhs_V_4 = phi i64 [ %TMP_0_V_7, %31 ], [ %TMP_0_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit67.loopexit ]"   --->   Operation 326 'phi' 'rhs_V_4' <Predicate = (!tmp_15) | (!tmp_90)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i64 %rhs_V_4 to i2" [HTA512_0/solution1/top.cc:391]   --->   Operation 327 'trunc' 'tmp_153' <Predicate = (!tmp_15) | (!tmp_90)> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %33, label %32" [HTA512_0/solution1/top.cc:391]   --->   Operation 328 'br' <Predicate = (!tmp_15) | (!tmp_90)> <Delay = 0.00>
ST_21 : Operation 329 [2/2] (3.25ns)   --->   "%lhs_V_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:393]   --->   Operation 329 'load' 'lhs_V_5' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 330 [2/2] (3.25ns)   --->   "%lhs_V_6 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:394]   --->   Operation 330 'load' 'lhs_V_6' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 331 [2/2] (3.25ns)   --->   "%lhs_V_7 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:395]   --->   Operation 331 'load' 'lhs_V_7' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 332 [1/1] (0.95ns)   --->   "%p_Repl2_5 = icmp ne i2 %tmp_153, 0" [HTA512_0/solution1/top.cc:399]   --->   Operation 332 'icmp' 'p_Repl2_5' <Predicate = (tmp_15 & !tmp_90)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [2/2] (3.25ns)   --->   "%p_Val2_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:399]   --->   Operation 333 'load' 'p_Val2_12' <Predicate = (tmp_15 & !tmp_90)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 334 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:400]   --->   Operation 334 'load' 'p_Val2_13' <Predicate = (tmp_15 & !tmp_90)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 335 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:401]   --->   Operation 335 'load' 'p_Val2_14' <Predicate = (tmp_15 & !tmp_90)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 22 <SV = 12> <Delay = 6.61>
ST_22 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_91 = zext i11 %p_Val2_11 to i32" [HTA512_0/solution1/top.cc:382]   --->   Operation 336 'zext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%op2_assign_2 = shl i32 1, %tmp_91" [HTA512_0/solution1/top.cc:382]   --->   Operation 337 'shl' 'op2_assign_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_92 = sext i32 %op2_assign_2 to i64" [HTA512_0/solution1/top.cc:382]   --->   Operation 338 'sext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i4 %p_03420_3 to i1" [HTA512_0/solution1/top.cc:380]   --->   Operation 339 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 340 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA512_0/solution1/top.cc:382]   --->   Operation 340 'load' 'buddy_tree_V_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 341 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA512_0/solution1/top.cc:382]   --->   Operation 341 'load' 'buddy_tree_V_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%buddy_tree_V_load_5_s = select i1 %tmp_134, i64 %buddy_tree_V_1_load_4, i64 %buddy_tree_V_0_load_4" [HTA512_0/solution1/top.cc:382]   --->   Operation 342 'select' 'buddy_tree_V_load_5_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (3.35ns) (out node of the LUT)   --->   "%tmp_93 = or i64 %buddy_tree_V_load_5_s, %tmp_92" [HTA512_0/solution1/top.cc:382]   --->   Operation 343 'or' 'tmp_93' <Predicate = true> <Delay = 3.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %tmp_134, label %branch37, label %branch36" [HTA512_0/solution1/top.cc:382]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 4.59>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3152160161 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA512_0/solution1/top.cc:382]   --->   Operation 345 'getelementptr' 'buddy_tree_V_0_addr_3152160161' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (3.25ns)   --->   "store i64 %tmp_93, i64* %buddy_tree_V_0_addr_3152160161, align 8" [HTA512_0/solution1/top.cc:382]   --->   Operation 346 'store' <Predicate = (!tmp_134)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112" [HTA512_0/solution1/top.cc:382]   --->   Operation 347 'br' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3154158159 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA512_0/solution1/top.cc:382]   --->   Operation 348 'getelementptr' 'buddy_tree_V_1_addr_3154158159' <Predicate = (tmp_134)> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (3.25ns)   --->   "store i64 %tmp_93, i64* %buddy_tree_V_1_addr_3154158159, align 8" [HTA512_0/solution1/top.cc:382]   --->   Operation 349 'store' <Predicate = (tmp_134)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112" [HTA512_0/solution1/top.cc:382]   --->   Operation 350 'br' <Predicate = (tmp_134)> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%p_Val2_16_cast = zext i11 %p_Val2_11 to i13" [HTA512_0/solution1/top.cc:380]   --->   Operation 351 'zext' 'p_Val2_16_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_12 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %p_Val2_16_cast, i32 0, i1 false)" [HTA512_0/solution1/top.cc:383]   --->   Operation 352 'bitset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_97 = zext i13 %p_Result_12 to i64" [HTA512_0/solution1/top.cc:384]   --->   Operation 353 'zext' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (4.59ns)   --->   "%r_V_14 = lshr i64 %tmp_93, %tmp_97" [HTA512_0/solution1/top.cc:384]   --->   Operation 354 'lshr' 'r_V_14' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%rec_bits_V_2 = trunc i64 %r_V_14 to i2" [HTA512_0/solution1/top.cc:384]   --->   Operation 355 'trunc' 'rec_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (1.73ns)   --->   "%now1_V_3 = add i4 -1, %p_03420_3" [HTA512_0/solution1/top.cc:380]   --->   Operation 356 'add' 'now1_V_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_140 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_Val2_11, i32 1, i32 10)" [HTA512_0/solution1/top.cc:380]   --->   Operation 357 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_98 = zext i10 %tmp_140 to i11" [HTA512_0/solution1/top.cc:380]   --->   Operation 358 'zext' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "br label %30" [HTA512_0/solution1/top.cc:380]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 7.49>
ST_24 : Operation 360 [1/2] (3.25ns)   --->   "%lhs_V_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:393]   --->   Operation 360 'load' 'lhs_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 361 [1/1] (0.99ns)   --->   "%r_V_18 = or i64 %lhs_V_5, %rhs_V_4" [HTA512_0/solution1/top.cc:393]   --->   Operation 361 'or' 'r_V_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/1] (3.25ns)   --->   "store i64 %r_V_18, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:393]   --->   Operation 362 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 363 [1/2] (3.25ns)   --->   "%lhs_V_6 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:394]   --->   Operation 363 'load' 'lhs_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 364 [1/1] (0.99ns)   --->   "%r_V_19 = or i64 %lhs_V_6, %rhs_V_4" [HTA512_0/solution1/top.cc:394]   --->   Operation 364 'or' 'r_V_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/1] (3.25ns)   --->   "store i64 %r_V_19, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:394]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 366 [1/2] (3.25ns)   --->   "%lhs_V_7 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:395]   --->   Operation 366 'load' 'lhs_V_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 367 [1/1] (0.99ns)   --->   "%r_V_20 = or i64 %lhs_V_7, %rhs_V_4" [HTA512_0/solution1/top.cc:395]   --->   Operation 367 'or' 'r_V_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [1/1] (1.76ns)   --->   "br label %34" [HTA512_0/solution1/top.cc:396]   --->   Operation 368 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 12> <Delay = 6.50>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%i_assign = zext i8 %p_03396_2 to i32" [HTA512_0/solution1/top.cc:399]   --->   Operation 369 'zext' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/2] (3.25ns)   --->   "%p_Val2_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:399]   --->   Operation 370 'load' 'p_Val2_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_12, i32 %i_assign, i1 %p_Repl2_5)" [HTA512_0/solution1/top.cc:399]   --->   Operation 371 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:399]   --->   Operation 372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_155 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %rhs_V_4, i32 2, i32 5)" [HTA512_0/solution1/top.cc:400]   --->   Operation 373 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (1.30ns)   --->   "%p_Repl2_6 = icmp ne i4 %tmp_155, 0" [HTA512_0/solution1/top.cc:400]   --->   Operation 374 'icmp' 'p_Repl2_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:400]   --->   Operation 375 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_13, i32 %i_assign, i1 %p_Repl2_6)" [HTA512_0/solution1/top.cc:400]   --->   Operation 376 'bitset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 377 [1/1] (3.25ns)   --->   "store i64 %p_Result_1, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:400]   --->   Operation 377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %rhs_V_4, i32 6, i32 13)" [HTA512_0/solution1/top.cc:401]   --->   Operation 378 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (1.55ns)   --->   "%p_Repl2_7 = icmp ne i8 %tmp_157, 0" [HTA512_0/solution1/top.cc:401]   --->   Operation 379 'icmp' 'p_Repl2_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:401]   --->   Operation 380 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_14, i32 %i_assign, i1 %p_Repl2_7)" [HTA512_0/solution1/top.cc:401]   --->   Operation 381 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (1.76ns)   --->   "br label %34"   --->   Operation 382 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 13> <Delay = 7.49>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%storemerge = phi i64 [ %r_V_20, %32 ], [ %p_Result_2, %33 ]"   --->   Operation 383 'phi' 'storemerge' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (3.25ns)   --->   "store i64 %storemerge, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:401]   --->   Operation 384 'store' <Predicate = (!tmp & tmp_6)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_5)" [HTA512_0/solution1/top.cc:405]   --->   Operation 385 'specregionend' 'empty_65' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "br label %._crit_edge5264" [HTA512_0/solution1/top.cc:407]   --->   Operation 386 'br' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 387 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%rhs_V_3_load = load i64* %rhs_V_3" [HTA512_0/solution1/top.cc:225]   --->   Operation 388 'load' 'rhs_V_3_load' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 0.00>
ST_26 : Operation 389 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:223]   --->   Operation 389 'load' 'lhs_V_1' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 390 [1/1] (0.99ns)   --->   "%r_V_15 = and i64 %lhs_V_1, %rhs_V_3_load" [HTA512_0/solution1/top.cc:223]   --->   Operation 390 'and' 'r_V_15' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (3.25ns)   --->   "store i64 %r_V_15, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:223]   --->   Operation 391 'store' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 392 [1/2] (3.25ns)   --->   "%lhs_V_2 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:224]   --->   Operation 392 'load' 'lhs_V_2' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 393 [1/1] (0.99ns)   --->   "%r_V_16 = and i64 %lhs_V_2, %rhs_V_3_load" [HTA512_0/solution1/top.cc:224]   --->   Operation 393 'and' 'r_V_16' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [1/1] (3.25ns)   --->   "store i64 %r_V_16, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:224]   --->   Operation 394 'store' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 395 [1/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:225]   --->   Operation 395 'load' 'lhs_V_3' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 396 [1/1] (0.99ns)   --->   "%r_V_17 = and i64 %lhs_V_3, %rhs_V_3_load" [HTA512_0/solution1/top.cc:225]   --->   Operation 396 'and' 'r_V_17' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 397 [1/1] (3.25ns)   --->   "store i64 %r_V_17, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:225]   --->   Operation 397 'store' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA512_0/solution1/top.cc:292]   --->   Operation 398 'specregionend' 'empty_61' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (0.00ns)   --->   "br label %35" [HTA512_0/solution1/top.cc:293]   --->   Operation 399 'br' <Predicate = (tmp & !tmp_24 & !tmp_137)> <Delay = 0.00>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%i_assign_1 = zext i8 %op_V_assign to i32" [HTA512_0/solution1/top.cc:288]   --->   Operation 400 'zext' 'i_assign_1' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 0.00>
ST_26 : Operation 401 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:288]   --->   Operation 401 'load' 'p_Val2_15' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_15, i32 %i_assign_1, i1 %p_Repl2_8)" [HTA512_0/solution1/top.cc:288]   --->   Operation 402 'bitset' 'p_Result_3' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (3.25ns)   --->   "store i64 %p_Result_3, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:288]   --->   Operation 403 'store' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 404 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:289]   --->   Operation 404 'load' 'p_Val2_16' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_16, i32 %i_assign_1, i1 %p_Repl2_9)" [HTA512_0/solution1/top.cc:289]   --->   Operation 405 'bitset' 'p_Result_4' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 0.00>
ST_26 : Operation 406 [1/1] (3.25ns)   --->   "store i64 %p_Result_4, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:289]   --->   Operation 406 'store' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 407 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:290]   --->   Operation 407 'load' 'p_Val2_17' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_17, i32 %i_assign_1, i1 %p_Repl2_10)" [HTA512_0/solution1/top.cc:290]   --->   Operation 408 'bitset' 'p_Result_5' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (3.25ns)   --->   "store i64 %p_Result_5, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:225]   --->   Operation 409 'store' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 410 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA512_0/solution1/top.cc:292]   --->   Operation 410 'specregionend' 'empty_63' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 0.00>
ST_26 : Operation 411 [1/1] (0.00ns)   --->   "br label %35" [HTA512_0/solution1/top.cc:293]   --->   Operation 411 'br' <Predicate = (tmp & !tmp_24 & tmp_137)> <Delay = 0.00>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA512_0/solution1/top.cc:408]   --->   Operation 412 'specregionend' 'empty_66' <Predicate = (!tmp) | (!tmp_24)> <Delay = 0.00>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "br label %36" [HTA512_0/solution1/top.cc:434]   --->   Operation 413 'br' <Predicate = (!tmp) | (!tmp_24)> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA512_0/solution1/top.cc:119]   --->   Operation 414 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 415 [1/1] (0.00ns)   --->   "ret void" [HTA512_0/solution1/top.cc:434]   --->   Operation 415 'ret' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 3.25>
ST_27 : Operation 416 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA512_0/solution1/top.cc:163]   --->   Operation 416 'load' 'buddy_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 417 [1/1] (1.76ns)   --->   "br label %._crit_edge44" [HTA512_0/solution1/top.cc:163]   --->   Operation 417 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 3> <Delay = 3.25>
ST_28 : Operation 418 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA512_0/solution1/top.cc:163]   --->   Operation 418 'load' 'buddy_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 419 [1/1] (1.76ns)   --->   "br label %._crit_edge44" [HTA512_0/solution1/top.cc:163]   --->   Operation 419 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 4> <Delay = 4.51>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%buddy_tree_V_load_1_s = phi i64 [ %buddy_tree_V_0_load_1, %branch8 ], [ %buddy_tree_V_1_load_1, %branch9 ]" [HTA512_0/solution1/top.cc:163]   --->   Operation 420 'phi' 'buddy_tree_V_load_1_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 421 [1/1] (3.52ns)   --->   "%tmp_21 = sub i64 0, %buddy_tree_V_load_1_s" [HTA512_0/solution1/top.cc:163]   --->   Operation 421 'sub' 'tmp_21' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 422 [1/1] (0.99ns)   --->   "%tmp_V_1 = and i64 %buddy_tree_V_load_1_s, %tmp_21" [HTA512_0/solution1/top.cc:163]   --->   Operation 422 'and' 'tmp_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 8.35>
ST_30 : Operation 423 [1/1] (8.35ns)   --->   "%op_V_assign = call fastcc i8 @log_2_64bit(i64 %tmp_V_1)" [HTA512_0/solution1/top.cc:164]   --->   Operation 423 'call' 'op_V_assign' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 424 [1/1] (2.77ns)   --->   "%tmp_24 = icmp eq i64 %tmp_V_1, 0" [HTA512_0/solution1/top.cc:166]   --->   Operation 424 'icmp' 'tmp_24' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %19, label %18" [HTA512_0/solution1/top.cc:166]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_s, i32 3)" [HTA512_0/solution1/top.cc:168]   --->   Operation 426 'bitselect' 'tmp_125' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "br i1 %tmp_125, label %_ifconv17, label %_ifconv21" [HTA512_0/solution1/top.cc:168]   --->   Operation 427 'br' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA512_0/solution1/top.cc:163]   --->   Operation 428 'getelementptr' 'buddy_tree_V_1_addr_4' <Predicate = (tmp_102 & !tmp_24 & !tmp_125)> <Delay = 0.00>
ST_30 : Operation 429 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA512_0/solution1/top.cc:187]   --->   Operation 429 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_102 & !tmp_24 & !tmp_125)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 430 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA512_0/solution1/top.cc:163]   --->   Operation 430 'getelementptr' 'buddy_tree_V_0_addr_4' <Predicate = (!tmp_102 & !tmp_24 & !tmp_125)> <Delay = 0.00>
ST_30 : Operation 431 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA512_0/solution1/top.cc:187]   --->   Operation 431 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_102 & !tmp_24 & !tmp_125)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)" [HTA512_0/solution1/top.cc:193]   --->   Operation 432 'write' <Predicate = (tmp_24)> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "br label %36" [HTA512_0/solution1/top.cc:194]   --->   Operation 433 'br' <Predicate = (tmp_24)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 7.98>
ST_31 : Operation 434 [1/1] (1.73ns)   --->   "%r_V_27 = sub i4 -6, %p_s" [HTA512_0/solution1/top.cc:186]   --->   Operation 434 'sub' 'r_V_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i4 %r_V_27 to i18" [HTA512_0/solution1/top.cc:186]   --->   Operation 435 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %op_V_assign to i18" [HTA512_0/solution1/top.cc:186]   --->   Operation 436 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 437 [1/1] (3.14ns)   --->   "%tmp_46 = shl i18 %tmp_41_cast, %tmp_40_cast" [HTA512_0/solution1/top.cc:186]   --->   Operation 437 'shl' 'tmp_46' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%r_V_13 = trunc i18 %tmp_46 to i13" [HTA512_0/solution1/top.cc:186]   --->   Operation 438 'trunc' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%output_addr_V = zext i13 %r_V_13 to i32" [HTA512_0/solution1/top.cc:186]   --->   Operation 439 'zext' 'output_addr_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 440 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V)" [HTA512_0/solution1/top.cc:186]   --->   Operation 440 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 441 [1/1] (0.99ns)   --->   "%TMP_0_V = xor i64 %tmp_V_1, -1" [HTA512_0/solution1/top.cc:187]   --->   Operation 441 'xor' 'TMP_0_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 442 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA512_0/solution1/top.cc:187]   --->   Operation 442 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_102)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 443 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA512_0/solution1/top.cc:187]   --->   Operation 443 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_102)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node tmp_83)   --->   "%buddy_tree_V_load_3_s = select i1 %tmp_102, i64 %buddy_tree_V_1_load_2, i64 %buddy_tree_V_0_load_2" [HTA512_0/solution1/top.cc:187]   --->   Operation 444 'select' 'buddy_tree_V_load_3_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 445 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_83 = and i64 %buddy_tree_V_load_3_s, %TMP_0_V" [HTA512_0/solution1/top.cc:187]   --->   Operation 445 'and' 'tmp_83' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %branch13, label %branch12" [HTA512_0/solution1/top.cc:187]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA512_0/solution1/top.cc:163]   --->   Operation 447 'getelementptr' 'buddy_tree_V_0_addr_6' <Predicate = (!tmp_102)> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (3.25ns)   --->   "store i64 %tmp_83, i64* %buddy_tree_V_0_addr_6, align 8" [HTA512_0/solution1/top.cc:187]   --->   Operation 448 'store' <Predicate = (!tmp_102)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2754750" [HTA512_0/solution1/top.cc:187]   --->   Operation 449 'br' <Predicate = (!tmp_102)> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA512_0/solution1/top.cc:163]   --->   Operation 450 'getelementptr' 'buddy_tree_V_1_addr_6' <Predicate = (tmp_102)> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (3.25ns)   --->   "store i64 %tmp_83, i64* %buddy_tree_V_1_addr_6, align 8" [HTA512_0/solution1/top.cc:187]   --->   Operation 451 'store' <Predicate = (tmp_102)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2754750" [HTA512_0/solution1/top.cc:187]   --->   Operation 452 'br' <Predicate = (tmp_102)> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (1.76ns)   --->   "br label %20"   --->   Operation 453 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 6> <Delay = 4.22>
ST_32 : Operation 454 [1/1] (0.97ns)   --->   "%r_V_5 = xor i4 %p_s, -8" [HTA512_0/solution1/top.cc:170]   --->   Operation 454 'xor' 'r_V_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_38 = zext i4 %r_V_5 to i64" [HTA512_0/solution1/top.cc:170]   --->   Operation 455 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 456 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA512_0/solution1/top.cc:164]   --->   Operation 456 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "%newIndex8 = zext i7 %newIndex7 to i64" [HTA512_0/solution1/top.cc:164]   --->   Operation 457 'zext' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_2 = getelementptr [35 x i16]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA512_0/solution1/top.cc:170]   --->   Operation 458 'getelementptr' 'group_tree_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [2/2] (2.32ns)   --->   "%group_tree_V_1_load_1 = load i16* %group_tree_V_1_addr_2, align 2" [HTA512_0/solution1/top.cc:170]   --->   Operation 459 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_2 = getelementptr [35 x i16]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA512_0/solution1/top.cc:170]   --->   Operation 460 'getelementptr' 'group_tree_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 461 [2/2] (2.32ns)   --->   "%group_tree_V_0_load_1 = load i16* %group_tree_V_0_addr_2, align 2" [HTA512_0/solution1/top.cc:170]   --->   Operation 461 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%group_tree_mask_V_ad = getelementptr [8 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_38" [HTA512_0/solution1/top.cc:170]   --->   Operation 462 'getelementptr' 'group_tree_mask_V_ad' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [2/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA512_0/solution1/top.cc:170]   --->   Operation 463 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "%shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_38" [HTA512_0/solution1/top.cc:173]   --->   Operation 464 'getelementptr' 'shift_constant_V_add' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 465 [2/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA512_0/solution1/top.cc:173]   --->   Operation 465 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 33 <SV = 7> <Delay = 7.31>
ST_33 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_128 = trunc i8 %op_V_assign to i1" [HTA512_0/solution1/top.cc:164]   --->   Operation 466 'trunc' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 467 [1/2] (2.32ns)   --->   "%group_tree_V_1_load_1 = load i16* %group_tree_V_1_addr_2, align 2" [HTA512_0/solution1/top.cc:170]   --->   Operation 467 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_33 : Operation 468 [1/2] (2.32ns)   --->   "%group_tree_V_0_load_1 = load i16* %group_tree_V_0_addr_2, align 2" [HTA512_0/solution1/top.cc:170]   --->   Operation 468 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_33 : Operation 469 [1/1] (0.80ns)   --->   "%group_tree_V_load_ph = select i1 %tmp_128, i16 %group_tree_V_1_load_1, i16 %group_tree_V_0_load_1" [HTA512_0/solution1/top.cc:170]   --->   Operation 469 'select' 'group_tree_V_load_ph' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 470 [1/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA512_0/solution1/top.cc:170]   --->   Operation 470 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i31 %rhs_V to i16" [HTA512_0/solution1/top.cc:170]   --->   Operation 471 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (0.99ns)   --->   "%TMP_1_V = and i16 %tmp_129, %group_tree_V_load_ph" [HTA512_0/solution1/top.cc:170]   --->   Operation 472 'and' 'TMP_1_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 473 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 -1, %TMP_1_V" [HTA512_0/solution1/top.cc:171]   --->   Operation 473 'add' 'tmp_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 474 [1/1] (2.07ns)   --->   "%p_5 = sub i16 0, %TMP_1_V" [HTA512_0/solution1/top.cc:171]   --->   Operation 474 'sub' 'p_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 475 [1/1] (0.99ns)   --->   "%TMP_1_V_1 = and i16 %TMP_1_V, %p_5" [HTA512_0/solution1/top.cc:171]   --->   Operation 475 'and' 'TMP_1_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 476 [1/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA512_0/solution1/top.cc:173]   --->   Operation 476 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_33 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%p_03138_0_not = xor i16 %TMP_1_V, -1" [HTA512_0/solution1/top.cc:175]   --->   Operation 477 'xor' 'p_03138_0_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%p_7 = or i16 %tmp_41, %p_03138_0_not" [HTA512_0/solution1/top.cc:175]   --->   Operation 478 'or' 'p_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 479 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_88 = and i16 %group_tree_V_load_ph, %p_7" [HTA512_0/solution1/top.cc:175]   --->   Operation 479 'and' 'tmp_88' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 8> <Delay = 8.54>
ST_34 : Operation 480 [1/1] (2.42ns)   --->   "%tmp_42 = icmp eq i16 %TMP_1_V_1, -32768" [HTA512_0/solution1/top.cc:171]   --->   Operation 480 'icmp' 'tmp_42' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_51_cast = select i1 %tmp_42, i3 -1, i3 0" [HTA512_0/solution1/top.cc:171]   --->   Operation 481 'select' 'tmp_51_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 482 [1/1] (2.42ns)   --->   "%tmp_43 = icmp eq i16 %TMP_1_V_1, 2" [HTA512_0/solution1/top.cc:171]   --->   Operation 482 'icmp' 'tmp_43' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [1/1] (2.42ns)   --->   "%tmp_44 = icmp eq i16 %TMP_1_V_1, 4" [HTA512_0/solution1/top.cc:171]   --->   Operation 483 'icmp' 'tmp_44' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_53_cast_cast_cas = select i1 %tmp_44, i3 2, i3 1" [HTA512_0/solution1/top.cc:171]   --->   Operation 484 'select' 'tmp_53_cast_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_45 = or i1 %tmp_44, %tmp_43" [HTA512_0/solution1/top.cc:171]   --->   Operation 485 'or' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 486 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_47 = select i1 %tmp_45, i3 %tmp_53_cast_cast_cas, i3 %tmp_51_cast" [HTA512_0/solution1/top.cc:171]   --->   Operation 486 'select' 'tmp_47' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_55_cast = sext i3 %tmp_47 to i4" [HTA512_0/solution1/top.cc:171]   --->   Operation 487 'sext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 488 [1/1] (2.42ns)   --->   "%tmp_48 = icmp eq i16 %TMP_1_V_1, 8" [HTA512_0/solution1/top.cc:171]   --->   Operation 488 'icmp' 'tmp_48' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 489 [1/1] (2.42ns)   --->   "%tmp_49 = icmp eq i16 %TMP_1_V_1, 16" [HTA512_0/solution1/top.cc:171]   --->   Operation 489 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_64_cast_cast = select i1 %tmp_49, i4 4, i4 3" [HTA512_0/solution1/top.cc:171]   --->   Operation 490 'select' 'tmp_64_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_50 = or i1 %tmp_49, %tmp_48" [HTA512_0/solution1/top.cc:171]   --->   Operation 491 'or' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 492 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_51 = select i1 %tmp_50, i4 %tmp_64_cast_cast, i4 %tmp_55_cast" [HTA512_0/solution1/top.cc:171]   --->   Operation 492 'select' 'tmp_51' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 493 [1/1] (2.42ns)   --->   "%tmp_52 = icmp eq i16 %TMP_1_V_1, 32" [HTA512_0/solution1/top.cc:171]   --->   Operation 493 'icmp' 'tmp_52' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 494 [1/1] (2.42ns)   --->   "%tmp_53 = icmp eq i16 %TMP_1_V_1, 64" [HTA512_0/solution1/top.cc:171]   --->   Operation 494 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_68_cast_cast = select i1 %tmp_53, i4 6, i4 5" [HTA512_0/solution1/top.cc:171]   --->   Operation 495 'select' 'tmp_68_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_54 = or i1 %tmp_53, %tmp_52" [HTA512_0/solution1/top.cc:171]   --->   Operation 496 'or' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 497 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_55 = select i1 %tmp_54, i4 %tmp_68_cast_cast, i4 %tmp_51" [HTA512_0/solution1/top.cc:171]   --->   Operation 497 'select' 'tmp_55' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 498 [1/1] (2.42ns)   --->   "%tmp_56 = icmp eq i16 %TMP_1_V_1, 128" [HTA512_0/solution1/top.cc:171]   --->   Operation 498 'icmp' 'tmp_56' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 499 [1/1] (2.42ns)   --->   "%tmp_57 = icmp eq i16 %TMP_1_V_1, 256" [HTA512_0/solution1/top.cc:171]   --->   Operation 499 'icmp' 'tmp_57' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_58 = select i1 %tmp_57, i4 -8, i4 7" [HTA512_0/solution1/top.cc:171]   --->   Operation 500 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = or i1 %tmp_57, %tmp_56" [HTA512_0/solution1/top.cc:171]   --->   Operation 501 'or' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 502 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_60 = select i1 %tmp_59, i4 %tmp_58, i4 %tmp_55" [HTA512_0/solution1/top.cc:171]   --->   Operation 502 'select' 'tmp_60' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 503 [1/1] (2.42ns)   --->   "%tmp_61 = icmp eq i16 %TMP_1_V_1, 512" [HTA512_0/solution1/top.cc:171]   --->   Operation 503 'icmp' 'tmp_61' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 504 [1/1] (2.42ns)   --->   "%tmp_64 = icmp eq i16 %TMP_1_V_1, 1024" [HTA512_0/solution1/top.cc:171]   --->   Operation 504 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_65 = select i1 %tmp_64, i4 -6, i4 -7" [HTA512_0/solution1/top.cc:171]   --->   Operation 505 'select' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_66 = or i1 %tmp_64, %tmp_61" [HTA512_0/solution1/top.cc:171]   --->   Operation 506 'or' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 507 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_67 = select i1 %tmp_66, i4 %tmp_65, i4 %tmp_60" [HTA512_0/solution1/top.cc:171]   --->   Operation 507 'select' 'tmp_67' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 508 [1/1] (2.42ns)   --->   "%tmp_68 = icmp eq i16 %TMP_1_V_1, 2048" [HTA512_0/solution1/top.cc:171]   --->   Operation 508 'icmp' 'tmp_68' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 509 [1/1] (2.42ns)   --->   "%tmp_69 = icmp eq i16 %TMP_1_V_1, 4096" [HTA512_0/solution1/top.cc:171]   --->   Operation 509 'icmp' 'tmp_69' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%tmp_70 = select i1 %tmp_69, i4 -4, i4 -5" [HTA512_0/solution1/top.cc:171]   --->   Operation 510 'select' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%tmp_71 = or i1 %tmp_69, %tmp_68" [HTA512_0/solution1/top.cc:171]   --->   Operation 511 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 512 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_72 = select i1 %tmp_71, i4 %tmp_70, i4 %tmp_67" [HTA512_0/solution1/top.cc:171]   --->   Operation 512 'select' 'tmp_72' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 513 [1/1] (2.42ns)   --->   "%tmp_73 = icmp eq i16 %TMP_1_V_1, 8192" [HTA512_0/solution1/top.cc:171]   --->   Operation 513 'icmp' 'tmp_73' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 514 [1/1] (2.42ns)   --->   "%tmp_74 = icmp eq i16 %TMP_1_V_1, 16384" [HTA512_0/solution1/top.cc:171]   --->   Operation 514 'icmp' 'tmp_74' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i8 %op_V_assign to i16" [HTA512_0/solution1/top.cc:173]   --->   Operation 515 'zext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 516 [1/1] (1.73ns)   --->   "%tmp_77 = add i4 -7, %p_s" [HTA512_0/solution1/top.cc:173]   --->   Operation 516 'add' 'tmp_77' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i4 %tmp_77 to i16" [HTA512_0/solution1/top.cc:173]   --->   Operation 517 'zext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 518 [1/1] (3.14ns)   --->   "%tmp_78 = shl i16 %tmp_92_cast, %tmp_89_cast" [HTA512_0/solution1/top.cc:173]   --->   Operation 518 'shl' 'tmp_78' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 519 [1/1] (0.00ns)   --->   "%r_V_9 = trunc i16 %tmp_78 to i13" [HTA512_0/solution1/top.cc:173]   --->   Operation 519 'trunc' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 35 <SV = 9> <Delay = 8.51>
ST_35 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_122_cast_cast = select i1 %tmp_74, i4 -2, i4 -3" [HTA512_0/solution1/top.cc:171]   --->   Operation 520 'select' 'tmp_122_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_75 = or i1 %tmp_74, %tmp_73" [HTA512_0/solution1/top.cc:171]   --->   Operation 521 'or' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 522 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_76 = select i1 %tmp_75, i4 %tmp_122_cast_cast, i4 %tmp_72" [HTA512_0/solution1/top.cc:171]   --->   Operation 522 'select' 'tmp_76' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 523 [1/1] (0.00ns)   --->   "%loc_tree_V_2 = zext i4 %tmp_76 to i13" [HTA512_0/solution1/top.cc:172]   --->   Operation 523 'zext' 'loc_tree_V_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_79 = zext i5 %shift_constant_V_loa to i13" [HTA512_0/solution1/top.cc:173]   --->   Operation 524 'zext' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_80 = add i13 %r_V_9, %loc_tree_V_2" [HTA512_0/solution1/top.cc:173]   --->   Operation 525 'add' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 526 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%new_loc1_V = sub i13 %tmp_80, %tmp_79" [HTA512_0/solution1/top.cc:173]   --->   Operation 526 'sub' 'new_loc1_V' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 527 [1/1] (1.73ns)   --->   "%r_V_26 = sub i4 -6, %p_s" [HTA512_0/solution1/top.cc:174]   --->   Operation 527 'sub' 'r_V_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_26, i32 3)" [HTA512_0/solution1/top.cc:174]   --->   Operation 528 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_81 = sext i4 %r_V_26 to i32" [HTA512_0/solution1/top.cc:174]   --->   Operation 529 'sext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_82 = zext i13 %new_loc1_V to i32" [HTA512_0/solution1/top.cc:174]   --->   Operation 530 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 531 [1/1] (1.73ns)   --->   "%tmp_85 = sub i4 0, %r_V_26" [HTA512_0/solution1/top.cc:174]   --->   Operation 531 'sub' 'tmp_85' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_113_cast = sext i4 %tmp_85 to i13" [HTA512_0/solution1/top.cc:174]   --->   Operation 532 'sext' 'tmp_113_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_86 = lshr i13 %new_loc1_V, %tmp_113_cast" [HTA512_0/solution1/top.cc:174]   --->   Operation 533 'lshr' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_87 = shl i32 %tmp_82, %tmp_81" [HTA512_0/solution1/top.cc:174]   --->   Operation 534 'shl' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_132 = trunc i32 %tmp_87 to i13" [HTA512_0/solution1/top.cc:174]   --->   Operation 535 'trunc' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 536 [1/1] (3.67ns) (out node of the LUT)   --->   "%r_V_11 = select i1 %tmp_131, i13 %tmp_86, i13 %tmp_132" [HTA512_0/solution1/top.cc:174]   --->   Operation 536 'select' 'r_V_11' <Predicate = true> <Delay = 3.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 537 [1/1] (0.00ns)   --->   "%output_addr_V_1 = zext i13 %r_V_11 to i32" [HTA512_0/solution1/top.cc:174]   --->   Operation 537 'zext' 'output_addr_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V_1)" [HTA512_0/solution1/top.cc:174]   --->   Operation 538 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %tmp_128, label %branch41, label %branch40" [HTA512_0/solution1/top.cc:175]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 540 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_3 = getelementptr [35 x i16]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA512_0/solution1/top.cc:170]   --->   Operation 540 'getelementptr' 'group_tree_V_0_addr_3' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_35 : Operation 541 [1/1] (2.32ns)   --->   "store i16 %tmp_88, i16* %group_tree_V_0_addr_3, align 2" [HTA512_0/solution1/top.cc:175]   --->   Operation 541 'store' <Predicate = (!tmp_128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_35 : Operation 542 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit285121" [HTA512_0/solution1/top.cc:175]   --->   Operation 542 'br' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_35 : Operation 543 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_3 = getelementptr [35 x i16]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA512_0/solution1/top.cc:170]   --->   Operation 543 'getelementptr' 'group_tree_V_1_addr_3' <Predicate = (tmp_128)> <Delay = 0.00>
ST_35 : Operation 544 [1/1] (2.32ns)   --->   "store i16 %tmp_88, i16* %group_tree_V_1_addr_3, align 2" [HTA512_0/solution1/top.cc:175]   --->   Operation 544 'store' <Predicate = (tmp_128)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_35 : Operation 545 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit285121" [HTA512_0/solution1/top.cc:175]   --->   Operation 545 'br' <Predicate = (tmp_128)> <Delay = 0.00>
ST_35 : Operation 546 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA512_0/solution1/top.cc:176]   --->   Operation 546 'load' 'buddy_tree_V_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 36 <SV = 10> <Delay = 7.49>
ST_36 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node tmp_94)   --->   "%op2_assign = xor i64 %tmp_V_1, -1" [HTA512_0/solution1/top.cc:176]   --->   Operation 547 'xor' 'op2_assign' <Predicate = (tmp_125)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 548 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA512_0/solution1/top.cc:176]   --->   Operation 548 'load' 'buddy_tree_V_1_load_5' <Predicate = (tmp_125)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 549 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_94 = and i64 %buddy_tree_V_1_load_5, %op2_assign" [HTA512_0/solution1/top.cc:176]   --->   Operation 549 'and' 'tmp_94' <Predicate = (tmp_125)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 550 [1/1] (3.25ns)   --->   "store i64 %tmp_94, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA512_0/solution1/top.cc:176]   --->   Operation 550 'store' <Predicate = (tmp_125)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 551 [1/1] (1.76ns)   --->   "br label %20" [HTA512_0/solution1/top.cc:183]   --->   Operation 551 'br' <Predicate = (tmp_125)> <Delay = 1.76>
ST_36 : Operation 552 [1/1] (0.00ns)   --->   "%p_8 = phi i4 [ %tmp_76, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit285121 ], [ 0, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2754750 ]" [HTA512_0/solution1/top.cc:171]   --->   Operation 552 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 553 [1/1] (0.00ns)   --->   "%p_9 = phi i13 [ %r_V_11, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit285121 ], [ %r_V_13, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2754750 ]"   --->   Operation 553 'phi' 'p_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%p_03368_1 = phi i64 [ %p_4_cast, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit285121 ], [ %TMP_0_V, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2754750 ]"   --->   Operation 554 'phi' 'p_03368_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_95 = zext i13 %p_9 to i64" [HTA512_0/solution1/top.cc:196]   --->   Operation 555 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 556 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add = getelementptr [512 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_95" [HTA512_0/solution1/top.cc:196]   --->   Operation 556 'getelementptr' 'addr_layer_map_V_add' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 557 [1/1] (3.25ns)   --->   "store i4 %p_s, i4* %addr_layer_map_V_add, align 1" [HTA512_0/solution1/top.cc:196]   --->   Operation 557 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr_1 = getelementptr [512 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_95" [HTA512_0/solution1/top.cc:197]   --->   Operation 558 'getelementptr' 'addr_tree_map_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (3.25ns)   --->   "store i8 %op_V_assign, i8* %addr_tree_map_V_addr_1, align 1" [HTA512_0/solution1/top.cc:197]   --->   Operation 559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_36 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_s, i32 3)" [HTA512_0/solution1/top.cc:200]   --->   Operation 560 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %tmp_137, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.preheader_ifconv, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit265" [HTA512_0/solution1/top.cc:200]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 562 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32"   --->   Operation 562 'alloca' 'cnt_1' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 563 [1/1] (0.00ns)   --->   "%rhs_V_3 = alloca i64"   --->   Operation 563 'alloca' 'rhs_V_3' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 564 [1/1] (0.00ns)   --->   "%loc2_V = alloca i13"   --->   Operation 564 'alloca' 'loc2_V' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 565 [1/1] (0.00ns)   --->   "%loc1_V_7 = alloca i13"   --->   Operation 565 'alloca' 'loc1_V_7' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 566 [1/1] (1.73ns)   --->   "%now1_V_6 = add i4 %p_s, 1" [HTA512_0/solution1/top.cc:202]   --->   Operation 566 'add' 'now1_V_6' <Predicate = (!tmp_137)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 567 [1/1] (0.00ns)   --->   "%loc1_V_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA512_0/solution1/top.cc:202]   --->   Operation 567 'partselect' 'loc1_V_8' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 568 [1/1] (0.00ns)   --->   "%loc1_V_8_cast = zext i7 %loc1_V_8 to i13" [HTA512_0/solution1/top.cc:202]   --->   Operation 568 'zext' 'loc1_V_8_cast' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 569 [1/1] (1.73ns)   --->   "%now2_V_3 = add i4 %p_s, -1" [HTA512_0/solution1/top.cc:202]   --->   Operation 569 'add' 'now2_V_3' <Predicate = (!tmp_137)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [1/1] (0.00ns)   --->   "%loc2_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %op_V_assign, i1 false)" [HTA512_0/solution1/top.cc:202]   --->   Operation 570 'bitconcatenate' 'loc2_V_3' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 571 [1/1] (0.00ns)   --->   "%loc2_V_2_cast = zext i9 %loc2_V_3 to i13" [HTA512_0/solution1/top.cc:202]   --->   Operation 571 'zext' 'loc2_V_2_cast' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA512_0/solution1/top.cc:203]   --->   Operation 572 'wait' <Predicate = (!tmp_137)> <Delay = 0.00>
ST_36 : Operation 573 [1/1] (1.76ns)   --->   "store i13 %loc1_V_8_cast, i13* %loc1_V_7" [HTA512_0/solution1/top.cc:202]   --->   Operation 573 'store' <Predicate = (!tmp_137)> <Delay = 1.76>
ST_36 : Operation 574 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2_cast, i13* %loc2_V" [HTA512_0/solution1/top.cc:202]   --->   Operation 574 'store' <Predicate = (!tmp_137)> <Delay = 1.76>
ST_36 : Operation 575 [1/1] (1.76ns)   --->   "store i64 %p_03368_1, i64* %rhs_V_3" [HTA512_0/solution1/top.cc:187]   --->   Operation 575 'store' <Predicate = (!tmp_137)> <Delay = 1.76>
ST_36 : Operation 576 [1/1] (1.76ns)   --->   "store i32 1, i32* %cnt_1"   --->   Operation 576 'store' <Predicate = (!tmp_137)> <Delay = 1.76>
ST_36 : Operation 577 [1/1] (1.76ns)   --->   "br label %21" [HTA512_0/solution1/top.cc:204]   --->   Operation 577 'br' <Predicate = (!tmp_137)> <Delay = 1.76>
ST_36 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_99 = zext i4 %p_8 to i64" [HTA512_0/solution1/top.cc:230]   --->   Operation 578 'zext' 'tmp_99' <Predicate = (tmp_137)> <Delay = 0.00>
ST_36 : Operation 579 [1/1] (0.00ns)   --->   "%mark_mask_V_addr_1 = getelementptr [32 x i15]* @mark_mask_V, i64 0, i64 %tmp_99" [HTA512_0/solution1/top.cc:230]   --->   Operation 579 'getelementptr' 'mark_mask_V_addr_1' <Predicate = (tmp_137)> <Delay = 0.00>
ST_36 : Operation 580 [2/2] (3.25ns)   --->   "%mark_mask_V_load = load i15* %mark_mask_V_addr_1, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 580 'load' 'mark_mask_V_load' <Predicate = (tmp_137)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_36 : Operation 581 [1/1] (0.00ns)   --->   "%newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA512_0/solution1/top.cc:164]   --->   Operation 581 'partselect' 'newIndex12' <Predicate = (tmp_137)> <Delay = 0.00>
ST_36 : Operation 582 [1/1] (0.00ns)   --->   "%newIndex13 = zext i7 %newIndex12 to i64" [HTA512_0/solution1/top.cc:164]   --->   Operation 582 'zext' 'newIndex13' <Predicate = (tmp_137)> <Delay = 0.00>
ST_36 : Operation 583 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_4 = getelementptr [35 x i16]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA512_0/solution1/top.cc:230]   --->   Operation 583 'getelementptr' 'group_tree_V_1_addr_4' <Predicate = (tmp_137)> <Delay = 0.00>
ST_36 : Operation 584 [2/2] (2.32ns)   --->   "%group_tree_V_1_load_2 = load i16* %group_tree_V_1_addr_4, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 584 'load' 'group_tree_V_1_load_2' <Predicate = (tmp_137)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_36 : Operation 585 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_4 = getelementptr [35 x i16]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA512_0/solution1/top.cc:230]   --->   Operation 585 'getelementptr' 'group_tree_V_0_addr_4' <Predicate = (tmp_137)> <Delay = 0.00>
ST_36 : Operation 586 [2/2] (2.32ns)   --->   "%group_tree_V_0_load_2 = load i16* %group_tree_V_0_addr_4, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 586 'load' 'group_tree_V_0_load_2' <Predicate = (tmp_137)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>

State 37 <SV = 11> <Delay = 7.32>
ST_37 : Operation 587 [1/1] (0.00ns)   --->   "%p_2 = phi i4 [ %now1_V_6, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit265 ], [ %now1_V_5, %._crit_edge5263 ]"   --->   Operation 587 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 588 [1/1] (0.00ns)   --->   "%p_3 = phi i4 [ %now2_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit265 ], [ %now2_V_1, %._crit_edge5263 ]"   --->   Operation 588 'phi' 'p_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_2, i32 3)" [HTA512_0/solution1/top.cc:204]   --->   Operation 589 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node tmp_100)   --->   "%rev = xor i1 %tmp_152, true" [HTA512_0/solution1/top.cc:204]   --->   Operation 590 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 591 [1/1] (1.30ns)   --->   "%op2_assign_8 = icmp ne i4 %p_3, 0" [HTA512_0/solution1/top.cc:204]   --->   Operation 591 'icmp' 'op2_assign_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 592 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_100 = or i1 %op2_assign_8, %rev" [HTA512_0/solution1/top.cc:204]   --->   Operation 592 'or' 'tmp_100' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 593 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %22, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit199" [HTA512_0/solution1/top.cc:204]   --->   Operation 593 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [HTA512_0/solution1/top.cc:205]   --->   Operation 594 'specregionbegin' 'tmp_105' <Predicate = (tmp_100)> <Delay = 0.00>
ST_37 : Operation 595 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA512_0/solution1/top.cc:207]   --->   Operation 595 'specpipeline' <Predicate = (tmp_100)> <Delay = 0.00>
ST_37 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %tmp_152, label %._crit_edge5262, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit218_ifconv" [HTA512_0/solution1/top.cc:208]   --->   Operation 596 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_37 : Operation 597 [1/1] (0.00ns)   --->   "%cnt_1_load = load i32* %cnt_1"   --->   Operation 597 'load' 'cnt_1_load' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 598 [1/1] (0.00ns)   --->   "%loc2_V_load = load i13* %loc2_V" [HTA512_0/solution1/top.cc:210]   --->   Operation 598 'load' 'loc2_V_load' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i32 %cnt_1_load to i2"   --->   Operation 599 'trunc' 'tmp_160' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 600 [1/1] (0.00ns)   --->   "%newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %cnt_1_load, i32 2, i32 3)"   --->   Operation 600 'partselect' 'newIndex_t' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cnt_1_load, i32 2)"   --->   Operation 601 'bitselect' 'tmp_161' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%mask_V_load_114_phi_s = select i1 %tmp_161, i64 -1, i64 255" [HTA512_0/solution1/top.cc:210]   --->   Operation 602 'select' 'mask_V_load_114_phi_s' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_109 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex_t)"   --->   Operation 603 'mux' 'tmp_109' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_110 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex_t)"   --->   Operation 604 'mux' 'tmp_110' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_113_phi_s = select i1 %tmp_161, i64 4294967295, i64 15" [HTA512_0/solution1/top.cc:210]   --->   Operation 605 'select' 'mask_V_load_113_phi_s' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 606 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_160, 0" [HTA512_0/solution1/top.cc:210]   --->   Operation 606 'icmp' 'sel_tmp' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i64 %tmp_109, i64 %mask_V_load_114_phi_s" [HTA512_0/solution1/top.cc:210]   --->   Operation 607 'select' 'sel_tmp1' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 608 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_160, 1" [HTA512_0/solution1/top.cc:210]   --->   Operation 608 'icmp' 'sel_tmp2' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 609 [1/1] (1.77ns) (out node of the LUT)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i64 %tmp_110, i64 %sel_tmp1" [HTA512_0/solution1/top.cc:210]   --->   Operation 609 'select' 'sel_tmp3' <Predicate = (tmp_100 & !tmp_152)> <Delay = 1.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 610 [1/1] (0.95ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_160, -2" [HTA512_0/solution1/top.cc:210]   --->   Operation 610 'icmp' 'sel_tmp4' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_1_phi = select i1 %sel_tmp4, i64 %mask_V_load_113_phi_s, i64 %sel_tmp3" [HTA512_0/solution1/top.cc:210]   --->   Operation 611 'select' 'mask_V_load_1_phi' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%tmp_112 = zext i13 %loc2_V_load to i64" [HTA512_0/solution1/top.cc:210]   --->   Operation 612 'zext' 'tmp_112' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%r_V_23 = shl i64 %mask_V_load_1_phi, %tmp_112" [HTA512_0/solution1/top.cc:210]   --->   Operation 613 'shl' 'r_V_23' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 614 [1/1] (4.59ns) (out node of the LUT)   --->   "%rhs_V_6 = xor i64 %r_V_23, -1" [HTA512_0/solution1/top.cc:210]   --->   Operation 614 'xor' 'rhs_V_6' <Predicate = (tmp_100 & !tmp_152)> <Delay = 4.59> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 615 [1/1] (0.00ns)   --->   "%newIndex16 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_2, i32 1, i32 3)" [HTA512_0/solution1/top.cc:202]   --->   Operation 615 'partselect' 'newIndex16' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 616 [1/1] (0.00ns)   --->   "%newIndex17 = zext i3 %newIndex16 to i64" [HTA512_0/solution1/top.cc:202]   --->   Operation 616 'zext' 'newIndex17' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 617 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA512_0/solution1/top.cc:211]   --->   Operation 617 'getelementptr' 'buddy_tree_V_1_addr_9' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 618 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_10 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA512_0/solution1/top.cc:211]   --->   Operation 618 'load' 'buddy_tree_V_1_load_10' <Predicate = (tmp_100 & !tmp_152)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 619 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA512_0/solution1/top.cc:211]   --->   Operation 619 'getelementptr' 'buddy_tree_V_0_addr_9' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_37 : Operation 620 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_12 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA512_0/solution1/top.cc:211]   --->   Operation 620 'load' 'buddy_tree_V_0_load_12' <Predicate = (tmp_100 & !tmp_152)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 621 [1/1] (1.30ns)   --->   "%tmp_114 = icmp eq i4 %p_3, 0" [HTA512_0/solution1/top.cc:215]   --->   Operation 621 'icmp' 'tmp_114' <Predicate = (tmp_100)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 622 [1/1] (0.00ns)   --->   "br i1 %tmp_114, label %._crit_edge5263, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit207_ifconv" [HTA512_0/solution1/top.cc:215]   --->   Operation 622 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_37 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i4 %p_3 to i1" [HTA512_0/solution1/top.cc:202]   --->   Operation 623 'trunc' 'tmp_171' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_37 : Operation 624 [1/1] (0.00ns)   --->   "%newIndex22 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_3, i32 1, i32 3)" [HTA512_0/solution1/top.cc:202]   --->   Operation 624 'partselect' 'newIndex22' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%newIndex23 = zext i3 %newIndex22 to i64" [HTA512_0/solution1/top.cc:202]   --->   Operation 625 'zext' 'newIndex23' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_37 : Operation 626 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA512_0/solution1/top.cc:217]   --->   Operation 626 'getelementptr' 'buddy_tree_V_1_addr_13' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_37 : Operation 627 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA512_0/solution1/top.cc:217]   --->   Operation 627 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_100 & !tmp_114)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 628 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA512_0/solution1/top.cc:217]   --->   Operation 628 'getelementptr' 'buddy_tree_V_0_addr_13' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_37 : Operation 629 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_16 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA512_0/solution1/top.cc:217]   --->   Operation 629 'load' 'buddy_tree_V_0_load_16' <Predicate = (tmp_100 & !tmp_114)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 38 <SV = 12> <Delay = 7.98>
ST_38 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_162 = trunc i4 %p_2 to i1" [HTA512_0/solution1/top.cc:202]   --->   Operation 630 'trunc' 'tmp_162' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_38 : Operation 631 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_10 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA512_0/solution1/top.cc:211]   --->   Operation 631 'load' 'buddy_tree_V_1_load_10' <Predicate = (tmp_100 & !tmp_152)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 632 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_12 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA512_0/solution1/top.cc:211]   --->   Operation 632 'load' 'buddy_tree_V_0_load_12' <Predicate = (tmp_100 & !tmp_152)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node r_V_24)   --->   "%lhs_V_8 = select i1 %tmp_162, i64 %buddy_tree_V_1_load_10, i64 %buddy_tree_V_0_load_12" [HTA512_0/solution1/top.cc:211]   --->   Operation 633 'select' 'lhs_V_8' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 634 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_24 = and i64 %lhs_V_8, %rhs_V_6" [HTA512_0/solution1/top.cc:211]   --->   Operation 634 'and' 'r_V_24' <Predicate = (tmp_100 & !tmp_152)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %branch17, label %branch16" [HTA512_0/solution1/top.cc:211]   --->   Operation 635 'br' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_38 : Operation 636 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA512_0/solution1/top.cc:211]   --->   Operation 636 'getelementptr' 'buddy_tree_V_0_addr_12' <Predicate = (tmp_100 & !tmp_152 & !tmp_162)> <Delay = 0.00>
ST_38 : Operation 637 [1/1] (3.25ns)   --->   "store i64 %r_V_24, i64* %buddy_tree_V_0_addr_12, align 8" [HTA512_0/solution1/top.cc:211]   --->   Operation 637 'store' <Predicate = (tmp_100 & !tmp_152 & !tmp_162)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit218105962" [HTA512_0/solution1/top.cc:211]   --->   Operation 638 'br' <Predicate = (tmp_100 & !tmp_152 & !tmp_162)> <Delay = 0.00>
ST_38 : Operation 639 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA512_0/solution1/top.cc:211]   --->   Operation 639 'getelementptr' 'buddy_tree_V_1_addr_12' <Predicate = (tmp_100 & !tmp_152 & tmp_162)> <Delay = 0.00>
ST_38 : Operation 640 [1/1] (3.25ns)   --->   "store i64 %r_V_24, i64* %buddy_tree_V_1_addr_12, align 8" [HTA512_0/solution1/top.cc:211]   --->   Operation 640 'store' <Predicate = (tmp_100 & !tmp_152 & tmp_162)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 641 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit218105962" [HTA512_0/solution1/top.cc:211]   --->   Operation 641 'br' <Predicate = (tmp_100 & !tmp_152 & tmp_162)> <Delay = 0.00>
ST_38 : Operation 642 [1/1] (0.00ns)   --->   "%cnt_1_load_1 = load i32* %cnt_1" [HTA512_0/solution1/top.cc:213]   --->   Operation 642 'load' 'cnt_1_load_1' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "%loc2_V_load_1 = load i13* %loc2_V" [HTA512_0/solution1/top.cc:212]   --->   Operation 643 'load' 'loc2_V_load_1' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%loc2_V_2 = shl i13 %loc2_V_load_1, 1" [HTA512_0/solution1/top.cc:212]   --->   Operation 644 'shl' 'loc2_V_2' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_38 : Operation 645 [1/1] (2.55ns)   --->   "%cnt_2 = add nsw i32 1, %cnt_1_load_1" [HTA512_0/solution1/top.cc:213]   --->   Operation 645 'add' 'cnt_2' <Predicate = (tmp_100 & !tmp_152)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 646 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2, i13* %loc2_V" [HTA512_0/solution1/top.cc:212]   --->   Operation 646 'store' <Predicate = (tmp_100 & !tmp_152)> <Delay = 1.76>
ST_38 : Operation 647 [1/1] (1.76ns)   --->   "store i64 %rhs_V_6, i64* %rhs_V_3" [HTA512_0/solution1/top.cc:211]   --->   Operation 647 'store' <Predicate = (tmp_100 & !tmp_152)> <Delay = 1.76>
ST_38 : Operation 648 [1/1] (1.76ns)   --->   "store i32 %cnt_2, i32* %cnt_1" [HTA512_0/solution1/top.cc:213]   --->   Operation 648 'store' <Predicate = (tmp_100 & !tmp_152)> <Delay = 1.76>
ST_38 : Operation 649 [1/1] (0.00ns)   --->   "br label %._crit_edge5262" [HTA512_0/solution1/top.cc:214]   --->   Operation 649 'br' <Predicate = (tmp_100 & !tmp_152)> <Delay = 0.00>
ST_38 : Operation 650 [1/1] (0.00ns)   --->   "%loc1_V_7_load = load i13* %loc1_V_7" [HTA512_0/solution1/top.cc:217]   --->   Operation 650 'load' 'loc1_V_7_load' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 651 [1/1] (0.00ns)   --->   "%i_assign_3 = zext i13 %loc1_V_7_load to i32" [HTA512_0/solution1/top.cc:217]   --->   Operation 651 'zext' 'i_assign_3' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 652 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA512_0/solution1/top.cc:217]   --->   Operation 652 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_100 & !tmp_114)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 653 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_16 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA512_0/solution1/top.cc:217]   --->   Operation 653 'load' 'buddy_tree_V_0_load_16' <Predicate = (tmp_100 & !tmp_114)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 654 [1/1] (1.48ns)   --->   "%p_Val2_18 = select i1 %tmp_171, i64 %buddy_tree_V_1_load_13, i64 %buddy_tree_V_0_load_16" [HTA512_0/solution1/top.cc:217]   --->   Operation 654 'select' 'p_Val2_18' <Predicate = (tmp_100 & !tmp_114)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 655 [1/1] (0.00ns)   --->   "%p_Result_6 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_18, i32 %i_assign_3, i1 false)" [HTA512_0/solution1/top.cc:217]   --->   Operation 655 'bitset' 'p_Result_6' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 656 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %branch21, label %branch20" [HTA512_0/solution1/top.cc:217]   --->   Operation 656 'br' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 657 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA512_0/solution1/top.cc:217]   --->   Operation 657 'getelementptr' 'buddy_tree_V_0_addr_14' <Predicate = (tmp_100 & !tmp_114 & !tmp_171)> <Delay = 0.00>
ST_38 : Operation 658 [1/1] (3.25ns)   --->   "store i64 %p_Result_6, i64* %buddy_tree_V_0_addr_14, align 8" [HTA512_0/solution1/top.cc:217]   --->   Operation 658 'store' <Predicate = (tmp_100 & !tmp_114 & !tmp_171)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 659 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2076972" [HTA512_0/solution1/top.cc:217]   --->   Operation 659 'br' <Predicate = (tmp_100 & !tmp_114 & !tmp_171)> <Delay = 0.00>
ST_38 : Operation 660 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA512_0/solution1/top.cc:217]   --->   Operation 660 'getelementptr' 'buddy_tree_V_1_addr_14' <Predicate = (tmp_100 & !tmp_114 & tmp_171)> <Delay = 0.00>
ST_38 : Operation 661 [1/1] (3.25ns)   --->   "store i64 %p_Result_6, i64* %buddy_tree_V_1_addr_14, align 8" [HTA512_0/solution1/top.cc:217]   --->   Operation 661 'store' <Predicate = (tmp_100 & !tmp_114 & tmp_171)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 662 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2076972" [HTA512_0/solution1/top.cc:217]   --->   Operation 662 'br' <Predicate = (tmp_100 & !tmp_114 & tmp_171)> <Delay = 0.00>
ST_38 : Operation 663 [1/1] (0.00ns)   --->   "%loc1_V_7_load_1 = load i13* %loc1_V_7" [HTA512_0/solution1/top.cc:218]   --->   Operation 663 'load' 'loc1_V_7_load_1' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 664 [1/1] (0.00ns)   --->   "%loc1_V_6 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %loc1_V_7_load_1, i32 1, i32 12)" [HTA512_0/solution1/top.cc:218]   --->   Operation 664 'partselect' 'loc1_V_6' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 665 [1/1] (0.00ns)   --->   "%loc1_V_9 = zext i12 %loc1_V_6 to i13" [HTA512_0/solution1/top.cc:218]   --->   Operation 665 'zext' 'loc1_V_9' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 666 [1/1] (1.76ns)   --->   "store i13 %loc1_V_9, i13* %loc1_V_7" [HTA512_0/solution1/top.cc:218]   --->   Operation 666 'store' <Predicate = (tmp_100 & !tmp_114)> <Delay = 1.76>
ST_38 : Operation 667 [1/1] (0.00ns)   --->   "br label %._crit_edge5263" [HTA512_0/solution1/top.cc:219]   --->   Operation 667 'br' <Predicate = (tmp_100 & !tmp_114)> <Delay = 0.00>
ST_38 : Operation 668 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_105)" [HTA512_0/solution1/top.cc:220]   --->   Operation 668 'specregionend' 'empty_60' <Predicate = (tmp_100)> <Delay = 0.00>
ST_38 : Operation 669 [1/1] (1.30ns)   --->   "%op2_assign_7 = icmp ne i4 %p_2, -8" [HTA512_0/solution1/top.cc:204]   --->   Operation 669 'icmp' 'op2_assign_7' <Predicate = (tmp_100)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_115 = zext i1 %op2_assign_7 to i4" [HTA512_0/solution1/top.cc:204]   --->   Operation 670 'zext' 'tmp_115' <Predicate = (tmp_100)> <Delay = 0.00>
ST_38 : Operation 671 [1/1] (1.73ns)   --->   "%now1_V_5 = add i4 %tmp_115, %p_2" [HTA512_0/solution1/top.cc:204]   --->   Operation 671 'add' 'now1_V_5' <Predicate = (tmp_100)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_116 = zext i1 %op2_assign_8 to i4" [HTA512_0/solution1/top.cc:204]   --->   Operation 672 'zext' 'tmp_116' <Predicate = (tmp_100)> <Delay = 0.00>
ST_38 : Operation 673 [1/1] (1.73ns)   --->   "%now2_V_1 = sub i4 %p_3, %tmp_116" [HTA512_0/solution1/top.cc:204]   --->   Operation 673 'sub' 'now2_V_1' <Predicate = (tmp_100)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 674 [1/1] (0.00ns)   --->   "br label %21" [HTA512_0/solution1/top.cc:204]   --->   Operation 674 'br' <Predicate = (tmp_100)> <Delay = 0.00>

State 39 <SV = 12> <Delay = 3.25>
ST_39 : Operation 675 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:223]   --->   Operation 675 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 676 [2/2] (3.25ns)   --->   "%lhs_V_2 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:224]   --->   Operation 676 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 677 [2/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:225]   --->   Operation 677 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 11> <Delay = 7.55>
ST_40 : Operation 678 [1/2] (3.25ns)   --->   "%mark_mask_V_load = load i15* %mark_mask_V_addr_1, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 678 'load' 'mark_mask_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_40 : Operation 679 [1/1] (0.99ns)   --->   "%rhs_i_i = xor i15 %mark_mask_V_load, -1" [HTA512_0/solution1/top.cc:230]   --->   Operation 679 'xor' 'rhs_i_i' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 680 [1/1] (0.00ns)   --->   "%rhs_i_i_cast = sext i15 %rhs_i_i to i16" [HTA512_0/solution1/top.cc:230]   --->   Operation 680 'sext' 'rhs_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i8 %op_V_assign to i1" [HTA512_0/solution1/top.cc:164]   --->   Operation 681 'trunc' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 682 [1/2] (2.32ns)   --->   "%group_tree_V_1_load_2 = load i16* %group_tree_V_1_addr_4, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 682 'load' 'group_tree_V_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_40 : Operation 683 [1/2] (2.32ns)   --->   "%group_tree_V_0_load_2 = load i16* %group_tree_V_0_addr_4, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 683 'load' 'group_tree_V_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_40 : Operation 684 [1/1] (0.80ns)   --->   "%group_tree_V_load_3_s = select i1 %tmp_143, i16 %group_tree_V_1_load_2, i16 %group_tree_V_0_load_2" [HTA512_0/solution1/top.cc:230]   --->   Operation 684 'select' 'group_tree_V_load_3_s' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i15 %rhs_i_i to i2" [HTA512_0/solution1/top.cc:230]   --->   Operation 685 'trunc' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i16 %group_tree_V_load_3_s to i2" [HTA512_0/solution1/top.cc:230]   --->   Operation 686 'trunc' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i15 %rhs_i_i to i6" [HTA512_0/solution1/top.cc:230]   --->   Operation 687 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_147 = trunc i16 %group_tree_V_load_3_s to i6" [HTA512_0/solution1/top.cc:230]   --->   Operation 688 'trunc' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i15 %rhs_i_i to i14" [HTA512_0/solution1/top.cc:230]   --->   Operation 689 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i16 %group_tree_V_load_3_s to i14" [HTA512_0/solution1/top.cc:230]   --->   Operation 690 'trunc' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 691 [1/1] (0.99ns)   --->   "%p_1 = and i16 %group_tree_V_load_3_s, %rhs_i_i_cast" [HTA512_0/solution1/top.cc:230]   --->   Operation 691 'and' 'p_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 692 [1/1] (0.99ns)   --->   "%p_11_cast1 = and i14 %tmp_149, %tmp_148" [HTA512_0/solution1/top.cc:230]   --->   Operation 692 'and' 'p_11_cast1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 693 [1/1] (0.97ns)   --->   "%p_11_cast2 = and i6 %tmp_147, %tmp_146" [HTA512_0/solution1/top.cc:230]   --->   Operation 693 'and' 'p_11_cast2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 694 [1/1] (0.97ns)   --->   "%p_11_cast = and i2 %tmp_145, %tmp_144" [HTA512_0/solution1/top.cc:230]   --->   Operation 694 'and' 'p_11_cast' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %tmp_143, label %branch45, label %branch44" [HTA512_0/solution1/top.cc:230]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 696 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_5 = getelementptr [35 x i16]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA512_0/solution1/top.cc:230]   --->   Operation 696 'getelementptr' 'group_tree_V_0_addr_5' <Predicate = (!tmp_143)> <Delay = 0.00>
ST_40 : Operation 697 [1/1] (2.32ns)   --->   "store i16 %p_1, i16* %group_tree_V_0_addr_5, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 697 'store' <Predicate = (!tmp_143)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_40 : Operation 698 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.preheader128131" [HTA512_0/solution1/top.cc:230]   --->   Operation 698 'br' <Predicate = (!tmp_143)> <Delay = 0.00>
ST_40 : Operation 699 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_5 = getelementptr [35 x i16]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA512_0/solution1/top.cc:230]   --->   Operation 699 'getelementptr' 'group_tree_V_1_addr_5' <Predicate = (tmp_143)> <Delay = 0.00>
ST_40 : Operation 700 [1/1] (2.32ns)   --->   "store i16 %p_1, i16* %group_tree_V_1_addr_5, align 2" [HTA512_0/solution1/top.cc:230]   --->   Operation 700 'store' <Predicate = (tmp_143)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 35> <RAM>
ST_40 : Operation 701 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.preheader128131" [HTA512_0/solution1/top.cc:230]   --->   Operation 701 'br' <Predicate = (tmp_143)> <Delay = 0.00>
ST_40 : Operation 702 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.0" [HTA512_0/solution1/top.cc:258]   --->   Operation 702 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 12> <Delay = 4.90>
ST_41 : Operation 703 [1/1] (0.00ns)   --->   "%p_03408_5_in = phi i8 [ %tmp_113, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit172.0 ], [ %op_V_assign, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.preheader128131 ]" [HTA512_0/solution1/top.cc:258]   --->   Operation 703 'phi' 'p_03408_5_in' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 704 [1/1] (0.00ns)   --->   "%p_03416_1 = phi i3 [ %now2_V_s, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit172.0 ], [ -2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.preheader128131 ]" [HTA512_0/solution1/top.cc:258]   --->   Operation 704 'phi' 'p_03416_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 705 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 705 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 706 [1/1] (1.13ns)   --->   "%tmp_107 = icmp eq i3 %p_03416_1, 0" [HTA512_0/solution1/top.cc:258]   --->   Operation 706 'icmp' 'tmp_107' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 707 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %23, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit172.0" [HTA512_0/solution1/top.cc:258]   --->   Operation 707 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 708 [1/1] (0.00ns)   --->   "%newIndex18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_03416_1, i32 1, i32 2)" [HTA512_0/solution1/top.cc:258]   --->   Operation 708 'partselect' 'newIndex18' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_41 : Operation 709 [1/1] (0.00ns)   --->   "%newIndex19 = zext i2 %newIndex18 to i64" [HTA512_0/solution1/top.cc:258]   --->   Operation 709 'zext' 'newIndex19' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_41 : Operation 710 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA512_0/solution1/top.cc:258]   --->   Operation 710 'getelementptr' 'buddy_tree_V_0_addr_10' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_41 : Operation 711 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_15 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA512_0/solution1/top.cc:261]   --->   Operation 711 'load' 'buddy_tree_V_0_load_15' <Predicate = (!tmp_107)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 712 [1/1] (1.65ns)   --->   "%now2_V = add i3 %p_03416_1, -1" [HTA512_0/solution1/top.cc:258]   --->   Operation 712 'add' 'now2_V' <Predicate = (!tmp_107)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 713 [1/1] (0.00ns)   --->   "%newIndex20 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %now2_V, i32 1, i32 2)" [HTA512_0/solution1/top.cc:258]   --->   Operation 713 'partselect' 'newIndex20' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_41 : Operation 714 [1/1] (0.00ns)   --->   "%newIndex21 = zext i2 %newIndex20 to i64" [HTA512_0/solution1/top.cc:258]   --->   Operation 714 'zext' 'newIndex21' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_41 : Operation 715 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA512_0/solution1/top.cc:258]   --->   Operation 715 'getelementptr' 'buddy_tree_V_1_addr_10' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_41 : Operation 716 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_12 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA512_0/solution1/top.cc:261]   --->   Operation 716 'load' 'buddy_tree_V_1_load_12' <Predicate = (!tmp_107)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 717 [1/1] (1.65ns)   --->   "%now2_V_s = add i3 %p_03416_1, -2" [HTA512_0/solution1/top.cc:258]   --->   Operation 717 'add' 'now2_V_s' <Predicate = (!tmp_107)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 718 [1/1] (0.95ns)   --->   "%p_Repl2_8 = icmp ne i2 %p_11_cast, 0" [HTA512_0/solution1/top.cc:288]   --->   Operation 718 'icmp' 'p_Repl2_8' <Predicate = (tmp_107)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 719 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:288]   --->   Operation 719 'load' 'p_Val2_15' <Predicate = (tmp_107)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_164 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %p_11_cast2, i32 2, i32 5)" [HTA512_0/solution1/top.cc:289]   --->   Operation 720 'partselect' 'tmp_164' <Predicate = (tmp_107)> <Delay = 0.00>
ST_41 : Operation 721 [1/1] (1.30ns)   --->   "%p_Repl2_9 = icmp ne i4 %tmp_164, 0" [HTA512_0/solution1/top.cc:289]   --->   Operation 721 'icmp' 'p_Repl2_9' <Predicate = (tmp_107)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 722 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA512_0/solution1/top.cc:289]   --->   Operation 722 'load' 'p_Val2_16' <Predicate = (tmp_107)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_166 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %p_11_cast1, i32 6, i32 13)" [HTA512_0/solution1/top.cc:290]   --->   Operation 723 'partselect' 'tmp_166' <Predicate = (tmp_107)> <Delay = 0.00>
ST_41 : Operation 724 [1/1] (1.55ns)   --->   "%p_Repl2_10 = icmp ne i8 %tmp_166, 0" [HTA512_0/solution1/top.cc:290]   --->   Operation 724 'icmp' 'p_Repl2_10' <Predicate = (tmp_107)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 725 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA512_0/solution1/top.cc:290]   --->   Operation 725 'load' 'p_Val2_17' <Predicate = (tmp_107)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 42 <SV = 13> <Delay = 6.50>
ST_42 : Operation 726 [1/1] (0.00ns)   --->   "%loc1_V_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_03408_5_in, i32 1, i32 7)" [HTA512_0/solution1/top.cc:258]   --->   Operation 726 'partselect' 'loc1_V_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 727 [1/1] (0.00ns)   --->   "%i_assign_2 = zext i7 %loc1_V_s to i32" [HTA512_0/solution1/top.cc:261]   --->   Operation 727 'zext' 'i_assign_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 728 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_15 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA512_0/solution1/top.cc:261]   --->   Operation 728 'load' 'buddy_tree_V_0_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_168 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_0_load_15, i32 %i_assign_2, i1 false)" [HTA512_0/solution1/top.cc:261]   --->   Operation 729 'bitset' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 730 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA512_0/solution1/top.cc:258]   --->   Operation 730 'getelementptr' 'buddy_tree_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 731 [1/1] (3.25ns)   --->   "store i64 %tmp_168, i64* %buddy_tree_V_0_addr_11, align 16" [HTA512_0/solution1/top.cc:261]   --->   Operation 731 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 732 [1/1] (0.00ns)   --->   "%loc1_V_7_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_03408_5_in, i32 2, i32 7)" [HTA512_0/solution1/top.cc:258]   --->   Operation 732 'partselect' 'loc1_V_7_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_113 = zext i6 %loc1_V_7_1 to i8" [HTA512_0/solution1/top.cc:258]   --->   Operation 733 'zext' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 734 [1/1] (0.00ns)   --->   "%i_assign_2_1 = zext i6 %loc1_V_7_1 to i32" [HTA512_0/solution1/top.cc:261]   --->   Operation 734 'zext' 'i_assign_2_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 735 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_12 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA512_0/solution1/top.cc:261]   --->   Operation 735 'load' 'buddy_tree_V_1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_169 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_1_load_12, i32 %i_assign_2_1, i1 false)" [HTA512_0/solution1/top.cc:261]   --->   Operation 736 'bitset' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 737 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA512_0/solution1/top.cc:258]   --->   Operation 737 'getelementptr' 'buddy_tree_V_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 738 [1/1] (3.25ns)   --->   "store i64 %tmp_169, i64* %buddy_tree_V_1_addr_11, align 8" [HTA512_0/solution1/top.cc:261]   --->   Operation 738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 739 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit183.0" [HTA512_0/solution1/top.cc:258]   --->   Operation 739 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('cmd') [19]  (0 ns)
	'store' operation (HTA512_0/solution1/top.cc:125) of constant 0 on local variable 'cmd' [26]  (1.77 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	wire read on port 'alloc_size' (HTA512_0/solution1/top.cc:129) [31]  (0 ns)
	'add' operation ('tmp_size.V', HTA512_0/solution1/top.cc:131) [35]  (2.08 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	'sub' operation ('i_op', HTA512_0/solution1/top.cc:154) [353]  (2.08 ns)
	'and' operation ('r.V', HTA512_0/solution1/top.cc:154) [354]  (0.99 ns)
	multiplexor before 'phi' operation ('p_s') [387]  (2.2 ns)
	'phi' operation ('p_s') [387]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_2', HTA512_0/solution1/top.cc:163) [395]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_1', HTA512_0/solution1/top.cc:163) on array 'buddy_tree_V_0' [396]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('addr_tree_map_V_addr', HTA512_0/solution1/top.cc:307) [52]  (0 ns)
	'load' operation ('addr_tree_map_V_load', HTA512_0/solution1/top.cc:307) on array 'addr_tree_map_V' [53]  (3.25 ns)

 <State 5>: 7.48ns
The critical path consists of the following:
	'load' operation ('ans.V', HTA512_0/solution1/top.cc:298) on array 'addr_layer_map_V' [50]  (3.25 ns)
	'xor' operation ('r.V', HTA512_0/solution1/top.cc:357) [200]  (0.975 ns)
	'getelementptr' operation ('shift_constant_V_add_1', HTA512_0/solution1/top.cc:357) [202]  (0 ns)
	'load' operation ('shift_constant_V_loa_1', HTA512_0/solution1/top.cc:357) on array 'shift_constant_V' [203]  (3.25 ns)

 <State 6>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load', HTA512_0/solution1/top.cc:310) on array 'buddy_tree_V_1' [65]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_ph', HTA512_0/solution1/top.cc:310) [68]  (0 ns)
	'or' operation ('tmp_8', HTA512_0/solution1/top.cc:310) [69]  (1.48 ns)
	'store' operation (HTA512_0/solution1/top.cc:310) of variable 'tmp_8', HTA512_0/solution1/top.cc:310 on array 'buddy_tree_V_0' [73]  (3.25 ns)

 <State 7>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA512_0/solution1/top.cc:314) [82]  (4.59 ns)

 <State 8>: 4.99ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('ans.V', HTA512_0/solution1/top.cc:298) ('now1.V', HTA512_0/solution1/top.cc:316) [87]  (0 ns)
	'add' operation ('now1.V', HTA512_0/solution1/top.cc:316) [92]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_3', HTA512_0/solution1/top.cc:319) [105]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_3', HTA512_0/solution1/top.cc:319) on array 'buddy_tree_V_0' [106]  (3.25 ns)

 <State 9>: 6.82ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_3', HTA512_0/solution1/top.cc:319) on array 'buddy_tree_V_0' [106]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_2_s', HTA512_0/solution1/top.cc:319) [109]  (0 ns)
	'or' operation ('tmp_40', HTA512_0/solution1/top.cc:319) [110]  (3.57 ns)

 <State 10>: 5.57ns
The critical path consists of the following:
	'icmp' operation ('tmp_63', HTA512_0/solution1/top.cc:322) [125]  (4.59 ns)
	blocking operation 0.978 ns on control path)

 <State 11>: 4.99ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('ans.V', HTA512_0/solution1/top.cc:298) ('__Repl2__', HTA512_0/solution1/top.cc:325) [130]  (0 ns)
	'add' operation ('__Repl2__', HTA512_0/solution1/top.cc:325) [135]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_8', HTA512_0/solution1/top.cc:328) [164]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_7', HTA512_0/solution1/top.cc:328) on array 'buddy_tree_V_1' [165]  (3.25 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'phi' operation ('mask_V_load_phi', HTA512_0/solution1/top.cc:327) with incoming values : ('mask_V_load26_phi_ca', HTA512_0/solution1/top.cc:327) ('tmp_104', HTA512_0/solution1/top.cc:325) ('tmp_103', HTA512_0/solution1/top.cc:325) ('mask_V_load27_phi_ca', HTA512_0/solution1/top.cc:327) [156]  (0 ns)
	'shl' operation ('r.V', HTA512_0/solution1/top.cc:327) [158]  (4.59 ns)
	'or' operation ('r.V', HTA512_0/solution1/top.cc:328) [167]  (1.48 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buddy_tree_V_1_addr_4128136137', HTA512_0/solution1/top.cc:328) [170]  (0 ns)
	'store' operation (HTA512_0/solution1/top.cc:328) of variable 'r.V', HTA512_0/solution1/top.cc:328 on array 'buddy_tree_V_1' [171]  (3.25 ns)

 <State 14>: 7.46ns
The critical path consists of the following:
	'sub' operation ('r.V', HTA512_0/solution1/top.cc:357) [183]  (1.74 ns)
	'sub' operation ('tmp_10', HTA512_0/solution1/top.cc:357) [187]  (1.74 ns)
	'shl' operation ('tmp_11', HTA512_0/solution1/top.cc:357) [189]  (0 ns)
	'select' operation ('tmp_13', HTA512_0/solution1/top.cc:357) [193]  (3.99 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	'sub' operation ('tmp_17', HTA512_0/solution1/top.cc:357) [199]  (0 ns)
	'add' operation ('loc_tree.V', HTA512_0/solution1/top.cc:357) [205]  (3.82 ns)
	'add' operation ('r.V', HTA512_0/solution1/top.cc:360) [207]  (1.68 ns)
	'getelementptr' operation ('mark_mask_V_addr', HTA512_0/solution1/top.cc:360) [217]  (0 ns)
	'load' operation ('rhs.V', HTA512_0/solution1/top.cc:360) on array 'mark_mask_V' [218]  (3.25 ns)

 <State 16>: 4.24ns
The critical path consists of the following:
	'load' operation ('rhs.V', HTA512_0/solution1/top.cc:360) on array 'mark_mask_V' [218]  (3.25 ns)
	'or' operation ('r.V', HTA512_0/solution1/top.cc:360) [220]  (0.99 ns)

 <State 17>: 3.99ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA512_0/solution1/top.cc:363) [224]  (3.99 ns)

 <State 18>: 5.22ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', HTA512_0/solution1/top.cc:362) ('__Result__', HTA512_0/solution1/top.cc:369) [230]  (0 ns)
	'add' operation ('loc_tree.V', HTA512_0/solution1/top.cc:365) [241]  (1.55 ns)
	'shl' operation ('op2', HTA512_0/solution1/top.cc:368) [245]  (0 ns)
	'or' operation ('TMP_0.V', HTA512_0/solution1/top.cc:368) [247]  (3.67 ns)

 <State 19>: 6.53ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA512_0/solution1/top.cc:370) [250]  (4.59 ns)
	'phi' operation ('r.V') with incoming values : ('r_V_12_cast', HTA512_0/solution1/top.cc:363) ('r.V', HTA512_0/solution1/top.cc:370) [229]  (0 ns)
	'icmp' operation ('tmp_22', HTA512_0/solution1/top.cc:365) [235]  (0.959 ns)
	'and' operation ('tmp_25', HTA512_0/solution1/top.cc:365) [236]  (0.978 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation (HTA512_0/solution1/top.cc:374) of variable 'tmp_108', HTA512_0/solution1/top.cc:374 on array 'group_tree_V_0' [258]  (2.32 ns)

 <State 21>: 3.26ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('now1.V', HTA512_0/solution1/top.cc:380) [268]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_7', HTA512_0/solution1/top.cc:382) [281]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_4', HTA512_0/solution1/top.cc:382) on array 'buddy_tree_V_1' [282]  (3.25 ns)
	blocking operation 0.004 ns on control path)

 <State 22>: 6.61ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', HTA512_0/solution1/top.cc:382) on array 'buddy_tree_V_1' [282]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_5_s', HTA512_0/solution1/top.cc:382) [285]  (0 ns)
	'or' operation ('tmp_93', HTA512_0/solution1/top.cc:382) [286]  (3.36 ns)

 <State 23>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA512_0/solution1/top.cc:384) [300]  (4.59 ns)

 <State 24>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA512_0/solution1/top.cc:393) on array 'buddy_tree_V_0' [315]  (3.25 ns)
	'or' operation ('r.V', HTA512_0/solution1/top.cc:393) [316]  (0.99 ns)
	'store' operation (HTA512_0/solution1/top.cc:393) of variable 'r.V', HTA512_0/solution1/top.cc:393 on array 'buddy_tree_V_0' [317]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA512_0/solution1/top.cc:399) on array 'buddy_tree_V_0' [327]  (3.25 ns)
	'store' operation (HTA512_0/solution1/top.cc:399) of variable '__Result__', HTA512_0/solution1/top.cc:399 on array 'buddy_tree_V_0' [329]  (3.25 ns)

 <State 26>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA512_0/solution1/top.cc:223) on array 'buddy_tree_V_0' [661]  (3.25 ns)
	'and' operation ('r.V', HTA512_0/solution1/top.cc:223) [662]  (0.99 ns)
	'store' operation (HTA512_0/solution1/top.cc:223) of variable 'r.V', HTA512_0/solution1/top.cc:223 on array 'buddy_tree_V_0' [663]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_1', HTA512_0/solution1/top.cc:163) on array 'buddy_tree_V_0' [396]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_1', HTA512_0/solution1/top.cc:163) on array 'buddy_tree_V_1' [400]  (3.25 ns)

 <State 29>: 4.51ns
The critical path consists of the following:
	'phi' operation ('buddy_tree_V_load_1_s', HTA512_0/solution1/top.cc:163) with incoming values : ('buddy_tree_V_0_load_1', HTA512_0/solution1/top.cc:163) ('buddy_tree_V_1_load_1', HTA512_0/solution1/top.cc:163) [403]  (0 ns)
	'sub' operation ('tmp_21', HTA512_0/solution1/top.cc:163) [404]  (3.52 ns)
	'and' operation ('tmp.V', HTA512_0/solution1/top.cc:163) [405]  (0.99 ns)

 <State 30>: 8.36ns
The critical path consists of the following:
	'call' operation ('op_V_assign', HTA512_0/solution1/top.cc:164) to 'log_2_64bit' [406]  (8.36 ns)

 <State 31>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_2', HTA512_0/solution1/top.cc:187) on array 'buddy_tree_V_1' [422]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_3_s', HTA512_0/solution1/top.cc:187) [425]  (0 ns)
	'and' operation ('tmp_83', HTA512_0/solution1/top.cc:187) [426]  (1.48 ns)
	'store' operation (HTA512_0/solution1/top.cc:187) of variable 'tmp_83', HTA512_0/solution1/top.cc:187 on array 'buddy_tree_V_0' [430]  (3.25 ns)

 <State 32>: 4.23ns
The critical path consists of the following:
	'xor' operation ('r.V', HTA512_0/solution1/top.cc:170) [439]  (0.975 ns)
	'getelementptr' operation ('group_tree_mask_V_ad', HTA512_0/solution1/top.cc:170) [449]  (0 ns)
	'load' operation ('rhs.V', HTA512_0/solution1/top.cc:170) on array 'group_tree_mask_V' [450]  (3.25 ns)

 <State 33>: 7.31ns
The critical path consists of the following:
	'load' operation ('rhs.V', HTA512_0/solution1/top.cc:170) on array 'group_tree_mask_V' [450]  (3.25 ns)
	'and' operation ('TMP_1.V', HTA512_0/solution1/top.cc:170) [452]  (0.99 ns)
	'sub' operation ('p_5', HTA512_0/solution1/top.cc:171) [454]  (2.08 ns)
	'and' operation ('TMP_1.V', HTA512_0/solution1/top.cc:171) [455]  (0.99 ns)

 <State 34>: 8.54ns
The critical path consists of the following:
	'icmp' operation ('tmp_42', HTA512_0/solution1/top.cc:171) [456]  (2.43 ns)
	'select' operation ('tmp_51_cast', HTA512_0/solution1/top.cc:171) [457]  (0 ns)
	'select' operation ('tmp_47', HTA512_0/solution1/top.cc:171) [462]  (0.993 ns)
	'select' operation ('tmp_51', HTA512_0/solution1/top.cc:171) [468]  (1.02 ns)
	'select' operation ('tmp_55', HTA512_0/solution1/top.cc:171) [473]  (1.02 ns)
	'select' operation ('tmp_60', HTA512_0/solution1/top.cc:171) [478]  (1.02 ns)
	'select' operation ('tmp_67', HTA512_0/solution1/top.cc:171) [483]  (1.02 ns)
	'select' operation ('tmp_72', HTA512_0/solution1/top.cc:171) [488]  (1.02 ns)

 <State 35>: 8.51ns
The critical path consists of the following:
	'select' operation ('tmp_122_cast_cast', HTA512_0/solution1/top.cc:171) [491]  (0 ns)
	'select' operation ('tmp_76', HTA512_0/solution1/top.cc:171) [493]  (1.02 ns)
	'add' operation ('tmp_80', HTA512_0/solution1/top.cc:173) [503]  (0 ns)
	'sub' operation ('new_loc1.V', HTA512_0/solution1/top.cc:173) [504]  (3.82 ns)
	'lshr' operation ('tmp_86', HTA512_0/solution1/top.cc:174) [511]  (0 ns)
	'select' operation ('r.V', HTA512_0/solution1/top.cc:174) [514]  (3.67 ns)

 <State 36>: 7.5ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_5', HTA512_0/solution1/top.cc:176) on array 'buddy_tree_V_1' [531]  (3.25 ns)
	'and' operation ('tmp_94', HTA512_0/solution1/top.cc:176) [532]  (0.99 ns)
	'store' operation (HTA512_0/solution1/top.cc:176) of variable 'tmp_94', HTA512_0/solution1/top.cc:176 on array 'buddy_tree_V_1' [533]  (3.25 ns)

 <State 37>: 7.33ns
The critical path consists of the following:
	'load' operation ('cnt_1_load') on local variable 'cnt' [576]  (0 ns)
	'icmp' operation ('sel_tmp', HTA512_0/solution1/top.cc:210) [585]  (0.959 ns)
	'select' operation ('sel_tmp1', HTA512_0/solution1/top.cc:210) [586]  (0 ns)
	'select' operation ('sel_tmp3', HTA512_0/solution1/top.cc:210) [588]  (1.77 ns)
	'select' operation ('mask_V_load_1_phi', HTA512_0/solution1/top.cc:210) [590]  (0 ns)
	'shl' operation ('r.V', HTA512_0/solution1/top.cc:210) [592]  (0 ns)
	'xor' operation ('val', HTA512_0/solution1/top.cc:210) [593]  (4.59 ns)

 <State 38>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_10', HTA512_0/solution1/top.cc:211) on array 'buddy_tree_V_1' [598]  (3.25 ns)
	'select' operation ('lhs.V', HTA512_0/solution1/top.cc:211) [601]  (0 ns)
	'and' operation ('r.V', HTA512_0/solution1/top.cc:211) [602]  (1.48 ns)
	'store' operation (HTA512_0/solution1/top.cc:211) of variable 'r.V', HTA512_0/solution1/top.cc:211 on array 'buddy_tree_V_0' [606]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA512_0/solution1/top.cc:223) on array 'buddy_tree_V_0' [661]  (3.25 ns)

 <State 40>: 7.56ns
The critical path consists of the following:
	'load' operation ('mark_mask_V_load', HTA512_0/solution1/top.cc:230) on array 'mark_mask_V' [675]  (3.25 ns)
	'xor' operation ('rhs_i_i', HTA512_0/solution1/top.cc:230) [676]  (0.99 ns)
	'and' operation ('p_1', HTA512_0/solution1/top.cc:230) [692]  (0.99 ns)
	'store' operation (HTA512_0/solution1/top.cc:230) of variable 'p_1', HTA512_0/solution1/top.cc:230 on array 'group_tree_V_0' [699]  (2.32 ns)

 <State 41>: 4.9ns
The critical path consists of the following:
	'phi' operation ('p_03416_1', HTA512_0/solution1/top.cc:258) with incoming values : ('now2_V_s', HTA512_0/solution1/top.cc:258) [709]  (0 ns)
	'add' operation ('now2_V', HTA512_0/solution1/top.cc:258) [723]  (1.65 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_10', HTA512_0/solution1/top.cc:258) [729]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_12', HTA512_0/solution1/top.cc:261) on array 'buddy_tree_V_1' [730]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_15', HTA512_0/solution1/top.cc:261) on array 'buddy_tree_V_0' [719]  (3.25 ns)
	'store' operation (HTA512_0/solution1/top.cc:261) of variable 'tmp_168', HTA512_0/solution1/top.cc:261 on array 'buddy_tree_V_0' [722]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
