# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 51
attribute \dynports 1
attribute \top 1
attribute \src "dut.sv:44.1-84.10"
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \src "dut.sv:66.16-66.36"
  wire width 41 signed $add$dut.sv:66$12_Y
  attribute \src "dut.sv:79.20-79.47"
  wire $ge$dut.sv:79$13_Y
  attribute \src "dut.sv:64.15-64.30"
  wire width 32 signed $mul$dut.sv:64$11_Y
  attribute \src "dut.sv:82.20-82.59"
  attribute \unused_bits "40"
  wire width 41 signed $ternary$dut.sv:82$15_Y
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \init 16'0000000000000000
  attribute \src "dut.sv:53.25-53.30"
  wire width 16 signed \a_reg
  attribute \init 16'0000000000000000
  attribute \src "dut.sv:53.47-53.53"
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \init 41'00000000000000000000000000000000000000000
  attribute \src "dut.sv:55.24-55.33"
  wire width 41 signed \adder_out
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \init 16'0000000000000000
  attribute \src "dut.sv:53.36-53.41"
  wire width 16 signed \b_reg
  attribute \init 16'0000000000000000
  attribute \src "dut.sv:53.59-53.65"
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \init 0
  attribute \src "dut.sv:54.27-54.35"
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \init 1'0
  attribute \src "dut.sv:56.5-56.17"
  wire \overflow_reg
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  attribute \src "dut.sv:66.16-66.36"
  cell $add $add$dut.sv:66$12
    parameter \A_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 41
    connect \A \adder_out
    connect \B \mult_reg
    connect \Y $add$dut.sv:66$12_Y
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$44
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \a
    connect \Q \a_reg
    connect \SRST \rst
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$45
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \b
    connect \Q \b_reg
    connect \SRST \rst
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$46
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $mul$dut.sv:64$11_Y
    connect \Q \mult_reg
    connect \SRST \rst
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$47
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 41'00000000000000000000000000000000000000000
    parameter \WIDTH 41
    connect \CLK \clk
    connect \D $add$dut.sv:66$12_Y
    connect \Q \adder_out
    connect \SRST \rst
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$48
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \a_reg
    connect \Q \a_reg2
    connect \SRST \rst
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$49
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \b_reg
    connect \Q \b_reg2
    connect \SRST \rst
  end
  attribute \src "dut.sv:57.1-78.4"
  cell $sdff $auto$ff.cc:266:slice$50
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \overflow
    connect \Q \overflow_reg
    connect \SRST \rst
  end
  attribute \src "dut.sv:79.20-79.47"
  cell $ge $ge$dut.sv:79$13
    parameter \A_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_SIGNED 1
    parameter \B_WIDTH 41
    parameter \Y_WIDTH 1
    connect \A \adder_out
    connect \B 41'01000000000000000000000000000000000000000
    connect \Y $ge$dut.sv:79$13_Y
  end
  attribute \src "dut.sv:64.15-64.30"
  cell $mul $mul$dut.sv:64$11
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg2
    connect \B \b_reg2
    connect \Y $mul$dut.sv:64$11_Y
  end
  attribute \src "dut.sv:79.19-79.63"
  cell $or $or$dut.sv:79$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$dut.sv:79$13_Y
    connect \B \overflow_reg
    connect \Y \overflow
  end
  attribute \src "dut.sv:82.20-82.59"
  cell $mux $ternary$dut.sv:82$15
    parameter \WIDTH 41
    connect \A \adder_out
    connect \B 41'00111111111111111111111111111111111111111
    connect \S \overflow
    connect \Y { $ternary$dut.sv:82$15_Y [40] \accum_out }
  end
  connect $ternary$dut.sv:82$15_Y [39:0] \accum_out
end
