

================================================================
== Vivado HLS Report for 'Sobel_Loop_2_proc38'
================================================================
* Date:           Wed May 23 18:09:55 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  308641|    5|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    4|  308640|  4 ~ 643 |          -|          -| 1 ~ 480 |    no    |
        | + Loop 1.1  |    1|     640|         2|          1|          1| 1 ~ 640 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      2|       0|    200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|     265|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     265|    314|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_23_i_fu_159_p2                |     *    |      1|  0|  12|          20|          20|
    |tmp_24_i_fu_164_p2                |     *    |      1|  0|  12|          20|          20|
    |i_fu_153_p2                       |     +    |      0|  0|  38|           1|          31|
    |j_fu_182_p2                       |     +    |      0|  0|  38|           1|          31|
    |p_sum2_i_fu_197_p2                |     +    |      0|  0|  27|          20|          20|
    |p_sum_i_fu_188_p2                 |     +    |      0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |tmp_20_i_fu_148_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_22_i_fu_177_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0| 200|         152|         212|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |i1_i_reg_110                |   9|          2|   31|         62|
    |j2_i_reg_121                |   9|          2|   31|         62|
    |p_dst_matx_cols_read_blk_n  |   9|          2|    1|          2|
    |p_dst_matx_rows_read_blk_n  |   9|          2|    1|          2|
    |p_dst_maty_cols_read_blk_n  |   9|          2|    1|          2|
    |p_dstx_V_V_blk_n            |   9|          2|    1|          2|
    |p_dsty_V_V_blk_n            |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 114|         24|   70|        144|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |i1_i_reg_110                    |  31|   0|   31|          0|
    |i_reg_230                       |  31|   0|   31|          0|
    |j2_i_reg_121                    |  31|   0|   31|          0|
    |p_dst_matx_cols_read_1_reg_211  |  32|   0|   32|          0|
    |p_dst_matx_rows_read_1_reg_206  |  32|   0|   32|          0|
    |tmp_10_reg_221                  |  20|   0|   20|          0|
    |tmp_12_reg_245                  |  20|   0|   20|          0|
    |tmp_22_i_reg_251                |   1|   0|    1|          0|
    |tmp_23_i_reg_235                |  20|   0|   20|          0|
    |tmp_24_i_reg_240                |  20|   0|   20|          0|
    |tmp_reg_216                     |  20|   0|   20|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 265|   0|  265|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  Sobel_Loop_2_proc38 | return value |
|p_dst_matx_rows_read_dout     |  in |   32|   ap_fifo  | p_dst_matx_rows_read |    pointer   |
|p_dst_matx_rows_read_empty_n  |  in |    1|   ap_fifo  | p_dst_matx_rows_read |    pointer   |
|p_dst_matx_rows_read_read     | out |    1|   ap_fifo  | p_dst_matx_rows_read |    pointer   |
|p_dst_matx_cols_read_dout     |  in |   32|   ap_fifo  | p_dst_matx_cols_read |    pointer   |
|p_dst_matx_cols_read_empty_n  |  in |    1|   ap_fifo  | p_dst_matx_cols_read |    pointer   |
|p_dst_matx_cols_read_read     | out |    1|   ap_fifo  | p_dst_matx_cols_read |    pointer   |
|p_dstx_V_V_dout               |  in |    8|   ap_fifo  |      p_dstx_V_V      |    pointer   |
|p_dstx_V_V_empty_n            |  in |    1|   ap_fifo  |      p_dstx_V_V      |    pointer   |
|p_dstx_V_V_read               | out |    1|   ap_fifo  |      p_dstx_V_V      |    pointer   |
|p_dst_matx_data_V_address0    | out |   19|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_matx_data_V_ce0         | out |    1|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_matx_data_V_we0         | out |    1|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_matx_data_V_d0          | out |    8|  ap_memory |   p_dst_matx_data_V  |     array    |
|p_dst_maty_cols_read_dout     |  in |   32|   ap_fifo  | p_dst_maty_cols_read |    pointer   |
|p_dst_maty_cols_read_empty_n  |  in |    1|   ap_fifo  | p_dst_maty_cols_read |    pointer   |
|p_dst_maty_cols_read_read     | out |    1|   ap_fifo  | p_dst_maty_cols_read |    pointer   |
|p_dsty_V_V_dout               |  in |    8|   ap_fifo  |      p_dsty_V_V      |    pointer   |
|p_dsty_V_V_empty_n            |  in |    1|   ap_fifo  |      p_dsty_V_V      |    pointer   |
|p_dsty_V_V_read               | out |    1|   ap_fifo  |      p_dsty_V_V      |    pointer   |
|p_dst_maty_data_V_address0    | out |   19|  ap_memory |   p_dst_maty_data_V  |     array    |
|p_dst_maty_data_V_ce0         | out |    1|  ap_memory |   p_dst_maty_data_V  |     array    |
|p_dst_maty_data_V_we0         | out |    1|  ap_memory |   p_dst_maty_data_V  |     array    |
|p_dst_maty_data_V_d0          | out |    8|  ap_memory |   p_dst_maty_data_V  |     array    |
+------------------------------+-----+-----+------------+----------------------+--------------+

