

================================================================
== Vitis HLS Report for 'input_loader_res0_1'
================================================================
* Date:           Wed Sep 13 02:17:02 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.406 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  2.564 us|  2.564 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_j  |      768|      768|         2|          1|          1|   768|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       14|       88|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln284_fu_371_p2        |         +|   0|  0|  17|          10|           1|
    |ap_condition_227           |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_fu_365_p2       |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_8     |   9|          2|   10|         20|
    |inp_res0_blk_n           |   9|          2|    1|          2|
    |j_fu_74                  |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_74                  |  10|   0|   10|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  input_loader_res0.1|  return value|
|inp_res0_din             |  out|  512|     ap_fifo|             inp_res0|       pointer|
|inp_res0_num_data_valid  |   in|    3|     ap_fifo|             inp_res0|       pointer|
|inp_res0_fifo_cap        |   in|    3|     ap_fifo|             inp_res0|       pointer|
|inp_res0_full_n          |   in|    1|     ap_fifo|             inp_res0|       pointer|
|inp_res0_write           |  out|    1|     ap_fifo|             inp_res0|       pointer|
|inp_0_address1           |  out|   10|   ap_memory|                inp_0|         array|
|inp_0_ce1                |  out|    1|   ap_memory|                inp_0|         array|
|inp_0_q1                 |   in|   32|   ap_memory|                inp_0|         array|
|inp_1_address1           |  out|   10|   ap_memory|                inp_1|         array|
|inp_1_ce1                |  out|    1|   ap_memory|                inp_1|         array|
|inp_1_q1                 |   in|   32|   ap_memory|                inp_1|         array|
|inp_2_address1           |  out|   10|   ap_memory|                inp_2|         array|
|inp_2_ce1                |  out|    1|   ap_memory|                inp_2|         array|
|inp_2_q1                 |   in|   32|   ap_memory|                inp_2|         array|
|inp_3_address1           |  out|   10|   ap_memory|                inp_3|         array|
|inp_3_ce1                |  out|    1|   ap_memory|                inp_3|         array|
|inp_3_q1                 |   in|   32|   ap_memory|                inp_3|         array|
|inp_4_address1           |  out|   10|   ap_memory|                inp_4|         array|
|inp_4_ce1                |  out|    1|   ap_memory|                inp_4|         array|
|inp_4_q1                 |   in|   32|   ap_memory|                inp_4|         array|
|inp_5_address1           |  out|   10|   ap_memory|                inp_5|         array|
|inp_5_ce1                |  out|    1|   ap_memory|                inp_5|         array|
|inp_5_q1                 |   in|   32|   ap_memory|                inp_5|         array|
|inp_6_address1           |  out|   10|   ap_memory|                inp_6|         array|
|inp_6_ce1                |  out|    1|   ap_memory|                inp_6|         array|
|inp_6_q1                 |   in|   32|   ap_memory|                inp_6|         array|
|inp_7_address1           |  out|   10|   ap_memory|                inp_7|         array|
|inp_7_ce1                |  out|    1|   ap_memory|                inp_7|         array|
|inp_7_q1                 |   in|   32|   ap_memory|                inp_7|         array|
|inp_8_address1           |  out|   10|   ap_memory|                inp_8|         array|
|inp_8_ce1                |  out|    1|   ap_memory|                inp_8|         array|
|inp_8_q1                 |   in|   32|   ap_memory|                inp_8|         array|
|inp_9_address1           |  out|   10|   ap_memory|                inp_9|         array|
|inp_9_ce1                |  out|    1|   ap_memory|                inp_9|         array|
|inp_9_q1                 |   in|   32|   ap_memory|                inp_9|         array|
|inp_10_address1          |  out|   10|   ap_memory|               inp_10|         array|
|inp_10_ce1               |  out|    1|   ap_memory|               inp_10|         array|
|inp_10_q1                |   in|   32|   ap_memory|               inp_10|         array|
|inp_11_address1          |  out|   10|   ap_memory|               inp_11|         array|
|inp_11_ce1               |  out|    1|   ap_memory|               inp_11|         array|
|inp_11_q1                |   in|   32|   ap_memory|               inp_11|         array|
|inp_12_address1          |  out|   10|   ap_memory|               inp_12|         array|
|inp_12_ce1               |  out|    1|   ap_memory|               inp_12|         array|
|inp_12_q1                |   in|   32|   ap_memory|               inp_12|         array|
|inp_13_address1          |  out|   10|   ap_memory|               inp_13|         array|
|inp_13_ce1               |  out|    1|   ap_memory|               inp_13|         array|
|inp_13_q1                |   in|   32|   ap_memory|               inp_13|         array|
|inp_14_address1          |  out|   10|   ap_memory|               inp_14|         array|
|inp_14_ce1               |  out|    1|   ap_memory|               inp_14|         array|
|inp_14_q1                |   in|   32|   ap_memory|               inp_14|         array|
|inp_15_address1          |  out|   10|   ap_memory|               inp_15|         array|
|inp_15_ce1               |  out|    1|   ap_memory|               inp_15|         array|
|inp_15_q1                |   in|   32|   ap_memory|               inp_15|         array|
+-------------------------+-----+-----+------------+---------------------+--------------+

