# 0 "arch/arm64/boot/dts/qcom/msm8917-xiaomi-riva.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8917-xiaomi-riva.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/arm/qcom,ids.h" 1
# 9 "arch/arm64/boot/dts/qcom/msm8917-xiaomi-riva.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/qcom/msm8917-xiaomi-riva.dts" 2
# 1 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dsi-phy-28nm.h" 1
# 4 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8917.h" 1
# 5 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 6 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 8 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 9 "arch/arm64/boot/dts/qcom/msm8917.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@100 {
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   device_type = "cpu";
   next-level-cache = <&l2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  cpu1: cpu@101 {
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   device_type = "cpu";
   next-level-cache = <&l2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&cpu_pd1>;
   power-domain-names = "psci";
  };

  cpu2: cpu@102 {
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   device_type = "cpu";
   next-level-cache = <&l2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&cpu_pd2>;
   power-domain-names = "psci";
  };

  cpu3: cpu@103 {
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   device_type = "cpu";
   next-level-cache = <&l2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&cpu_pd3>;
   power-domain-names = "psci";
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };
  };

  domain-idle-states {
   cluster_sleep_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000053>;
    entry-latency-us = <700>;
    exit-latency-us = <1000>;
    min-residency-us = <6500>;
   };
  };

  idle-states {
   entry-method = "psci";

   cpu_sleep_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "standalone-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <125>;
    exit-latency-us = <180>;
    min-residency-us = <595>;
    local-timer-stop;
   };
  };

  cpu_opp_table: opp-table-cpu {
   compatible = "operating-points-v2";
   opp-shared;

   opp-960000000 {
    opp-hz = /bits/ 64 <960000000>;
   };

   opp-1094400000 {
    opp-hz = /bits/ 64 <1094400000>;
   };

   opp-1248000000 {
    opp-hz = /bits/ 64 <1248000000>;
   };

   opp-1401600000 {
    opp-hz = /bits/ 64 <1401600000>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-msm8916", "qcom,scm";
   clocks = <&gcc 96>,
     <&gcc 95>,
     <&gcc 94>;
   clock-names = "core", "bus", "iface";
   #reset-cells = <1>;

   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 memory@80000000 {

  reg = <0 0x80000000 0 0>;
  device_type = "memory";
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cluster_pd: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_sleep_0>;
  };

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>;
  };
 };

 rpm: remoteproc {
  compatible = "qcom,msm8917-rpm-proc", "qcom,rpm-proc";

  smd-edge {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8917", "qcom,smd-rpm";
    qcom,smd-channels = "rpm_requests";

    rpmcc: clock-controller {
     compatible = "qcom,rpmcc-msm8917", "qcom,rpmcc";
     #clock-cells = <1>;
     clocks = <&xo_board>;
     clock-names = "xo";
    };

    rpmpd: power-controller {
     compatible = "qcom,msm8917-rpmpd";
     #power-domain-cells = <1>;
     operating-points-v2 = <&rpmpd_opp_table>;

     rpmpd_opp_table: opp-table {
      compatible = "operating-points-v2";

      rpmpd_opp_ret: opp1 {
       opp-level = <16>;
      };

      rpmpd_opp_ret_plus: opp2 {
       opp-level = <32>;
      };

      rpmpd_opp_min_svs: opp3 {
       opp-level = <48>;
      };

      rpmpd_opp_low_svs: opp4 {
       opp-level = <64>;
      };

      rpmpd_opp_svs: opp5 {
       opp-level = <128>;
      };

      rpmpd_opp_svs_plus: opp6 {
       opp-level = <192>;
      };

      rpmpd_opp_nom: opp7 {
       opp-level = <256>;
      };

      rpmpd_opp_nom_plus: opp8 {
       opp-level = <320>;
      };

      rpmpd_opp_turbo: opp9 {
       opp-level = <384>;
      };
     };
    };
   };
  };
 };

 reserved-memory {
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;

  qseecom_mem: qseecom@85b00000 {
   reg = <0x0 0x85b00000 0x0 0x800000>;
   no-map;
  };

  smem@86300000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86300000 0x0 0x100000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  reserved@86400000 {
   reg = <0x0 0x86400000 0x0 0x400000>;
   no-map;
  };

  rmtfs@92100000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x92100000 0x0 0x180000>;
   no-map;

   qcom,client-id = <1>;
  };

  adsp_mem: adsp {
   size = <0x0 0x1100000>;
   alignment = <0x0 0x100000>;
   alloc-ranges = <0x0 0x86800000 0x0 0x8000000>;
   no-map;
   status = "disabled";
  };

  mba_mem: mba {
   size = <0x0 0x100000>;
   alignment = <0x0 0x100000>;
   alloc-ranges = <0x0 0x86800000 0x0 0x8000000>;
   no-map;
   status = "disabled";
  };

  venus_mem: venus {
   size = <0x0 0x400000>;
   alignment = <0x0 0x100000>;
   alloc-ranges = <0x0 0x86800000 0x0 0x8000000>;
   no-map;
   status = "disabled";
  };

  wcnss_mem: wcnss {
   size = <0x0 0x700000>;
   alignment = <0x0 0x100000>;
   alloc-ranges = <0x0 0x86800000 0x0 0x8000000>;
   no-map;
   status = "disabled";
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 291 1>;

  mboxes = <&apcs 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 27 1>;

  mboxes = <&apcs 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wcnss {
  compatible = "qcom,smp2p";
  qcom,smem = <451>, <431>;

  interrupts = <0 143 1>;

  mboxes = <&apcs 18>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <4>;

  wcnss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  wcnss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smsm {
  compatible = "qcom,smsm";

  #address-cells = <1>;
  #size-cells = <0>;

  mboxes = <0>, <&apcs 13>, <0>, <&apcs 19>;

  apps_smsm: apps@0 {
   reg = <0>;

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smsm: hexagon@1 {
   reg = <1>;
   interrupts = <0 26 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smsm: wcnss@6 {
   reg = <6>;
   interrupts = <0 144 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  ranges = <0 0 0 0xffffffff>;
  #address-cells = <1>;
  #size-cells = <1>;

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x8000>;
  };

  usb_hs_phy: phy@6c000 {
   compatible = "qcom,usb-hs-28nm-femtophy";
   reg = <0x0006c000 0x200>;
   #phy-cells = <0>;
   clocks = <&xo_board>,
     <&gcc 129>,
     <&gcc 127>;
   clock-names = "ref", "ahb", "sleep";
   resets = <&gcc 2>,
     <&gcc 4>;
   reset-names = "phy", "por";
   status = "disabled";
  };

  qfprom: qfprom@a4000 {
   compatible = "qcom,msm8917-qfprom", "qcom,qfprom";
   reg = <0x000a4000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   tsens_base1: base1@1d8 {
    reg = <0x1d8 1>;
    bits = <0 8>;
   };

   tsens_s5_p1: s5-p1@1d9 {
    reg = <0x1d9 1>;
    bits = <0 6>;
   };

   tsens_s5_p2: s5-p2@1d9 {
    reg = <0x1d9 2>;
    bits = <6 6>;
   };

   tsens_s6_p1: s6-p1@1da {
    reg = <0x1da 2>;
    bits = <4 6>;
   };

   tsens_s6_p2: s6-p2@1db {
    reg = <0x1db 1>;
    bits = <2 6>;
   };

   tsens_s7_p1: s7-p1@1dc {
    reg = <0x1dc 1>;
    bits = <0 6>;
   };

   tsens_s7_p2: s7-p2@1dc {
    reg = <0x1dc 2>;
    bits = <6 6>;
   };

   tsens_s8_p1: s8-p1@1dd {
    reg = <0x1dd 2>;
    bits = <4 6>;
   };

   tsens_s8_p2: s8-p2@1de {
    reg = <0x1de 1>;
    bits = <2 6>;
   };

   tsens_base2: base2@1df {
    reg = <0x1df 1>;
    bits = <0 8>;
   };

   tsens_mode: mode@210 {
    reg = <0x210 1>;
    bits = <0 3>;
   };

   tsens_s0_p1: s0-p1@210 {
    reg = <0x210 2>;
    bits = <3 6>;
   };

   tsens_s0_p2: s0-p2@211 {
    reg = <0x211 1>;
    bits = <1 6>;
   };

   tsens_s1_p1: s1-p1@211 {
    reg = <0x211 2>;
    bits = <7 6>;
   };

   tsens_s1_p2: s1-p2@212 {
    reg = <0x212 2>;
    bits = <5 6>;
   };

   tsens_s2_p1: s2-p1@213 {
    reg = <0x213 2>;
    bits = <3 6>;
   };

   tsens_s2_p2: s2-p2@214 {
    reg = <0x214 1>;
    bits = <1 6>;
   };

   tsens_s3_p1: s3-p1@214 {
    reg = <0x214 2>;
    bits = <7 6>;
   };

   tsens_s3_p2: s3-p2@215 {
    reg = <0x215 2>;
    bits = <5 6>;
   };

   tsens_s4_p1: s4-p1@216 {
    reg = <0x216 2>;
    bits = <3 6>;
   };

   tsens_s4_p2: s4-p2@217 {
    reg = <0x217 1>;
    bits = <1 6>;
   };

   tsens_s9_p1: s9-p1@230 {
    reg = <0x230 1>;
    bits = <0 6>;
   };

   tsens_s9_p2: s9-p2@230 {
    reg = <0x230 2>;
    bits = <6 6>;
   };

   tsens_s10_p1: s10-p1@231 {
    reg = <0x231 2>;
    bits = <4 6>;
   };

   tsens_s10_p2: s10-p2@232 {
    reg = <0x232 1>;
    bits = <2 6>;
   };
  };

  rng@e3000 {
   compatible = "qcom,prng";
   reg = <0x000e3000 0x1000>;
   clocks = <&gcc 119>;
   clock-names = "core";
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,msm8937-tsens", "qcom,tsens-v1";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   interrupts = <0 184 4>;
   interrupt-names = "uplow";
   nvmem-cells = <&tsens_mode>,
          <&tsens_base1>, <&tsens_base2>,
          <&tsens_s0_p1>, <&tsens_s0_p2>,
          <&tsens_s1_p1>, <&tsens_s1_p2>,
          <&tsens_s2_p1>, <&tsens_s2_p2>,
          <&tsens_s3_p1>, <&tsens_s3_p2>,
          <&tsens_s4_p1>, <&tsens_s4_p2>,
          <&tsens_s5_p1>, <&tsens_s5_p2>,
          <&tsens_s6_p1>, <&tsens_s6_p2>,
          <&tsens_s7_p1>, <&tsens_s7_p2>,
          <&tsens_s8_p1>, <&tsens_s8_p2>,
          <&tsens_s9_p1>, <&tsens_s9_p2>,
          <&tsens_s10_p1>, <&tsens_s10_p2>;
   nvmem-cell-names = "mode",
        "base1", "base2",
        "s0_p1", "s0_p2",
        "s1_p1", "s1_p2",
        "s2_p1", "s2_p2",
        "s3_p1", "s3_p2",
        "s4_p1", "s4_p2",
        "s5_p1", "s5_p2",
        "s6_p1", "s6_p2",
        "s7_p1", "s7_p2",
        "s8_p1", "s8_p2",
        "s9_p1", "s9_p2",
        "s10_p1", "s10_p2";
   #qcom,sensors = <11>;
   #thermal-sensor-cells = <1>;
  };

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x004ab000 0x4>;
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,msm8917-pinctrl";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 134>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_i2c2_default: blsp1-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c2_sleep: blsp1-i2c2-sleep-state {
    pins = "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c3_default: blsp1-i2c3-default-state {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c3_sleep: blsp1-i2c3-sleep-state {
    pins = "gpio10", "gpio11";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c4_default: blsp1-i2c4-default-state {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c4_sleep: blsp1-i2c4-sleep-state {
    pins = "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c1_default: blsp2-i2c1-default-state {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c1_sleep: blsp2-i2c1-sleep-state {
    pins = "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_spi3_default: blsp1-spi3-default-state {
    cs-pins {
     pins = "gpio10";
     function = "blsp_spi3";
     drive-strength = <2>;
     bias-disable;
    };

    spi-pins {
     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
     drive-strength = <12>;
     bias-disable;
    };
   };

   blsp1_spi3_sleep: blsp1-spi3-sleep-state {
    cs-pins {
     pins = "gpio10";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };

    spi-pins {
     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   blsp2_spi2_default: blsp2-spi2-default-state {
    cs0-pins {
     pins = "gpio47";
     function = "blsp_spi6";
     drive-strength = <16>;
     bias-disable;
    };

    cs1-pins {
     pins = "gpio22";
     function = "blsp_spi6";
     drive-strength = <16>;
     bias-disable;
    };

    spi-pins {
     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
     drive-strength = <16>;
     bias-disable;
    };
   };

   blsp2_spi2_sleep: blsp2-spi2-sleep-state {
    cs0-pins {
     pins = "gpio47";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };

    cs1-pins {
     pins = "gpio22";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };

    spi-pins {
     pins = "gpio20", "gpio21", "gpio23";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   blsp1_uart1_default: blsp1-uart1-default-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart1_sleep: blsp1-uart1-sleep-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart2_default: blsp1-uart2-default-state {
    pins = "gpio4", "gpio5";
    function = "blsp_uart2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart2_sleep: blsp1-uart2-sleep-state {
    pins = "gpio4", "gpio5";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   sdc1_default: sdc1-default-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_sleep: sdc1-sleep-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_default: sdc2-default-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_sleep: sdc2-sleep-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   wcnss_pin_a: wcnss-active-state {
    wcss-wlan-pins {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
     drive-strength = <6>;
     bias-pull-up;

    };

    wcss-wlan0-pins {
     pins = "gpio78";
     function = "wcss_wlan0";
     drive-strength = <6>;
     bias-pull-up;

    };

    wcss-wlan1-pins {
     pins = "gpio77";
     function = "wcss_wlan1";
     drive-strength = <6>;
     bias-pull-up;

    };

    wcss-wlan2-pins {
     pins = "gpio76";
     function = "wcss_wlan2";
     drive-strength = <6>;
     bias-pull-up;

    };
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-msm8917";
   reg = <0x01800000 0x80000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&xo_board>,
     <&sleep_clk>,
     <&mdss_dsi0_phy 1>,
     <&mdss_dsi0_phy 0>;
   clock-names = "xo",
          "sleep_clk",
          "dsi0pll",
          "dsi0pllbyte";
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-msm8917", "syscon";
   reg = <0x01937000 0x30000>;
  };

  mdss: display-subsystem@1a00000 {
   compatible = "qcom,mdss";
   reg = <0x01a00000 0x1000>,
         <0x01ab0000 0x1040>;
   reg-names = "mdss_phys", "vbif_phys";
   ranges;

   power-domains = <&gcc 2>;

   clocks = <&gcc 106>,
     <&gcc 107>,
     <&gcc 112>;
   clock-names = "iface",
          "bus",
          "vsync";

   interrupts = <0 72 4>;

   interrupt-controller;
   #interrupt-cells = <1>;

   #address-cells = <1>;
   #size-cells = <1>;

   status = "disabled";

   mdp: display-controller@1a01000 {
    compatible = "qcom,msm8917-mdp5", "qcom,mdp5";
    reg = <0x01a01000 0x89000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    power-domains = <&gcc 2>;

    clocks = <&gcc 106>,
      <&gcc 107>,
      <&gcc 110>,
      <&gcc 112>;
    clock-names = "iface",
           "bus",
           "core",
           "vsync";

    iommus = <&apps_iommu 0x15>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdp5_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };
    };
   };

   mdss_dsi0: dsi@1a94000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0x01a94000 0x300>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    assigned-clocks = <&gcc 17>,
        <&gcc 155>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;

    clocks = <&gcc 110>,
      <&gcc 106>,
      <&gcc 107>,
      <&gcc 108>,
      <&gcc 111>,
      <&gcc 109>;
    clock-names = "mdp_core",
           "iface",
           "bus",
           "byte",
           "pixel",
           "core";
    phys = <&mdss_dsi0_phy>;

    operating-points-v2 = <&mdss_dsi0_opp_table>;
    power-domains = <&rpmpd 0>;

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dsi0_in: endpoint {
       remote-endpoint = <&mdp5_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dsi0_out: endpoint {
      };
     };
    };

    mdss_dsi0_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-125000000 {
      opp-hz = /bits/ 64 <125000000>;
      required-opps = <&rpmpd_opp_svs>;
     };

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmpd_opp_nom>;
     };
    };
   };

   mdss_dsi0_phy: phy@1a94a00 {
    compatible = "qcom,dsi-phy-28nm-8937";
    reg = <0x01a94a00 0xd4>,
          <0x01a94400 0x280>,
          <0x01a94b80 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&gcc 106>,
      <&xo_board>;
    clock-names = "iface", "ref";
   };
  };

  apps_iommu: iommu@1e20000 {
   compatible = "qcom,msm8917-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x01e20000 0x20000>;
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;

   clocks = <&gcc 126>,
     <&gcc 30>;
   clock-names = "iface", "bus";

   qcom,iommu-secure-id = <17>;


   iommu-ctx@14000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x14000 0x1000>;
    interrupts = <0 111 4>;
   };


   iommu-ctx@15000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x15000 0x1000>;
    interrupts = <0 112 4>;
   };


   iommu-ctx@16000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x16000 0x1000>;
    interrupts = <0 113 4>;
   };
  };

  gpu_iommu: iommu@1f08000 {
   compatible = "qcom,msm8917-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x01f08000 0x10000>;

   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;

   clocks = <&gcc 126>,
     <&gcc 99>;
   clock-names = "iface", "bus";
   qcom,iommu-secure-id = <18>;

   iommu-ctx@0 {
    compatible = "qcom,msm-iommu-v2-ns";
    reg = <0 0x1000>;
    interrupts = <0 240 4>;
   };
  };

  gpu: gpu@1c00000 {
   compatible = "qcom,adreno-306.32", "qcom,adreno";
   reg = <0x01c00000 0x20000>;
   reg-names = "kgsl_3d0_reg_memory";
   interrupts = <0 33 4>;
   interrupt-names = "kgsl_3d0_irq";
   clock-names = "core",
          "iface",
          "mem_iface",
          "alt_mem_iface",
          "gfx3d";
   clocks = <&gcc 116>,
     <&gcc 115>,
     <&gcc 31>,
     <&gcc 32>,
     <&gcc 138>;
   power-domains = <&gcc 3>;
   operating-points-v2 = <&gpu_opp_table>;
   #cooling-cells = <2>;

   iommus = <&gpu_iommu 0>;

   status = "disabled";

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
    };

    opp-270000000 {
     opp-hz = /bits/ 64 <270000000>;
    };

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
    };

    opp-484800000 {
     opp-hz = /bits/ 64 <484800000>;
    };

    opp-523200000 {
     opp-hz = /bits/ 64 <523200000>;
    };

    opp-598000000 {
     opp-hz = /bits/ 64 <598000000>;
    };
   };
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x001000>,
         <0x02400000 0x800000>,
         <0x02c00000 0x800000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x002100>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  bam_dmux_dma: dma-controller@4044000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x04044000 0x19000>;
   interrupts = <0 162 4>;
   #dma-cells = <1>;
   qcom,ee = <0>;

   num-channels = <6>;
   qcom,num-ees = <1>;
   qcom,powered-remotely;

   status = "disabled";
  };

  sdhc_1: mmc@7824900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x500>,
         <0x07824000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 121>,
     <&gcc 122>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   pinctrl-0 = <&sdc1_default>;
   pinctrl-1 = <&sdc1_sleep>;
   pinctrl-names = "default", "sleep";
   power-domains = <&rpmpd 0>;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   mmc-ddr-1_8v;
   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc_2: mmc@7864900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x500>,
         <0x07864000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 124>,
     <&gcc 125>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   pinctrl-0 = <&sdc2_default>;
   pinctrl-1 = <&sdc2_sleep>;
   pinctrl-names = "default", "sleep";
   power-domains = <&rpmpd 0>;
   bus-width = <4>;
   status = "disabled";
  };

  blsp1_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x1f000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 33>;
   clock-names = "bam_clk";
   qcom,controlled-remotely;
   #dma-cells = <1>;
   num-channels = <12>;
   qcom,num-ees = <4>;
   qcom,ee = <0>;
  };

  blsp2_dma: dma-controller@7ac4000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07ac4000 0x1d000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 42>;
   clock-names = "bam_clk";
   qcom,controlled-remotely;
   #dma-cells = <1>;
   num-channels = <10>;
   qcom,num-ees = <4>;
   qcom,ee = <0>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 40>,
     <&gcc 33>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 0>, <&blsp1_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp1_uart1_default>;
   pinctrl-1 = <&blsp1_uart1_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 41>,
     <&gcc 33>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 2>, <&blsp1_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 34>,
     <&gcc 33>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 6>, <&blsp1_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp1_i2c2_default>;
   pinctrl-1 = <&blsp1_i2c2_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 36>,
     <&gcc 33>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 8>, <&blsp1_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp1_i2c3_default>;
   pinctrl-1 = <&blsp1_i2c3_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_spi3: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 37>,
     <&gcc 33>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 8>, <&blsp1_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp1_spi3_default>;
   pinctrl-1 = <&blsp1_spi3_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 38>,
     <&gcc 33>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 10>, <&blsp1_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp1_i2c4_default>;
   pinctrl-1 = <&blsp1_i2c4_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c1: i2c@7af5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x07af5000 0x600>;
   interrupts = <0 299 4>;
   clocks = <&gcc 43>,
     <&gcc 42>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 4>, <&blsp2_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp2_i2c1_default>;
   pinctrl-1 = <&blsp2_i2c1_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_spi2: spi@7af6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x07af6000 0x600>;
   interrupts = <0 300 4>;
   clocks = <&gcc 46>,
     <&gcc 42>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 6>, <&blsp2_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp2_spi2_default>;
   pinctrl-1 = <&blsp2_spi2_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usb: usb@78db000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x078db000 0x200>,
         <0x078db200 0x200>;
   interrupts = <0 134 4>,
         <0 140 4>;
   clocks = <&gcc 128>,
     <&gcc 130>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 130>;
   assigned-clock-rates = <80000000>;
   resets = <&gcc 3>;
   reset-names = "core";
   phy_type = "ulpi";
   dr_mode = "otg";
   hnp-disable;
   srp-disable;
   adp-disable;
   ahb-burst-config = <0>;
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";
   #reset-cells = <1>;
  };

  wcnss: remoteproc@a204000 {
   compatible = "qcom,pronto-v3-pil", "qcom,pronto";
   reg = <0x0a204000 0x2000>,
         <0x0a202000 0x1000>,
         <0x0a21b000 0x3000>;
   reg-names = "ccu", "dxe", "pmu";

   memory-region = <&wcnss_mem>;

   interrupts-extended = <&intc 0 149 1>,
           <&wcnss_smp2p_in 0 1>,
           <&wcnss_smp2p_in 1 1>,
           <&wcnss_smp2p_in 2 1>,
           <&wcnss_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";

   power-domains = <&rpmpd 0>,
     <&rpmpd 3>;
   power-domain-names = "cx", "mx";

   qcom,smem-states = <&wcnss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   pinctrl-0 = <&wcnss_pin_a>;
   pinctrl-names = "default";

   status = "disabled";

   wcnss_iris: iris {
    clocks = <&rpmcc 16>;
    clock-names = "xo";
   };

   smd-edge {
    interrupts = <0 142 1>;

    mboxes = <&apcs 17>;
    qcom,smd-edge = <6>;
    qcom,remote-pid = <4>;

    label = "pronto";

    wcnss_ctrl: wcnss {
     compatible = "qcom,wcnss";
     qcom,smd-channels = "WCNSS_CTRL";

     qcom,mmio = <&wcnss>;

     wcnss_bt: bluetooth {
      compatible = "qcom,wcnss-bt";
     };

     wcnss_wifi: wifi {
      compatible = "qcom,wcnss-wlan";

      interrupts = <0 145 4>,
            <0 146 4>;
      interrupt-names = "tx", "rx";

      qcom,smem-states = <&apps_smsm 10>, <&apps_smsm 9>;
      qcom,smem-state-names = "tx-enable",
         "tx-rings-empty";
     };
    };
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>,
         <0x0b002000 0x1000>;
   interrupt-controller;
   #interrupt-cells = <3>;
  };

  apcs: mailbox@b011000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b011000 0x1000>;
   #mbox-cells = <1>;
   clocks = <&a53pll>, <&gcc 143>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
  };

  a53pll: clock@b016000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b016000 0x40>;
   clocks = <&xo_board>;
   clock-names = "xo";
   #clock-cells = <0>;
   operating-points-v2 = <&pll_opp_table>;

   pll_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-960000000 {
     opp-hz = /bits/ 64 <960000000>;
    };

    opp-1094400000 {
     opp-hz = /bits/ 64 <1094400000>;
    };

    opp-1248000000 {
     opp-hz = /bits/ 64 <1248000000>;
    };

    opp-1401600000 {
     opp-hz = /bits/ 64 <1401600000>;
    };
   };
  };

  watchdog@b017000 {
   compatible = "qcom,apss-wdt-qcs404", "qcom,kpss-wdt";
   reg = <0x0b017000 0x1000>;
   clocks = <&sleep_clk>;
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   ranges;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@b121000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
   };

   frame@b123000 {
    reg = <0x0b123000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@b124000 {
    reg = <0x0b124000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 thermal_zones: thermal-zones {
  aoss-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 0>;

   trips {
    aoss_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 3>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cpuss1-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 4>;

   cooling-maps {
    map0 {
     trip = <&cpuss1_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };

   trips {
    cpuss1_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpuss1_alert1: trip-point1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpuss1_crit: cpuss1-crit {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu0-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 5>;

   cooling-maps {
    map0 {
     trip = <&cpu0_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpu0_crit: cpu-crit {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 6>;

   cooling-maps {
    map0 {
     trip = <&cpu1_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpu1_alert1: trip-point1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu-crit {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 7>;

   cooling-maps {
    map0 {
     trip = <&cpu2_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpu2_alert1: trip-point1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu-crit {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 8>;

   cooling-maps {
    map0 {
     trip = <&cpu3_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpu3_alert1: trip-point1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu-crit {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 9>;

   cooling-maps {
    map0 {
     trip = <&gpu_alert>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu_alert: trip-point0 {
     temperature = <70000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpu_crit: gpu-crit {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

  };

  mdm-core-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 1>;

   trips {
    mdm_core_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens 2>;

   trips {
    q6_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/msm8917-xiaomi-riva.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8937.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "arch/arm64/boot/dts/qcom/pm8937.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm8937.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 9 "arch/arm64/boot/dts/qcom/pm8937.dtsi" 2

/ {
 thermal-zones {
  pm8937-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8937_temp>;

   trips {
    trip0 {
     temperature = <105000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm8937", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pm8937_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

   pm8937_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  pm8937_gpios: gpio@c000 {
   compatible = "qcom,pm8937-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8937_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8937_mpps: mpps@a000 {
   compatible = "qcom,pm8937-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   gpio-ranges = <&pm8937_mpps 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8937_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pm8937_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8937_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0 0x31 0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   channel@8 {
    reg = <0x08>;
   };

   channel@9 {
    reg = <0x09>;
   };

   channel@a {
    reg = <0x0a>;
   };

   channel@c {
    reg = <0x0c>;
   };

   channel@e {
    reg = <0x0e>;
   };

   channel@f {
    reg = <0x0f>;
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8937", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8937_pwm: pwm {
   compatible = "qcom,pm8937-pwm", "qcom,pm8916-pwm";

   #pwm-cells = <2>;

   status = "disabled";
  };

  pm8937_spmi_regulators: regulators {
   compatible = "qcom,pm8937-regulators";
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/msm8917-xiaomi-riva.dts" 2

/delete-node/ &qseecom_mem;

/ {
 model = "Xiaomi Redmi 5A (riva)";
 compatible = "xiaomi,riva", "qcom,msm8917";
 chassis-type = "handset";

 qcom,msm-id = <303 0>;
 qcom,board-id = <0x1000b 2>, <0x2000b 2>;

 pwm_backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&pm8937_pwm 0 100000>;
  brightness-levels = <0 255>;
  num-interpolated-steps = <255>;
  default-brightness-level = <128>;
 };

 battery: battery {
  compatible = "simple-battery";
  charge-full-design-microamp-hours = <3000000>;
  energy-full-design-microwatt-hours = <11500000>;
  constant-charge-current-max-microamp = <1000000>;
  constant-charge-voltage-max-microvolt = <4400000>;
  precharge-current-microamp = <256000>;
  charge-term-current-microamp = <60000>;
  voltage-min-design-microvolt = <3400000>;
 };

 chosen {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  stdout-path = "framebuffer0";

  framebuffer0: framebuffer@90001000 {
   compatible = "simple-framebuffer";
   reg = <0x0 0x90001000 0x0 (720 * 1280 * 3)>;
   width = <720>;
   height = <1280>;
   stride = <(720 * 3)>;
   format = "r8g8b8";

   clocks = <&gcc 106>,
     <&gcc 107>,
     <&gcc 112>,
     <&gcc 110>,
     <&gcc 108>,
     <&gcc 111>,
     <&gcc 109>;
   power-domains = <&gcc 2>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&gpio_keys_default>;
  pinctrl-names = "default";

  key-volup {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&tlmm 91 1>;
   debounce-interval = <15>;
  };
 };

 vph_pwr: regulator-vph-pwr {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
  regulator-always-on;
  regulator-boot-on;
 };

 reserved-memory {
  qseecom_mem: qseecom@84a00000 {
   reg = <0x0 0x84a00000 0x0 0x1900000>;
   no-map;
  };

  framebuffer_mem: memory@90001000 {
   reg = <0x0 0x90001000 0x0 (720 * 1280 * 3)>;
   no-map;
  };
 };
};

&blsp1_i2c3 {
 status = "okay";

 touchscreen@38 {
  compatible = "edt,edt-ft5306";
  reg = <0x38>;
  interrupts-extended = <&tlmm 65 8>;
  reset-gpios = <&tlmm 64 1>;
  pinctrl-0 = <&tsp_int_rst_default>;
  pinctrl-names = "default";
  vcc-supply = <&pm8937_l10>;
  iovcc-supply = <&pm8937_l5>;
  touchscreen-size-x = <720>;
  touchscreen-size-y = <1280>;
 };
};

&blsp2_i2c1 {
 status = "okay";

 bq27426@55 {
  compatible = "ti,bq27426";
  reg = <0x55>;
  monitored-battery = <&battery>;
 };

 bq25601@6b {
  compatible = "ti,bq25601";
  reg = <0x6b>;
  interrupts-extended = <&tlmm 61 2>;
  pinctrl-0 = <&bq25601_int_default>;
  pinctrl-names = "default";
  input-voltage-limit-microvolt = <4400000>;
  input-current-limit-microamp = <1000000>;
  monitored-battery = <&battery>;
 };
};

&pm8937_gpios {
 pwm_enable_default: pwm-enable-default-state {
  pins = "gpio8";
  function = "dtest2";
  output-low;
  bias-disable;
  qcom,drive-strength = <2>;
 };
};

&pm8937_pwm {
 pinctrl-0 = <&pwm_enable_default>;
 pinctrl-names = "default";

 status = "okay";
};

&pm8937_resin {
 linux,code = <114>;

 status = "okay";
};

&rpm_requests {
 regulators-0 {
  compatible = "qcom,rpm-pm8937-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_s4-supply = <&vph_pwr>;

  vdd_l1_l19-supply = <&pm8937_s3>;
  vdd_l2_l23-supply = <&pm8937_s3>;
  vdd_l3-supply = <&pm8937_s3>;
  vdd_l4_l5_l6_l7_l16-supply = <&pm8937_s4>;
  vdd_l8_l11_l12_l17_l22-supply = <&vph_pwr>;
  vdd_l9_l10_l13_l14_l15_l18-supply = <&vph_pwr>;

  pm8937_s1: s1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1225000>;
  };

  pm8937_s3: s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
  };

  pm8937_s4: s4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
  };

  pm8937_l2: l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  pm8937_l5: l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8937_l6: l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8937_l7: l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8937_l8: l8 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
  };

  pm8937_l9: l9 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8937_l10: l10 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
  };

  pm8937_l11: l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   regulator-allow-set-load;
   regulator-system-load = <200000>;
  };

  pm8937_l12: l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  pm8937_l13: l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
  };

  pm8937_l14: l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8937_l15: l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8937_l16: l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8937_l17: l17 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2900000>;
  };

  pm8937_l19: l19 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1350000>;
  };

  pm8937_l22: l22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };

  pm8937_l23: l23 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };
 };

};

&sdhc_1 {
 vmmc-supply = <&pm8937_l8>;
 vqmmc-supply = <&pm8937_l5>;

 status = "okay";
};

&sdhc_2 {
 cd-gpios = <&tlmm 67 1>;
 vmmc-supply = <&pm8937_l11>;
 vqmmc-supply = <&pm8937_l12>;
 pinctrl-0 = <&sdc2_default &sdc2_cd_default>;
 pinctrl-1 = <&sdc2_sleep &sdc2_cd_default>;
 pinctrl-names = "default", "sleep";

 status = "okay";
};

&sleep_clk {
 clock-frequency = <32768>;
};

&tlmm {
 bq25601_int_default: bq25601-int-default-state {
  pins = "gpio61";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };

 gpio_keys_default: gpio-keys-default-state {
  pins = "gpio91";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };

 sdc2_cd_default: sdc2-cd-default-state {
  pins = "gpio67";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };

 tsp_int_rst_default: tsp-int-rst-default-state {
  pins = "gpio64", "gpio65";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };
};

&wcnss {
 vddpx-supply = <&pm8937_l5>;

 status = "okay";
};

&wcnss_iris {
 compatible = "qcom,wcn3620";
 vddxo-supply = <&pm8937_l7>;
 vddrfa-supply = <&pm8937_l19>;
 vddpa-supply = <&pm8937_l9>;
 vdddig-supply = <&pm8937_l5>;
};

&wcnss_mem {
 status = "okay";
};

&xo_board {
 clock-frequency = <19200000>;
};
