[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortRanges/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 180
LIB: work
FILE: ${SURELOG_DIR}/tests/PortRanges/dut.sv
n<> u<179> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<179> s<178> l<1:1>
  n<> u<178> t<Source_text> p<179> c<103> l<1:1> el<17:10>
    n<> u<103> t<Description> p<178> c<102> s<177> l<1:1> el<9:10>
      n<> u<102> t<Module_declaration> p<103> c<29> l<1:1> el<9:10>
        n<> u<29> t<Module_nonansi_header> p<102> c<2> s<48> l<1:1> el<1:38>
          n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
          n<DFlipflop8Bit> u<3> t<STRING_CONST> p<29> s<28> l<1:8> el<1:21>
          n<> u<28> t<List_of_ports> p<29> c<9> l<1:21> el<1:37>
            n<> u<9> t<Port> p<28> c<8> s<15> l<1:22> el<1:24>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:22> el<1:24>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:22> el<1:24>
                  n<A1> u<4> t<STRING_CONST> p<7> s<6> l<1:22> el<1:24>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:24> el<1:24>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:24> el<1:24>
            n<> u<15> t<Port> p<28> c<14> s<21> l<1:26> el<1:28>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:26> el<1:28>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:26> el<1:28>
                  n<Q1> u<10> t<STRING_CONST> p<13> s<12> l<1:26> el<1:28>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:28> el<1:28>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:28> el<1:28>
            n<> u<21> t<Port> p<28> c<20> s<27> l<1:30> el<1:32>
              n<> u<20> t<Port_expression> p<21> c<19> l<1:30> el<1:32>
                n<> u<19> t<Port_reference> p<20> c<16> l<1:30> el<1:32>
                  n<A2> u<16> t<STRING_CONST> p<19> s<18> l<1:30> el<1:32>
                  n<> u<18> t<Constant_select> p<19> c<17> l<1:32> el<1:32>
                    n<> u<17> t<Constant_bit_select> p<18> l<1:32> el<1:32>
            n<> u<27> t<Port> p<28> c<26> l<1:34> el<1:36>
              n<> u<26> t<Port_expression> p<27> c<25> l<1:34> el<1:36>
                n<> u<25> t<Port_reference> p<26> c<22> l<1:34> el<1:36>
                  n<Q2> u<22> t<STRING_CONST> p<25> s<24> l<1:34> el<1:36>
                  n<> u<24> t<Constant_select> p<25> c<23> l<1:36> el<1:36>
                    n<> u<23> t<Constant_bit_select> p<24> l<1:36> el<1:36>
        n<> u<48> t<Module_item> p<102> c<47> s<66> l<3:1> el<3:21>
          n<> u<47> t<Port_declaration> p<48> c<46> l<3:1> el<3:20>
            n<> u<46> t<Output_declaration> p<47> c<43> l<3:1> el<3:20>
              n<> u<43> t<Net_port_type> p<46> c<42> s<45> l<3:8> el<3:17>
                n<> u<42> t<Data_type_or_implicit> p<43> c<41> l<3:8> el<3:17>
                  n<> u<41> t<Data_type> p<42> c<30> l<3:8> el<3:17>
                    n<> u<30> t<IntVec_TypeReg> p<41> s<40> l<3:8> el<3:11>
                    n<> u<40> t<Packed_dimension> p<41> c<39> l<3:12> el<3:17>
                      n<> u<39> t<Constant_range> p<40> c<34> l<3:13> el<3:16>
                        n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<3:13> el<3:14>
                          n<> u<33> t<Constant_primary> p<34> c<32> l<3:13> el<3:14>
                            n<> u<32> t<Primary_literal> p<33> c<31> l<3:13> el<3:14>
                              n<7> u<31> t<INT_CONST> p<32> l<3:13> el<3:14>
                        n<> u<38> t<Constant_expression> p<39> c<37> l<3:15> el<3:16>
                          n<> u<37> t<Constant_primary> p<38> c<36> l<3:15> el<3:16>
                            n<> u<36> t<Primary_literal> p<37> c<35> l<3:15> el<3:16>
                              n<0> u<35> t<INT_CONST> p<36> l<3:15> el<3:16>
              n<> u<45> t<List_of_port_identifiers> p<46> c<44> l<3:18> el<3:20>
                n<Q1> u<44> t<STRING_CONST> p<45> l<3:18> el<3:20>
        n<> u<66> t<Module_item> p<102> c<65> s<83> l<4:1> el<4:21>
          n<> u<65> t<Port_declaration> p<66> c<64> l<4:1> el<4:20>
            n<> u<64> t<Input_declaration> p<65> c<61> l<4:1> el<4:20>
              n<> u<61> t<Net_port_type> p<64> c<49> s<63> l<4:7> el<4:17>
                n<> u<49> t<NetType_Wire> p<61> s<60> l<4:7> el<4:11>
                n<> u<60> t<Data_type_or_implicit> p<61> c<59> l<4:12> el<4:17>
                  n<> u<59> t<Packed_dimension> p<60> c<58> l<4:12> el<4:17>
                    n<> u<58> t<Constant_range> p<59> c<53> l<4:13> el<4:16>
                      n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<4:13> el<4:14>
                        n<> u<52> t<Constant_primary> p<53> c<51> l<4:13> el<4:14>
                          n<> u<51> t<Primary_literal> p<52> c<50> l<4:13> el<4:14>
                            n<7> u<50> t<INT_CONST> p<51> l<4:13> el<4:14>
                      n<> u<57> t<Constant_expression> p<58> c<56> l<4:15> el<4:16>
                        n<> u<56> t<Constant_primary> p<57> c<55> l<4:15> el<4:16>
                          n<> u<55> t<Primary_literal> p<56> c<54> l<4:15> el<4:16>
                            n<0> u<54> t<INT_CONST> p<55> l<4:15> el<4:16>
              n<> u<63> t<List_of_port_identifiers> p<64> c<62> l<4:18> el<4:20>
                n<A1> u<62> t<STRING_CONST> p<63> l<4:18> el<4:20>
        n<> u<83> t<Module_item> p<102> c<82> s<100> l<6:1> el<6:18>
          n<> u<82> t<Port_declaration> p<83> c<81> l<6:1> el<6:17>
            n<> u<81> t<Output_declaration> p<82> c<78> l<6:1> el<6:17>
              n<> u<78> t<Net_port_type> p<81> c<77> s<80> l<6:9> el<6:14>
                n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<6:9> el<6:14>
                  n<> u<76> t<Packed_dimension> p<77> c<75> l<6:9> el<6:14>
                    n<> u<75> t<Constant_range> p<76> c<70> l<6:10> el<6:13>
                      n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<6:10> el<6:11>
                        n<> u<69> t<Constant_primary> p<70> c<68> l<6:10> el<6:11>
                          n<> u<68> t<Primary_literal> p<69> c<67> l<6:10> el<6:11>
                            n<7> u<67> t<INT_CONST> p<68> l<6:10> el<6:11>
                      n<> u<74> t<Constant_expression> p<75> c<73> l<6:12> el<6:13>
                        n<> u<73> t<Constant_primary> p<74> c<72> l<6:12> el<6:13>
                          n<> u<72> t<Primary_literal> p<73> c<71> l<6:12> el<6:13>
                            n<0> u<71> t<INT_CONST> p<72> l<6:12> el<6:13>
              n<> u<80> t<List_of_port_identifiers> p<81> c<79> l<6:15> el<6:17>
                n<Q2> u<79> t<STRING_CONST> p<80> l<6:15> el<6:17>
        n<> u<100> t<Module_item> p<102> c<99> s<101> l<7:1> el<7:17>
          n<> u<99> t<Port_declaration> p<100> c<98> l<7:1> el<7:16>
            n<> u<98> t<Input_declaration> p<99> c<95> l<7:1> el<7:16>
              n<> u<95> t<Net_port_type> p<98> c<94> s<97> l<7:8> el<7:13>
                n<> u<94> t<Data_type_or_implicit> p<95> c<93> l<7:8> el<7:13>
                  n<> u<93> t<Packed_dimension> p<94> c<92> l<7:8> el<7:13>
                    n<> u<92> t<Constant_range> p<93> c<87> l<7:9> el<7:12>
                      n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<7:9> el<7:10>
                        n<> u<86> t<Constant_primary> p<87> c<85> l<7:9> el<7:10>
                          n<> u<85> t<Primary_literal> p<86> c<84> l<7:9> el<7:10>
                            n<7> u<84> t<INT_CONST> p<85> l<7:9> el<7:10>
                      n<> u<91> t<Constant_expression> p<92> c<90> l<7:11> el<7:12>
                        n<> u<90> t<Constant_primary> p<91> c<89> l<7:11> el<7:12>
                          n<> u<89> t<Primary_literal> p<90> c<88> l<7:11> el<7:12>
                            n<0> u<88> t<INT_CONST> p<89> l<7:11> el<7:12>
              n<> u<97> t<List_of_port_identifiers> p<98> c<96> l<7:14> el<7:16>
                n<A2> u<96> t<STRING_CONST> p<97> l<7:14> el<7:16>
        n<> u<101> t<ENDMODULE> p<102> l<9:1> el<9:10>
    n<> u<177> t<Description> p<178> c<176> l<12:1> el<17:10>
      n<> u<176> t<Module_declaration> p<177> c<174> l<12:1> el<17:10>
        n<> u<174> t<Module_ansi_header> p<176> c<104> s<175> l<12:1> el<15:44>
          n<module> u<104> t<Module_keyword> p<174> s<105> l<12:1> el<12:7>
          n<DFlipflop8Bit2> u<105> t<STRING_CONST> p<174> s<173> l<12:8> el<12:22>
          n<> u<173> t<List_of_port_declarations> p<174> c<121> l<12:22> el<15:43>
            n<> u<121> t<Ansi_port_declaration> p<173> c<119> s<138> l<12:23> el<12:37>
              n<> u<119> t<Net_port_header> p<121> c<106> s<120> l<12:23> el<12:34>
                n<> u<106> t<PortDir_Inp> p<119> s<118> l<12:23> el<12:28>
                n<> u<118> t<Net_port_type> p<119> c<117> l<12:29> el<12:34>
                  n<> u<117> t<Data_type_or_implicit> p<118> c<116> l<12:29> el<12:34>
                    n<> u<116> t<Packed_dimension> p<117> c<115> l<12:29> el<12:34>
                      n<> u<115> t<Constant_range> p<116> c<110> l<12:30> el<12:33>
                        n<> u<110> t<Constant_expression> p<115> c<109> s<114> l<12:30> el<12:31>
                          n<> u<109> t<Constant_primary> p<110> c<108> l<12:30> el<12:31>
                            n<> u<108> t<Primary_literal> p<109> c<107> l<12:30> el<12:31>
                              n<7> u<107> t<INT_CONST> p<108> l<12:30> el<12:31>
                        n<> u<114> t<Constant_expression> p<115> c<113> l<12:32> el<12:33>
                          n<> u<113> t<Constant_primary> p<114> c<112> l<12:32> el<12:33>
                            n<> u<112> t<Primary_literal> p<113> c<111> l<12:32> el<12:33>
                              n<0> u<111> t<INT_CONST> p<112> l<12:32> el<12:33>
              n<A3> u<120> t<STRING_CONST> p<121> l<12:35> el<12:37>
            n<> u<138> t<Ansi_port_declaration> p<173> c<136> s<154> l<13:23> el<13:42>
              n<> u<136> t<Net_port_header> p<138> c<122> s<137> l<13:23> el<13:39>
                n<> u<122> t<PortDir_Inp> p<136> s<135> l<13:23> el<13:28>
                n<> u<135> t<Net_port_type> p<136> c<123> l<13:29> el<13:39>
                  n<> u<123> t<NetType_Wire> p<135> s<134> l<13:29> el<13:33>
                  n<> u<134> t<Data_type_or_implicit> p<135> c<133> l<13:34> el<13:39>
                    n<> u<133> t<Packed_dimension> p<134> c<132> l<13:34> el<13:39>
                      n<> u<132> t<Constant_range> p<133> c<127> l<13:35> el<13:38>
                        n<> u<127> t<Constant_expression> p<132> c<126> s<131> l<13:35> el<13:36>
                          n<> u<126> t<Constant_primary> p<127> c<125> l<13:35> el<13:36>
                            n<> u<125> t<Primary_literal> p<126> c<124> l<13:35> el<13:36>
                              n<7> u<124> t<INT_CONST> p<125> l<13:35> el<13:36>
                        n<> u<131> t<Constant_expression> p<132> c<130> l<13:37> el<13:38>
                          n<> u<130> t<Constant_primary> p<131> c<129> l<13:37> el<13:38>
                            n<> u<129> t<Primary_literal> p<130> c<128> l<13:37> el<13:38>
                              n<0> u<128> t<INT_CONST> p<129> l<13:37> el<13:38>
              n<A4> u<137> t<STRING_CONST> p<138> l<13:40> el<13:42>
            n<> u<154> t<Ansi_port_declaration> p<173> c<152> s<172> l<14:23> el<14:38>
              n<> u<152> t<Net_port_header> p<154> c<139> s<153> l<14:23> el<14:35>
                n<> u<139> t<PortDir_Out> p<152> s<151> l<14:23> el<14:29>
                n<> u<151> t<Net_port_type> p<152> c<150> l<14:30> el<14:35>
                  n<> u<150> t<Data_type_or_implicit> p<151> c<149> l<14:30> el<14:35>
                    n<> u<149> t<Packed_dimension> p<150> c<148> l<14:30> el<14:35>
                      n<> u<148> t<Constant_range> p<149> c<143> l<14:31> el<14:34>
                        n<> u<143> t<Constant_expression> p<148> c<142> s<147> l<14:31> el<14:32>
                          n<> u<142> t<Constant_primary> p<143> c<141> l<14:31> el<14:32>
                            n<> u<141> t<Primary_literal> p<142> c<140> l<14:31> el<14:32>
                              n<7> u<140> t<INT_CONST> p<141> l<14:31> el<14:32>
                        n<> u<147> t<Constant_expression> p<148> c<146> l<14:33> el<14:34>
                          n<> u<146> t<Constant_primary> p<147> c<145> l<14:33> el<14:34>
                            n<> u<145> t<Primary_literal> p<146> c<144> l<14:33> el<14:34>
                              n<0> u<144> t<INT_CONST> p<145> l<14:33> el<14:34>
              n<Q3> u<153> t<STRING_CONST> p<154> l<14:36> el<14:38>
            n<> u<172> t<Ansi_port_declaration> p<173> c<170> l<15:23> el<15:42>
              n<> u<170> t<Net_port_header> p<172> c<155> s<171> l<15:23> el<15:39>
                n<> u<155> t<PortDir_Out> p<170> s<169> l<15:23> el<15:29>
                n<> u<169> t<Net_port_type> p<170> c<168> l<15:30> el<15:39>
                  n<> u<168> t<Data_type_or_implicit> p<169> c<167> l<15:30> el<15:39>
                    n<> u<167> t<Data_type> p<168> c<156> l<15:30> el<15:39>
                      n<> u<156> t<IntVec_TypeReg> p<167> s<166> l<15:30> el<15:33>
                      n<> u<166> t<Packed_dimension> p<167> c<165> l<15:34> el<15:39>
                        n<> u<165> t<Constant_range> p<166> c<160> l<15:35> el<15:38>
                          n<> u<160> t<Constant_expression> p<165> c<159> s<164> l<15:35> el<15:36>
                            n<> u<159> t<Constant_primary> p<160> c<158> l<15:35> el<15:36>
                              n<> u<158> t<Primary_literal> p<159> c<157> l<15:35> el<15:36>
                                n<7> u<157> t<INT_CONST> p<158> l<15:35> el<15:36>
                          n<> u<164> t<Constant_expression> p<165> c<163> l<15:37> el<15:38>
                            n<> u<163> t<Constant_primary> p<164> c<162> l<15:37> el<15:38>
                              n<> u<162> t<Primary_literal> p<163> c<161> l<15:37> el<15:38>
                                n<0> u<161> t<INT_CONST> p<162> l<15:37> el<15:38>
              n<Q4> u<171> t<STRING_CONST> p<172> l<15:40> el<15:42>
        n<> u<175> t<ENDMODULE> p<176> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortRanges/dut.sv:1:1: No timescale set for "DFlipflop8Bit".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortRanges/dut.sv:12:1: No timescale set for "DFlipflop8Bit2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortRanges/dut.sv:1:1: Compile module "work@DFlipflop8Bit".
[INF:CP0303] ${SURELOG_DIR}/tests/PortRanges/dut.sv:12:1: Compile module "work@DFlipflop8Bit2".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/PortRanges/dut.sv:1:34: Implicit port type (wire) for "Q2".
[NTE:CP0309] ${SURELOG_DIR}/tests/PortRanges/dut.sv:14:36: Implicit port type (wire) for "Q3".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
Constant                                              53
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
Function                                               9
IODecl                                                11
IntTypespec                                            9
IntVar                                                 4
LogicNet                                               8
LogicTypespec                                          8
LogicVar                                               1
Module                                                 2
Package                                                1
Port                                                   8
Range                                                 24
RefTypespec                                           19
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortRanges/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiVariables:
      \_IntVar: (builtin::mailbox::num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::num)
          |vpiFullName:builtin::mailbox::num
          |vpiActual:
          \_IntTypespec: , line:6:14, endln:6:17
        |vpiFullName:builtin::mailbox::num
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::num)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::num)
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiVariables:
      \_LogicVar: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
      |vpiReg:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiImportTypespec:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_get)
          |vpiFullName:builtin::mailbox::try_get
          |vpiActual:
          \_IntTypespec: , line:18:14, endln:18:17
        |vpiFullName:builtin::mailbox::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_peek)
          |vpiFullName:builtin::mailbox::try_peek
          |vpiActual:
          \_IntTypespec: , line:24:14, endln:24:17
        |vpiFullName:builtin::mailbox::try_peek
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiVariables:
      \_ClassVar: (builtin::process::self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::self::builtin::process), line:34:21, endln:34:28
          |vpiParent:
          \_ClassVar: (builtin::process::self)
          |vpiName:builtin::process
          |vpiFullName:builtin::process::self::builtin::process
          |vpiActual:
          \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiImportTypespec:
      \_ClassVar: (builtin::process::self)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_ClassVar: (builtin::process::self)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiVariables:
      \_EnumVar: (builtin::process::status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
          |vpiParent:
          \_EnumVar: (builtin::process::status)
          |vpiName:state
          |vpiFullName:builtin::process::status::state
          |vpiActual:
          \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiFullName:builtin::process::status
      |vpiImportTypespec:
      \_EnumVar: (builtin::process::status)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_EnumVar: (builtin::process::status)
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiVariables:
      \_IntVar: (builtin::semaphore::try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
          |vpiParent:
          \_IntVar: (builtin::semaphore::try_get)
          |vpiFullName:builtin::semaphore::try_get
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
        |vpiFullName:builtin::semaphore::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortRanges/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@DFlipflop8Bit
  |vpiTypedef:
  \_LogicTypespec: , line:3:8, endln:3:17
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:3:12, endln:3:17
      |vpiParent:
      \_LogicTypespec: , line:3:8, endln:3:17
      |vpiLeftRange:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_Range: , line:3:12, endln:3:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:15, endln:3:16
        |vpiParent:
        \_Range: , line:3:12, endln:3:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:7, endln:4:17
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:4:12, endln:4:17
      |vpiParent:
      \_LogicTypespec: , line:4:7, endln:4:17
      |vpiLeftRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:7, endln:4:17
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:4:12, endln:4:17
      |vpiParent:
      \_LogicTypespec: , line:4:7, endln:4:17
      |vpiLeftRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:8, endln:3:17
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:3:12, endln:3:17
      |vpiParent:
      \_LogicTypespec: , line:3:8, endln:3:17
      |vpiLeftRange:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_Range: , line:3:12, endln:3:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:15, endln:3:16
        |vpiParent:
        \_Range: , line:3:12, endln:3:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:8, endln:3:17
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.Q1), line:3:18, endln:3:20
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.Q1), line:3:8, endln:3:17
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit.Q1), line:3:18, endln:3:20
      |vpiFullName:work@DFlipflop8Bit.Q1
      |vpiActual:
      \_LogicTypespec: , line:3:8, endln:3:17
    |vpiName:Q1
    |vpiFullName:work@DFlipflop8Bit.Q1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:7, endln:4:17
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.A1), line:4:18, endln:4:20
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.A1), line:4:7, endln:4:17
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit.A1), line:4:18, endln:4:20
      |vpiFullName:work@DFlipflop8Bit.A1
      |vpiActual:
      \_LogicTypespec: , line:4:7, endln:4:17
    |vpiName:A1
    |vpiFullName:work@DFlipflop8Bit.A1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.Q2), line:6:15, endln:6:17
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:Q2
    |vpiFullName:work@DFlipflop8Bit.Q2
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit.A2), line:7:14, endln:7:16
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:A2
    |vpiFullName:work@DFlipflop8Bit.A2
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:7, endln:4:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:8, endln:3:17
  |vpiDefName:work@DFlipflop8Bit
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.Q1), line:3:18, endln:3:20
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.A1), line:4:18, endln:4:20
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.Q2), line:6:15, endln:6:17
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit.A2), line:7:14, endln:7:16
  |vpiPort:
  \_Port: (A1), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:A1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.A1), line:4:7, endln:4:11
      |vpiParent:
      \_Port: (A1), line:1:22, endln:1:24
      |vpiFullName:work@DFlipflop8Bit.A1
      |vpiActual:
      \_LogicTypespec: , line:4:7, endln:4:17
  |vpiPort:
  \_Port: (Q1), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:Q1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit.Q1), line:3:8, endln:3:11
      |vpiParent:
      \_Port: (Q1), line:1:26, endln:1:28
      |vpiFullName:work@DFlipflop8Bit.Q1
      |vpiActual:
      \_LogicTypespec: , line:3:8, endln:3:17
  |vpiPort:
  \_Port: (A2), line:1:30, endln:1:32
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:A2
    |vpiDirection:1
  |vpiPort:
  \_Port: (Q2), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@DFlipflop8Bit (work@DFlipflop8Bit), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:1:1, endln:9:10
    |vpiName:Q2
    |vpiDirection:2
|vpiAllModules:
\_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@DFlipflop8Bit2
  |vpiTypedef:
  \_LogicTypespec: , line:13:29, endln:13:39
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:13:34, endln:13:39
      |vpiParent:
      \_LogicTypespec: , line:13:29, endln:13:39
      |vpiLeftRange:
      \_Constant: , line:13:35, endln:13:36
        |vpiParent:
        \_Range: , line:13:34, endln:13:39
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:37, endln:13:38
        |vpiParent:
        \_Range: , line:13:34, endln:13:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:30, endln:15:39
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:15:34, endln:15:39
      |vpiParent:
      \_LogicTypespec: , line:15:30, endln:15:39
      |vpiLeftRange:
      \_Constant: , line:15:35, endln:15:36
        |vpiParent:
        \_Range: , line:15:34, endln:15:39
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:37, endln:15:38
        |vpiParent:
        \_Range: , line:15:34, endln:15:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:13:29, endln:13:39
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:13:34, endln:13:39
      |vpiParent:
      \_LogicTypespec: , line:13:29, endln:13:39
      |vpiLeftRange:
      \_Constant: , line:13:35, endln:13:36
        |vpiParent:
        \_Range: , line:13:34, endln:13:39
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:37, endln:13:38
        |vpiParent:
        \_Range: , line:13:34, endln:13:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:30, endln:15:39
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiRange:
    \_Range: , line:15:34, endln:15:39
      |vpiParent:
      \_LogicTypespec: , line:15:30, endln:15:39
      |vpiLeftRange:
      \_Constant: , line:15:35, endln:15:36
        |vpiParent:
        \_Range: , line:15:34, endln:15:39
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:37, endln:15:38
        |vpiParent:
        \_Range: , line:15:34, endln:15:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:A3
    |vpiFullName:work@DFlipflop8Bit2.A3
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:29, endln:13:39
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.A4), line:13:29, endln:13:39
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42
      |vpiFullName:work@DFlipflop8Bit2.A4
      |vpiActual:
      \_LogicTypespec: , line:13:29, endln:13:39
    |vpiName:A4
    |vpiFullName:work@DFlipflop8Bit2.A4
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:Q3
    |vpiFullName:work@DFlipflop8Bit2.Q3
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:30, endln:15:39
  |vpiImportTypespec:
  \_LogicNet: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.Q4), line:15:30, endln:15:39
      |vpiParent:
      \_LogicNet: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42
      |vpiFullName:work@DFlipflop8Bit2.Q4
      |vpiActual:
      \_LogicTypespec: , line:15:30, endln:15:39
    |vpiName:Q4
    |vpiFullName:work@DFlipflop8Bit2.Q4
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:29, endln:13:39
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:30, endln:15:39
  |vpiDefName:work@DFlipflop8Bit2
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38
  |vpiNet:
  \_LogicNet: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42
  |vpiPort:
  \_Port: (A3), line:12:35, endln:12:37
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:A3
    |vpiDirection:1
  |vpiPort:
  \_Port: (A4), line:13:40, endln:13:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:A4
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.A4), line:13:29, endln:13:33
      |vpiParent:
      \_Port: (A4), line:13:40, endln:13:42
      |vpiFullName:work@DFlipflop8Bit2.A4
      |vpiActual:
      \_LogicTypespec: , line:13:29, endln:13:39
  |vpiPort:
  \_Port: (Q3), line:14:36, endln:14:38
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:Q3
    |vpiDirection:2
  |vpiPort:
  \_Port: (Q4), line:15:40, endln:15:42
    |vpiParent:
    \_Module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2), file:${SURELOG_DIR}/tests/PortRanges/dut.sv, line:12:1, endln:17:10
    |vpiName:Q4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@DFlipflop8Bit2.Q4), line:15:30, endln:15:33
      |vpiParent:
      \_Port: (Q4), line:15:40, endln:15:42
      |vpiFullName:work@DFlipflop8Bit2.Q4
      |vpiActual:
      \_LogicTypespec: , line:15:30, endln:15:39
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 2
