
Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 14.1.0.988.isr20 32bit -- 8 May 2016
Copyright (C) 1989-2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: luiz.enger   Host: ufrgs-server-09   HostID: 368F2555   PID: 13868
Memory  available: 457.9901 MB  physical: 33.7361 GB
CPU Type: Intel(R) Xeon(R) CPU           L5520  @ 2.27GHz
          Processor PhysicalID CoreID Frequency Load
              0         1        0     2261.1     0.2
              1         0        0     2261.1     0.5
              2         1        1     2261.1     0.3
              3         0        1     2261.1     0.2
              4         1        2     2261.1     0.3
              5         0        2     2261.1     0.2
              6         1        3     2261.1     0.3
              7         0        3     2261.1     0.2
              8         1        0     2261.1     0.4
              9         0        0     2261.1     0.3
             10         1        1     2261.1     0.4
             11         0        1     2261.1     0.4
             12         1        2     2261.1     0.3
             13         0        2     2261.1     0.4
             14         1        3     2261.1     0.5
             15         0        3     2261.1     1.6


Simulating `TSPCR_lstp.sp' on ufrgs-server-09 at 11:11:47 AM, Fri Apr 7, 2017 (process id: 13868).
Current working directory: /home/inf01185/luiz.enger/Voluntario.WA/TSPCR_lstp
Command line:
    /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/bin/spectre  \
        TSPCR_lstp.sp

Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libinfineon_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libphilips_o_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libphilips_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libsparam_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libstmodels_sh.so ...
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/TSPCR_lstp/TSPCR_lstp.sp
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/models
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/lstp/16nfet.pm
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/lstp/16pfet.pm
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/param.inc
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/library_16nmlstp

Warning from spectre during circuit read-in.
    WARNING (SFE-1805): "TSPCR_lstp.sp" 6: .simulator is not recognised as a valid SPICE control card.

Time for NDB Parsing: CPU = 83.987 ms, elapsed = 130.171 ms.
Time accumulated: CPU = 104.983 ms, elapsed = 130.18 ms.
Peak resident memory used = 27.7 Mbytes.


Warning from spectre in `inv', during circuit read-in.
    WARNING (SFE-2453): The global node `vdd!' and sub circuit terminal `vdd!' will be treated as the sub circuit terminal.
    WARNING (SFE-2453): The global node `gnd!' and sub circuit terminal `gnd!' will be treated as the sub circuit terminal.
Warning from spectre in `TSPCR', during circuit read-in.
    WARNING (SFE-2453): The global node `gnd!' and sub circuit terminal `gnd!' will be treated as the sub circuit terminal.

Reading link:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading link:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/constants.vams

Warning from spectre during hierarchy flattening.
    WARNING (SFE-30): "TSPCR_lstp.sp" 10: .options: `post' is not a valid parameter for an instance of `options'.  Ignored.
Warning from spectre in `nfet':`xInv0.MM1', in `inv':`xInv0', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16nfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Warning from spectre in `pfet':`xInv0.MM0', in `inv':`xInv0', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16pfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Warning from spectre in `pfet':`xReg.MP0', in `TSPCR':`xReg', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16pfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Warning from spectre in `nfet':`xReg.MN1', in `TSPCR':`xReg', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16nfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).

Time for Elaboration: CPU = 22.996 ms, elapsed = 23.169 ms.
Time accumulated: CPU = 127.979 ms, elapsed = 153.541 ms.
Peak resident memory used = 31 Mbytes.

Time for EDB Visiting: CPU = 1 ms, elapsed = 809.193 us.
Time accumulated: CPU = 128.979 ms, elapsed = 154.55 ms.
Peak resident memory used = 31.5 Mbytes.


Notice from spectre during topology check.
    No DC path from node `Dinv' to ground, Gmin installed to provide path.


Global user options:

Circuit inventory:
              nodes 13
            bsimcmg 15    
          capacitor 1     
            vsource 5     

Analysis and control statement inventory:
         altergroup 1     
               tran 2     

Output statements:
             .probe 0     
           .measure 0     
               save 0     

Time for parsing: CPU = 2.999 ms, elapsed = 2.73299 ms.
Time accumulated: CPU = 131.978 ms, elapsed = 157.463 ms.
Peak resident memory used = 32.3 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~

*****************************************************
Transient Analysis `timeSweep': time = (0 s -> 50 ns)
*****************************************************
Trying `homotopy = gmin' for initial conditions.

Notice from spectre during IC analysis, during transient analysis `timeSweep'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xReg.MN5.mnfet:int_di) = -33.5494 mV
        Use the `gmin_check' option to eliminate or expand this report.
    Bad pivoting is found during DC analysis. Option dc_pivot_check=yes is recommended for possible improvement of convergence.

DC simulation time: CPU = 30.996 ms, elapsed = 31.07 ms.
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 50 ns
    step = 2 ps
    maxstep = 1 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 save   4       (current)
                 save   13      (voltage)

.......

Notice from spectre at time = 2.13901 ns during transient analysis `timeSweep'.
    Found trapezoidal ringing on node xReg.MP0.mpfet:int_di.
Notice from spectre at time = 2.16211 ns during transient analysis `timeSweep'.
    Found trapezoidal ringing on node xReg.MP0.mpfet:int_di.
Notice from spectre at time = 2.20086 ns during transient analysis `timeSweep'.
    Found trapezoidal ringing on node xReg.MP0.mpfet:int_di.
Notice from spectre at time = 2.26561 ns during transient analysis `timeSweep'.
    Found trapezoidal ringing on node xReg.MP0.mpfet:int_di.

........

Notice from spectre at time = 2.37534 ns during transient analysis `timeSweep'.
    Found trapezoidal ringing on node xReg.MP0.mpfet:int_di.
        Further occurrences of this notice will be suppressed.

................9................8................7................6................5................4................3................2................1................0
Number of accepted tran steps =             2952

Notice from spectre during transient analysis `timeSweep'.
    Trapezoidal ringing is detected during tran analysis.
        Please use method=trap for better results and performance.


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
          add +cktpreset=sampled on command line for ADC/DAC simulation
          add +cktpreset=pll on command line for PLL simulation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Initial condition solution time: CPU = 30.996 ms, elapsed = 31.112 ms.
Intrinsic tran analysis time:    CPU = 1.11783 s, elapsed = 1.1193 s.
Total time required for tran analysis `timeSweep': CPU = 1.14983 s, elapsed = 1.15644 s.
Time accumulated: CPU = 1.2838 s, elapsed = 1.31631 s.
Peak resident memory used = 34.1 Mbytes.


Notice from spectre.
    91 notices suppressed.


*************************
Alter Group `altergroup1'
*************************
        device "Vclock" is altered

Warning from spectre during altergroup `altergroup1'.
    WARNING (CMI-2178): vgnd: Terminals must not be connected together (to node `gnd!').


**************************************************************
Transient Analysis `timeSweep_cloned_1': time = (0 s -> 50 ns)
**************************************************************
Trying `homotopy = gmin' for initial conditions.

Notice from spectre during IC analysis, during transient analysis `timeSweep_cloned_1'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xReg.MN5.mnfet:int_di) = -33.5494 mV
        Use the `gmin_check' option to eliminate or expand this report.
    Bad pivoting is found during DC analysis. Option dc_pivot_check=yes is recommended for possible improvement of convergence.

DC simulation time: CPU = 29.995 ms, elapsed = 30.623 ms.
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 50 ns
    step = 2 ps
    maxstep = 1 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 save   4       (current)
                 save   13      (voltage)

.....

Notice from spectre at time = 1.56892 ns during transient analysis `timeSweep_cloned_1'.
    Found trapezoidal ringing on node xReg.MN3.mnfet:int_si.
Notice from spectre at time = 1.57978 ns during transient analysis `timeSweep_cloned_1'.
    Found trapezoidal ringing on node xReg.MN3.mnfet:int_si.
Notice from spectre at time = 1.59799 ns during transient analysis `timeSweep_cloned_1'.
    Found trapezoidal ringing on node xReg.MN3.mnfet:int_si.
Notice from spectre at time = 1.62897 ns during transient analysis `timeSweep_cloned_1'.
    Found trapezoidal ringing on node xReg.MN3.mnfet:int_si.

......

Notice from spectre at time = 1.68285 ns during transient analysis `timeSweep_cloned_1'.
    Found trapezoidal ringing on node xReg.MN3.mnfet:int_si.
        Further occurrences of this notice will be suppressed.

................9................8................7................6................5................4................3................2................1................0
Number of accepted tran steps =             4864

Notice from spectre during transient analysis `timeSweep_cloned_1'.
    Trapezoidal ringing is detected during tran analysis.
        Please use method=trap for better results and performance.


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
          add +cktpreset=sampled on command line for ADC/DAC simulation
          add +cktpreset=pll on command line for PLL simulation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Initial condition solution time: CPU = 29.995 ms, elapsed = 30.6609 ms.
Intrinsic tran analysis time:    CPU = 1.85772 s, elapsed = 1.85738 s.
Total time required for tran analysis `timeSweep_cloned_1': CPU = 1.88871 s, elapsed = 1.8932 s.
Time accumulated: CPU = 3.17652 s, elapsed = 3.21384 s.
Peak resident memory used = 34.2 Mbytes.


Notice from spectre.
    185 notices suppressed.


Aggregate audit (11:11:51 AM, Fri Apr 7, 2017):
Time used: CPU = 3.18 s, elapsed = 3.22 s, util. = 98.8%.
Time spent in licensing: elapsed = 55.8 ms.
Peak memory used = 34.4 Mbytes.
Simulation started at: 11:11:47 AM, Fri Apr 7, 2017, ended at: 11:11:51 AM, Fri Apr 7, 2017, with elapsed time (wall clock): 3.22 s.
spectre completes with 0 errors, 10 warnings, and 19 notices.
