Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Tao, J., Yu, H., Zhou, D., Su, Y., Zeng, X., Li, X.","Correlated Rare Failure Analysis via Asymptotic Probability Evaluation",2017,"Proceedings - Design Automation Conference","Part 128280",, 54,"","",,,10.1145/3061639.3062217,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023626678&doi=10.1145%2f3061639.3062217&partnerID=40&md5=3fed9687344d98ff59f7aaa8eae37e91",Conference Paper,Scopus,2-s2.0-85023626678
"Yan, C., Zhu, H., Zhou, D., Zeng, X.","An efficient leakage-aware thermal simulation approach for 3D-ICs using corrected linearized model and algebraic multigrid",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927172,"1207","1212",,,10.23919/DATE.2017.7927172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020223359&doi=10.23919%2fDATE.2017.7927172&partnerID=40&md5=0f87d846459815c1546eff1b6cab3a69",Conference Paper,Scopus,2-s2.0-85020223359
"Lv, W., Yang, F., Yan, C., Zhou, D., Zeng, X.","Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927170,"1195","1200",,,10.23919/DATE.2017.7927170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020186806&doi=10.23919%2fDATE.2017.7927170&partnerID=40&md5=821074064930fce291d04bd14553d268",Conference Paper,Scopus,2-s2.0-85020186806
"Ge, J., Yan, C., Zhou, H., Zhou, D., Zeng, X.","An efficient algorithm for stencil planning and optimization in E-Beam lithography",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858350,"366","371",,,10.1109/ASPDAC.2017.7858350,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015263365&doi=10.1109%2fASPDAC.2017.7858350&partnerID=40&md5=72d7fa6c8eb1d5722b78a0998abeeb2b",Conference Paper,Scopus,2-s2.0-85015263365
"Zhang, Y., Luk, W.-S., Yang, F., Yan, C., Zhou, H., Zhou, D., Zeng, X.","Network flow based cut redistribution and insertion for advanced 1D layout design",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858349,"360","365",,,10.1109/ASPDAC.2017.7858349,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015299158&doi=10.1109%2fASPDAC.2017.7858349&partnerID=40&md5=e9f8b132372303cbda1f863c9fed9309",Conference Paper,Scopus,2-s2.0-85015299158
"Zhang, Q., Zhou, D., Zeng, X.","Highly wearable cuff-less blood pressure and heart rate monitoring with single-arm electrocardiogram and photoplethysmogram signals",2017,"BioMedical Engineering Online","16","1", 23,"","",,1,10.1186/s12938-017-0317-z,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011663091&doi=10.1186%2fs12938-017-0317-z&partnerID=40&md5=2c22e61ef94ca7dcbaec5ce1627f2ea9",Article,Scopus,2-s2.0-85011663091
"Huang, G., Gillin, D., Zhou, D., Liu, J., Zeng, X., Kuo, P.-Y.","An efficient and robust method to determine the optimal tap coefficients of high speed FIR equalizer",2017,"Science China Information Sciences","60","2", 022401,"","",,,10.1007/s11432-015-0967-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995624294&doi=10.1007%2fs11432-015-0967-7&partnerID=40&md5=fa5291a01689cb4ff66d1c3e6cce8db4",Article,Scopus,2-s2.0-84995624294
"Liao, C., Tao, J., Yu, H., Tang, Z., Su, Y., Zhou, D., Zeng, X., Li, X.","Efficient Hybrid Performance Modeling for Analog Circuits Using Hierarchical Shrinkage Priors",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","12", 7434614,"2148","2152",,,10.1109/TCAD.2016.2543021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84999791359&doi=10.1109%2fTCAD.2016.2543021&partnerID=40&md5=f84ee255095077ca8424e8e7168fe1ef",Article,Scopus,2-s2.0-84999791359
"Yu, H., Tao, J., Liao, C., Su, Y., Zhou, D., Zeng, X., Li, X.","Efficient statistical analysis for correlated rare failure events via asymptotic probability approximation",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967029,"","",,1,10.1145/2966986.2967029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001133171&doi=10.1145%2f2966986.2967029&partnerID=40&md5=41c779528810fd3211f6951eda6a0e56",Conference Paper,Scopus,2-s2.0-85001133171
"Zhang, Q., Zhou, D., Zeng, X.","A novel machine learning-enabled framework for instantaneous heart rate monitoring from motion-artifact-corrupted electrocardiogram signals",2016,"Physiological Measurement","37","11",,"1945","1967",,2,10.1088/0967-3334/37/11/1945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994689520&doi=10.1088%2f0967-3334%2f37%2f11%2f1945&partnerID=40&md5=d994d2ed7bac47cce36178c7eea00b4a",Article,Scopus,2-s2.0-84994689520
"Yang, Y., Luk, W.-S., Pan, D.Z., Zhou, H., Yan, C., Zhou, D., Zeng, X.","Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","9", 7368163,"1532","1545",,2,10.1109/TCAD.2015.2512903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983778378&doi=10.1109%2fTCAD.2015.2512903&partnerID=40&md5=b5dc44d07459898858cc629c11fd8f59",Article,Scopus,2-s2.0-84983778378
"Li, M., Huang, G., Wu, X., Qian, L., Zeng, X., Zhou, D.","A yield-enhanced global optimization methodology for analog circuit based on extreme value theory",2016,"Science China Information Sciences","59","8", 082401,"","",,1,10.1007/s11432-015-0471-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976334263&doi=10.1007%2fs11432-015-0471-4&partnerID=40&md5=ab450c688c941242e6f2ad29e54606e8",Article,Scopus,2-s2.0-84976334263
"Zeng, X., Fang, C., Huang, Q., Yang, F., Zhou, D., Cai, W., Shi, W.","High-speed link verification based on statistical inference",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527388,"906","909",,,10.1109/ISCAS.2016.7527388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983396599&doi=10.1109%2fISCAS.2016.7527388&partnerID=40&md5=678926baedf0346df3578f9c717cacaa",Conference Paper,Scopus,2-s2.0-84983396599
"Yu, Z., Su, J., Yang, F., Su, Y., Zeng, X., Zhou, D., Shi, W.","Fast compressive sensing reconstruction algorithm on FPGA using Orthogonal Matching Pursuit",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527217,"249","252",,2,10.1109/ISCAS.2016.7527217,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983463357&doi=10.1109%2fISCAS.2016.7527217&partnerID=40&md5=e957b6077ba83e065b581c6218d5705c",Conference Paper,Scopus,2-s2.0-84983463357
"Huang, Q., Fang, C., Yang, F., Zeng, X., Zhou, D., Li, X.","Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a8,"","",,,10.1145/2897937.2898014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977136783&doi=10.1145%2f2897937.2898014&partnerID=40&md5=ead48d68c728355a4e2bb022886b59b0",Conference Paper,Scopus,2-s2.0-84977136783
"Fang, C., Huang, Q., Yang, F., Zeng, X., Zhou, D., Li, X.","Efficient performance modeling of analog integrated circuits via kernel density based sparse regression",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a10,"","",,,10.1145/2897937.2898013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977104445&doi=10.1145%2f2897937.2898013&partnerID=40&md5=49ce81330c9df1aa9b49203233be12fc",Conference Paper,Scopus,2-s2.0-84977104445
"Liao, C., Tao, J., Zeng, X., Su, Y., Zhou, D., Li, X.","Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","6", 7275151,"971","984",,,10.1109/TCAD.2015.2481868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971222233&doi=10.1109%2fTCAD.2015.2481868&partnerID=40&md5=1987f20d70cc9987e752fe4339b51ffe",Article,Scopus,2-s2.0-84971222233
"Peng, B., Yang, F., Yan, C., Zeng, X., Zhou, D.","Efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459530,"1417","1422",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973623300&partnerID=40&md5=9c9003b096cd330d9e357c876f0200cf",Conference Paper,Scopus,2-s2.0-84973623300
"Liao, C., Tao, J., Zeng, X., Su, Y., Zhou, D., Li, X.","Efficient spatial variation modeling via robust dictionary learning",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459291,"121","126",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973638160&partnerID=40&md5=a2287d61252843aa0d428749ac5bc3ad",Conference Paper,Scopus,2-s2.0-84973638160
"Yang, C., Yang, F., Zeng, X., Zhou, D.","An efficient trajectory-based algorithm for model order reduction of nonlinear systems via localized projection and global interpolation",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428069,"551","556",,,10.1109/ASPDAC.2016.7428069,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996841731&doi=10.1109%2fASPDAC.2016.7428069&partnerID=40&md5=a97a395d9b4c7f9de43266f9099b221b",Conference Paper,Scopus,2-s2.0-84996841731
"Su, J., Yang, F., Zeng, X., Zhou, D.","Efficient memory partitioning for parallel data access via data reuse",2016,"FPGA 2016 - Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"138","147",,2,10.1145/2847263.2847264,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966549479&doi=10.1145%2f2847263.2847264&partnerID=40&md5=eb31a8d3e4164ff5472cf267f4f297a9",Conference Paper,Scopus,2-s2.0-84966549479
"Wang, M., Yan, C., Li, X., Zhou, D., Zeng, X.","High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","PP","99", 7564452,"","",,,10.1109/TVLSI.2016.2601606,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991629010&doi=10.1109%2fTVLSI.2016.2601606&partnerID=40&md5=4f85abbb599af34932b247dac305dab9",Article,Scopus,2-s2.0-84991629010
"Li, M., Chen, G., Wang, Q., Lin, Y., Hofstee, P., Stenstrom, P., Zhou, D.","PATer: A hardware prefetching automatic tuner on IBM POWER8 processor",2016,"IEEE Computer Architecture Letters","15","1", 7120125,"37","40",,,10.1109/LCA.2015.2442972,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976438492&doi=10.1109%2fLCA.2015.2442972&partnerID=40&md5=6a91aeb4bb60fc12ea52389cf3dac5d6",Article,Scopus,2-s2.0-84976438492
"Zeng, W., Zhu, H., Zeng, X., Zhou, D., Liu, R., Li, X.","C-YES: An Efficient Parametric Yield Estimation Approach for Analog and Mixed-Signal Circuits Based on Multi-Corner-Multi-Performance Correlations",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","PP","99", 7577721,"","",,,10.1109/TCAD.2016.2613927,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991716131&doi=10.1109%2fTCAD.2016.2613927&partnerID=40&md5=bd672a565e72e663b42e1600e42208a1",Article,Scopus,2-s2.0-84991716131
"Qian, L., Bi, Z., Zhou, D., Zeng, X.","Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","11", 6985655,"2595","2605",,2,10.1109/TVLSI.2014.2377013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919459380&doi=10.1109%2fTVLSI.2014.2377013&partnerID=40&md5=38ed1d6c1f59632dbae84c5f9aab8ee1",Article,Scopus,2-s2.0-84919459380
"Li, M., Bi, Z., Zhou, D., Zeng, X.","Analog circuit performance bound estimation based on extreme value theory",2015,"Midwest Symposium on Circuits and Systems","2015-September",, 7282062,"","",,,10.1109/MWSCAS.2015.7282062,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962127799&doi=10.1109%2fMWSCAS.2015.7282062&partnerID=40&md5=ab1af77728dea922bbaacc177b1636f1",Conference Paper,Scopus,2-s2.0-84962127799
"Yang, Y., Luk, W.-S., Zhou, H., Yan, C., Zeng, X., Zhou, D.","Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059082,"652","657",,7,10.1109/ASPDAC.2015.7059082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926431204&doi=10.1109%2fASPDAC.2015.7059082&partnerID=40&md5=6d224361c0e08b760023de53f90d59e7",Conference Paper,Scopus,2-s2.0-84926431204
"Li, M., Zhou, D., Zeng, X.","NIO: A fast and accurate verification method for PVT variations",2014,"Proceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014",,, 7021608,"","",,,10.1109/ICSICT.2014.7021608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946685088&doi=10.1109%2fICSICT.2014.7021608&partnerID=40&md5=503bc33f086e02beb5f5d2aa16019c4a",Conference Paper,Scopus,2-s2.0-84946685088
"Yang, X., Zang, P., Frensley, W., Zhou, D., Hu, W.","Doping fluctuation induced performance variation in SiNW biosensors",2013,"Proceedings of the IEEE Conference on Nanotechnology",,, 6720854,"285","288",,,10.1109/NANO.2013.6720854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894169797&doi=10.1109%2fNANO.2013.6720854&partnerID=40&md5=158445558a13deec3cd552b0436718c1",Conference Paper,Scopus,2-s2.0-84894169797
"Huang, G., Qian, L., Saibua, S., Zhou, D., Zeng, X.","An efficient optimization based method to evaluate the DRV of SRAM cells",2013,"IEEE Transactions on Circuits and Systems I: Regular Papers","60","6", 6420988,"1511","1520",,9,10.1109/TCSI.2012.2226504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878384432&doi=10.1109%2fTCSI.2012.2226504&partnerID=40&md5=1bc7937ff878aabd9fbba26a666228bf",Article,Scopus,2-s2.0-84878384432
"Li, W., Zhou, D., Li, M., Nguyen, B.P., Zeng, X.","Near-field communication transceiver system modeling and analysis using systemC/systemC-AMS with the consideration of noise issues",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","12", 6400278,"2250","2261",,7,10.1109/TVLSI.2012.2231443,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886720545&doi=10.1109%2fTVLSI.2012.2231443&partnerID=40&md5=0c4345204ccc49fdcc0303fed2d48c21",Article,Scopus,2-s2.0-84886720545
"Zhou, D., Huang, G.","Design automation of analog circuit considering the process variations",2013,"Proceedings of International Conference on ASIC",,, 6811900,"","",,3,10.1109/ASICON.2013.6811900,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901302755&doi=10.1109%2fASICON.2013.6811900&partnerID=40&md5=7f232a91580457562a14c5a93309e9e5",Conference Paper,Scopus,2-s2.0-84901302755
"Huang, G., Zhou, D., Zeng, X., Wang, S.","A practical method for auto-design and optimization of DC-DC buck converter",2013,"Proceedings of International Conference on ASIC",,, 6811899,"","",,1,10.1109/ASICON.2013.6811899,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901375179&doi=10.1109%2fASICON.2013.6811899&partnerID=40&md5=2685fa0e6ff4b5f40464688b2dde3eb0",Conference Paper,Scopus,2-s2.0-84901375179
"Li, M., Zhou, D., Wang, S.-G., Zeng, X.","FMSSQP: An efficient global optimization tool for the robust design of Rail-to-Rail Op-Amp",2013,"Proceedings of International Conference on ASIC",,, 6812030,"","",,1,10.1109/ASICON.2013.6812030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901357249&doi=10.1109%2fASICON.2013.6812030&partnerID=40&md5=56da9f58e6368d7f3230e530a505d7fa",Conference Paper,Scopus,2-s2.0-84901357249
"Qian, L., Zhou, D., Zeng, X., Wang, S.","Oscillator phase noise verification accounting for process variations",2013,"Proceedings of International Conference on ASIC",,, 6811914,"","",,,10.1109/ASICON.2013.6811914,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901342470&doi=10.1109%2fASICON.2013.6811914&partnerID=40&md5=1c448198a362fdf2c2c71656e545897d",Conference Paper,Scopus,2-s2.0-84901342470
"Bi, Z., Li, W., Zhou, D., Zeng, X., Wang, S.-G.","Mixed-signal system verification by SystemC/SystemC-AMS and HSIM-VCS in near field communication tag design",2013,"Proceedings of International Conference on ASIC",,, 6811930,"","",,,10.1109/ASICON.2013.6811930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901334831&doi=10.1109%2fASICON.2013.6811930&partnerID=40&md5=86cb114657f52c554c64934f8a865b07",Conference Paper,Scopus,2-s2.0-84901334831
"Qian, L., Zhou, D., Zeng, X., Yang, F., Wang, S.","A parallel sparse linear system solver for large-scale circuit simulation based on Schur Complement",2013,"Proceedings of International Conference on ASIC",,, 6812062,"","",,1,10.1109/ASICON.2013.6812062,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901292903&doi=10.1109%2fASICON.2013.6812062&partnerID=40&md5=549ab890063c92e722ee7ef2a785c19f",Conference Paper,Scopus,2-s2.0-84901292903
"Liu, D., Jing, M., Wang, Y., Yu, Z., Zeng, X., Zhou, D.","Pipeline-based scheduling for heterogeneous multi-core systems",2012,"ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 6467881,"","",,,10.1109/ICSICT.2012.6467881,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874899304&doi=10.1109%2fICSICT.2012.6467881&partnerID=40&md5=2be6aa302b71d12284269277f6125a33",Conference Paper,Scopus,2-s2.0-84874899304
"Kuo, P.-Y., Saibua, S., Huang, G., Zhou, D.","An efficient method for evaluating analog circuit performance bounds under process variations",2012,"IEEE Transactions on Circuits and Systems II: Express Briefs","59","6", 6187714,"351","355",,7,10.1109/TCSII.2012.2190872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862581061&doi=10.1109%2fTCSII.2012.2190872&partnerID=40&md5=49bde6e6efaebf25dc1d5a0e38494044",Article,Scopus,2-s2.0-84862581061
"Yang, X., Frensley, W.R., Zhou, D., Hu, W.","Performance analysis of Si nanowire biosensor by numerical modeling for charge sensing",2012,"IEEE Transactions on Nanotechnology","11","3", 6104156,"501","512",,21,10.1109/TNANO.2011.2178101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860842442&doi=10.1109%2fTNANO.2011.2178101&partnerID=40&md5=8e422499b8c50675cfc76906512a0aff",Article,Scopus,2-s2.0-84860842442
"She, H., Lu, Z., Jantsch, A., Zhou, D., Zheng, L.-R.","Performance analysis of flow-based traffic splitting strategy on cluster-mesh sensor networks",2012,"International Journal of Distributed Sensor Networks","2012",, 232937,"","",,2,10.1155/2012/232937,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859768489&doi=10.1155%2f2012%2f232937&partnerID=40&md5=48b6c422704347d14ea378f74dacb6a8",Article,Scopus,2-s2.0-84859768489
"Kuo, P.-Y., Saibua, S., Zhou, D.","A novel approach to estimate the impact of analog circuit performance based on the small signal model under process variations",2011,"International System on Chip Conference",,, 6085098,"70","75",,2,10.1109/SOCC.2011.6085098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84255195424&doi=10.1109%2fSOCC.2011.6085098&partnerID=40&md5=c81f0735c39bdd5a8ff4515f31acdfce",Conference Paper,Scopus,2-s2.0-84255195424
"Saibua, S., Qian, L., Zhou, D.","Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method",2011,"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, VLSI-SoC 2011",,, 6081660,"102","105",,4,10.1109/VLSISoC.2011.6081660,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83755163057&doi=10.1109%2fVLSISoC.2011.6081660&partnerID=40&md5=76de21e5fc9946278bbb09b95a668843",Conference Paper,Scopus,2-s2.0-83755163057
"Yang, X., Frensley, W., Zhou, D., Hu, W.","Scaling effect in biomolecule detection using silicon nanowire biosensors",2011,"15th International Conference on Miniaturized Systems for Chemistry and Life Sciences 2011, MicroTAS 2011","2",,,"1080","1082",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883781271&partnerID=40&md5=6d707fccf5a4916c92e54031cc6d4891",Conference Paper,Scopus,2-s2.0-84883781271
"She, H., Lu, Z., Jantsch, A., Zhou, D., Zheng, L.-R.","Stochastic coverage in event-driven sensor networks",2011,"IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC",,, 6140101,"915","919",,3,10.1109/PIMRC.2011.6140101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857572964&doi=10.1109%2fPIMRC.2011.6140101&partnerID=40&md5=883a4a135e9f73ef42c3ff093985c034",Conference Paper,Scopus,2-s2.0-84857572964
"Zhong, L., Sheng, J., Jing, M., Yu, Z., Zeng, X., Zhou, D.","An optimized mapping algorithm based on simulated annealing for regular NoC architecture",2011,"Proceedings of International Conference on ASIC",,, 6157203,"389","392",,7,10.1109/ASICON.2011.6157203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860853063&doi=10.1109%2fASICON.2011.6157203&partnerID=40&md5=816dea53b6f3332bb7c3ea5778bd8c64",Conference Paper,Scopus,2-s2.0-84860853063
"Yang, X., Trivedi, K., Regonda, S., Tian, R., Frensley, W., Zhou, D., Hu, W.","Simulation of Si nanowire biosensor: Effects of surface and biasing on sensitivity and linearity",2011,"Proceedings of the IEEE Conference on Nanotechnology",,, 6144421,"1358","1362",,3,10.1109/NANO.2011.6144421,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858952344&doi=10.1109%2fNANO.2011.6144421&partnerID=40&md5=437f64c30a5a5dac08ddf761ea844576",Conference Paper,Scopus,2-s2.0-84858952344
"She, H., Lu, Z., Jantsch, A., Zhou, D., Zheng, L.-R.","Modeling and analysis of rayleigh fading channels using stochastic network calculus",2011,"2011 IEEE Wireless Communications and Networking Conference, WCNC 2011",,, 5779306,"1056","1061",,11,10.1109/WCNC.2011.5779306,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959304402&doi=10.1109%2fWCNC.2011.5779306&partnerID=40&md5=6a60f1a4205c5d89cc7d699d465955b7",Conference Paper,Scopus,2-s2.0-79959304402
"Zhou, T.Y., Liu, H., Zhou, D., Tarim, T.","A fast analog circuit analysis algorithm for design modification and verification",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","2", 5689648,"308","313",,7,10.1109/TCAD.2010.2081750,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78951478011&doi=10.1109%2fTCAD.2010.2081750&partnerID=40&md5=1fe7e3639fa51ce279e376e31e045319",Conference Paper,Scopus,2-s2.0-78951478011
"Qian, L., Zhou, D., Wang, S.-G., Zeng, X.","Performance robustness analysis of VLSI circuits with process variations based on Kharitonov's theorem",2010,"Proceedings of the 2010 IEEE Dallas Circuits and Systems Workshop: Design Automation, Methodologies and Manufacturability, DCAS 2010",,, 5955039,"","",,,10.1109/DCAS.2010.5955039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051992348&doi=10.1109%2fDCAS.2010.5955039&partnerID=40&md5=72d9f4c82a54c4e7c588496786b588b9",Conference Paper,Scopus,2-s2.0-80051992348
"Saibua, S., Kuo, P.-Y., Zhou, D., Jing, M.-E.","A folding strategy for SAT solvers based on Shannon's expansion theorem",2010,"Proceedings - IEEE International SOC Conference, SOCC 2010",,, 5784748,"177","181",,,10.1109/SOCC.2010.5784748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960718697&doi=10.1109%2fSOCC.2010.5784748&partnerID=40&md5=917267d1ca7906af2f447b986c9af456",Conference Paper,Scopus,2-s2.0-79960718697
"Qian, L., Zhou, D., Wang, S.-G., Zeng, X.","Worst case analysis of linear analog circuit performance based on Kharitonov's rectangle",2010,"ICSICT-2010 - 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 5667428,"800","802",,14,10.1109/ICSICT.2010.5667428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78751502234&doi=10.1109%2fICSICT.2010.5667428&partnerID=40&md5=fbcf1d2f395f76f61716b87118da0703",Conference Paper,Scopus,2-s2.0-78751502234
"Yang, H., Xiao, R., Liu, L., Jing, M.-E., Yu, Z., Zeng, X., Zhou, D.","Mapping of pipeline flow chart onto mesh-based multi-core NoC architecture",2010,"ICSICT-2010 - 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 5667439,"824","826",,,10.1109/ICSICT.2010.5667439,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78751562394&doi=10.1109%2fICSICT.2010.5667439&partnerID=40&md5=417d6a2fbaf067b06489f1dbea8aced2",Conference Paper,Scopus,2-s2.0-78751562394
"Cheng, S., Zhang, K., Zhou, X., Li, W., Zhou, D.","A Δ-Σ Fractional-N frequency synthesiser with quantisation noise folding suppression",2010,"International Journal of Electronics","97","7",,"773","782",,1,10.1080/00207211003697855,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954326147&doi=10.1080%2f00207211003697855&partnerID=40&md5=90821ed404ef482e7602c85ee3e20411",Article,Scopus,2-s2.0-77954326147
"Tao, J., Zeng, X., Cai, W., Su, Y., Zhou, D.","Stochastic sparse-grid collocation algorithm for steady-state analysis of nonlinear system with process variations",2010,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E93-A","6",,"1204","1214",,,10.1587/transfun.E93.A.1204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953179021&doi=10.1587%2ftransfun.E93.A.1204&partnerID=40&md5=a8fd1df7dfcca4494e3467972a016739",Article,Scopus,2-s2.0-77953179021
"Zhao, S., Lu, W., Zhou, X., Zhou, D., Sobelman, G.E.","Implementations of FFT and STBD for MIMO-OFDM on a reconfigurable baseband platform",2010,"IEICE Transactions on Information and Systems","E93-D","4",,"811","821",,,10.1587/transinf.E93.D.811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952331204&doi=10.1587%2ftransinf.E93.D.811&partnerID=40&md5=b2a5e5b5ac36a915298c954d891c7023",Conference Paper,Scopus,2-s2.0-77952331204
"Luo, X., Yang, F., Zhu, H., Tao, J., Cai, W., Zhou, D., Zeng, X.","Nested sparse-grid stochastic collocation method and its application to gate delay modeling under process variations",2010,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","22","1",,"165","172",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77349095285&partnerID=40&md5=6e5caa968cc4bd0b45a60347e175761c",Article,Scopus,2-s2.0-77349095285
"Jing, M.-E., Chen, G., Yin, W., Zhou, D.","Enhance SAT conflict analysis for model checking",2009,"ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC",,, 5351339,"686","689",,,10.1109/ASICON.2009.5351339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949358346&doi=10.1109%2fASICON.2009.5351339&partnerID=40&md5=2d36be7e7a3d69e07f9f67effb2e7105",Conference Paper,Scopus,2-s2.0-77949358346
"Zhou, T., Zhou, D., Xuan, Z.","Incremental circuit simulation analysis for design modification and verification",2009,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 5118372,"2753","2756",,1,10.1109/ISCAS.2009.5118372,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350170629&doi=10.1109%2fISCAS.2009.5118372&partnerID=40&md5=1fabbdc06b84ec6c86f4221502d87e89",Conference Paper,Scopus,2-s2.0-70350170629
"She, H., Lu, Z., Jantsch, A., Zhou, D., Zheng, L.-R.","Analytical evaluation of retransmission schemes in wireless sensor networks",2009,"IEEE Vehicular Technology Conference",,, 5073401,"","",,22,10.1109/VETECS.2009.5073401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349690561&doi=10.1109%2fVETECS.2009.5073401&partnerID=40&md5=92d5822a52a763fea30fb220fdaa3109",Conference Paper,Scopus,2-s2.0-70349690561
"Chen, J., Jonsson, F., Olsson, H., Zheng, L.-R., Zhou, D.","A current shaping technique to lower phase noise in LC oscillators",2008,"Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008",,, 4674873,"392","395",,5,10.1109/ICECS.2008.4674873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849164229&doi=10.1109%2fICECS.2008.4674873&partnerID=40&md5=40d04d9a9a92eeae653a19574abe2d4d",Conference Paper,Scopus,2-s2.0-57849164229
"Wang, P., Jonsson, F., Zhou, D., Zheng, L.-R.","Low noise amplifier architecture analysis for UWB system",2008,"2008 International Symposium on System-on-Chip Proceedings, SOC 2008",,, 4694890,"","",,1,10.1109/ISSOC.2008.4694890,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249130281&doi=10.1109%2fISSOC.2008.4694890&partnerID=40&md5=4b70cecf850a3b7349867039b919e059",Conference Paper,Scopus,2-s2.0-67249130281
"Wang, P., Tenhunen, H., Zhou, D., Zheng, L.-R.","PER performance enhancement through antenna and transceiver co-design for multi-band OFDM UWB communication",2008,"2008 International Symposium on System-on-Chip Proceedings, SOC 2008",,, 4694875,"","",,,10.1109/ISSOC.2008.4694875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249110804&doi=10.1109%2fISSOC.2008.4694875&partnerID=40&md5=4654294d6c13a166c2df1a119e455b65",Conference Paper,Scopus,2-s2.0-67249110804
"Wang, P., Jonsson, F., Tenhunen, H., Zhou, D., Zheng, L.-R.","Low noise amplifier architecture analysis for OFDM-UWB system in 0.18μm CMOS",2008,"Norchip - 26th Norchip Conference, Formal Proceedings",,, 4738308,"184","189",,,10.1109/NORCHP.2008.4738308,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949139941&doi=10.1109%2fNORCHP.2008.4738308&partnerID=40&md5=cf18995b94172382835346786adc7fa1",Conference Paper,Scopus,2-s2.0-62949139941
"Cheng, S., Zhang, K., Cao, S., Zhou, X., Zhou, D.","A 2.4-GHz ISM band Delta-Sigma fractional-N frequency synthesizer with automatic calibration technique",2008,"WSEAS Transactions on Circuits and Systems","7","10",,"859","868",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59249106102&partnerID=40&md5=0903049637657b106c61a019bae61291",Article,Scopus,2-s2.0-59249106102
"She, H., Lu, Z., Jantsch, A., Zheng, L.-R., Zhou, D.","Deterministic worst-case performance analysis for wireless sensor networks",2008,"IWCMC 2008 - International Wireless Communications and Mobile Computing Conference",,, 4600087,"1081","1086",,5,10.1109/IWCMC.2008.188,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949154366&doi=10.1109%2fIWCMC.2008.188&partnerID=40&md5=fe6538cde492ed2a7d32bc30d903b5e3",Conference Paper,Scopus,2-s2.0-52949154366
"Zhao, S., Lu, W., Lu, C., Zhou, X., Zhou, D., Sobelman, G.E.","An efficient multi-protocol RFID interrogator baseband processor based on a reconfigurable architecture",2008,"Proceedings of The International Conference on Embedded Software and Systems, ICESS 2008",,, 4595568,"264","270",,1,10.1109/ICESS.2008.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849165532&doi=10.1109%2fICESS.2008.61&partnerID=40&md5=8bac4d071baf54b28b7ed9b8cdea3adf",Conference Paper,Scopus,2-s2.0-51849165532
"Zhou, T.Y., Zhou, D., Zhang, H., Niu, X.","Foundational-circuit-based spice simulation",2008,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4541558,"876","879",,2,10.1109/ISCAS.2008.4541558,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749097769&doi=10.1109%2fISCAS.2008.4541558&partnerID=40&md5=af5b9ec4a08996a3d0bcf494de7ea5d9",Conference Paper,Scopus,2-s2.0-51749097769
"Yang, F., Zeng, X., Su, Y., Zhou, D.","RLC equivalent circuit synthesis method for structure-preserved reduced-order model of interconnect in VLSI",2008,"Communications in Computational Physics","3","2",,"376","396",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40549136517&partnerID=40&md5=3902c2a7c56639a6cb832807690b6ec1",Article,Scopus,2-s2.0-40549136517
"Zhan, C., Wang, W., Zhou, X., Zhou, D.","A new bandgap reference for high-resolution data converters",2007,"IEEE ICIT 2007 - 2007 IEEE International Conference on Integration Technology",,, 4290525,"488","491",,4,10.1109/ICITECHNOLOGY.2007.4290525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449139626&doi=10.1109%2fICITECHNOLOGY.2007.4290525&partnerID=40&md5=2b4ac86b3cd675487de289ed1bcb504a",Conference Paper,Scopus,2-s2.0-46449139626
"Kuo, P.-Y., Zhou, D., Lin, Z.-M.","A low-dropout regulator with low ESR, low line regulation and high currency efficiency using low output-resistance voltage buffer",2007,"IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007",,, 4450165,"473","476",,3,10.1109/EDSSC.2007.4450165,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43049164015&doi=10.1109%2fEDSSC.2007.4450165&partnerID=40&md5=58d0dc8de81f6a32c846a3663545354e",Conference Paper,Scopus,2-s2.0-43049164015
"Chenchang, Z., Shiwei, C., Xiaofang, Z., Dian, Z.","A pseudo-gaussian filter and sigma-delta modulator for IEEE 802.11a/b/g transmitter",2007,"ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",,, 4415650,"395","398",,,10.1109/ICASIC.2007.4415650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349124001&doi=10.1109%2fICASIC.2007.4415650&partnerID=40&md5=ffce478eac9b20202dae61a9ecc22393",Conference Paper,Scopus,2-s2.0-48349124001
"She, H., Lu, Z., Jantscht, A., Zhengt, L.-R., Zhou, D.","Traffic splitting with network calculus for mesh sensor networks",2007,"Proceedings of Future Generation Communication and Networking, FGCN 2007","2",, 4426264,"368","373",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52249109853&partnerID=40&md5=1dece5f084a01e356f96118cc9e9dd21",Conference Paper,Scopus,2-s2.0-52249109853
"Jing, M., Zhou, D., Tang, P., Zhou, X., Zhang, H.","Solving SAT problem by heuristic polarity decision-making algorithm",2007,"Science in China, Series F: Information Sciences","50","6",,"915","925",,1,10.1007/s11432-007-0070-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36448998132&doi=10.1007%2fs11432-007-0070-1&partnerID=40&md5=11e10b45f5feddf919519bf744f8f709",Article,Scopus,2-s2.0-36448998132
"Yang, Z., Yun, C., Jianming, W., Xiaoyang, Z., Dian, Z.","Optimization of symbol timing recovery for DTMB receivers",2007,"ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",,, 4415757,"822","825",,1,10.1109/ICASIC.2007.4415757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349113068&doi=10.1109%2fICASIC.2007.4415757&partnerID=40&md5=889029b952d5b089902e2310a6b7f3f0",Conference Paper,Scopus,2-s2.0-48349113068
"Shuang, Z., Chao, L., Xiaofang, Z., Hao, M., Dian, Z.","VLSI design for De-blocking filter of H.264 decoder",2007,"ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",,, 4415748,"786","789",,1,10.1109/ICASIC.2007.4415748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349102073&doi=10.1109%2fICASIC.2007.4415748&partnerID=40&md5=1a5569c2a521abec485c1494f30d8cb5",Conference Paper,Scopus,2-s2.0-48349102073
"Chen, J., Jonsson, F., Zheng, L.-R., Tenhunen, H., Zhou, D.","Sizing of MOS device in LC-tank oscillators",2007,"25th Norchip Conference, NORCHIP",,, 4481046,"","",,1,10.1109/NORCHP.2007.4481046,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249095023&doi=10.1109%2fNORCHP.2007.4481046&partnerID=40&md5=282f7c44f9ac498b52a8397d51866e1d",Conference Paper,Scopus,2-s2.0-50249095023
"Shiwei, C., Ke, Z., Wenqing, L., Yang, L., Shengguo, C., Xiaofang, Z., Dian, Z.","A 2.4-GHz spur-cancelled fractional-N frequency synthesizer with PFD/DAC structure for WSN application",2007,"ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",,, 4415726,"696","699",,,10.1109/ICASIC.2007.4415726,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349084789&doi=10.1109%2fICASIC.2007.4415726&partnerID=40&md5=69cf8fc9ec0b18791d663e22dadc2422",Conference Paper,Scopus,2-s2.0-48349084789
"Tao, J., Zeng, X., Cai, W., Su, Y., Zhou, D., Chiang, C.","Stochastic Sparse-grid Collocation Algorithm (SSCA) for periodic steady-state analysis of nonlinear system with process variations",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196077,"474","479",,18,10.1109/ASPDAC.2007.358031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649113146&doi=10.1109%2fASPDAC.2007.358031&partnerID=40&md5=7292a9807a75f2becb15a5205c664b95",Conference Paper,Scopus,2-s2.0-46649113146
"Chen, S., Chen, Y., Zhang, Y., Wu, J., Zeng, X., Zhou, D.","VLSI implementation of reconfigurable SRRC filters with automatic code generation",2007,"ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",,, 4415865,"1261","1264",,,10.1109/ICASIC.2007.4415865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349124701&doi=10.1109%2fICASIC.2007.4415865&partnerID=40&md5=50a7aadef6c3f1120854f6cc1071f11a",Conference Paper,Scopus,2-s2.0-48349124701
"Yang, F., Zeng, X., Su, Y., Zhou, D.","RLCSYN: RLC equivalent circuit synthesis for structure-preserved reduced-order model of interconnect",2007,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4253237,"2710","2713",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548840304&partnerID=40&md5=867e82bb7acdb85e97e010e82a00afe6",Conference Paper,Scopus,2-s2.0-34548840304
"Zhu, H., Zeng, X., Cai, W., Xue, J., Zhou, D.","A Sparse Grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212025,"1514","1519",,23,10.1109/DATE.2007.364515,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548318963&doi=10.1109%2fDATE.2007.364515&partnerID=40&md5=cfe0520e3a675e0c364875abfea4be9b",Conference Paper,Scopus,2-s2.0-34548318963
"Jing, M., Zhou, D., Tang, P., Zhou, X.","Heuristic complete algorithm for SAT problem by approximation solution",2007,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","19","9",,"1184","1189",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248846028&partnerID=40&md5=1c3ae04d5de1a9a7ad95c3a1f39d9e40",Article,Scopus,2-s2.0-35248846028
"Liu, Y., Wu, W.-H., Zhou, X.-F., Zhou, D.","A novel on-chip debug system with quick all-registers scan chain based on JTAG",2007,"ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 4098587,"1941","1943",,2,10.1109/ICSICT.2006.306535,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547264426&doi=10.1109%2fICSICT.2006.306535&partnerID=40&md5=1e479e4e793eb215824f58d2569320e5",Conference Paper,Scopus,2-s2.0-34547264426
"Zhan, C., Zhou, X., Zhou, D.","Low-power high-resolution sigma-delta modulator",2007,"Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics","27","3",,"375","379",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348997915&partnerID=40&md5=5913cbe275075ab74fd101f2769756d5",Article,Scopus,2-s2.0-35348997915
"Jing, M.-E., Hao, Y., Zhou, D., Zeng, X.","A novel optimization method for parametric yield: Uniform design mapping distance algorithm",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","6",,"1149","1155",,3,10.1109/TCAD.2006.885833,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247624239&doi=10.1109%2fTCAD.2006.885833&partnerID=40&md5=8f6f7913fc8ac723436eebe9128149a3",Article,Scopus,2-s2.0-34247624239
"Zhan, C., Wang, Y., Zhou, X., Min, H., Zhou, D.","A deep-submicron sigma-delta ADC design flow",2007,"Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics","27","1",,"63","68",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248157552&partnerID=40&md5=786c12910ef43184fce9c5ccd55d275c",Article,Scopus,2-s2.0-34248157552
"Zhu, H., Zeng, X., Cai, W., Zhou, D.","A Spectral Stochastic Collocation Method for capacitance extraction of interconnects with process variations",2006,"IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",,, 4145588,"1095","1098",,1,10.1109/APCCAS.2006.342312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249173934&doi=10.1109%2fAPCCAS.2006.342312&partnerID=40&md5=4857820052aaf518f19163da6d631c7f",Conference Paper,Scopus,2-s2.0-50249173934
"Tao, J., Zeng, X., Zhou, D., Chiang, C.","Analog behavioral modeling by multi-companding and wavelet collocation method",2006,"Analog Integrated Circuits and Signal Processing","49","3",,"291","297",,2,10.1007/s10470-006-9704-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750515004&doi=10.1007%2fs10470-006-9704-2&partnerID=40&md5=0ddadf69d91c84da78f90416d61dea4f",Conference Paper,Scopus,2-s2.0-33750515004
"Xuan, Z., Feng, L., Su, Y., Cai, W., Zhou, D., Chiang, C.","Time domain model order reduction by wavelet collocation method",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656839,"","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047135140&partnerID=40&md5=917997e9fe6e371a3ceafec30682bd24",Conference Paper,Scopus,2-s2.0-34047135140
"Tao, J., Zeng, X., Yang, F., Su, Y., Feng, L., Cai, W., Zhou, D., Chiang, C.","A one-shot projection method for interconnects with process variations",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1692590,"333","336",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547265104&partnerID=40&md5=3573392353bc10be129de919b3706c79",Conference Paper,Scopus,2-s2.0-34547265104
"Zhao, C., Chen, J., Zhou, X., Jing, M., Zhou, D.","A new floorplanning method based on linear programming",2006,"WSEAS Transactions on Computers","5","11",,"2874","2879",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746886594&partnerID=40&md5=355e1ff767207a6b30b186e0a6126476",Article,Scopus,2-s2.0-33746886594
"Luo, E., Jing, M., Yin, W., Zhou, D., Tang, P.","SAT solver with static and dynamic ordering decision making",2006,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","18","10",,"1472","1477",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845359748&partnerID=40&md5=602bdae56dbd0936464e95bf134c7ee2",Article,Scopus,2-s2.0-33845359748
"Li, W., Blakely, D., Van Sooy, S., Dunn, K., Kidd, D., Rogenmoser, R., Zhou, D.","LVS verification across multiple power domains for a quad-core microprocessor",2006,"ACM Transactions on Design Automation of Electronic Systems","11","2",,"490","500",,2,10.1145/1142155.1142166,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746100296&doi=10.1145%2f1142155.1142166&partnerID=40&md5=60411e3c5441af4a2a1fb201357fc96d",Article,Scopus,2-s2.0-33746100296
"Tang, X., Zhou, X., Zhou, D., Zhou, D.","Research on software-hardware co-design methodology for USB2.0 host controller in SoC system",2006,"Jisuanji Gongcheng/Computer Engineering","32","13",,"225","227",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747108502&partnerID=40&md5=fc268945171348e75f4974354cdcf182",Article,Scopus,2-s2.0-33747108502
"Zhao, C., Chen, J., Zhou, D., Zhou, X., Sun, J.","A VLSI floorplanning algorithm based on weight",2006,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","18","7",,"994","998",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747618982&partnerID=40&md5=0d9d6e12d1d9c53929e8f90ee0adef26",Article,Scopus,2-s2.0-33747618982
"Zeng, X., Yang, F., Zhou, D., Cai, W.","Application of wavelets in circuit modeling and simulation",2006,"Progress in Electromagnetics Research Symposium",,,,"158","162",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901714490&partnerID=40&md5=3573289f08f4e265d6db548a995c435d",Conference Paper,Scopus,2-s2.0-84901714490
"Chen, J., Zhao, C., Zhou, D., Zhou, X.","SoC test scheduling with hot-spot avoidance and even heat distribution",2006,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","18","1",,"46","52",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844462109&partnerID=40&md5=87c3e1a530435b01339ec125283e434b",Article,Scopus,2-s2.0-32844462109
"Hu, Y., Zhou, D., Li, R., Zhang, H., Zeng, X.","A digital signal processing perspective on numerical methods for circuit simulation",2006,"WSEAS Transactions on Circuits and Systems","5","1",,"162","169",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29844440559&partnerID=40&md5=973f5d779ed814a44258c4c86e1ea344",Article,Scopus,2-s2.0-29844440559
"Mehler, R.W., Zhou, D.","F.A.S.T. FIR filter synthesis",2005,"Proceedings of the Annual Southeastern Symposium on System Theory","37",, 1460930,"320","325",,1,10.1109/SSST.2005.1460930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744930837&doi=10.1109%2fSSST.2005.1460930&partnerID=40&md5=123cf177723da2c031047920601e18b3",Conference Paper,Scopus,2-s2.0-33744930837
"Li, R., Zhou, D., Liu, J., Zeng, X.","Power-optimal simultaneous buffer insertion/sizing and uniform wire sizing for single long wires",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1464537,"113","116",,4,10.1109/ISCAS.2005.1464537,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36348991653&doi=10.1109%2fISCAS.2005.1464537&partnerID=40&md5=cfda21b857513f82f6fa691ddccda668",Conference Paper,Scopus,2-s2.0-36348991653
"Li, R., Zhou, D., Liu, J., Zeng, X.","Power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","12",,"1915","1924",,4,10.1109/TCAD.2005.852672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144493786&doi=10.1109%2fTCAD.2005.852672&partnerID=40&md5=ba67de6b6d614d238c4283d17ae31b69",Conference Paper,Scopus,2-s2.0-29144493786
"Zeng, X., Liu, B., Tao, J., Chiang, C., Zhou, D.","A novel wavelet method for noise analysis of nonlinear circuits",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466209,"471","476",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861437026&partnerID=40&md5=85d9f8f1bcd6e1a1295ac15bc1bde65d",Conference Paper,Scopus,2-s2.0-84861437026
"Canghai, G., Hefei, Z., Xiaofang, Z., Hao, M., Dian, Z.","Design of a high-speed low-power CAM",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","1",, 1611281,"187","190",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847385111&partnerID=40&md5=2470fa00cff3dbc1473a7c8a17771a67",Conference Paper,Scopus,2-s2.0-33847385111
"Zhang, H., Zhou, D., Hu, Y., Li, R., Zhang, J.","Phase noise spectra analysis for lc oscillators",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1465074,"2263","2266",,,10.1109/ISCAS.2005.1465074,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649088496&doi=10.1109%2fISCAS.2005.1465074&partnerID=40&md5=d237a18275b67a043f270b940dbc8033",Conference Paper,Scopus,2-s2.0-67649088496
"Liu, B., Zeng, X., Su, Y., Tao, J., Bai, Z., Chiang, C., Zhou, D.","Block SAPOR: Block Second-order Arnoldi method for passive order reduction of Multi-Input Multi-Output RCS interconnect circuits",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466167,"244","249",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547362074&partnerID=40&md5=f67dc2da66be377889681348ca79534b",Conference Paper,Scopus,2-s2.0-34547362074
"Ding, M., Tang, P., Zhou, D.","Integrating advanced reasoning into a SAT solver",2005,"Science in China, Series F: Information Sciences","48","3",,"366","378",,1,10.1360/04yf0171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746326782&doi=10.1360%2f04yf0171&partnerID=40&md5=50c5d47a73a5b97db2f215917fd905c3",Article,Scopus,2-s2.0-33746326782
"Zhou, D., Li, R.-M.","Design and verification of high-speed VLSI physical design",2005,"Journal of Computer Science and Technology","20","2",,"147","165",,,10.1007/s11390-005-0147-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18244377645&doi=10.1007%2fs11390-005-0147-5&partnerID=40&md5=9ac84ac00667e72613241253ead0687c",Conference Paper,Scopus,2-s2.0-18244377645
"Su, Y., Wang, J., Zeng, X., Bai, Z., Chiang, C., Zhou, D.","SAPOR: Second-order Arnoldi method for passive order reduction of RCS circuits",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,,"74","79",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244386523&partnerID=40&md5=f7fa4607aed5e135910061e3e2c7917f",Conference Paper,Scopus,2-s2.0-16244386523
"Ahmed, N., Tehranipour, M.H., Zhou, D., Nourani, M.","Frequency driven repeater insertion for deep submicron",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","181-V-184",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344627057&partnerID=40&md5=06c0a81e23d45b4e413066278cec926e",Conference Paper,Scopus,2-s2.0-4344627057
"Feng, L., Zeng, X., Tong, J., Chiang, C., Zhou, D.","Two-sided projection method in variational equation model order reduction of nonlinear circuits",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV","816-IV-819",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344610114&partnerID=40&md5=dff776fb2de6bdca0216e7e3a3a6cf0d",Conference Paper,Scopus,2-s2.0-4344610114
"Wang, J., Zeng, X., Cai, W., Chiang, C., Tong, J., Zhou, D.","Frequency domain wavelet method with GMRES for large-scale linear circuit simulation",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","321-V-324",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344639834&partnerID=40&md5=3156b87c75dadb694acd98a9a1e47a0f",Conference Paper,Scopus,2-s2.0-4344639834
"Zhang, H., Zhang, J., Zhou, D., Liu, J., Jiang, L., Pan, Y.","A closed-form phase noise solution for an ideal LC oscillator",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV","768-IV-771",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344613429&partnerID=40&md5=429a9038959664170d16c45e0ca64dd8",Conference Paper,Scopus,2-s2.0-4344613429
"Li, R., Zhou, D.","A note on the eigenvalue relationship for USAOR iterative method applied to p-cyclic matrices",2004,"Journal of Computational and Applied Mathematics","169","1",,"213","225",,1,10.1016/j.cam.2003.12.021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042544175&doi=10.1016%2fj.cam.2003.12.021&partnerID=40&md5=2ecdba7a6f757e00c50cd91a0d74d50d",Article,Scopus,2-s2.0-3042544175
"Feng, L., Zeng, X., Chiang, C., Zhou, D., Fang, Q.","Direct nonlinear order reduction with variational analysis",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","2",,,"1316","1321",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042565277&partnerID=40&md5=fd92dff697b9a1c16ffb79c878dc1f54",Conference Paper,Scopus,2-s2.0-3042565277
"Zhou, X., Zhou, D., Liu, J., Li, R., Zeng, X., Chiang, C.","Steady-state analysis of nonlinear circuits using discrete singular convolution method",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","2",,,"1322","1326",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042519010&partnerID=40&md5=51ea8653f185e60092ebead36dcc1969",Conference Paper,Scopus,2-s2.0-3042519010
"Li, R., Zhou, D., Du, D.","Satisfiability and integer programming as complementary tools",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"880","883",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442454538&partnerID=40&md5=7c791ac756d202f8b948e8826c53e33d",Conference Paper,Scopus,2-s2.0-2442454538
"Wang, J., Tao, J., Zeng, X., Chiang, C., Zhou, D.","Analog circuit behavioral modeling via wavelet collocation method with auto-companding",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"45","50",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442522461&partnerID=40&md5=850d1d5becf4b79f15fb01770982cbcc",Conference Paper,Scopus,2-s2.0-2442522461
"Mehler, R.W., Zhou, D.","Automated architectural optimization of digital FIR filters",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"177","182",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342503806&partnerID=40&md5=2293297f844c24533460e21908510ee7",Conference Paper,Scopus,2-s2.0-2342503806
"Li, R., Zhou, D., Liu, J., Zeng, X.","Power-optimal simultaneous buffer insertion/sizing and wire sizing",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"581","586",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348040111&partnerID=40&md5=74b494d3704f52061f6ccd50cd737666",Conference Paper,Scopus,2-s2.0-0348040111
"Zeng, X., Huang, S., Su, Y., Zhou, D.","An efficient sylvester equation solver for time domain circuit simulation by wavelet collocation method",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV664","IV667",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038757597&partnerID=40&md5=a527f5ccc01dc15cb5e73e06b703ca0f",Conference Paper,Scopus,2-s2.0-0038757597
"Zeng, X., Tao, J., Su, Y., Chen, W., Zhou, D.","An error distribution based nonlinear companding method for analog behavioral modeling via wavelet approximation",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"III168","III171",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038082558&partnerID=40&md5=5aca9f834990df3096e9f7e029910527",Conference Paper,Scopus,2-s2.0-0038082558
"Li, X., Zeng, X., Zhou, D., Ling, X., Cai, W.","Behavioral modeling for analog system-level simulation by wavelet collocation method",2003,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","50","6",,"299","314",,9,10.1109/TCSII.2003.812917,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038383156&doi=10.1109%2fTCSII.2003.812917&partnerID=40&md5=eca5154242200dcda63c3e6ded92742b",Article,Scopus,2-s2.0-0038383156
"Li, X., Zeng, X., Shi, J., Chen, W., Zhou, D., Ling, X.","High-speed clock tree simulation with fast wavelet collocation method",2003,"Chinese Journal of Electronics","12","2",,"259","265",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037740873&partnerID=40&md5=f4691a46f84ced17eec5e40c5de6cdce",Article,Scopus,2-s2.0-0037740873
"Huang, S., Zeng, X., Wang, J., Zhou, D.","Frequency domain fast wavelet collocation method for high-speed large-scale circuit simulation",2002,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","23","8",,"867","873",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036700701&partnerID=40&md5=4cc2c333d8a80b7b612521537e30c56f",Article,Scopus,2-s2.0-0036700701
"Mehler, R.W., Zhou, D.","Architectural synthesis of finite impulse response digital filters",2002,"Proceedings - 15th Symposium on Integrated Circuits and Systems Design, SBCCI 2002",,, 1137632,"20","25",,2,10.1109/SBCCI.2002.1137632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342554365&doi=10.1109%2fSBCCI.2002.1137632&partnerID=40&md5=ee96d27e6d1a1dafae6befdd0c3683cb",Conference Paper,Scopus,2-s2.0-2342554365
"Li, X., Zeng, X., Zhou, D., Ling, X.","Wavelet method for high-speed clock tree simulation",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I/177","I/180",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036280762&partnerID=40&md5=981cf3157e8a204ef5166f6cb89123ab",Conference Paper,Scopus,2-s2.0-0036280762
"Zeng, X., Huang, S., Wang, J., Zhou, D.","Frequency domain wavelet method for high-speed circuit simulation",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II/233","II/236",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036292757&partnerID=40&md5=94ac1499260e1912f225c0dd08c9aee9",Conference Paper,Scopus,2-s2.0-0036292757
"Jiang, Y., Tang, Y., Wang, Y., Zhou, D.","A DSP-based Turbo CODEC for 3G communication systems",2002,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","3",,,"2685","2688",,1,10.1109/ICASSP.2002.5745201,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544298569&doi=10.1109%2fICASSP.2002.5745201&partnerID=40&md5=42fc9c355716d99f582d1bb16b0769cc",Article,Scopus,2-s2.0-4544298569
"Zeng, X., Zhou, D., Cai, W.","An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction",2002,"Microelectronic Engineering","60","1-2",,"3","15",,1,10.1016/S0167-9317(01)00576-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036133213&doi=10.1016%2fS0167-9317%2801%2900576-7&partnerID=40&md5=681e241323ee6b4a4ae191a7a5637800",Conference Paper,Scopus,2-s2.0-0036133213
"Zeng, X., Huang, S., Wang, J., Zhou, D.","A frequency domain fast wavelet collocation method for high-speed circuit simulation",2001,"International Conference on ASIC, Proceedings",,,,"79","84",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035720987&partnerID=40&md5=27c16fa319ada5c775568ee6d36a1989",Conference Paper,Scopus,2-s2.0-0035720987
"Zeng, X., Zhou, L.-L., Huang, S., Zhou, D., Li, W.","Novel buffer insertion algorithm for clock delay and skew minimization",2001,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","29","11",,"1458","1462",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035521491&partnerID=40&md5=d55a6d097c8e5606989ef2a1c89b499f",Article,Scopus,2-s2.0-0035521491
"Guan, J., Zeng, X., Li, M.-Y., Tang, P.-S., Zhou, D.","A contact and via placement algorithm for CMOS analog circuits routing",2001,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","13","8",,"673","678",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035422933&partnerID=40&md5=136ba9bc6468633cec3f0ef8470f2cf9",Article,Scopus,2-s2.0-0035422933
"Zeng, X., Wang, W., Shi, J., Tang, P., Zhou, D.","Analogue behavioral modeling of switched-current building block circuits",2001,"Chinese Journal of Electronics","10","2",,"223","229",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035306957&partnerID=40&md5=00d0a1edda1f1caecca51016465d1472",Article,Scopus,2-s2.0-0035306957
"Li, M.-Y., Zeng, X., Tang, P.-S., Zhou, D.","A novel STACK generation technique for MOS analog cell circuit layout",2001,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","13","3",,"236","241",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035279635&partnerID=40&md5=408a009c4dc7565a328979f9e55637cd",Article,Scopus,2-s2.0-0035279635
"Zhou, J., Liu, J., Zhou, D.","Reduced setup time static D flip-flop",2001,"Electronics Letters","37","5",,"279","280",,6,10.1049/el:20010197,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035279243&doi=10.1049%2fel%3a20010197&partnerID=40&md5=e3c8f49b90e158b2ff0a37e0a8c58573",Article,Scopus,2-s2.0-0035279243
"Persson, S., Zhou, D., Zhang, S.-L., Östling, M.","Buffer design and insertion for global interconnections in 0.1 μm technology",2001,"Microelectronic Engineering","55","1-4",,"19","28",,,10.1016/S0167-9317(00)00424-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034831698&doi=10.1016%2fS0167-9317%2800%2900424-X&partnerID=40&md5=cf328a5464dd2689d22d5e7ea1fbcd02",Article,Scopus,2-s2.0-0034831698
"Zeng, X., Zhou, D.","Design of GHz VLSI clock distribution circuit",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","5",, 922067,"391","394",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035006187&partnerID=40&md5=ca5d9f881985e0b84bbc6dd38a2d82ba",Conference Paper,Scopus,2-s2.0-0035006187
"Zhou, D., Li, W., Cai, W., Guo, N.","An efficient balanced truncation realization algorithm for interconnect model order reduction",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","5",, 922065,"383","386",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035023222&partnerID=40&md5=79815a810e55406c93f6e754199edaf0",Conference Paper,Scopus,2-s2.0-0035023222
"Li, X., Zeng, X., Zhou, D., Ling, X.","Behavioral modeling of analog circuits by wavelet collocation method",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"65","69",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035209058&partnerID=40&md5=ac77ef1f5b1c3d888f58cf133a7b8abf",Conference Paper,Scopus,2-s2.0-0035209058
"Li, W., Zhou, D., Kim, H., Zeng, X.","Automatic clock tree design with IPs in the system",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","5",, 922066,"387","390",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035021065&partnerID=40&md5=5a5854e1027651153a50900294bc7fcd",Conference Paper,Scopus,2-s2.0-0035021065
"Zeng, X., Li, M.Y., Zhao, W.Q., Tang, P.S., Zhou, D.","Optimal stack generation for CMOS analog modules with parasitic and mismatch constraints",2001,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","22","1",,"1","10",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034876796&partnerID=40&md5=6da88f57ce4e3d049c9d7c9c9a058bbc",Article,Scopus,2-s2.0-0034876796
"Song, X., Tang, Q.-Y., Zhou, D., Wang, Y.","Wire space estimation and routability analysis",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","5",,"624","628",,10,10.1109/43.845089,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033691573&doi=10.1109%2f43.845089&partnerID=40&md5=db05e04a257ca57194d9a386f57c89f5",Article,Scopus,2-s2.0-0033691573
"Zeng, Xuan, Li, Mingyuan, Zhao, Wenqing, Tang, Pushan, Zhou, Dian","Parasitic and mismatch modeling for optimal stack generation",2000,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"III","193-III-196",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033702751&partnerID=40&md5=ab1113214f33c1756e175a31fe15151c",Conference Paper,Scopus,2-s2.0-0033702751
"Zhou, D., Cai, W.","A fast wavelet collocation method for high-speed circuit simulation",1999,"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications","46","8",,"920","930",,42,10.1109/81.780373,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032678575&doi=10.1109%2f81.780373&partnerID=40&md5=fca051788043bf97aba67fbe60b64fc3",Article,Scopus,2-s2.0-0032678575
"Zhou, D., Cai, W., Zhang, W.","An adaptive wavelet method for nonlinear circuit simulation",1999,"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications","46","8",,"931","938",,47,10.1109/81.780374,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032690786&doi=10.1109%2f81.780374&partnerID=40&md5=717b99fb320069bdf010c48d50c42bf9",Article,Scopus,2-s2.0-0032690786
"Kim, Haksu, Zhou, Dian","Automatic clock tree design system for high-speed VLSI designs: Planar clock routing with the treatment of obstacles",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","6",,,"VI","258-VI-261",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032671565&partnerID=40&md5=40f237fa27891701081c488a5903e60d",Article,Scopus,2-s2.0-0032671565
"Zeng, X., Zhou, D., Li, Wei","Buffer insertion for clock delay and skew minimization",1999,"Proceedings of the International Symposium on Physical Design",,,,"36","41",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032669170&partnerID=40&md5=0fbd2f637a30d0d4f10c6284de1d7213",Article,Scopus,2-s2.0-0032669170
"Zeng, X., Guan, J., Zhao, W.Q., Tang, P.S., Zhou, D.","Constraint-based placement refinement method for CMOS analog cell layout",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","6",,,"VI","408-VI-411",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032678378&partnerID=40&md5=0cf056b3e5c53568abce91f356f143fe",Article,Scopus,2-s2.0-0032678378
"Zhou, D., Liu, X.Y., Wang, X.L.","Minimization of chip size and power consumption of high-speed VLSI buffers",1997,"Proceedings of the International Symposium on Physical Design",,,,"186","191",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030676715&partnerID=40&md5=270d6c142279b4dc75d5bfab72b2418e",Conference Paper,Scopus,2-s2.0-0030676715
"Zhou, Dian, Li, Xiaoqin, Zhang, Wu, Cai, Wei","Nonlinear circuit simulation based on adaptive Wavelet method",1997,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1720","1723",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030656026&partnerID=40&md5=3bf0e137202226b11ac7e9df765aebef",Conference Paper,Scopus,2-s2.0-0030656026
"Jiang, Zhongnong, Chen, Nan, Zhou, Dian","Low-cost and low-power digital audio processor",1996,"Proceedings of the Annual Southeastern Symposium on System Theory",,,,"358","361",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029721682&partnerID=40&md5=ebc0a9c8fea84a792689c25a03791680",Conference Paper,Scopus,2-s2.0-0029721682
"Zhou, D., Chen, N., Cai, W.","Fast wavelet collocation method for high-speed VLSI circuit simulation",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"115","122",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029488013&partnerID=40&md5=123afdeadbccd06c2e05f9af38910947",Conference Paper,Scopus,2-s2.0-0029488013
"Xu, Y., Zhou, D.","Improved heuristics for the minimum weight triangulation problem",1995,"Acta Mathematicae Applicatae Sinica","11","4",,"359","368",,4,10.1007/BF02007174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347700162&doi=10.1007%2fBF02007174&partnerID=40&md5=9f6fc92443916798e582ebaeedde283d",Article,Scopus,2-s2.0-0347700162
"Zheng, S.-Q., Zhou, D.","Preface",1994,"VLSI Design","2","2",,"i","i",,,10.1155/1994/98085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958732896&doi=10.1155%2f1994%2f98085&partnerID=40&md5=0ce2b2e6fa172e9125444dda04094367",Article,Scopus,2-s2.0-84958732896
"Zhou, D., Su, S., Tsui, F., Gao, D.S., Cong, J.S.","A simplified synthesis of transmission lines with a tree structure",1994,"Analog Integrated Circuits and Signal Processing","5","1",,"19","30",,14,10.1007/BF01673903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028317790&doi=10.1007%2fBF01673903&partnerID=40&md5=1c5200e27328bdb9fb0195fa9344a7c7",Article,Scopus,2-s2.0-0028317790
"Zhou, D., Tsui, F.","Neighbour state transition method for VLSI optimization problems",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"476","479",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027873218&partnerID=40&md5=013d5d994e3b90155cbfec76a26c6e9c",Conference Paper,Scopus,2-s2.0-0027873218
"Cong, Jason, Leung, Kwok-Shing, Zhou, Dian","Performance-driven interconnect design based on distributed RC delay model",1993,"Proceedings - Design Automation Conference",,,,"606","611",,69,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027206875&partnerID=40&md5=bce5fe43bc1c85bd259e28b117101a1c",Conference Paper,Scopus,2-s2.0-0027206875
"Zhou, D., Tsui, F., Cong, J.S., Gao, D.S.","Distributed-RLC model for MCM layout",1993,"Proceedings 1993 IEEE Multi-Chip Module Conference",,,,"191","197",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027142291&partnerID=40&md5=ae9df5f60cf7ebd3f2c15142cf0b9980",Conference Paper,Scopus,2-s2.0-0027142291
"Zhou, D., Su, S., Tsui, F., Gao, D.S., Cong, J.S.","Two-pole circuit model for VLSI high-speed interconnection",1993,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"2129","2132",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027150629&partnerID=40&md5=ffa7889ad409819fb6ede3c62149de39",Conference Paper,Scopus,2-s2.0-0027150629
"Zhou, D.","A parallel algorithm for global routing in sea-of-gates technology",1991,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"2124","2127",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026308602&partnerID=40&md5=e953fa7f7e5aef79ab55f258204ec366",Conference Paper,Scopus,2-s2.0-0026308602
"Zhou, D.","Routing in rectilinear polygons",1991,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"1932","1935",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026275325&partnerID=40&md5=aac0360355eaddee1e5acf1ff882243e",Conference Paper,Scopus,2-s2.0-0026275325
"Zhou, D.","Layout design of VLSI multichip packaging",1991,"Conference Proceedings - IEEE SOUTHEASTCON","1",,,"129","132",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025850106&partnerID=40&md5=66d56b5fe02c0e78d56b354700aa904e",Conference Paper,Scopus,2-s2.0-0025850106
"Zhou, D., Preparata, F.P., Kang, S.M.","Interconnection Delay in Very Highspeed VLSI",1991,"IEEE Transactions on Circuits and Systems","38","7",,"779","790",,32,10.1109/31.135749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026190523&doi=10.1109%2f31.135749&partnerID=40&md5=21abdee5de971dd3df06333e813c4af8",Article,Scopus,2-s2.0-0026190523
"Zhou, D.","An optimum channel routing algorithm in the restricted wire overlap model",1990,"Integration, the VLSI Journal","9","2",,"163","177",,3,10.1016/0167-9260(90)90034-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025414863&doi=10.1016%2f0167-9260%2890%2990034-X&partnerID=40&md5=9e89596ebf1d3409f4aefa1a011c000e",Article,Scopus,2-s2.0-0025414863
"Maddila, S.R., Zhou, D.","Routing in General Junctions",1989,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","8","11",,"1174","1184",,3,10.1109/43.41503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024767871&doi=10.1109%2f43.41503&partnerID=40&md5=b3f9f0ea27d27434a588df22dc66f4b9",Article,Scopus,2-s2.0-0024767871
"Zhou, D., Preparata, F.P., Kang, S.M.","Interconnection delay in very high-speed VLSI",1988,,,,,"52","55",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024133792&partnerID=40&md5=a11635810d380ac9c1651b70f06f6408",Conference Paper,Scopus,2-s2.0-0024133792
