
Group_Project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084ac  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b4  08008568  08008568  00009568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b1c  08009b1c  0000b084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009b1c  08009b1c  0000b084  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009b1c  08009b1c  0000b084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b1c  08009b1c  0000ab1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b20  08009b20  0000ab20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08009b24  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000718  20000084  08009ba8  0000b084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  08009ba8  0000b79c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010fe8  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000249f  00000000  00000000  0001c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001000  00000000  00000000  0001e538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cae  00000000  00000000  0001f538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c0cb  00000000  00000000  000201e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013fd6  00000000  00000000  0003c2b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa532  00000000  00000000  00050287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa7b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000424c  00000000  00000000  000fa7fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000fea48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000084 	.word	0x20000084
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08008550 	.word	0x08008550

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000088 	.word	0x20000088
 8000100:	08008550 	.word	0x08008550

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_f2uiz>:
 8000230:	219e      	movs	r1, #158	@ 0x9e
 8000232:	b510      	push	{r4, lr}
 8000234:	05c9      	lsls	r1, r1, #23
 8000236:	1c04      	adds	r4, r0, #0
 8000238:	f001 fee4 	bl	8002004 <__aeabi_fcmpge>
 800023c:	2800      	cmp	r0, #0
 800023e:	d103      	bne.n	8000248 <__aeabi_f2uiz+0x18>
 8000240:	1c20      	adds	r0, r4, #0
 8000242:	f000 fbe9 	bl	8000a18 <__aeabi_f2iz>
 8000246:	bd10      	pop	{r4, pc}
 8000248:	219e      	movs	r1, #158	@ 0x9e
 800024a:	1c20      	adds	r0, r4, #0
 800024c:	05c9      	lsls	r1, r1, #23
 800024e:	f000 f97f 	bl	8000550 <__aeabi_fsub>
 8000252:	f000 fbe1 	bl	8000a18 <__aeabi_f2iz>
 8000256:	2380      	movs	r3, #128	@ 0x80
 8000258:	061b      	lsls	r3, r3, #24
 800025a:	469c      	mov	ip, r3
 800025c:	4460      	add	r0, ip
 800025e:	e7f2      	b.n	8000246 <__aeabi_f2uiz+0x16>

08000260 <__aeabi_d2uiz>:
 8000260:	b570      	push	{r4, r5, r6, lr}
 8000262:	2200      	movs	r2, #0
 8000264:	4b0c      	ldr	r3, [pc, #48]	@ (8000298 <__aeabi_d2uiz+0x38>)
 8000266:	0004      	movs	r4, r0
 8000268:	000d      	movs	r5, r1
 800026a:	f001 fe91 	bl	8001f90 <__aeabi_dcmpge>
 800026e:	2800      	cmp	r0, #0
 8000270:	d104      	bne.n	800027c <__aeabi_d2uiz+0x1c>
 8000272:	0020      	movs	r0, r4
 8000274:	0029      	movs	r1, r5
 8000276:	f001 fdf7 	bl	8001e68 <__aeabi_d2iz>
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	4b06      	ldr	r3, [pc, #24]	@ (8000298 <__aeabi_d2uiz+0x38>)
 800027e:	2200      	movs	r2, #0
 8000280:	0020      	movs	r0, r4
 8000282:	0029      	movs	r1, r5
 8000284:	f001 f9e6 	bl	8001654 <__aeabi_dsub>
 8000288:	f001 fdee 	bl	8001e68 <__aeabi_d2iz>
 800028c:	2380      	movs	r3, #128	@ 0x80
 800028e:	061b      	lsls	r3, r3, #24
 8000290:	469c      	mov	ip, r3
 8000292:	4460      	add	r0, ip
 8000294:	e7f1      	b.n	800027a <__aeabi_d2uiz+0x1a>
 8000296:	46c0      	nop			@ (mov r8, r8)
 8000298:	41e00000 	.word	0x41e00000

0800029c <__aeabi_fmul>:
 800029c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029e:	464f      	mov	r7, r9
 80002a0:	4646      	mov	r6, r8
 80002a2:	46d6      	mov	lr, sl
 80002a4:	0044      	lsls	r4, r0, #1
 80002a6:	b5c0      	push	{r6, r7, lr}
 80002a8:	0246      	lsls	r6, r0, #9
 80002aa:	1c0f      	adds	r7, r1, #0
 80002ac:	0a76      	lsrs	r6, r6, #9
 80002ae:	0e24      	lsrs	r4, r4, #24
 80002b0:	0fc5      	lsrs	r5, r0, #31
 80002b2:	2c00      	cmp	r4, #0
 80002b4:	d100      	bne.n	80002b8 <__aeabi_fmul+0x1c>
 80002b6:	e0da      	b.n	800046e <__aeabi_fmul+0x1d2>
 80002b8:	2cff      	cmp	r4, #255	@ 0xff
 80002ba:	d074      	beq.n	80003a6 <__aeabi_fmul+0x10a>
 80002bc:	2380      	movs	r3, #128	@ 0x80
 80002be:	00f6      	lsls	r6, r6, #3
 80002c0:	04db      	lsls	r3, r3, #19
 80002c2:	431e      	orrs	r6, r3
 80002c4:	2300      	movs	r3, #0
 80002c6:	4699      	mov	r9, r3
 80002c8:	469a      	mov	sl, r3
 80002ca:	3c7f      	subs	r4, #127	@ 0x7f
 80002cc:	027b      	lsls	r3, r7, #9
 80002ce:	0a5b      	lsrs	r3, r3, #9
 80002d0:	4698      	mov	r8, r3
 80002d2:	007b      	lsls	r3, r7, #1
 80002d4:	0e1b      	lsrs	r3, r3, #24
 80002d6:	0fff      	lsrs	r7, r7, #31
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d074      	beq.n	80003c6 <__aeabi_fmul+0x12a>
 80002dc:	2bff      	cmp	r3, #255	@ 0xff
 80002de:	d100      	bne.n	80002e2 <__aeabi_fmul+0x46>
 80002e0:	e08e      	b.n	8000400 <__aeabi_fmul+0x164>
 80002e2:	4642      	mov	r2, r8
 80002e4:	2180      	movs	r1, #128	@ 0x80
 80002e6:	00d2      	lsls	r2, r2, #3
 80002e8:	04c9      	lsls	r1, r1, #19
 80002ea:	4311      	orrs	r1, r2
 80002ec:	3b7f      	subs	r3, #127	@ 0x7f
 80002ee:	002a      	movs	r2, r5
 80002f0:	18e4      	adds	r4, r4, r3
 80002f2:	464b      	mov	r3, r9
 80002f4:	407a      	eors	r2, r7
 80002f6:	4688      	mov	r8, r1
 80002f8:	b2d2      	uxtb	r2, r2
 80002fa:	2b0a      	cmp	r3, #10
 80002fc:	dc75      	bgt.n	80003ea <__aeabi_fmul+0x14e>
 80002fe:	464b      	mov	r3, r9
 8000300:	2000      	movs	r0, #0
 8000302:	2b02      	cmp	r3, #2
 8000304:	dd0f      	ble.n	8000326 <__aeabi_fmul+0x8a>
 8000306:	4649      	mov	r1, r9
 8000308:	2301      	movs	r3, #1
 800030a:	408b      	lsls	r3, r1
 800030c:	21a6      	movs	r1, #166	@ 0xa6
 800030e:	00c9      	lsls	r1, r1, #3
 8000310:	420b      	tst	r3, r1
 8000312:	d169      	bne.n	80003e8 <__aeabi_fmul+0x14c>
 8000314:	2190      	movs	r1, #144	@ 0x90
 8000316:	0089      	lsls	r1, r1, #2
 8000318:	420b      	tst	r3, r1
 800031a:	d000      	beq.n	800031e <__aeabi_fmul+0x82>
 800031c:	e100      	b.n	8000520 <__aeabi_fmul+0x284>
 800031e:	2188      	movs	r1, #136	@ 0x88
 8000320:	4219      	tst	r1, r3
 8000322:	d000      	beq.n	8000326 <__aeabi_fmul+0x8a>
 8000324:	e0f5      	b.n	8000512 <__aeabi_fmul+0x276>
 8000326:	4641      	mov	r1, r8
 8000328:	0409      	lsls	r1, r1, #16
 800032a:	0c09      	lsrs	r1, r1, #16
 800032c:	4643      	mov	r3, r8
 800032e:	0008      	movs	r0, r1
 8000330:	0c35      	lsrs	r5, r6, #16
 8000332:	0436      	lsls	r6, r6, #16
 8000334:	0c1b      	lsrs	r3, r3, #16
 8000336:	0c36      	lsrs	r6, r6, #16
 8000338:	4370      	muls	r0, r6
 800033a:	4369      	muls	r1, r5
 800033c:	435e      	muls	r6, r3
 800033e:	435d      	muls	r5, r3
 8000340:	1876      	adds	r6, r6, r1
 8000342:	0c03      	lsrs	r3, r0, #16
 8000344:	199b      	adds	r3, r3, r6
 8000346:	4299      	cmp	r1, r3
 8000348:	d903      	bls.n	8000352 <__aeabi_fmul+0xb6>
 800034a:	2180      	movs	r1, #128	@ 0x80
 800034c:	0249      	lsls	r1, r1, #9
 800034e:	468c      	mov	ip, r1
 8000350:	4465      	add	r5, ip
 8000352:	0400      	lsls	r0, r0, #16
 8000354:	0419      	lsls	r1, r3, #16
 8000356:	0c00      	lsrs	r0, r0, #16
 8000358:	1809      	adds	r1, r1, r0
 800035a:	018e      	lsls	r6, r1, #6
 800035c:	1e70      	subs	r0, r6, #1
 800035e:	4186      	sbcs	r6, r0
 8000360:	0c1b      	lsrs	r3, r3, #16
 8000362:	0e89      	lsrs	r1, r1, #26
 8000364:	195b      	adds	r3, r3, r5
 8000366:	430e      	orrs	r6, r1
 8000368:	019b      	lsls	r3, r3, #6
 800036a:	431e      	orrs	r6, r3
 800036c:	011b      	lsls	r3, r3, #4
 800036e:	d46c      	bmi.n	800044a <__aeabi_fmul+0x1ae>
 8000370:	0023      	movs	r3, r4
 8000372:	337f      	adds	r3, #127	@ 0x7f
 8000374:	2b00      	cmp	r3, #0
 8000376:	dc00      	bgt.n	800037a <__aeabi_fmul+0xde>
 8000378:	e0b1      	b.n	80004de <__aeabi_fmul+0x242>
 800037a:	0015      	movs	r5, r2
 800037c:	0771      	lsls	r1, r6, #29
 800037e:	d00b      	beq.n	8000398 <__aeabi_fmul+0xfc>
 8000380:	200f      	movs	r0, #15
 8000382:	0021      	movs	r1, r4
 8000384:	4030      	ands	r0, r6
 8000386:	2804      	cmp	r0, #4
 8000388:	d006      	beq.n	8000398 <__aeabi_fmul+0xfc>
 800038a:	3604      	adds	r6, #4
 800038c:	0132      	lsls	r2, r6, #4
 800038e:	d503      	bpl.n	8000398 <__aeabi_fmul+0xfc>
 8000390:	4b6e      	ldr	r3, [pc, #440]	@ (800054c <__aeabi_fmul+0x2b0>)
 8000392:	401e      	ands	r6, r3
 8000394:	000b      	movs	r3, r1
 8000396:	3380      	adds	r3, #128	@ 0x80
 8000398:	2bfe      	cmp	r3, #254	@ 0xfe
 800039a:	dd00      	ble.n	800039e <__aeabi_fmul+0x102>
 800039c:	e0bd      	b.n	800051a <__aeabi_fmul+0x27e>
 800039e:	01b2      	lsls	r2, r6, #6
 80003a0:	0a52      	lsrs	r2, r2, #9
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	e048      	b.n	8000438 <__aeabi_fmul+0x19c>
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d000      	beq.n	80003ac <__aeabi_fmul+0x110>
 80003aa:	e092      	b.n	80004d2 <__aeabi_fmul+0x236>
 80003ac:	2308      	movs	r3, #8
 80003ae:	4699      	mov	r9, r3
 80003b0:	3b06      	subs	r3, #6
 80003b2:	469a      	mov	sl, r3
 80003b4:	027b      	lsls	r3, r7, #9
 80003b6:	0a5b      	lsrs	r3, r3, #9
 80003b8:	4698      	mov	r8, r3
 80003ba:	007b      	lsls	r3, r7, #1
 80003bc:	24ff      	movs	r4, #255	@ 0xff
 80003be:	0e1b      	lsrs	r3, r3, #24
 80003c0:	0fff      	lsrs	r7, r7, #31
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d18a      	bne.n	80002dc <__aeabi_fmul+0x40>
 80003c6:	4642      	mov	r2, r8
 80003c8:	2a00      	cmp	r2, #0
 80003ca:	d164      	bne.n	8000496 <__aeabi_fmul+0x1fa>
 80003cc:	4649      	mov	r1, r9
 80003ce:	3201      	adds	r2, #1
 80003d0:	4311      	orrs	r1, r2
 80003d2:	4689      	mov	r9, r1
 80003d4:	290a      	cmp	r1, #10
 80003d6:	dc08      	bgt.n	80003ea <__aeabi_fmul+0x14e>
 80003d8:	407d      	eors	r5, r7
 80003da:	2001      	movs	r0, #1
 80003dc:	b2ea      	uxtb	r2, r5
 80003de:	2902      	cmp	r1, #2
 80003e0:	dc91      	bgt.n	8000306 <__aeabi_fmul+0x6a>
 80003e2:	0015      	movs	r5, r2
 80003e4:	2200      	movs	r2, #0
 80003e6:	e027      	b.n	8000438 <__aeabi_fmul+0x19c>
 80003e8:	0015      	movs	r5, r2
 80003ea:	4653      	mov	r3, sl
 80003ec:	2b02      	cmp	r3, #2
 80003ee:	d100      	bne.n	80003f2 <__aeabi_fmul+0x156>
 80003f0:	e093      	b.n	800051a <__aeabi_fmul+0x27e>
 80003f2:	2b03      	cmp	r3, #3
 80003f4:	d01a      	beq.n	800042c <__aeabi_fmul+0x190>
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d12c      	bne.n	8000454 <__aeabi_fmul+0x1b8>
 80003fa:	2300      	movs	r3, #0
 80003fc:	2200      	movs	r2, #0
 80003fe:	e01b      	b.n	8000438 <__aeabi_fmul+0x19c>
 8000400:	4643      	mov	r3, r8
 8000402:	34ff      	adds	r4, #255	@ 0xff
 8000404:	2b00      	cmp	r3, #0
 8000406:	d055      	beq.n	80004b4 <__aeabi_fmul+0x218>
 8000408:	2103      	movs	r1, #3
 800040a:	464b      	mov	r3, r9
 800040c:	430b      	orrs	r3, r1
 800040e:	0019      	movs	r1, r3
 8000410:	2b0a      	cmp	r3, #10
 8000412:	dc00      	bgt.n	8000416 <__aeabi_fmul+0x17a>
 8000414:	e092      	b.n	800053c <__aeabi_fmul+0x2a0>
 8000416:	2b0f      	cmp	r3, #15
 8000418:	d000      	beq.n	800041c <__aeabi_fmul+0x180>
 800041a:	e08c      	b.n	8000536 <__aeabi_fmul+0x29a>
 800041c:	2280      	movs	r2, #128	@ 0x80
 800041e:	03d2      	lsls	r2, r2, #15
 8000420:	4216      	tst	r6, r2
 8000422:	d003      	beq.n	800042c <__aeabi_fmul+0x190>
 8000424:	4643      	mov	r3, r8
 8000426:	4213      	tst	r3, r2
 8000428:	d100      	bne.n	800042c <__aeabi_fmul+0x190>
 800042a:	e07d      	b.n	8000528 <__aeabi_fmul+0x28c>
 800042c:	2280      	movs	r2, #128	@ 0x80
 800042e:	03d2      	lsls	r2, r2, #15
 8000430:	4332      	orrs	r2, r6
 8000432:	0252      	lsls	r2, r2, #9
 8000434:	0a52      	lsrs	r2, r2, #9
 8000436:	23ff      	movs	r3, #255	@ 0xff
 8000438:	05d8      	lsls	r0, r3, #23
 800043a:	07ed      	lsls	r5, r5, #31
 800043c:	4310      	orrs	r0, r2
 800043e:	4328      	orrs	r0, r5
 8000440:	bce0      	pop	{r5, r6, r7}
 8000442:	46ba      	mov	sl, r7
 8000444:	46b1      	mov	r9, r6
 8000446:	46a8      	mov	r8, r5
 8000448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800044a:	2301      	movs	r3, #1
 800044c:	0015      	movs	r5, r2
 800044e:	0871      	lsrs	r1, r6, #1
 8000450:	401e      	ands	r6, r3
 8000452:	430e      	orrs	r6, r1
 8000454:	0023      	movs	r3, r4
 8000456:	3380      	adds	r3, #128	@ 0x80
 8000458:	1c61      	adds	r1, r4, #1
 800045a:	2b00      	cmp	r3, #0
 800045c:	dd41      	ble.n	80004e2 <__aeabi_fmul+0x246>
 800045e:	0772      	lsls	r2, r6, #29
 8000460:	d094      	beq.n	800038c <__aeabi_fmul+0xf0>
 8000462:	220f      	movs	r2, #15
 8000464:	4032      	ands	r2, r6
 8000466:	2a04      	cmp	r2, #4
 8000468:	d000      	beq.n	800046c <__aeabi_fmul+0x1d0>
 800046a:	e78e      	b.n	800038a <__aeabi_fmul+0xee>
 800046c:	e78e      	b.n	800038c <__aeabi_fmul+0xf0>
 800046e:	2e00      	cmp	r6, #0
 8000470:	d105      	bne.n	800047e <__aeabi_fmul+0x1e2>
 8000472:	2304      	movs	r3, #4
 8000474:	4699      	mov	r9, r3
 8000476:	3b03      	subs	r3, #3
 8000478:	2400      	movs	r4, #0
 800047a:	469a      	mov	sl, r3
 800047c:	e726      	b.n	80002cc <__aeabi_fmul+0x30>
 800047e:	0030      	movs	r0, r6
 8000480:	f001 fdca 	bl	8002018 <__clzsi2>
 8000484:	2476      	movs	r4, #118	@ 0x76
 8000486:	1f43      	subs	r3, r0, #5
 8000488:	409e      	lsls	r6, r3
 800048a:	2300      	movs	r3, #0
 800048c:	4264      	negs	r4, r4
 800048e:	4699      	mov	r9, r3
 8000490:	469a      	mov	sl, r3
 8000492:	1a24      	subs	r4, r4, r0
 8000494:	e71a      	b.n	80002cc <__aeabi_fmul+0x30>
 8000496:	4640      	mov	r0, r8
 8000498:	f001 fdbe 	bl	8002018 <__clzsi2>
 800049c:	464b      	mov	r3, r9
 800049e:	1a24      	subs	r4, r4, r0
 80004a0:	3c76      	subs	r4, #118	@ 0x76
 80004a2:	2b0a      	cmp	r3, #10
 80004a4:	dca1      	bgt.n	80003ea <__aeabi_fmul+0x14e>
 80004a6:	4643      	mov	r3, r8
 80004a8:	3805      	subs	r0, #5
 80004aa:	4083      	lsls	r3, r0
 80004ac:	407d      	eors	r5, r7
 80004ae:	4698      	mov	r8, r3
 80004b0:	b2ea      	uxtb	r2, r5
 80004b2:	e724      	b.n	80002fe <__aeabi_fmul+0x62>
 80004b4:	464a      	mov	r2, r9
 80004b6:	3302      	adds	r3, #2
 80004b8:	4313      	orrs	r3, r2
 80004ba:	002a      	movs	r2, r5
 80004bc:	407a      	eors	r2, r7
 80004be:	b2d2      	uxtb	r2, r2
 80004c0:	2b0a      	cmp	r3, #10
 80004c2:	dc92      	bgt.n	80003ea <__aeabi_fmul+0x14e>
 80004c4:	4649      	mov	r1, r9
 80004c6:	0015      	movs	r5, r2
 80004c8:	2900      	cmp	r1, #0
 80004ca:	d026      	beq.n	800051a <__aeabi_fmul+0x27e>
 80004cc:	4699      	mov	r9, r3
 80004ce:	2002      	movs	r0, #2
 80004d0:	e719      	b.n	8000306 <__aeabi_fmul+0x6a>
 80004d2:	230c      	movs	r3, #12
 80004d4:	4699      	mov	r9, r3
 80004d6:	3b09      	subs	r3, #9
 80004d8:	24ff      	movs	r4, #255	@ 0xff
 80004da:	469a      	mov	sl, r3
 80004dc:	e6f6      	b.n	80002cc <__aeabi_fmul+0x30>
 80004de:	0015      	movs	r5, r2
 80004e0:	0021      	movs	r1, r4
 80004e2:	2201      	movs	r2, #1
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	2b1b      	cmp	r3, #27
 80004e8:	dd00      	ble.n	80004ec <__aeabi_fmul+0x250>
 80004ea:	e786      	b.n	80003fa <__aeabi_fmul+0x15e>
 80004ec:	319e      	adds	r1, #158	@ 0x9e
 80004ee:	0032      	movs	r2, r6
 80004f0:	408e      	lsls	r6, r1
 80004f2:	40da      	lsrs	r2, r3
 80004f4:	1e73      	subs	r3, r6, #1
 80004f6:	419e      	sbcs	r6, r3
 80004f8:	4332      	orrs	r2, r6
 80004fa:	0753      	lsls	r3, r2, #29
 80004fc:	d004      	beq.n	8000508 <__aeabi_fmul+0x26c>
 80004fe:	230f      	movs	r3, #15
 8000500:	4013      	ands	r3, r2
 8000502:	2b04      	cmp	r3, #4
 8000504:	d000      	beq.n	8000508 <__aeabi_fmul+0x26c>
 8000506:	3204      	adds	r2, #4
 8000508:	0153      	lsls	r3, r2, #5
 800050a:	d510      	bpl.n	800052e <__aeabi_fmul+0x292>
 800050c:	2301      	movs	r3, #1
 800050e:	2200      	movs	r2, #0
 8000510:	e792      	b.n	8000438 <__aeabi_fmul+0x19c>
 8000512:	003d      	movs	r5, r7
 8000514:	4646      	mov	r6, r8
 8000516:	4682      	mov	sl, r0
 8000518:	e767      	b.n	80003ea <__aeabi_fmul+0x14e>
 800051a:	23ff      	movs	r3, #255	@ 0xff
 800051c:	2200      	movs	r2, #0
 800051e:	e78b      	b.n	8000438 <__aeabi_fmul+0x19c>
 8000520:	2280      	movs	r2, #128	@ 0x80
 8000522:	2500      	movs	r5, #0
 8000524:	03d2      	lsls	r2, r2, #15
 8000526:	e786      	b.n	8000436 <__aeabi_fmul+0x19a>
 8000528:	003d      	movs	r5, r7
 800052a:	431a      	orrs	r2, r3
 800052c:	e783      	b.n	8000436 <__aeabi_fmul+0x19a>
 800052e:	0192      	lsls	r2, r2, #6
 8000530:	2300      	movs	r3, #0
 8000532:	0a52      	lsrs	r2, r2, #9
 8000534:	e780      	b.n	8000438 <__aeabi_fmul+0x19c>
 8000536:	003d      	movs	r5, r7
 8000538:	4646      	mov	r6, r8
 800053a:	e777      	b.n	800042c <__aeabi_fmul+0x190>
 800053c:	002a      	movs	r2, r5
 800053e:	2301      	movs	r3, #1
 8000540:	407a      	eors	r2, r7
 8000542:	408b      	lsls	r3, r1
 8000544:	2003      	movs	r0, #3
 8000546:	b2d2      	uxtb	r2, r2
 8000548:	e6e9      	b.n	800031e <__aeabi_fmul+0x82>
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	f7ffffff 	.word	0xf7ffffff

08000550 <__aeabi_fsub>:
 8000550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000552:	4647      	mov	r7, r8
 8000554:	46ce      	mov	lr, r9
 8000556:	0243      	lsls	r3, r0, #9
 8000558:	b580      	push	{r7, lr}
 800055a:	0a5f      	lsrs	r7, r3, #9
 800055c:	099b      	lsrs	r3, r3, #6
 800055e:	0045      	lsls	r5, r0, #1
 8000560:	004a      	lsls	r2, r1, #1
 8000562:	469c      	mov	ip, r3
 8000564:	024b      	lsls	r3, r1, #9
 8000566:	0fc4      	lsrs	r4, r0, #31
 8000568:	0fce      	lsrs	r6, r1, #31
 800056a:	0e2d      	lsrs	r5, r5, #24
 800056c:	0a58      	lsrs	r0, r3, #9
 800056e:	0e12      	lsrs	r2, r2, #24
 8000570:	0999      	lsrs	r1, r3, #6
 8000572:	2aff      	cmp	r2, #255	@ 0xff
 8000574:	d06b      	beq.n	800064e <__aeabi_fsub+0xfe>
 8000576:	2301      	movs	r3, #1
 8000578:	405e      	eors	r6, r3
 800057a:	1aab      	subs	r3, r5, r2
 800057c:	42b4      	cmp	r4, r6
 800057e:	d04b      	beq.n	8000618 <__aeabi_fsub+0xc8>
 8000580:	2b00      	cmp	r3, #0
 8000582:	dc00      	bgt.n	8000586 <__aeabi_fsub+0x36>
 8000584:	e0ff      	b.n	8000786 <__aeabi_fsub+0x236>
 8000586:	2a00      	cmp	r2, #0
 8000588:	d100      	bne.n	800058c <__aeabi_fsub+0x3c>
 800058a:	e088      	b.n	800069e <__aeabi_fsub+0x14e>
 800058c:	2dff      	cmp	r5, #255	@ 0xff
 800058e:	d100      	bne.n	8000592 <__aeabi_fsub+0x42>
 8000590:	e0ef      	b.n	8000772 <__aeabi_fsub+0x222>
 8000592:	2280      	movs	r2, #128	@ 0x80
 8000594:	04d2      	lsls	r2, r2, #19
 8000596:	4311      	orrs	r1, r2
 8000598:	2001      	movs	r0, #1
 800059a:	2b1b      	cmp	r3, #27
 800059c:	dc08      	bgt.n	80005b0 <__aeabi_fsub+0x60>
 800059e:	0008      	movs	r0, r1
 80005a0:	2220      	movs	r2, #32
 80005a2:	40d8      	lsrs	r0, r3
 80005a4:	1ad3      	subs	r3, r2, r3
 80005a6:	4099      	lsls	r1, r3
 80005a8:	000b      	movs	r3, r1
 80005aa:	1e5a      	subs	r2, r3, #1
 80005ac:	4193      	sbcs	r3, r2
 80005ae:	4318      	orrs	r0, r3
 80005b0:	4663      	mov	r3, ip
 80005b2:	1a1b      	subs	r3, r3, r0
 80005b4:	469c      	mov	ip, r3
 80005b6:	4663      	mov	r3, ip
 80005b8:	015b      	lsls	r3, r3, #5
 80005ba:	d400      	bmi.n	80005be <__aeabi_fsub+0x6e>
 80005bc:	e0cd      	b.n	800075a <__aeabi_fsub+0x20a>
 80005be:	4663      	mov	r3, ip
 80005c0:	019f      	lsls	r7, r3, #6
 80005c2:	09bf      	lsrs	r7, r7, #6
 80005c4:	0038      	movs	r0, r7
 80005c6:	f001 fd27 	bl	8002018 <__clzsi2>
 80005ca:	003b      	movs	r3, r7
 80005cc:	3805      	subs	r0, #5
 80005ce:	4083      	lsls	r3, r0
 80005d0:	4285      	cmp	r5, r0
 80005d2:	dc00      	bgt.n	80005d6 <__aeabi_fsub+0x86>
 80005d4:	e0a2      	b.n	800071c <__aeabi_fsub+0x1cc>
 80005d6:	4ab7      	ldr	r2, [pc, #732]	@ (80008b4 <__aeabi_fsub+0x364>)
 80005d8:	1a2d      	subs	r5, r5, r0
 80005da:	401a      	ands	r2, r3
 80005dc:	4694      	mov	ip, r2
 80005de:	075a      	lsls	r2, r3, #29
 80005e0:	d100      	bne.n	80005e4 <__aeabi_fsub+0x94>
 80005e2:	e0c3      	b.n	800076c <__aeabi_fsub+0x21c>
 80005e4:	220f      	movs	r2, #15
 80005e6:	4013      	ands	r3, r2
 80005e8:	2b04      	cmp	r3, #4
 80005ea:	d100      	bne.n	80005ee <__aeabi_fsub+0x9e>
 80005ec:	e0be      	b.n	800076c <__aeabi_fsub+0x21c>
 80005ee:	2304      	movs	r3, #4
 80005f0:	4698      	mov	r8, r3
 80005f2:	44c4      	add	ip, r8
 80005f4:	4663      	mov	r3, ip
 80005f6:	015b      	lsls	r3, r3, #5
 80005f8:	d400      	bmi.n	80005fc <__aeabi_fsub+0xac>
 80005fa:	e0b7      	b.n	800076c <__aeabi_fsub+0x21c>
 80005fc:	1c68      	adds	r0, r5, #1
 80005fe:	2dfe      	cmp	r5, #254	@ 0xfe
 8000600:	d000      	beq.n	8000604 <__aeabi_fsub+0xb4>
 8000602:	e0a5      	b.n	8000750 <__aeabi_fsub+0x200>
 8000604:	20ff      	movs	r0, #255	@ 0xff
 8000606:	2200      	movs	r2, #0
 8000608:	05c0      	lsls	r0, r0, #23
 800060a:	4310      	orrs	r0, r2
 800060c:	07e4      	lsls	r4, r4, #31
 800060e:	4320      	orrs	r0, r4
 8000610:	bcc0      	pop	{r6, r7}
 8000612:	46b9      	mov	r9, r7
 8000614:	46b0      	mov	r8, r6
 8000616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000618:	2b00      	cmp	r3, #0
 800061a:	dc00      	bgt.n	800061e <__aeabi_fsub+0xce>
 800061c:	e1eb      	b.n	80009f6 <__aeabi_fsub+0x4a6>
 800061e:	2a00      	cmp	r2, #0
 8000620:	d046      	beq.n	80006b0 <__aeabi_fsub+0x160>
 8000622:	2dff      	cmp	r5, #255	@ 0xff
 8000624:	d100      	bne.n	8000628 <__aeabi_fsub+0xd8>
 8000626:	e0a4      	b.n	8000772 <__aeabi_fsub+0x222>
 8000628:	2280      	movs	r2, #128	@ 0x80
 800062a:	04d2      	lsls	r2, r2, #19
 800062c:	4311      	orrs	r1, r2
 800062e:	2b1b      	cmp	r3, #27
 8000630:	dc00      	bgt.n	8000634 <__aeabi_fsub+0xe4>
 8000632:	e0fb      	b.n	800082c <__aeabi_fsub+0x2dc>
 8000634:	2305      	movs	r3, #5
 8000636:	4698      	mov	r8, r3
 8000638:	002b      	movs	r3, r5
 800063a:	44c4      	add	ip, r8
 800063c:	4662      	mov	r2, ip
 800063e:	08d7      	lsrs	r7, r2, #3
 8000640:	2bff      	cmp	r3, #255	@ 0xff
 8000642:	d100      	bne.n	8000646 <__aeabi_fsub+0xf6>
 8000644:	e095      	b.n	8000772 <__aeabi_fsub+0x222>
 8000646:	027a      	lsls	r2, r7, #9
 8000648:	0a52      	lsrs	r2, r2, #9
 800064a:	b2d8      	uxtb	r0, r3
 800064c:	e7dc      	b.n	8000608 <__aeabi_fsub+0xb8>
 800064e:	002b      	movs	r3, r5
 8000650:	3bff      	subs	r3, #255	@ 0xff
 8000652:	4699      	mov	r9, r3
 8000654:	2900      	cmp	r1, #0
 8000656:	d118      	bne.n	800068a <__aeabi_fsub+0x13a>
 8000658:	2301      	movs	r3, #1
 800065a:	405e      	eors	r6, r3
 800065c:	42b4      	cmp	r4, r6
 800065e:	d100      	bne.n	8000662 <__aeabi_fsub+0x112>
 8000660:	e0ca      	b.n	80007f8 <__aeabi_fsub+0x2a8>
 8000662:	464b      	mov	r3, r9
 8000664:	2b00      	cmp	r3, #0
 8000666:	d02d      	beq.n	80006c4 <__aeabi_fsub+0x174>
 8000668:	2d00      	cmp	r5, #0
 800066a:	d000      	beq.n	800066e <__aeabi_fsub+0x11e>
 800066c:	e13c      	b.n	80008e8 <__aeabi_fsub+0x398>
 800066e:	23ff      	movs	r3, #255	@ 0xff
 8000670:	4664      	mov	r4, ip
 8000672:	2c00      	cmp	r4, #0
 8000674:	d100      	bne.n	8000678 <__aeabi_fsub+0x128>
 8000676:	e15f      	b.n	8000938 <__aeabi_fsub+0x3e8>
 8000678:	1e5d      	subs	r5, r3, #1
 800067a:	2b01      	cmp	r3, #1
 800067c:	d100      	bne.n	8000680 <__aeabi_fsub+0x130>
 800067e:	e174      	b.n	800096a <__aeabi_fsub+0x41a>
 8000680:	0034      	movs	r4, r6
 8000682:	2bff      	cmp	r3, #255	@ 0xff
 8000684:	d074      	beq.n	8000770 <__aeabi_fsub+0x220>
 8000686:	002b      	movs	r3, r5
 8000688:	e103      	b.n	8000892 <__aeabi_fsub+0x342>
 800068a:	42b4      	cmp	r4, r6
 800068c:	d100      	bne.n	8000690 <__aeabi_fsub+0x140>
 800068e:	e09c      	b.n	80007ca <__aeabi_fsub+0x27a>
 8000690:	2b00      	cmp	r3, #0
 8000692:	d017      	beq.n	80006c4 <__aeabi_fsub+0x174>
 8000694:	2d00      	cmp	r5, #0
 8000696:	d0ea      	beq.n	800066e <__aeabi_fsub+0x11e>
 8000698:	0007      	movs	r7, r0
 800069a:	0034      	movs	r4, r6
 800069c:	e06c      	b.n	8000778 <__aeabi_fsub+0x228>
 800069e:	2900      	cmp	r1, #0
 80006a0:	d0cc      	beq.n	800063c <__aeabi_fsub+0xec>
 80006a2:	1e5a      	subs	r2, r3, #1
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d02b      	beq.n	8000700 <__aeabi_fsub+0x1b0>
 80006a8:	2bff      	cmp	r3, #255	@ 0xff
 80006aa:	d062      	beq.n	8000772 <__aeabi_fsub+0x222>
 80006ac:	0013      	movs	r3, r2
 80006ae:	e773      	b.n	8000598 <__aeabi_fsub+0x48>
 80006b0:	2900      	cmp	r1, #0
 80006b2:	d0c3      	beq.n	800063c <__aeabi_fsub+0xec>
 80006b4:	1e5a      	subs	r2, r3, #1
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d100      	bne.n	80006bc <__aeabi_fsub+0x16c>
 80006ba:	e11e      	b.n	80008fa <__aeabi_fsub+0x3aa>
 80006bc:	2bff      	cmp	r3, #255	@ 0xff
 80006be:	d058      	beq.n	8000772 <__aeabi_fsub+0x222>
 80006c0:	0013      	movs	r3, r2
 80006c2:	e7b4      	b.n	800062e <__aeabi_fsub+0xde>
 80006c4:	22fe      	movs	r2, #254	@ 0xfe
 80006c6:	1c6b      	adds	r3, r5, #1
 80006c8:	421a      	tst	r2, r3
 80006ca:	d10d      	bne.n	80006e8 <__aeabi_fsub+0x198>
 80006cc:	2d00      	cmp	r5, #0
 80006ce:	d060      	beq.n	8000792 <__aeabi_fsub+0x242>
 80006d0:	4663      	mov	r3, ip
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d000      	beq.n	80006d8 <__aeabi_fsub+0x188>
 80006d6:	e120      	b.n	800091a <__aeabi_fsub+0x3ca>
 80006d8:	2900      	cmp	r1, #0
 80006da:	d000      	beq.n	80006de <__aeabi_fsub+0x18e>
 80006dc:	e128      	b.n	8000930 <__aeabi_fsub+0x3e0>
 80006de:	2280      	movs	r2, #128	@ 0x80
 80006e0:	2400      	movs	r4, #0
 80006e2:	20ff      	movs	r0, #255	@ 0xff
 80006e4:	03d2      	lsls	r2, r2, #15
 80006e6:	e78f      	b.n	8000608 <__aeabi_fsub+0xb8>
 80006e8:	4663      	mov	r3, ip
 80006ea:	1a5f      	subs	r7, r3, r1
 80006ec:	017b      	lsls	r3, r7, #5
 80006ee:	d500      	bpl.n	80006f2 <__aeabi_fsub+0x1a2>
 80006f0:	e0fe      	b.n	80008f0 <__aeabi_fsub+0x3a0>
 80006f2:	2f00      	cmp	r7, #0
 80006f4:	d000      	beq.n	80006f8 <__aeabi_fsub+0x1a8>
 80006f6:	e765      	b.n	80005c4 <__aeabi_fsub+0x74>
 80006f8:	2400      	movs	r4, #0
 80006fa:	2000      	movs	r0, #0
 80006fc:	2200      	movs	r2, #0
 80006fe:	e783      	b.n	8000608 <__aeabi_fsub+0xb8>
 8000700:	4663      	mov	r3, ip
 8000702:	1a59      	subs	r1, r3, r1
 8000704:	014b      	lsls	r3, r1, #5
 8000706:	d400      	bmi.n	800070a <__aeabi_fsub+0x1ba>
 8000708:	e119      	b.n	800093e <__aeabi_fsub+0x3ee>
 800070a:	018f      	lsls	r7, r1, #6
 800070c:	09bf      	lsrs	r7, r7, #6
 800070e:	0038      	movs	r0, r7
 8000710:	f001 fc82 	bl	8002018 <__clzsi2>
 8000714:	003b      	movs	r3, r7
 8000716:	3805      	subs	r0, #5
 8000718:	4083      	lsls	r3, r0
 800071a:	2501      	movs	r5, #1
 800071c:	2220      	movs	r2, #32
 800071e:	1b40      	subs	r0, r0, r5
 8000720:	3001      	adds	r0, #1
 8000722:	1a12      	subs	r2, r2, r0
 8000724:	0019      	movs	r1, r3
 8000726:	4093      	lsls	r3, r2
 8000728:	40c1      	lsrs	r1, r0
 800072a:	1e5a      	subs	r2, r3, #1
 800072c:	4193      	sbcs	r3, r2
 800072e:	4319      	orrs	r1, r3
 8000730:	468c      	mov	ip, r1
 8000732:	1e0b      	subs	r3, r1, #0
 8000734:	d0e1      	beq.n	80006fa <__aeabi_fsub+0x1aa>
 8000736:	075b      	lsls	r3, r3, #29
 8000738:	d100      	bne.n	800073c <__aeabi_fsub+0x1ec>
 800073a:	e152      	b.n	80009e2 <__aeabi_fsub+0x492>
 800073c:	230f      	movs	r3, #15
 800073e:	2500      	movs	r5, #0
 8000740:	400b      	ands	r3, r1
 8000742:	2b04      	cmp	r3, #4
 8000744:	d000      	beq.n	8000748 <__aeabi_fsub+0x1f8>
 8000746:	e752      	b.n	80005ee <__aeabi_fsub+0x9e>
 8000748:	2001      	movs	r0, #1
 800074a:	014a      	lsls	r2, r1, #5
 800074c:	d400      	bmi.n	8000750 <__aeabi_fsub+0x200>
 800074e:	e092      	b.n	8000876 <__aeabi_fsub+0x326>
 8000750:	b2c0      	uxtb	r0, r0
 8000752:	4663      	mov	r3, ip
 8000754:	019a      	lsls	r2, r3, #6
 8000756:	0a52      	lsrs	r2, r2, #9
 8000758:	e756      	b.n	8000608 <__aeabi_fsub+0xb8>
 800075a:	4663      	mov	r3, ip
 800075c:	075b      	lsls	r3, r3, #29
 800075e:	d005      	beq.n	800076c <__aeabi_fsub+0x21c>
 8000760:	230f      	movs	r3, #15
 8000762:	4662      	mov	r2, ip
 8000764:	4013      	ands	r3, r2
 8000766:	2b04      	cmp	r3, #4
 8000768:	d000      	beq.n	800076c <__aeabi_fsub+0x21c>
 800076a:	e740      	b.n	80005ee <__aeabi_fsub+0x9e>
 800076c:	002b      	movs	r3, r5
 800076e:	e765      	b.n	800063c <__aeabi_fsub+0xec>
 8000770:	0007      	movs	r7, r0
 8000772:	2f00      	cmp	r7, #0
 8000774:	d100      	bne.n	8000778 <__aeabi_fsub+0x228>
 8000776:	e745      	b.n	8000604 <__aeabi_fsub+0xb4>
 8000778:	2280      	movs	r2, #128	@ 0x80
 800077a:	03d2      	lsls	r2, r2, #15
 800077c:	433a      	orrs	r2, r7
 800077e:	0252      	lsls	r2, r2, #9
 8000780:	20ff      	movs	r0, #255	@ 0xff
 8000782:	0a52      	lsrs	r2, r2, #9
 8000784:	e740      	b.n	8000608 <__aeabi_fsub+0xb8>
 8000786:	2b00      	cmp	r3, #0
 8000788:	d179      	bne.n	800087e <__aeabi_fsub+0x32e>
 800078a:	22fe      	movs	r2, #254	@ 0xfe
 800078c:	1c6b      	adds	r3, r5, #1
 800078e:	421a      	tst	r2, r3
 8000790:	d1aa      	bne.n	80006e8 <__aeabi_fsub+0x198>
 8000792:	4663      	mov	r3, ip
 8000794:	2b00      	cmp	r3, #0
 8000796:	d100      	bne.n	800079a <__aeabi_fsub+0x24a>
 8000798:	e0f5      	b.n	8000986 <__aeabi_fsub+0x436>
 800079a:	2900      	cmp	r1, #0
 800079c:	d100      	bne.n	80007a0 <__aeabi_fsub+0x250>
 800079e:	e0d1      	b.n	8000944 <__aeabi_fsub+0x3f4>
 80007a0:	1a5f      	subs	r7, r3, r1
 80007a2:	2380      	movs	r3, #128	@ 0x80
 80007a4:	04db      	lsls	r3, r3, #19
 80007a6:	421f      	tst	r7, r3
 80007a8:	d100      	bne.n	80007ac <__aeabi_fsub+0x25c>
 80007aa:	e10e      	b.n	80009ca <__aeabi_fsub+0x47a>
 80007ac:	4662      	mov	r2, ip
 80007ae:	2401      	movs	r4, #1
 80007b0:	1a8a      	subs	r2, r1, r2
 80007b2:	4694      	mov	ip, r2
 80007b4:	2000      	movs	r0, #0
 80007b6:	4034      	ands	r4, r6
 80007b8:	2a00      	cmp	r2, #0
 80007ba:	d100      	bne.n	80007be <__aeabi_fsub+0x26e>
 80007bc:	e724      	b.n	8000608 <__aeabi_fsub+0xb8>
 80007be:	2001      	movs	r0, #1
 80007c0:	421a      	tst	r2, r3
 80007c2:	d1c6      	bne.n	8000752 <__aeabi_fsub+0x202>
 80007c4:	2300      	movs	r3, #0
 80007c6:	08d7      	lsrs	r7, r2, #3
 80007c8:	e73d      	b.n	8000646 <__aeabi_fsub+0xf6>
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d017      	beq.n	80007fe <__aeabi_fsub+0x2ae>
 80007ce:	2d00      	cmp	r5, #0
 80007d0:	d000      	beq.n	80007d4 <__aeabi_fsub+0x284>
 80007d2:	e0af      	b.n	8000934 <__aeabi_fsub+0x3e4>
 80007d4:	23ff      	movs	r3, #255	@ 0xff
 80007d6:	4665      	mov	r5, ip
 80007d8:	2d00      	cmp	r5, #0
 80007da:	d100      	bne.n	80007de <__aeabi_fsub+0x28e>
 80007dc:	e0ad      	b.n	800093a <__aeabi_fsub+0x3ea>
 80007de:	1e5e      	subs	r6, r3, #1
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d100      	bne.n	80007e6 <__aeabi_fsub+0x296>
 80007e4:	e089      	b.n	80008fa <__aeabi_fsub+0x3aa>
 80007e6:	2bff      	cmp	r3, #255	@ 0xff
 80007e8:	d0c2      	beq.n	8000770 <__aeabi_fsub+0x220>
 80007ea:	2e1b      	cmp	r6, #27
 80007ec:	dc00      	bgt.n	80007f0 <__aeabi_fsub+0x2a0>
 80007ee:	e0ab      	b.n	8000948 <__aeabi_fsub+0x3f8>
 80007f0:	1d4b      	adds	r3, r1, #5
 80007f2:	469c      	mov	ip, r3
 80007f4:	0013      	movs	r3, r2
 80007f6:	e721      	b.n	800063c <__aeabi_fsub+0xec>
 80007f8:	464b      	mov	r3, r9
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d170      	bne.n	80008e0 <__aeabi_fsub+0x390>
 80007fe:	22fe      	movs	r2, #254	@ 0xfe
 8000800:	1c6b      	adds	r3, r5, #1
 8000802:	421a      	tst	r2, r3
 8000804:	d15e      	bne.n	80008c4 <__aeabi_fsub+0x374>
 8000806:	2d00      	cmp	r5, #0
 8000808:	d000      	beq.n	800080c <__aeabi_fsub+0x2bc>
 800080a:	e0c3      	b.n	8000994 <__aeabi_fsub+0x444>
 800080c:	4663      	mov	r3, ip
 800080e:	2b00      	cmp	r3, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_fsub+0x2c4>
 8000812:	e0d0      	b.n	80009b6 <__aeabi_fsub+0x466>
 8000814:	2900      	cmp	r1, #0
 8000816:	d100      	bne.n	800081a <__aeabi_fsub+0x2ca>
 8000818:	e094      	b.n	8000944 <__aeabi_fsub+0x3f4>
 800081a:	000a      	movs	r2, r1
 800081c:	4462      	add	r2, ip
 800081e:	0153      	lsls	r3, r2, #5
 8000820:	d400      	bmi.n	8000824 <__aeabi_fsub+0x2d4>
 8000822:	e0d8      	b.n	80009d6 <__aeabi_fsub+0x486>
 8000824:	0192      	lsls	r2, r2, #6
 8000826:	2001      	movs	r0, #1
 8000828:	0a52      	lsrs	r2, r2, #9
 800082a:	e6ed      	b.n	8000608 <__aeabi_fsub+0xb8>
 800082c:	0008      	movs	r0, r1
 800082e:	2220      	movs	r2, #32
 8000830:	40d8      	lsrs	r0, r3
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	4099      	lsls	r1, r3
 8000836:	000b      	movs	r3, r1
 8000838:	1e5a      	subs	r2, r3, #1
 800083a:	4193      	sbcs	r3, r2
 800083c:	4303      	orrs	r3, r0
 800083e:	449c      	add	ip, r3
 8000840:	4663      	mov	r3, ip
 8000842:	015b      	lsls	r3, r3, #5
 8000844:	d589      	bpl.n	800075a <__aeabi_fsub+0x20a>
 8000846:	3501      	adds	r5, #1
 8000848:	2dff      	cmp	r5, #255	@ 0xff
 800084a:	d100      	bne.n	800084e <__aeabi_fsub+0x2fe>
 800084c:	e6da      	b.n	8000604 <__aeabi_fsub+0xb4>
 800084e:	4662      	mov	r2, ip
 8000850:	2301      	movs	r3, #1
 8000852:	4919      	ldr	r1, [pc, #100]	@ (80008b8 <__aeabi_fsub+0x368>)
 8000854:	4013      	ands	r3, r2
 8000856:	0852      	lsrs	r2, r2, #1
 8000858:	400a      	ands	r2, r1
 800085a:	431a      	orrs	r2, r3
 800085c:	0013      	movs	r3, r2
 800085e:	4694      	mov	ip, r2
 8000860:	075b      	lsls	r3, r3, #29
 8000862:	d004      	beq.n	800086e <__aeabi_fsub+0x31e>
 8000864:	230f      	movs	r3, #15
 8000866:	4013      	ands	r3, r2
 8000868:	2b04      	cmp	r3, #4
 800086a:	d000      	beq.n	800086e <__aeabi_fsub+0x31e>
 800086c:	e6bf      	b.n	80005ee <__aeabi_fsub+0x9e>
 800086e:	4663      	mov	r3, ip
 8000870:	015b      	lsls	r3, r3, #5
 8000872:	d500      	bpl.n	8000876 <__aeabi_fsub+0x326>
 8000874:	e6c2      	b.n	80005fc <__aeabi_fsub+0xac>
 8000876:	4663      	mov	r3, ip
 8000878:	08df      	lsrs	r7, r3, #3
 800087a:	002b      	movs	r3, r5
 800087c:	e6e3      	b.n	8000646 <__aeabi_fsub+0xf6>
 800087e:	1b53      	subs	r3, r2, r5
 8000880:	2d00      	cmp	r5, #0
 8000882:	d100      	bne.n	8000886 <__aeabi_fsub+0x336>
 8000884:	e6f4      	b.n	8000670 <__aeabi_fsub+0x120>
 8000886:	2080      	movs	r0, #128	@ 0x80
 8000888:	4664      	mov	r4, ip
 800088a:	04c0      	lsls	r0, r0, #19
 800088c:	4304      	orrs	r4, r0
 800088e:	46a4      	mov	ip, r4
 8000890:	0034      	movs	r4, r6
 8000892:	2001      	movs	r0, #1
 8000894:	2b1b      	cmp	r3, #27
 8000896:	dc09      	bgt.n	80008ac <__aeabi_fsub+0x35c>
 8000898:	2520      	movs	r5, #32
 800089a:	4660      	mov	r0, ip
 800089c:	40d8      	lsrs	r0, r3
 800089e:	1aeb      	subs	r3, r5, r3
 80008a0:	4665      	mov	r5, ip
 80008a2:	409d      	lsls	r5, r3
 80008a4:	002b      	movs	r3, r5
 80008a6:	1e5d      	subs	r5, r3, #1
 80008a8:	41ab      	sbcs	r3, r5
 80008aa:	4318      	orrs	r0, r3
 80008ac:	1a0b      	subs	r3, r1, r0
 80008ae:	469c      	mov	ip, r3
 80008b0:	0015      	movs	r5, r2
 80008b2:	e680      	b.n	80005b6 <__aeabi_fsub+0x66>
 80008b4:	fbffffff 	.word	0xfbffffff
 80008b8:	7dffffff 	.word	0x7dffffff
 80008bc:	22fe      	movs	r2, #254	@ 0xfe
 80008be:	1c6b      	adds	r3, r5, #1
 80008c0:	4213      	tst	r3, r2
 80008c2:	d0a3      	beq.n	800080c <__aeabi_fsub+0x2bc>
 80008c4:	2bff      	cmp	r3, #255	@ 0xff
 80008c6:	d100      	bne.n	80008ca <__aeabi_fsub+0x37a>
 80008c8:	e69c      	b.n	8000604 <__aeabi_fsub+0xb4>
 80008ca:	4461      	add	r1, ip
 80008cc:	0849      	lsrs	r1, r1, #1
 80008ce:	074a      	lsls	r2, r1, #29
 80008d0:	d049      	beq.n	8000966 <__aeabi_fsub+0x416>
 80008d2:	220f      	movs	r2, #15
 80008d4:	400a      	ands	r2, r1
 80008d6:	2a04      	cmp	r2, #4
 80008d8:	d045      	beq.n	8000966 <__aeabi_fsub+0x416>
 80008da:	1d0a      	adds	r2, r1, #4
 80008dc:	4694      	mov	ip, r2
 80008de:	e6ad      	b.n	800063c <__aeabi_fsub+0xec>
 80008e0:	2d00      	cmp	r5, #0
 80008e2:	d100      	bne.n	80008e6 <__aeabi_fsub+0x396>
 80008e4:	e776      	b.n	80007d4 <__aeabi_fsub+0x284>
 80008e6:	e68d      	b.n	8000604 <__aeabi_fsub+0xb4>
 80008e8:	0034      	movs	r4, r6
 80008ea:	20ff      	movs	r0, #255	@ 0xff
 80008ec:	2200      	movs	r2, #0
 80008ee:	e68b      	b.n	8000608 <__aeabi_fsub+0xb8>
 80008f0:	4663      	mov	r3, ip
 80008f2:	2401      	movs	r4, #1
 80008f4:	1acf      	subs	r7, r1, r3
 80008f6:	4034      	ands	r4, r6
 80008f8:	e664      	b.n	80005c4 <__aeabi_fsub+0x74>
 80008fa:	4461      	add	r1, ip
 80008fc:	014b      	lsls	r3, r1, #5
 80008fe:	d56d      	bpl.n	80009dc <__aeabi_fsub+0x48c>
 8000900:	0848      	lsrs	r0, r1, #1
 8000902:	4944      	ldr	r1, [pc, #272]	@ (8000a14 <__aeabi_fsub+0x4c4>)
 8000904:	4001      	ands	r1, r0
 8000906:	0743      	lsls	r3, r0, #29
 8000908:	d02c      	beq.n	8000964 <__aeabi_fsub+0x414>
 800090a:	230f      	movs	r3, #15
 800090c:	4003      	ands	r3, r0
 800090e:	2b04      	cmp	r3, #4
 8000910:	d028      	beq.n	8000964 <__aeabi_fsub+0x414>
 8000912:	1d0b      	adds	r3, r1, #4
 8000914:	469c      	mov	ip, r3
 8000916:	2302      	movs	r3, #2
 8000918:	e690      	b.n	800063c <__aeabi_fsub+0xec>
 800091a:	2900      	cmp	r1, #0
 800091c:	d100      	bne.n	8000920 <__aeabi_fsub+0x3d0>
 800091e:	e72b      	b.n	8000778 <__aeabi_fsub+0x228>
 8000920:	2380      	movs	r3, #128	@ 0x80
 8000922:	03db      	lsls	r3, r3, #15
 8000924:	429f      	cmp	r7, r3
 8000926:	d200      	bcs.n	800092a <__aeabi_fsub+0x3da>
 8000928:	e726      	b.n	8000778 <__aeabi_fsub+0x228>
 800092a:	4298      	cmp	r0, r3
 800092c:	d300      	bcc.n	8000930 <__aeabi_fsub+0x3e0>
 800092e:	e723      	b.n	8000778 <__aeabi_fsub+0x228>
 8000930:	2401      	movs	r4, #1
 8000932:	4034      	ands	r4, r6
 8000934:	0007      	movs	r7, r0
 8000936:	e71f      	b.n	8000778 <__aeabi_fsub+0x228>
 8000938:	0034      	movs	r4, r6
 800093a:	468c      	mov	ip, r1
 800093c:	e67e      	b.n	800063c <__aeabi_fsub+0xec>
 800093e:	2301      	movs	r3, #1
 8000940:	08cf      	lsrs	r7, r1, #3
 8000942:	e680      	b.n	8000646 <__aeabi_fsub+0xf6>
 8000944:	2300      	movs	r3, #0
 8000946:	e67e      	b.n	8000646 <__aeabi_fsub+0xf6>
 8000948:	2020      	movs	r0, #32
 800094a:	4665      	mov	r5, ip
 800094c:	1b80      	subs	r0, r0, r6
 800094e:	4085      	lsls	r5, r0
 8000950:	4663      	mov	r3, ip
 8000952:	0028      	movs	r0, r5
 8000954:	40f3      	lsrs	r3, r6
 8000956:	1e45      	subs	r5, r0, #1
 8000958:	41a8      	sbcs	r0, r5
 800095a:	4303      	orrs	r3, r0
 800095c:	469c      	mov	ip, r3
 800095e:	0015      	movs	r5, r2
 8000960:	448c      	add	ip, r1
 8000962:	e76d      	b.n	8000840 <__aeabi_fsub+0x2f0>
 8000964:	2302      	movs	r3, #2
 8000966:	08cf      	lsrs	r7, r1, #3
 8000968:	e66d      	b.n	8000646 <__aeabi_fsub+0xf6>
 800096a:	1b0f      	subs	r7, r1, r4
 800096c:	017b      	lsls	r3, r7, #5
 800096e:	d528      	bpl.n	80009c2 <__aeabi_fsub+0x472>
 8000970:	01bf      	lsls	r7, r7, #6
 8000972:	09bf      	lsrs	r7, r7, #6
 8000974:	0038      	movs	r0, r7
 8000976:	f001 fb4f 	bl	8002018 <__clzsi2>
 800097a:	003b      	movs	r3, r7
 800097c:	3805      	subs	r0, #5
 800097e:	4083      	lsls	r3, r0
 8000980:	0034      	movs	r4, r6
 8000982:	2501      	movs	r5, #1
 8000984:	e6ca      	b.n	800071c <__aeabi_fsub+0x1cc>
 8000986:	2900      	cmp	r1, #0
 8000988:	d100      	bne.n	800098c <__aeabi_fsub+0x43c>
 800098a:	e6b5      	b.n	80006f8 <__aeabi_fsub+0x1a8>
 800098c:	2401      	movs	r4, #1
 800098e:	0007      	movs	r7, r0
 8000990:	4034      	ands	r4, r6
 8000992:	e658      	b.n	8000646 <__aeabi_fsub+0xf6>
 8000994:	4663      	mov	r3, ip
 8000996:	2b00      	cmp	r3, #0
 8000998:	d100      	bne.n	800099c <__aeabi_fsub+0x44c>
 800099a:	e6e9      	b.n	8000770 <__aeabi_fsub+0x220>
 800099c:	2900      	cmp	r1, #0
 800099e:	d100      	bne.n	80009a2 <__aeabi_fsub+0x452>
 80009a0:	e6ea      	b.n	8000778 <__aeabi_fsub+0x228>
 80009a2:	2380      	movs	r3, #128	@ 0x80
 80009a4:	03db      	lsls	r3, r3, #15
 80009a6:	429f      	cmp	r7, r3
 80009a8:	d200      	bcs.n	80009ac <__aeabi_fsub+0x45c>
 80009aa:	e6e5      	b.n	8000778 <__aeabi_fsub+0x228>
 80009ac:	4298      	cmp	r0, r3
 80009ae:	d300      	bcc.n	80009b2 <__aeabi_fsub+0x462>
 80009b0:	e6e2      	b.n	8000778 <__aeabi_fsub+0x228>
 80009b2:	0007      	movs	r7, r0
 80009b4:	e6e0      	b.n	8000778 <__aeabi_fsub+0x228>
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d100      	bne.n	80009bc <__aeabi_fsub+0x46c>
 80009ba:	e69e      	b.n	80006fa <__aeabi_fsub+0x1aa>
 80009bc:	2300      	movs	r3, #0
 80009be:	08cf      	lsrs	r7, r1, #3
 80009c0:	e641      	b.n	8000646 <__aeabi_fsub+0xf6>
 80009c2:	0034      	movs	r4, r6
 80009c4:	2301      	movs	r3, #1
 80009c6:	08ff      	lsrs	r7, r7, #3
 80009c8:	e63d      	b.n	8000646 <__aeabi_fsub+0xf6>
 80009ca:	2f00      	cmp	r7, #0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_fsub+0x480>
 80009ce:	e693      	b.n	80006f8 <__aeabi_fsub+0x1a8>
 80009d0:	2300      	movs	r3, #0
 80009d2:	08ff      	lsrs	r7, r7, #3
 80009d4:	e637      	b.n	8000646 <__aeabi_fsub+0xf6>
 80009d6:	2300      	movs	r3, #0
 80009d8:	08d7      	lsrs	r7, r2, #3
 80009da:	e634      	b.n	8000646 <__aeabi_fsub+0xf6>
 80009dc:	2301      	movs	r3, #1
 80009de:	08cf      	lsrs	r7, r1, #3
 80009e0:	e631      	b.n	8000646 <__aeabi_fsub+0xf6>
 80009e2:	2280      	movs	r2, #128	@ 0x80
 80009e4:	000b      	movs	r3, r1
 80009e6:	04d2      	lsls	r2, r2, #19
 80009e8:	2001      	movs	r0, #1
 80009ea:	4013      	ands	r3, r2
 80009ec:	4211      	tst	r1, r2
 80009ee:	d000      	beq.n	80009f2 <__aeabi_fsub+0x4a2>
 80009f0:	e6ae      	b.n	8000750 <__aeabi_fsub+0x200>
 80009f2:	08cf      	lsrs	r7, r1, #3
 80009f4:	e627      	b.n	8000646 <__aeabi_fsub+0xf6>
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d100      	bne.n	80009fc <__aeabi_fsub+0x4ac>
 80009fa:	e75f      	b.n	80008bc <__aeabi_fsub+0x36c>
 80009fc:	1b56      	subs	r6, r2, r5
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	d101      	bne.n	8000a06 <__aeabi_fsub+0x4b6>
 8000a02:	0033      	movs	r3, r6
 8000a04:	e6e7      	b.n	80007d6 <__aeabi_fsub+0x286>
 8000a06:	2380      	movs	r3, #128	@ 0x80
 8000a08:	4660      	mov	r0, ip
 8000a0a:	04db      	lsls	r3, r3, #19
 8000a0c:	4318      	orrs	r0, r3
 8000a0e:	4684      	mov	ip, r0
 8000a10:	e6eb      	b.n	80007ea <__aeabi_fsub+0x29a>
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	7dffffff 	.word	0x7dffffff

08000a18 <__aeabi_f2iz>:
 8000a18:	0241      	lsls	r1, r0, #9
 8000a1a:	0042      	lsls	r2, r0, #1
 8000a1c:	0fc3      	lsrs	r3, r0, #31
 8000a1e:	0a49      	lsrs	r1, r1, #9
 8000a20:	2000      	movs	r0, #0
 8000a22:	0e12      	lsrs	r2, r2, #24
 8000a24:	2a7e      	cmp	r2, #126	@ 0x7e
 8000a26:	dd03      	ble.n	8000a30 <__aeabi_f2iz+0x18>
 8000a28:	2a9d      	cmp	r2, #157	@ 0x9d
 8000a2a:	dd02      	ble.n	8000a32 <__aeabi_f2iz+0x1a>
 8000a2c:	4a09      	ldr	r2, [pc, #36]	@ (8000a54 <__aeabi_f2iz+0x3c>)
 8000a2e:	1898      	adds	r0, r3, r2
 8000a30:	4770      	bx	lr
 8000a32:	2080      	movs	r0, #128	@ 0x80
 8000a34:	0400      	lsls	r0, r0, #16
 8000a36:	4301      	orrs	r1, r0
 8000a38:	2a95      	cmp	r2, #149	@ 0x95
 8000a3a:	dc07      	bgt.n	8000a4c <__aeabi_f2iz+0x34>
 8000a3c:	2096      	movs	r0, #150	@ 0x96
 8000a3e:	1a82      	subs	r2, r0, r2
 8000a40:	40d1      	lsrs	r1, r2
 8000a42:	4248      	negs	r0, r1
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d1f3      	bne.n	8000a30 <__aeabi_f2iz+0x18>
 8000a48:	0008      	movs	r0, r1
 8000a4a:	e7f1      	b.n	8000a30 <__aeabi_f2iz+0x18>
 8000a4c:	3a96      	subs	r2, #150	@ 0x96
 8000a4e:	4091      	lsls	r1, r2
 8000a50:	e7f7      	b.n	8000a42 <__aeabi_f2iz+0x2a>
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	7fffffff 	.word	0x7fffffff

08000a58 <__aeabi_ddiv>:
 8000a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a5a:	46de      	mov	lr, fp
 8000a5c:	4645      	mov	r5, r8
 8000a5e:	4657      	mov	r7, sl
 8000a60:	464e      	mov	r6, r9
 8000a62:	b5e0      	push	{r5, r6, r7, lr}
 8000a64:	b087      	sub	sp, #28
 8000a66:	9200      	str	r2, [sp, #0]
 8000a68:	9301      	str	r3, [sp, #4]
 8000a6a:	030b      	lsls	r3, r1, #12
 8000a6c:	0b1b      	lsrs	r3, r3, #12
 8000a6e:	469b      	mov	fp, r3
 8000a70:	0fca      	lsrs	r2, r1, #31
 8000a72:	004b      	lsls	r3, r1, #1
 8000a74:	0004      	movs	r4, r0
 8000a76:	4680      	mov	r8, r0
 8000a78:	0d5b      	lsrs	r3, r3, #21
 8000a7a:	9202      	str	r2, [sp, #8]
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_ddiv+0x28>
 8000a7e:	e098      	b.n	8000bb2 <__aeabi_ddiv+0x15a>
 8000a80:	4a7c      	ldr	r2, [pc, #496]	@ (8000c74 <__aeabi_ddiv+0x21c>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d037      	beq.n	8000af6 <__aeabi_ddiv+0x9e>
 8000a86:	4659      	mov	r1, fp
 8000a88:	0f42      	lsrs	r2, r0, #29
 8000a8a:	00c9      	lsls	r1, r1, #3
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	2180      	movs	r1, #128	@ 0x80
 8000a90:	0409      	lsls	r1, r1, #16
 8000a92:	4311      	orrs	r1, r2
 8000a94:	00c2      	lsls	r2, r0, #3
 8000a96:	4690      	mov	r8, r2
 8000a98:	4a77      	ldr	r2, [pc, #476]	@ (8000c78 <__aeabi_ddiv+0x220>)
 8000a9a:	4689      	mov	r9, r1
 8000a9c:	4692      	mov	sl, r2
 8000a9e:	449a      	add	sl, r3
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	2400      	movs	r4, #0
 8000aa4:	9303      	str	r3, [sp, #12]
 8000aa6:	9e00      	ldr	r6, [sp, #0]
 8000aa8:	9f01      	ldr	r7, [sp, #4]
 8000aaa:	033b      	lsls	r3, r7, #12
 8000aac:	0b1b      	lsrs	r3, r3, #12
 8000aae:	469b      	mov	fp, r3
 8000ab0:	007b      	lsls	r3, r7, #1
 8000ab2:	0030      	movs	r0, r6
 8000ab4:	0d5b      	lsrs	r3, r3, #21
 8000ab6:	0ffd      	lsrs	r5, r7, #31
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d059      	beq.n	8000b70 <__aeabi_ddiv+0x118>
 8000abc:	4a6d      	ldr	r2, [pc, #436]	@ (8000c74 <__aeabi_ddiv+0x21c>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d048      	beq.n	8000b54 <__aeabi_ddiv+0xfc>
 8000ac2:	4659      	mov	r1, fp
 8000ac4:	0f72      	lsrs	r2, r6, #29
 8000ac6:	00c9      	lsls	r1, r1, #3
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	2180      	movs	r1, #128	@ 0x80
 8000acc:	0409      	lsls	r1, r1, #16
 8000ace:	4311      	orrs	r1, r2
 8000ad0:	468b      	mov	fp, r1
 8000ad2:	4969      	ldr	r1, [pc, #420]	@ (8000c78 <__aeabi_ddiv+0x220>)
 8000ad4:	00f2      	lsls	r2, r6, #3
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4651      	mov	r1, sl
 8000ada:	4463      	add	r3, ip
 8000adc:	1acb      	subs	r3, r1, r3
 8000ade:	469a      	mov	sl, r3
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	9e02      	ldr	r6, [sp, #8]
 8000ae4:	406e      	eors	r6, r5
 8000ae6:	b2f6      	uxtb	r6, r6
 8000ae8:	2c0f      	cmp	r4, #15
 8000aea:	d900      	bls.n	8000aee <__aeabi_ddiv+0x96>
 8000aec:	e0ce      	b.n	8000c8c <__aeabi_ddiv+0x234>
 8000aee:	4b63      	ldr	r3, [pc, #396]	@ (8000c7c <__aeabi_ddiv+0x224>)
 8000af0:	00a4      	lsls	r4, r4, #2
 8000af2:	591b      	ldr	r3, [r3, r4]
 8000af4:	469f      	mov	pc, r3
 8000af6:	465a      	mov	r2, fp
 8000af8:	4302      	orrs	r2, r0
 8000afa:	4691      	mov	r9, r2
 8000afc:	d000      	beq.n	8000b00 <__aeabi_ddiv+0xa8>
 8000afe:	e090      	b.n	8000c22 <__aeabi_ddiv+0x1ca>
 8000b00:	469a      	mov	sl, r3
 8000b02:	2302      	movs	r3, #2
 8000b04:	4690      	mov	r8, r2
 8000b06:	2408      	movs	r4, #8
 8000b08:	9303      	str	r3, [sp, #12]
 8000b0a:	e7cc      	b.n	8000aa6 <__aeabi_ddiv+0x4e>
 8000b0c:	46cb      	mov	fp, r9
 8000b0e:	4642      	mov	r2, r8
 8000b10:	9d02      	ldr	r5, [sp, #8]
 8000b12:	9903      	ldr	r1, [sp, #12]
 8000b14:	2902      	cmp	r1, #2
 8000b16:	d100      	bne.n	8000b1a <__aeabi_ddiv+0xc2>
 8000b18:	e1de      	b.n	8000ed8 <__aeabi_ddiv+0x480>
 8000b1a:	2903      	cmp	r1, #3
 8000b1c:	d100      	bne.n	8000b20 <__aeabi_ddiv+0xc8>
 8000b1e:	e08d      	b.n	8000c3c <__aeabi_ddiv+0x1e4>
 8000b20:	2901      	cmp	r1, #1
 8000b22:	d000      	beq.n	8000b26 <__aeabi_ddiv+0xce>
 8000b24:	e179      	b.n	8000e1a <__aeabi_ddiv+0x3c2>
 8000b26:	002e      	movs	r6, r5
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	2400      	movs	r4, #0
 8000b2e:	4690      	mov	r8, r2
 8000b30:	051b      	lsls	r3, r3, #20
 8000b32:	4323      	orrs	r3, r4
 8000b34:	07f6      	lsls	r6, r6, #31
 8000b36:	4333      	orrs	r3, r6
 8000b38:	4640      	mov	r0, r8
 8000b3a:	0019      	movs	r1, r3
 8000b3c:	b007      	add	sp, #28
 8000b3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000b40:	46bb      	mov	fp, r7
 8000b42:	46b2      	mov	sl, r6
 8000b44:	46a9      	mov	r9, r5
 8000b46:	46a0      	mov	r8, r4
 8000b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2400      	movs	r4, #0
 8000b4e:	4690      	mov	r8, r2
 8000b50:	4b48      	ldr	r3, [pc, #288]	@ (8000c74 <__aeabi_ddiv+0x21c>)
 8000b52:	e7ed      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000b54:	465a      	mov	r2, fp
 8000b56:	9b00      	ldr	r3, [sp, #0]
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	4b49      	ldr	r3, [pc, #292]	@ (8000c80 <__aeabi_ddiv+0x228>)
 8000b5c:	469c      	mov	ip, r3
 8000b5e:	44e2      	add	sl, ip
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	d159      	bne.n	8000c18 <__aeabi_ddiv+0x1c0>
 8000b64:	2302      	movs	r3, #2
 8000b66:	431c      	orrs	r4, r3
 8000b68:	2300      	movs	r3, #0
 8000b6a:	2102      	movs	r1, #2
 8000b6c:	469b      	mov	fp, r3
 8000b6e:	e7b8      	b.n	8000ae2 <__aeabi_ddiv+0x8a>
 8000b70:	465a      	mov	r2, fp
 8000b72:	9b00      	ldr	r3, [sp, #0]
 8000b74:	431a      	orrs	r2, r3
 8000b76:	d049      	beq.n	8000c0c <__aeabi_ddiv+0x1b4>
 8000b78:	465b      	mov	r3, fp
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_ddiv+0x128>
 8000b7e:	e19c      	b.n	8000eba <__aeabi_ddiv+0x462>
 8000b80:	4658      	mov	r0, fp
 8000b82:	f001 fa49 	bl	8002018 <__clzsi2>
 8000b86:	0002      	movs	r2, r0
 8000b88:	0003      	movs	r3, r0
 8000b8a:	3a0b      	subs	r2, #11
 8000b8c:	271d      	movs	r7, #29
 8000b8e:	9e00      	ldr	r6, [sp, #0]
 8000b90:	1aba      	subs	r2, r7, r2
 8000b92:	0019      	movs	r1, r3
 8000b94:	4658      	mov	r0, fp
 8000b96:	40d6      	lsrs	r6, r2
 8000b98:	3908      	subs	r1, #8
 8000b9a:	4088      	lsls	r0, r1
 8000b9c:	0032      	movs	r2, r6
 8000b9e:	4302      	orrs	r2, r0
 8000ba0:	4693      	mov	fp, r2
 8000ba2:	9a00      	ldr	r2, [sp, #0]
 8000ba4:	408a      	lsls	r2, r1
 8000ba6:	4937      	ldr	r1, [pc, #220]	@ (8000c84 <__aeabi_ddiv+0x22c>)
 8000ba8:	4453      	add	r3, sl
 8000baa:	468a      	mov	sl, r1
 8000bac:	2100      	movs	r1, #0
 8000bae:	449a      	add	sl, r3
 8000bb0:	e797      	b.n	8000ae2 <__aeabi_ddiv+0x8a>
 8000bb2:	465b      	mov	r3, fp
 8000bb4:	4303      	orrs	r3, r0
 8000bb6:	4699      	mov	r9, r3
 8000bb8:	d021      	beq.n	8000bfe <__aeabi_ddiv+0x1a6>
 8000bba:	465b      	mov	r3, fp
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_ddiv+0x16a>
 8000bc0:	e169      	b.n	8000e96 <__aeabi_ddiv+0x43e>
 8000bc2:	4658      	mov	r0, fp
 8000bc4:	f001 fa28 	bl	8002018 <__clzsi2>
 8000bc8:	230b      	movs	r3, #11
 8000bca:	425b      	negs	r3, r3
 8000bcc:	469c      	mov	ip, r3
 8000bce:	0002      	movs	r2, r0
 8000bd0:	4484      	add	ip, r0
 8000bd2:	4666      	mov	r6, ip
 8000bd4:	231d      	movs	r3, #29
 8000bd6:	1b9b      	subs	r3, r3, r6
 8000bd8:	0026      	movs	r6, r4
 8000bda:	0011      	movs	r1, r2
 8000bdc:	4658      	mov	r0, fp
 8000bde:	40de      	lsrs	r6, r3
 8000be0:	3908      	subs	r1, #8
 8000be2:	4088      	lsls	r0, r1
 8000be4:	0033      	movs	r3, r6
 8000be6:	4303      	orrs	r3, r0
 8000be8:	4699      	mov	r9, r3
 8000bea:	0023      	movs	r3, r4
 8000bec:	408b      	lsls	r3, r1
 8000bee:	4698      	mov	r8, r3
 8000bf0:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <__aeabi_ddiv+0x230>)
 8000bf2:	2400      	movs	r4, #0
 8000bf4:	1a9b      	subs	r3, r3, r2
 8000bf6:	469a      	mov	sl, r3
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	9303      	str	r3, [sp, #12]
 8000bfc:	e753      	b.n	8000aa6 <__aeabi_ddiv+0x4e>
 8000bfe:	2300      	movs	r3, #0
 8000c00:	4698      	mov	r8, r3
 8000c02:	469a      	mov	sl, r3
 8000c04:	3301      	adds	r3, #1
 8000c06:	2404      	movs	r4, #4
 8000c08:	9303      	str	r3, [sp, #12]
 8000c0a:	e74c      	b.n	8000aa6 <__aeabi_ddiv+0x4e>
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	431c      	orrs	r4, r3
 8000c10:	2300      	movs	r3, #0
 8000c12:	2101      	movs	r1, #1
 8000c14:	469b      	mov	fp, r3
 8000c16:	e764      	b.n	8000ae2 <__aeabi_ddiv+0x8a>
 8000c18:	2303      	movs	r3, #3
 8000c1a:	0032      	movs	r2, r6
 8000c1c:	2103      	movs	r1, #3
 8000c1e:	431c      	orrs	r4, r3
 8000c20:	e75f      	b.n	8000ae2 <__aeabi_ddiv+0x8a>
 8000c22:	469a      	mov	sl, r3
 8000c24:	2303      	movs	r3, #3
 8000c26:	46d9      	mov	r9, fp
 8000c28:	240c      	movs	r4, #12
 8000c2a:	9303      	str	r3, [sp, #12]
 8000c2c:	e73b      	b.n	8000aa6 <__aeabi_ddiv+0x4e>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	2480      	movs	r4, #128	@ 0x80
 8000c32:	4698      	mov	r8, r3
 8000c34:	2600      	movs	r6, #0
 8000c36:	4b0f      	ldr	r3, [pc, #60]	@ (8000c74 <__aeabi_ddiv+0x21c>)
 8000c38:	0324      	lsls	r4, r4, #12
 8000c3a:	e779      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000c3c:	2480      	movs	r4, #128	@ 0x80
 8000c3e:	465b      	mov	r3, fp
 8000c40:	0324      	lsls	r4, r4, #12
 8000c42:	431c      	orrs	r4, r3
 8000c44:	0324      	lsls	r4, r4, #12
 8000c46:	002e      	movs	r6, r5
 8000c48:	4690      	mov	r8, r2
 8000c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c74 <__aeabi_ddiv+0x21c>)
 8000c4c:	0b24      	lsrs	r4, r4, #12
 8000c4e:	e76f      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000c50:	2480      	movs	r4, #128	@ 0x80
 8000c52:	464b      	mov	r3, r9
 8000c54:	0324      	lsls	r4, r4, #12
 8000c56:	4223      	tst	r3, r4
 8000c58:	d002      	beq.n	8000c60 <__aeabi_ddiv+0x208>
 8000c5a:	465b      	mov	r3, fp
 8000c5c:	4223      	tst	r3, r4
 8000c5e:	d0f0      	beq.n	8000c42 <__aeabi_ddiv+0x1ea>
 8000c60:	2480      	movs	r4, #128	@ 0x80
 8000c62:	464b      	mov	r3, r9
 8000c64:	0324      	lsls	r4, r4, #12
 8000c66:	431c      	orrs	r4, r3
 8000c68:	0324      	lsls	r4, r4, #12
 8000c6a:	9e02      	ldr	r6, [sp, #8]
 8000c6c:	4b01      	ldr	r3, [pc, #4]	@ (8000c74 <__aeabi_ddiv+0x21c>)
 8000c6e:	0b24      	lsrs	r4, r4, #12
 8000c70:	e75e      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	000007ff 	.word	0x000007ff
 8000c78:	fffffc01 	.word	0xfffffc01
 8000c7c:	080085a8 	.word	0x080085a8
 8000c80:	fffff801 	.word	0xfffff801
 8000c84:	000003f3 	.word	0x000003f3
 8000c88:	fffffc0d 	.word	0xfffffc0d
 8000c8c:	45cb      	cmp	fp, r9
 8000c8e:	d200      	bcs.n	8000c92 <__aeabi_ddiv+0x23a>
 8000c90:	e0f8      	b.n	8000e84 <__aeabi_ddiv+0x42c>
 8000c92:	d100      	bne.n	8000c96 <__aeabi_ddiv+0x23e>
 8000c94:	e0f3      	b.n	8000e7e <__aeabi_ddiv+0x426>
 8000c96:	2301      	movs	r3, #1
 8000c98:	425b      	negs	r3, r3
 8000c9a:	469c      	mov	ip, r3
 8000c9c:	4644      	mov	r4, r8
 8000c9e:	4648      	mov	r0, r9
 8000ca0:	2500      	movs	r5, #0
 8000ca2:	44e2      	add	sl, ip
 8000ca4:	465b      	mov	r3, fp
 8000ca6:	0e17      	lsrs	r7, r2, #24
 8000ca8:	021b      	lsls	r3, r3, #8
 8000caa:	431f      	orrs	r7, r3
 8000cac:	0c19      	lsrs	r1, r3, #16
 8000cae:	043b      	lsls	r3, r7, #16
 8000cb0:	0212      	lsls	r2, r2, #8
 8000cb2:	9700      	str	r7, [sp, #0]
 8000cb4:	0c1f      	lsrs	r7, r3, #16
 8000cb6:	4691      	mov	r9, r2
 8000cb8:	9102      	str	r1, [sp, #8]
 8000cba:	9703      	str	r7, [sp, #12]
 8000cbc:	f7ff fab2 	bl	8000224 <__aeabi_uidivmod>
 8000cc0:	0002      	movs	r2, r0
 8000cc2:	437a      	muls	r2, r7
 8000cc4:	040b      	lsls	r3, r1, #16
 8000cc6:	0c21      	lsrs	r1, r4, #16
 8000cc8:	4680      	mov	r8, r0
 8000cca:	4319      	orrs	r1, r3
 8000ccc:	428a      	cmp	r2, r1
 8000cce:	d909      	bls.n	8000ce4 <__aeabi_ddiv+0x28c>
 8000cd0:	9f00      	ldr	r7, [sp, #0]
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	46bc      	mov	ip, r7
 8000cd6:	425b      	negs	r3, r3
 8000cd8:	4461      	add	r1, ip
 8000cda:	469c      	mov	ip, r3
 8000cdc:	44e0      	add	r8, ip
 8000cde:	428f      	cmp	r7, r1
 8000ce0:	d800      	bhi.n	8000ce4 <__aeabi_ddiv+0x28c>
 8000ce2:	e15c      	b.n	8000f9e <__aeabi_ddiv+0x546>
 8000ce4:	1a88      	subs	r0, r1, r2
 8000ce6:	9902      	ldr	r1, [sp, #8]
 8000ce8:	f7ff fa9c 	bl	8000224 <__aeabi_uidivmod>
 8000cec:	9a03      	ldr	r2, [sp, #12]
 8000cee:	0424      	lsls	r4, r4, #16
 8000cf0:	4342      	muls	r2, r0
 8000cf2:	0409      	lsls	r1, r1, #16
 8000cf4:	0c24      	lsrs	r4, r4, #16
 8000cf6:	0003      	movs	r3, r0
 8000cf8:	430c      	orrs	r4, r1
 8000cfa:	42a2      	cmp	r2, r4
 8000cfc:	d906      	bls.n	8000d0c <__aeabi_ddiv+0x2b4>
 8000cfe:	9900      	ldr	r1, [sp, #0]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	468c      	mov	ip, r1
 8000d04:	4464      	add	r4, ip
 8000d06:	42a1      	cmp	r1, r4
 8000d08:	d800      	bhi.n	8000d0c <__aeabi_ddiv+0x2b4>
 8000d0a:	e142      	b.n	8000f92 <__aeabi_ddiv+0x53a>
 8000d0c:	1aa0      	subs	r0, r4, r2
 8000d0e:	4642      	mov	r2, r8
 8000d10:	0412      	lsls	r2, r2, #16
 8000d12:	431a      	orrs	r2, r3
 8000d14:	4693      	mov	fp, r2
 8000d16:	464b      	mov	r3, r9
 8000d18:	4659      	mov	r1, fp
 8000d1a:	0c1b      	lsrs	r3, r3, #16
 8000d1c:	001f      	movs	r7, r3
 8000d1e:	9304      	str	r3, [sp, #16]
 8000d20:	040b      	lsls	r3, r1, #16
 8000d22:	4649      	mov	r1, r9
 8000d24:	0409      	lsls	r1, r1, #16
 8000d26:	0c09      	lsrs	r1, r1, #16
 8000d28:	000c      	movs	r4, r1
 8000d2a:	0c1b      	lsrs	r3, r3, #16
 8000d2c:	435c      	muls	r4, r3
 8000d2e:	0c12      	lsrs	r2, r2, #16
 8000d30:	437b      	muls	r3, r7
 8000d32:	4688      	mov	r8, r1
 8000d34:	4351      	muls	r1, r2
 8000d36:	437a      	muls	r2, r7
 8000d38:	0c27      	lsrs	r7, r4, #16
 8000d3a:	46bc      	mov	ip, r7
 8000d3c:	185b      	adds	r3, r3, r1
 8000d3e:	4463      	add	r3, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d903      	bls.n	8000d4c <__aeabi_ddiv+0x2f4>
 8000d44:	2180      	movs	r1, #128	@ 0x80
 8000d46:	0249      	lsls	r1, r1, #9
 8000d48:	468c      	mov	ip, r1
 8000d4a:	4462      	add	r2, ip
 8000d4c:	0c19      	lsrs	r1, r3, #16
 8000d4e:	0424      	lsls	r4, r4, #16
 8000d50:	041b      	lsls	r3, r3, #16
 8000d52:	0c24      	lsrs	r4, r4, #16
 8000d54:	188a      	adds	r2, r1, r2
 8000d56:	191c      	adds	r4, r3, r4
 8000d58:	4290      	cmp	r0, r2
 8000d5a:	d302      	bcc.n	8000d62 <__aeabi_ddiv+0x30a>
 8000d5c:	d116      	bne.n	8000d8c <__aeabi_ddiv+0x334>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	d214      	bcs.n	8000d8c <__aeabi_ddiv+0x334>
 8000d62:	465b      	mov	r3, fp
 8000d64:	9f00      	ldr	r7, [sp, #0]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	444d      	add	r5, r9
 8000d6a:	9305      	str	r3, [sp, #20]
 8000d6c:	454d      	cmp	r5, r9
 8000d6e:	419b      	sbcs	r3, r3
 8000d70:	46bc      	mov	ip, r7
 8000d72:	425b      	negs	r3, r3
 8000d74:	4463      	add	r3, ip
 8000d76:	18c0      	adds	r0, r0, r3
 8000d78:	4287      	cmp	r7, r0
 8000d7a:	d300      	bcc.n	8000d7e <__aeabi_ddiv+0x326>
 8000d7c:	e102      	b.n	8000f84 <__aeabi_ddiv+0x52c>
 8000d7e:	4282      	cmp	r2, r0
 8000d80:	d900      	bls.n	8000d84 <__aeabi_ddiv+0x32c>
 8000d82:	e129      	b.n	8000fd8 <__aeabi_ddiv+0x580>
 8000d84:	d100      	bne.n	8000d88 <__aeabi_ddiv+0x330>
 8000d86:	e124      	b.n	8000fd2 <__aeabi_ddiv+0x57a>
 8000d88:	9b05      	ldr	r3, [sp, #20]
 8000d8a:	469b      	mov	fp, r3
 8000d8c:	1b2c      	subs	r4, r5, r4
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	41ad      	sbcs	r5, r5
 8000d92:	9b00      	ldr	r3, [sp, #0]
 8000d94:	1a80      	subs	r0, r0, r2
 8000d96:	426d      	negs	r5, r5
 8000d98:	1b40      	subs	r0, r0, r5
 8000d9a:	4283      	cmp	r3, r0
 8000d9c:	d100      	bne.n	8000da0 <__aeabi_ddiv+0x348>
 8000d9e:	e10f      	b.n	8000fc0 <__aeabi_ddiv+0x568>
 8000da0:	9902      	ldr	r1, [sp, #8]
 8000da2:	f7ff fa3f 	bl	8000224 <__aeabi_uidivmod>
 8000da6:	9a03      	ldr	r2, [sp, #12]
 8000da8:	040b      	lsls	r3, r1, #16
 8000daa:	4342      	muls	r2, r0
 8000dac:	0c21      	lsrs	r1, r4, #16
 8000dae:	0005      	movs	r5, r0
 8000db0:	4319      	orrs	r1, r3
 8000db2:	428a      	cmp	r2, r1
 8000db4:	d900      	bls.n	8000db8 <__aeabi_ddiv+0x360>
 8000db6:	e0cb      	b.n	8000f50 <__aeabi_ddiv+0x4f8>
 8000db8:	1a88      	subs	r0, r1, r2
 8000dba:	9902      	ldr	r1, [sp, #8]
 8000dbc:	f7ff fa32 	bl	8000224 <__aeabi_uidivmod>
 8000dc0:	9a03      	ldr	r2, [sp, #12]
 8000dc2:	0424      	lsls	r4, r4, #16
 8000dc4:	4342      	muls	r2, r0
 8000dc6:	0409      	lsls	r1, r1, #16
 8000dc8:	0c24      	lsrs	r4, r4, #16
 8000dca:	0003      	movs	r3, r0
 8000dcc:	430c      	orrs	r4, r1
 8000dce:	42a2      	cmp	r2, r4
 8000dd0:	d900      	bls.n	8000dd4 <__aeabi_ddiv+0x37c>
 8000dd2:	e0ca      	b.n	8000f6a <__aeabi_ddiv+0x512>
 8000dd4:	4641      	mov	r1, r8
 8000dd6:	1aa4      	subs	r4, r4, r2
 8000dd8:	042a      	lsls	r2, r5, #16
 8000dda:	431a      	orrs	r2, r3
 8000ddc:	9f04      	ldr	r7, [sp, #16]
 8000dde:	0413      	lsls	r3, r2, #16
 8000de0:	0c1b      	lsrs	r3, r3, #16
 8000de2:	4359      	muls	r1, r3
 8000de4:	4640      	mov	r0, r8
 8000de6:	437b      	muls	r3, r7
 8000de8:	469c      	mov	ip, r3
 8000dea:	0c15      	lsrs	r5, r2, #16
 8000dec:	4368      	muls	r0, r5
 8000dee:	0c0b      	lsrs	r3, r1, #16
 8000df0:	4484      	add	ip, r0
 8000df2:	4463      	add	r3, ip
 8000df4:	437d      	muls	r5, r7
 8000df6:	4298      	cmp	r0, r3
 8000df8:	d903      	bls.n	8000e02 <__aeabi_ddiv+0x3aa>
 8000dfa:	2080      	movs	r0, #128	@ 0x80
 8000dfc:	0240      	lsls	r0, r0, #9
 8000dfe:	4684      	mov	ip, r0
 8000e00:	4465      	add	r5, ip
 8000e02:	0c18      	lsrs	r0, r3, #16
 8000e04:	0409      	lsls	r1, r1, #16
 8000e06:	041b      	lsls	r3, r3, #16
 8000e08:	0c09      	lsrs	r1, r1, #16
 8000e0a:	1940      	adds	r0, r0, r5
 8000e0c:	185b      	adds	r3, r3, r1
 8000e0e:	4284      	cmp	r4, r0
 8000e10:	d327      	bcc.n	8000e62 <__aeabi_ddiv+0x40a>
 8000e12:	d023      	beq.n	8000e5c <__aeabi_ddiv+0x404>
 8000e14:	2301      	movs	r3, #1
 8000e16:	0035      	movs	r5, r6
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	4b94      	ldr	r3, [pc, #592]	@ (800106c <__aeabi_ddiv+0x614>)
 8000e1c:	4453      	add	r3, sl
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	dd60      	ble.n	8000ee4 <__aeabi_ddiv+0x48c>
 8000e22:	0751      	lsls	r1, r2, #29
 8000e24:	d000      	beq.n	8000e28 <__aeabi_ddiv+0x3d0>
 8000e26:	e086      	b.n	8000f36 <__aeabi_ddiv+0x4de>
 8000e28:	002e      	movs	r6, r5
 8000e2a:	08d1      	lsrs	r1, r2, #3
 8000e2c:	465a      	mov	r2, fp
 8000e2e:	01d2      	lsls	r2, r2, #7
 8000e30:	d506      	bpl.n	8000e40 <__aeabi_ddiv+0x3e8>
 8000e32:	465a      	mov	r2, fp
 8000e34:	4b8e      	ldr	r3, [pc, #568]	@ (8001070 <__aeabi_ddiv+0x618>)
 8000e36:	401a      	ands	r2, r3
 8000e38:	2380      	movs	r3, #128	@ 0x80
 8000e3a:	4693      	mov	fp, r2
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	4453      	add	r3, sl
 8000e40:	4a8c      	ldr	r2, [pc, #560]	@ (8001074 <__aeabi_ddiv+0x61c>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	dd00      	ble.n	8000e48 <__aeabi_ddiv+0x3f0>
 8000e46:	e680      	b.n	8000b4a <__aeabi_ddiv+0xf2>
 8000e48:	465a      	mov	r2, fp
 8000e4a:	0752      	lsls	r2, r2, #29
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	4690      	mov	r8, r2
 8000e50:	465a      	mov	r2, fp
 8000e52:	055b      	lsls	r3, r3, #21
 8000e54:	0254      	lsls	r4, r2, #9
 8000e56:	0b24      	lsrs	r4, r4, #12
 8000e58:	0d5b      	lsrs	r3, r3, #21
 8000e5a:	e669      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000e5c:	0035      	movs	r5, r6
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0db      	beq.n	8000e1a <__aeabi_ddiv+0x3c2>
 8000e62:	9d00      	ldr	r5, [sp, #0]
 8000e64:	1e51      	subs	r1, r2, #1
 8000e66:	46ac      	mov	ip, r5
 8000e68:	4464      	add	r4, ip
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	d200      	bcs.n	8000e70 <__aeabi_ddiv+0x418>
 8000e6e:	e09e      	b.n	8000fae <__aeabi_ddiv+0x556>
 8000e70:	4284      	cmp	r4, r0
 8000e72:	d200      	bcs.n	8000e76 <__aeabi_ddiv+0x41e>
 8000e74:	e0e1      	b.n	800103a <__aeabi_ddiv+0x5e2>
 8000e76:	d100      	bne.n	8000e7a <__aeabi_ddiv+0x422>
 8000e78:	e0ee      	b.n	8001058 <__aeabi_ddiv+0x600>
 8000e7a:	000a      	movs	r2, r1
 8000e7c:	e7ca      	b.n	8000e14 <__aeabi_ddiv+0x3bc>
 8000e7e:	4542      	cmp	r2, r8
 8000e80:	d900      	bls.n	8000e84 <__aeabi_ddiv+0x42c>
 8000e82:	e708      	b.n	8000c96 <__aeabi_ddiv+0x23e>
 8000e84:	464b      	mov	r3, r9
 8000e86:	07dc      	lsls	r4, r3, #31
 8000e88:	0858      	lsrs	r0, r3, #1
 8000e8a:	4643      	mov	r3, r8
 8000e8c:	085b      	lsrs	r3, r3, #1
 8000e8e:	431c      	orrs	r4, r3
 8000e90:	4643      	mov	r3, r8
 8000e92:	07dd      	lsls	r5, r3, #31
 8000e94:	e706      	b.n	8000ca4 <__aeabi_ddiv+0x24c>
 8000e96:	f001 f8bf 	bl	8002018 <__clzsi2>
 8000e9a:	2315      	movs	r3, #21
 8000e9c:	469c      	mov	ip, r3
 8000e9e:	4484      	add	ip, r0
 8000ea0:	0002      	movs	r2, r0
 8000ea2:	4663      	mov	r3, ip
 8000ea4:	3220      	adds	r2, #32
 8000ea6:	2b1c      	cmp	r3, #28
 8000ea8:	dc00      	bgt.n	8000eac <__aeabi_ddiv+0x454>
 8000eaa:	e692      	b.n	8000bd2 <__aeabi_ddiv+0x17a>
 8000eac:	0023      	movs	r3, r4
 8000eae:	3808      	subs	r0, #8
 8000eb0:	4083      	lsls	r3, r0
 8000eb2:	4699      	mov	r9, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	4698      	mov	r8, r3
 8000eb8:	e69a      	b.n	8000bf0 <__aeabi_ddiv+0x198>
 8000eba:	f001 f8ad 	bl	8002018 <__clzsi2>
 8000ebe:	0002      	movs	r2, r0
 8000ec0:	0003      	movs	r3, r0
 8000ec2:	3215      	adds	r2, #21
 8000ec4:	3320      	adds	r3, #32
 8000ec6:	2a1c      	cmp	r2, #28
 8000ec8:	dc00      	bgt.n	8000ecc <__aeabi_ddiv+0x474>
 8000eca:	e65f      	b.n	8000b8c <__aeabi_ddiv+0x134>
 8000ecc:	9900      	ldr	r1, [sp, #0]
 8000ece:	3808      	subs	r0, #8
 8000ed0:	4081      	lsls	r1, r0
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	468b      	mov	fp, r1
 8000ed6:	e666      	b.n	8000ba6 <__aeabi_ddiv+0x14e>
 8000ed8:	2200      	movs	r2, #0
 8000eda:	002e      	movs	r6, r5
 8000edc:	2400      	movs	r4, #0
 8000ede:	4690      	mov	r8, r2
 8000ee0:	4b65      	ldr	r3, [pc, #404]	@ (8001078 <__aeabi_ddiv+0x620>)
 8000ee2:	e625      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000ee4:	002e      	movs	r6, r5
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	1ac9      	subs	r1, r1, r3
 8000eea:	2938      	cmp	r1, #56	@ 0x38
 8000eec:	dd00      	ble.n	8000ef0 <__aeabi_ddiv+0x498>
 8000eee:	e61b      	b.n	8000b28 <__aeabi_ddiv+0xd0>
 8000ef0:	291f      	cmp	r1, #31
 8000ef2:	dc7e      	bgt.n	8000ff2 <__aeabi_ddiv+0x59a>
 8000ef4:	4861      	ldr	r0, [pc, #388]	@ (800107c <__aeabi_ddiv+0x624>)
 8000ef6:	0014      	movs	r4, r2
 8000ef8:	4450      	add	r0, sl
 8000efa:	465b      	mov	r3, fp
 8000efc:	4082      	lsls	r2, r0
 8000efe:	4083      	lsls	r3, r0
 8000f00:	40cc      	lsrs	r4, r1
 8000f02:	1e50      	subs	r0, r2, #1
 8000f04:	4182      	sbcs	r2, r0
 8000f06:	4323      	orrs	r3, r4
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	465b      	mov	r3, fp
 8000f0c:	40cb      	lsrs	r3, r1
 8000f0e:	0751      	lsls	r1, r2, #29
 8000f10:	d009      	beq.n	8000f26 <__aeabi_ddiv+0x4ce>
 8000f12:	210f      	movs	r1, #15
 8000f14:	4011      	ands	r1, r2
 8000f16:	2904      	cmp	r1, #4
 8000f18:	d005      	beq.n	8000f26 <__aeabi_ddiv+0x4ce>
 8000f1a:	1d11      	adds	r1, r2, #4
 8000f1c:	4291      	cmp	r1, r2
 8000f1e:	4192      	sbcs	r2, r2
 8000f20:	4252      	negs	r2, r2
 8000f22:	189b      	adds	r3, r3, r2
 8000f24:	000a      	movs	r2, r1
 8000f26:	0219      	lsls	r1, r3, #8
 8000f28:	d400      	bmi.n	8000f2c <__aeabi_ddiv+0x4d4>
 8000f2a:	e09b      	b.n	8001064 <__aeabi_ddiv+0x60c>
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2301      	movs	r3, #1
 8000f30:	2400      	movs	r4, #0
 8000f32:	4690      	mov	r8, r2
 8000f34:	e5fc      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 8000f36:	210f      	movs	r1, #15
 8000f38:	4011      	ands	r1, r2
 8000f3a:	2904      	cmp	r1, #4
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_ddiv+0x4e8>
 8000f3e:	e773      	b.n	8000e28 <__aeabi_ddiv+0x3d0>
 8000f40:	1d11      	adds	r1, r2, #4
 8000f42:	4291      	cmp	r1, r2
 8000f44:	4192      	sbcs	r2, r2
 8000f46:	4252      	negs	r2, r2
 8000f48:	002e      	movs	r6, r5
 8000f4a:	08c9      	lsrs	r1, r1, #3
 8000f4c:	4493      	add	fp, r2
 8000f4e:	e76d      	b.n	8000e2c <__aeabi_ddiv+0x3d4>
 8000f50:	9b00      	ldr	r3, [sp, #0]
 8000f52:	3d01      	subs	r5, #1
 8000f54:	469c      	mov	ip, r3
 8000f56:	4461      	add	r1, ip
 8000f58:	428b      	cmp	r3, r1
 8000f5a:	d900      	bls.n	8000f5e <__aeabi_ddiv+0x506>
 8000f5c:	e72c      	b.n	8000db8 <__aeabi_ddiv+0x360>
 8000f5e:	428a      	cmp	r2, r1
 8000f60:	d800      	bhi.n	8000f64 <__aeabi_ddiv+0x50c>
 8000f62:	e729      	b.n	8000db8 <__aeabi_ddiv+0x360>
 8000f64:	1e85      	subs	r5, r0, #2
 8000f66:	4461      	add	r1, ip
 8000f68:	e726      	b.n	8000db8 <__aeabi_ddiv+0x360>
 8000f6a:	9900      	ldr	r1, [sp, #0]
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	468c      	mov	ip, r1
 8000f70:	4464      	add	r4, ip
 8000f72:	42a1      	cmp	r1, r4
 8000f74:	d900      	bls.n	8000f78 <__aeabi_ddiv+0x520>
 8000f76:	e72d      	b.n	8000dd4 <__aeabi_ddiv+0x37c>
 8000f78:	42a2      	cmp	r2, r4
 8000f7a:	d800      	bhi.n	8000f7e <__aeabi_ddiv+0x526>
 8000f7c:	e72a      	b.n	8000dd4 <__aeabi_ddiv+0x37c>
 8000f7e:	1e83      	subs	r3, r0, #2
 8000f80:	4464      	add	r4, ip
 8000f82:	e727      	b.n	8000dd4 <__aeabi_ddiv+0x37c>
 8000f84:	4287      	cmp	r7, r0
 8000f86:	d000      	beq.n	8000f8a <__aeabi_ddiv+0x532>
 8000f88:	e6fe      	b.n	8000d88 <__aeabi_ddiv+0x330>
 8000f8a:	45a9      	cmp	r9, r5
 8000f8c:	d900      	bls.n	8000f90 <__aeabi_ddiv+0x538>
 8000f8e:	e6fb      	b.n	8000d88 <__aeabi_ddiv+0x330>
 8000f90:	e6f5      	b.n	8000d7e <__aeabi_ddiv+0x326>
 8000f92:	42a2      	cmp	r2, r4
 8000f94:	d800      	bhi.n	8000f98 <__aeabi_ddiv+0x540>
 8000f96:	e6b9      	b.n	8000d0c <__aeabi_ddiv+0x2b4>
 8000f98:	1e83      	subs	r3, r0, #2
 8000f9a:	4464      	add	r4, ip
 8000f9c:	e6b6      	b.n	8000d0c <__aeabi_ddiv+0x2b4>
 8000f9e:	428a      	cmp	r2, r1
 8000fa0:	d800      	bhi.n	8000fa4 <__aeabi_ddiv+0x54c>
 8000fa2:	e69f      	b.n	8000ce4 <__aeabi_ddiv+0x28c>
 8000fa4:	46bc      	mov	ip, r7
 8000fa6:	1e83      	subs	r3, r0, #2
 8000fa8:	4698      	mov	r8, r3
 8000faa:	4461      	add	r1, ip
 8000fac:	e69a      	b.n	8000ce4 <__aeabi_ddiv+0x28c>
 8000fae:	000a      	movs	r2, r1
 8000fb0:	4284      	cmp	r4, r0
 8000fb2:	d000      	beq.n	8000fb6 <__aeabi_ddiv+0x55e>
 8000fb4:	e72e      	b.n	8000e14 <__aeabi_ddiv+0x3bc>
 8000fb6:	454b      	cmp	r3, r9
 8000fb8:	d000      	beq.n	8000fbc <__aeabi_ddiv+0x564>
 8000fba:	e72b      	b.n	8000e14 <__aeabi_ddiv+0x3bc>
 8000fbc:	0035      	movs	r5, r6
 8000fbe:	e72c      	b.n	8000e1a <__aeabi_ddiv+0x3c2>
 8000fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800106c <__aeabi_ddiv+0x614>)
 8000fc2:	4a2f      	ldr	r2, [pc, #188]	@ (8001080 <__aeabi_ddiv+0x628>)
 8000fc4:	4453      	add	r3, sl
 8000fc6:	4592      	cmp	sl, r2
 8000fc8:	db43      	blt.n	8001052 <__aeabi_ddiv+0x5fa>
 8000fca:	2201      	movs	r2, #1
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4493      	add	fp, r2
 8000fd0:	e72c      	b.n	8000e2c <__aeabi_ddiv+0x3d4>
 8000fd2:	42ac      	cmp	r4, r5
 8000fd4:	d800      	bhi.n	8000fd8 <__aeabi_ddiv+0x580>
 8000fd6:	e6d7      	b.n	8000d88 <__aeabi_ddiv+0x330>
 8000fd8:	2302      	movs	r3, #2
 8000fda:	425b      	negs	r3, r3
 8000fdc:	469c      	mov	ip, r3
 8000fde:	9900      	ldr	r1, [sp, #0]
 8000fe0:	444d      	add	r5, r9
 8000fe2:	454d      	cmp	r5, r9
 8000fe4:	419b      	sbcs	r3, r3
 8000fe6:	44e3      	add	fp, ip
 8000fe8:	468c      	mov	ip, r1
 8000fea:	425b      	negs	r3, r3
 8000fec:	4463      	add	r3, ip
 8000fee:	18c0      	adds	r0, r0, r3
 8000ff0:	e6cc      	b.n	8000d8c <__aeabi_ddiv+0x334>
 8000ff2:	201f      	movs	r0, #31
 8000ff4:	4240      	negs	r0, r0
 8000ff6:	1ac3      	subs	r3, r0, r3
 8000ff8:	4658      	mov	r0, fp
 8000ffa:	40d8      	lsrs	r0, r3
 8000ffc:	2920      	cmp	r1, #32
 8000ffe:	d004      	beq.n	800100a <__aeabi_ddiv+0x5b2>
 8001000:	4659      	mov	r1, fp
 8001002:	4b20      	ldr	r3, [pc, #128]	@ (8001084 <__aeabi_ddiv+0x62c>)
 8001004:	4453      	add	r3, sl
 8001006:	4099      	lsls	r1, r3
 8001008:	430a      	orrs	r2, r1
 800100a:	1e53      	subs	r3, r2, #1
 800100c:	419a      	sbcs	r2, r3
 800100e:	2307      	movs	r3, #7
 8001010:	0019      	movs	r1, r3
 8001012:	4302      	orrs	r2, r0
 8001014:	2400      	movs	r4, #0
 8001016:	4011      	ands	r1, r2
 8001018:	4213      	tst	r3, r2
 800101a:	d009      	beq.n	8001030 <__aeabi_ddiv+0x5d8>
 800101c:	3308      	adds	r3, #8
 800101e:	4013      	ands	r3, r2
 8001020:	2b04      	cmp	r3, #4
 8001022:	d01d      	beq.n	8001060 <__aeabi_ddiv+0x608>
 8001024:	1d13      	adds	r3, r2, #4
 8001026:	4293      	cmp	r3, r2
 8001028:	4189      	sbcs	r1, r1
 800102a:	001a      	movs	r2, r3
 800102c:	4249      	negs	r1, r1
 800102e:	0749      	lsls	r1, r1, #29
 8001030:	08d2      	lsrs	r2, r2, #3
 8001032:	430a      	orrs	r2, r1
 8001034:	4690      	mov	r8, r2
 8001036:	2300      	movs	r3, #0
 8001038:	e57a      	b.n	8000b30 <__aeabi_ddiv+0xd8>
 800103a:	4649      	mov	r1, r9
 800103c:	9f00      	ldr	r7, [sp, #0]
 800103e:	004d      	lsls	r5, r1, #1
 8001040:	454d      	cmp	r5, r9
 8001042:	4189      	sbcs	r1, r1
 8001044:	46bc      	mov	ip, r7
 8001046:	4249      	negs	r1, r1
 8001048:	4461      	add	r1, ip
 800104a:	46a9      	mov	r9, r5
 800104c:	3a02      	subs	r2, #2
 800104e:	1864      	adds	r4, r4, r1
 8001050:	e7ae      	b.n	8000fb0 <__aeabi_ddiv+0x558>
 8001052:	2201      	movs	r2, #1
 8001054:	4252      	negs	r2, r2
 8001056:	e746      	b.n	8000ee6 <__aeabi_ddiv+0x48e>
 8001058:	4599      	cmp	r9, r3
 800105a:	d3ee      	bcc.n	800103a <__aeabi_ddiv+0x5e2>
 800105c:	000a      	movs	r2, r1
 800105e:	e7aa      	b.n	8000fb6 <__aeabi_ddiv+0x55e>
 8001060:	2100      	movs	r1, #0
 8001062:	e7e5      	b.n	8001030 <__aeabi_ddiv+0x5d8>
 8001064:	0759      	lsls	r1, r3, #29
 8001066:	025b      	lsls	r3, r3, #9
 8001068:	0b1c      	lsrs	r4, r3, #12
 800106a:	e7e1      	b.n	8001030 <__aeabi_ddiv+0x5d8>
 800106c:	000003ff 	.word	0x000003ff
 8001070:	feffffff 	.word	0xfeffffff
 8001074:	000007fe 	.word	0x000007fe
 8001078:	000007ff 	.word	0x000007ff
 800107c:	0000041e 	.word	0x0000041e
 8001080:	fffffc02 	.word	0xfffffc02
 8001084:	0000043e 	.word	0x0000043e

08001088 <__aeabi_dmul>:
 8001088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108a:	4657      	mov	r7, sl
 800108c:	464e      	mov	r6, r9
 800108e:	46de      	mov	lr, fp
 8001090:	4645      	mov	r5, r8
 8001092:	b5e0      	push	{r5, r6, r7, lr}
 8001094:	001f      	movs	r7, r3
 8001096:	030b      	lsls	r3, r1, #12
 8001098:	0b1b      	lsrs	r3, r3, #12
 800109a:	0016      	movs	r6, r2
 800109c:	469a      	mov	sl, r3
 800109e:	0fca      	lsrs	r2, r1, #31
 80010a0:	004b      	lsls	r3, r1, #1
 80010a2:	0004      	movs	r4, r0
 80010a4:	4691      	mov	r9, r2
 80010a6:	b085      	sub	sp, #20
 80010a8:	0d5b      	lsrs	r3, r3, #21
 80010aa:	d100      	bne.n	80010ae <__aeabi_dmul+0x26>
 80010ac:	e1cf      	b.n	800144e <__aeabi_dmul+0x3c6>
 80010ae:	4acd      	ldr	r2, [pc, #820]	@ (80013e4 <__aeabi_dmul+0x35c>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d055      	beq.n	8001160 <__aeabi_dmul+0xd8>
 80010b4:	4651      	mov	r1, sl
 80010b6:	0f42      	lsrs	r2, r0, #29
 80010b8:	00c9      	lsls	r1, r1, #3
 80010ba:	430a      	orrs	r2, r1
 80010bc:	2180      	movs	r1, #128	@ 0x80
 80010be:	0409      	lsls	r1, r1, #16
 80010c0:	4311      	orrs	r1, r2
 80010c2:	00c2      	lsls	r2, r0, #3
 80010c4:	4690      	mov	r8, r2
 80010c6:	4ac8      	ldr	r2, [pc, #800]	@ (80013e8 <__aeabi_dmul+0x360>)
 80010c8:	468a      	mov	sl, r1
 80010ca:	4693      	mov	fp, r2
 80010cc:	449b      	add	fp, r3
 80010ce:	2300      	movs	r3, #0
 80010d0:	2500      	movs	r5, #0
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	033c      	lsls	r4, r7, #12
 80010d6:	007b      	lsls	r3, r7, #1
 80010d8:	0ffa      	lsrs	r2, r7, #31
 80010da:	9601      	str	r6, [sp, #4]
 80010dc:	0b24      	lsrs	r4, r4, #12
 80010de:	0d5b      	lsrs	r3, r3, #21
 80010e0:	9200      	str	r2, [sp, #0]
 80010e2:	d100      	bne.n	80010e6 <__aeabi_dmul+0x5e>
 80010e4:	e188      	b.n	80013f8 <__aeabi_dmul+0x370>
 80010e6:	4abf      	ldr	r2, [pc, #764]	@ (80013e4 <__aeabi_dmul+0x35c>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d100      	bne.n	80010ee <__aeabi_dmul+0x66>
 80010ec:	e092      	b.n	8001214 <__aeabi_dmul+0x18c>
 80010ee:	4abe      	ldr	r2, [pc, #760]	@ (80013e8 <__aeabi_dmul+0x360>)
 80010f0:	4694      	mov	ip, r2
 80010f2:	4463      	add	r3, ip
 80010f4:	449b      	add	fp, r3
 80010f6:	2d0a      	cmp	r5, #10
 80010f8:	dc42      	bgt.n	8001180 <__aeabi_dmul+0xf8>
 80010fa:	00e4      	lsls	r4, r4, #3
 80010fc:	0f73      	lsrs	r3, r6, #29
 80010fe:	4323      	orrs	r3, r4
 8001100:	2480      	movs	r4, #128	@ 0x80
 8001102:	4649      	mov	r1, r9
 8001104:	0424      	lsls	r4, r4, #16
 8001106:	431c      	orrs	r4, r3
 8001108:	00f3      	lsls	r3, r6, #3
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	9b00      	ldr	r3, [sp, #0]
 800110e:	2000      	movs	r0, #0
 8001110:	4059      	eors	r1, r3
 8001112:	b2cb      	uxtb	r3, r1
 8001114:	9303      	str	r3, [sp, #12]
 8001116:	2d02      	cmp	r5, #2
 8001118:	dc00      	bgt.n	800111c <__aeabi_dmul+0x94>
 800111a:	e094      	b.n	8001246 <__aeabi_dmul+0x1be>
 800111c:	2301      	movs	r3, #1
 800111e:	40ab      	lsls	r3, r5
 8001120:	001d      	movs	r5, r3
 8001122:	23a6      	movs	r3, #166	@ 0xa6
 8001124:	002a      	movs	r2, r5
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	401a      	ands	r2, r3
 800112a:	421d      	tst	r5, r3
 800112c:	d000      	beq.n	8001130 <__aeabi_dmul+0xa8>
 800112e:	e229      	b.n	8001584 <__aeabi_dmul+0x4fc>
 8001130:	2390      	movs	r3, #144	@ 0x90
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	421d      	tst	r5, r3
 8001136:	d100      	bne.n	800113a <__aeabi_dmul+0xb2>
 8001138:	e24d      	b.n	80015d6 <__aeabi_dmul+0x54e>
 800113a:	2300      	movs	r3, #0
 800113c:	2480      	movs	r4, #128	@ 0x80
 800113e:	4699      	mov	r9, r3
 8001140:	0324      	lsls	r4, r4, #12
 8001142:	4ba8      	ldr	r3, [pc, #672]	@ (80013e4 <__aeabi_dmul+0x35c>)
 8001144:	0010      	movs	r0, r2
 8001146:	464a      	mov	r2, r9
 8001148:	051b      	lsls	r3, r3, #20
 800114a:	4323      	orrs	r3, r4
 800114c:	07d2      	lsls	r2, r2, #31
 800114e:	4313      	orrs	r3, r2
 8001150:	0019      	movs	r1, r3
 8001152:	b005      	add	sp, #20
 8001154:	bcf0      	pop	{r4, r5, r6, r7}
 8001156:	46bb      	mov	fp, r7
 8001158:	46b2      	mov	sl, r6
 800115a:	46a9      	mov	r9, r5
 800115c:	46a0      	mov	r8, r4
 800115e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001160:	4652      	mov	r2, sl
 8001162:	4302      	orrs	r2, r0
 8001164:	4690      	mov	r8, r2
 8001166:	d000      	beq.n	800116a <__aeabi_dmul+0xe2>
 8001168:	e1ac      	b.n	80014c4 <__aeabi_dmul+0x43c>
 800116a:	469b      	mov	fp, r3
 800116c:	2302      	movs	r3, #2
 800116e:	4692      	mov	sl, r2
 8001170:	2508      	movs	r5, #8
 8001172:	9302      	str	r3, [sp, #8]
 8001174:	e7ae      	b.n	80010d4 <__aeabi_dmul+0x4c>
 8001176:	9b00      	ldr	r3, [sp, #0]
 8001178:	46a2      	mov	sl, r4
 800117a:	4699      	mov	r9, r3
 800117c:	9b01      	ldr	r3, [sp, #4]
 800117e:	4698      	mov	r8, r3
 8001180:	9b02      	ldr	r3, [sp, #8]
 8001182:	2b02      	cmp	r3, #2
 8001184:	d100      	bne.n	8001188 <__aeabi_dmul+0x100>
 8001186:	e1ca      	b.n	800151e <__aeabi_dmul+0x496>
 8001188:	2b03      	cmp	r3, #3
 800118a:	d100      	bne.n	800118e <__aeabi_dmul+0x106>
 800118c:	e192      	b.n	80014b4 <__aeabi_dmul+0x42c>
 800118e:	2b01      	cmp	r3, #1
 8001190:	d110      	bne.n	80011b4 <__aeabi_dmul+0x12c>
 8001192:	2300      	movs	r3, #0
 8001194:	2400      	movs	r4, #0
 8001196:	2200      	movs	r2, #0
 8001198:	e7d4      	b.n	8001144 <__aeabi_dmul+0xbc>
 800119a:	2201      	movs	r2, #1
 800119c:	087b      	lsrs	r3, r7, #1
 800119e:	403a      	ands	r2, r7
 80011a0:	4313      	orrs	r3, r2
 80011a2:	4652      	mov	r2, sl
 80011a4:	07d2      	lsls	r2, r2, #31
 80011a6:	4313      	orrs	r3, r2
 80011a8:	4698      	mov	r8, r3
 80011aa:	4653      	mov	r3, sl
 80011ac:	085b      	lsrs	r3, r3, #1
 80011ae:	469a      	mov	sl, r3
 80011b0:	9b03      	ldr	r3, [sp, #12]
 80011b2:	4699      	mov	r9, r3
 80011b4:	465b      	mov	r3, fp
 80011b6:	1c58      	adds	r0, r3, #1
 80011b8:	2380      	movs	r3, #128	@ 0x80
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	445b      	add	r3, fp
 80011be:	2b00      	cmp	r3, #0
 80011c0:	dc00      	bgt.n	80011c4 <__aeabi_dmul+0x13c>
 80011c2:	e1b1      	b.n	8001528 <__aeabi_dmul+0x4a0>
 80011c4:	4642      	mov	r2, r8
 80011c6:	0752      	lsls	r2, r2, #29
 80011c8:	d00b      	beq.n	80011e2 <__aeabi_dmul+0x15a>
 80011ca:	220f      	movs	r2, #15
 80011cc:	4641      	mov	r1, r8
 80011ce:	400a      	ands	r2, r1
 80011d0:	2a04      	cmp	r2, #4
 80011d2:	d006      	beq.n	80011e2 <__aeabi_dmul+0x15a>
 80011d4:	4642      	mov	r2, r8
 80011d6:	1d11      	adds	r1, r2, #4
 80011d8:	4541      	cmp	r1, r8
 80011da:	4192      	sbcs	r2, r2
 80011dc:	4688      	mov	r8, r1
 80011de:	4252      	negs	r2, r2
 80011e0:	4492      	add	sl, r2
 80011e2:	4652      	mov	r2, sl
 80011e4:	01d2      	lsls	r2, r2, #7
 80011e6:	d506      	bpl.n	80011f6 <__aeabi_dmul+0x16e>
 80011e8:	4652      	mov	r2, sl
 80011ea:	4b80      	ldr	r3, [pc, #512]	@ (80013ec <__aeabi_dmul+0x364>)
 80011ec:	401a      	ands	r2, r3
 80011ee:	2380      	movs	r3, #128	@ 0x80
 80011f0:	4692      	mov	sl, r2
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	18c3      	adds	r3, r0, r3
 80011f6:	4a7e      	ldr	r2, [pc, #504]	@ (80013f0 <__aeabi_dmul+0x368>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	dd00      	ble.n	80011fe <__aeabi_dmul+0x176>
 80011fc:	e18f      	b.n	800151e <__aeabi_dmul+0x496>
 80011fe:	4642      	mov	r2, r8
 8001200:	08d1      	lsrs	r1, r2, #3
 8001202:	4652      	mov	r2, sl
 8001204:	0752      	lsls	r2, r2, #29
 8001206:	430a      	orrs	r2, r1
 8001208:	4651      	mov	r1, sl
 800120a:	055b      	lsls	r3, r3, #21
 800120c:	024c      	lsls	r4, r1, #9
 800120e:	0b24      	lsrs	r4, r4, #12
 8001210:	0d5b      	lsrs	r3, r3, #21
 8001212:	e797      	b.n	8001144 <__aeabi_dmul+0xbc>
 8001214:	4b73      	ldr	r3, [pc, #460]	@ (80013e4 <__aeabi_dmul+0x35c>)
 8001216:	4326      	orrs	r6, r4
 8001218:	469c      	mov	ip, r3
 800121a:	44e3      	add	fp, ip
 800121c:	2e00      	cmp	r6, #0
 800121e:	d100      	bne.n	8001222 <__aeabi_dmul+0x19a>
 8001220:	e16f      	b.n	8001502 <__aeabi_dmul+0x47a>
 8001222:	2303      	movs	r3, #3
 8001224:	4649      	mov	r1, r9
 8001226:	431d      	orrs	r5, r3
 8001228:	9b00      	ldr	r3, [sp, #0]
 800122a:	4059      	eors	r1, r3
 800122c:	b2cb      	uxtb	r3, r1
 800122e:	9303      	str	r3, [sp, #12]
 8001230:	2d0a      	cmp	r5, #10
 8001232:	dd00      	ble.n	8001236 <__aeabi_dmul+0x1ae>
 8001234:	e133      	b.n	800149e <__aeabi_dmul+0x416>
 8001236:	2301      	movs	r3, #1
 8001238:	40ab      	lsls	r3, r5
 800123a:	001d      	movs	r5, r3
 800123c:	2303      	movs	r3, #3
 800123e:	9302      	str	r3, [sp, #8]
 8001240:	2288      	movs	r2, #136	@ 0x88
 8001242:	422a      	tst	r2, r5
 8001244:	d197      	bne.n	8001176 <__aeabi_dmul+0xee>
 8001246:	4642      	mov	r2, r8
 8001248:	4643      	mov	r3, r8
 800124a:	0412      	lsls	r2, r2, #16
 800124c:	0c12      	lsrs	r2, r2, #16
 800124e:	0016      	movs	r6, r2
 8001250:	9801      	ldr	r0, [sp, #4]
 8001252:	0c1d      	lsrs	r5, r3, #16
 8001254:	0c03      	lsrs	r3, r0, #16
 8001256:	0400      	lsls	r0, r0, #16
 8001258:	0c00      	lsrs	r0, r0, #16
 800125a:	4346      	muls	r6, r0
 800125c:	46b4      	mov	ip, r6
 800125e:	001e      	movs	r6, r3
 8001260:	436e      	muls	r6, r5
 8001262:	9600      	str	r6, [sp, #0]
 8001264:	0016      	movs	r6, r2
 8001266:	0007      	movs	r7, r0
 8001268:	435e      	muls	r6, r3
 800126a:	4661      	mov	r1, ip
 800126c:	46b0      	mov	r8, r6
 800126e:	436f      	muls	r7, r5
 8001270:	0c0e      	lsrs	r6, r1, #16
 8001272:	44b8      	add	r8, r7
 8001274:	4446      	add	r6, r8
 8001276:	42b7      	cmp	r7, r6
 8001278:	d905      	bls.n	8001286 <__aeabi_dmul+0x1fe>
 800127a:	2180      	movs	r1, #128	@ 0x80
 800127c:	0249      	lsls	r1, r1, #9
 800127e:	4688      	mov	r8, r1
 8001280:	9f00      	ldr	r7, [sp, #0]
 8001282:	4447      	add	r7, r8
 8001284:	9700      	str	r7, [sp, #0]
 8001286:	4661      	mov	r1, ip
 8001288:	0409      	lsls	r1, r1, #16
 800128a:	0c09      	lsrs	r1, r1, #16
 800128c:	0c37      	lsrs	r7, r6, #16
 800128e:	0436      	lsls	r6, r6, #16
 8001290:	468c      	mov	ip, r1
 8001292:	0031      	movs	r1, r6
 8001294:	4461      	add	r1, ip
 8001296:	9101      	str	r1, [sp, #4]
 8001298:	0011      	movs	r1, r2
 800129a:	0c26      	lsrs	r6, r4, #16
 800129c:	0424      	lsls	r4, r4, #16
 800129e:	0c24      	lsrs	r4, r4, #16
 80012a0:	4361      	muls	r1, r4
 80012a2:	468c      	mov	ip, r1
 80012a4:	0021      	movs	r1, r4
 80012a6:	4369      	muls	r1, r5
 80012a8:	4689      	mov	r9, r1
 80012aa:	4661      	mov	r1, ip
 80012ac:	0c09      	lsrs	r1, r1, #16
 80012ae:	4688      	mov	r8, r1
 80012b0:	4372      	muls	r2, r6
 80012b2:	444a      	add	r2, r9
 80012b4:	4442      	add	r2, r8
 80012b6:	4375      	muls	r5, r6
 80012b8:	4591      	cmp	r9, r2
 80012ba:	d903      	bls.n	80012c4 <__aeabi_dmul+0x23c>
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	0249      	lsls	r1, r1, #9
 80012c0:	4688      	mov	r8, r1
 80012c2:	4445      	add	r5, r8
 80012c4:	0c11      	lsrs	r1, r2, #16
 80012c6:	4688      	mov	r8, r1
 80012c8:	4661      	mov	r1, ip
 80012ca:	0409      	lsls	r1, r1, #16
 80012cc:	0c09      	lsrs	r1, r1, #16
 80012ce:	468c      	mov	ip, r1
 80012d0:	0412      	lsls	r2, r2, #16
 80012d2:	4462      	add	r2, ip
 80012d4:	18b9      	adds	r1, r7, r2
 80012d6:	9102      	str	r1, [sp, #8]
 80012d8:	4651      	mov	r1, sl
 80012da:	0c09      	lsrs	r1, r1, #16
 80012dc:	468c      	mov	ip, r1
 80012de:	4651      	mov	r1, sl
 80012e0:	040f      	lsls	r7, r1, #16
 80012e2:	0c3f      	lsrs	r7, r7, #16
 80012e4:	0039      	movs	r1, r7
 80012e6:	4341      	muls	r1, r0
 80012e8:	4445      	add	r5, r8
 80012ea:	4688      	mov	r8, r1
 80012ec:	4661      	mov	r1, ip
 80012ee:	4341      	muls	r1, r0
 80012f0:	468a      	mov	sl, r1
 80012f2:	4641      	mov	r1, r8
 80012f4:	4660      	mov	r0, ip
 80012f6:	0c09      	lsrs	r1, r1, #16
 80012f8:	4689      	mov	r9, r1
 80012fa:	4358      	muls	r0, r3
 80012fc:	437b      	muls	r3, r7
 80012fe:	4453      	add	r3, sl
 8001300:	444b      	add	r3, r9
 8001302:	459a      	cmp	sl, r3
 8001304:	d903      	bls.n	800130e <__aeabi_dmul+0x286>
 8001306:	2180      	movs	r1, #128	@ 0x80
 8001308:	0249      	lsls	r1, r1, #9
 800130a:	4689      	mov	r9, r1
 800130c:	4448      	add	r0, r9
 800130e:	0c19      	lsrs	r1, r3, #16
 8001310:	4689      	mov	r9, r1
 8001312:	4641      	mov	r1, r8
 8001314:	0409      	lsls	r1, r1, #16
 8001316:	0c09      	lsrs	r1, r1, #16
 8001318:	4688      	mov	r8, r1
 800131a:	0039      	movs	r1, r7
 800131c:	4361      	muls	r1, r4
 800131e:	041b      	lsls	r3, r3, #16
 8001320:	4443      	add	r3, r8
 8001322:	4688      	mov	r8, r1
 8001324:	4661      	mov	r1, ip
 8001326:	434c      	muls	r4, r1
 8001328:	4371      	muls	r1, r6
 800132a:	468c      	mov	ip, r1
 800132c:	4641      	mov	r1, r8
 800132e:	4377      	muls	r7, r6
 8001330:	0c0e      	lsrs	r6, r1, #16
 8001332:	193f      	adds	r7, r7, r4
 8001334:	19f6      	adds	r6, r6, r7
 8001336:	4448      	add	r0, r9
 8001338:	42b4      	cmp	r4, r6
 800133a:	d903      	bls.n	8001344 <__aeabi_dmul+0x2bc>
 800133c:	2180      	movs	r1, #128	@ 0x80
 800133e:	0249      	lsls	r1, r1, #9
 8001340:	4689      	mov	r9, r1
 8001342:	44cc      	add	ip, r9
 8001344:	9902      	ldr	r1, [sp, #8]
 8001346:	9f00      	ldr	r7, [sp, #0]
 8001348:	4689      	mov	r9, r1
 800134a:	0431      	lsls	r1, r6, #16
 800134c:	444f      	add	r7, r9
 800134e:	4689      	mov	r9, r1
 8001350:	4641      	mov	r1, r8
 8001352:	4297      	cmp	r7, r2
 8001354:	4192      	sbcs	r2, r2
 8001356:	040c      	lsls	r4, r1, #16
 8001358:	0c24      	lsrs	r4, r4, #16
 800135a:	444c      	add	r4, r9
 800135c:	18ff      	adds	r7, r7, r3
 800135e:	4252      	negs	r2, r2
 8001360:	1964      	adds	r4, r4, r5
 8001362:	18a1      	adds	r1, r4, r2
 8001364:	429f      	cmp	r7, r3
 8001366:	419b      	sbcs	r3, r3
 8001368:	4688      	mov	r8, r1
 800136a:	4682      	mov	sl, r0
 800136c:	425b      	negs	r3, r3
 800136e:	4699      	mov	r9, r3
 8001370:	4590      	cmp	r8, r2
 8001372:	4192      	sbcs	r2, r2
 8001374:	42ac      	cmp	r4, r5
 8001376:	41a4      	sbcs	r4, r4
 8001378:	44c2      	add	sl, r8
 800137a:	44d1      	add	r9, sl
 800137c:	4252      	negs	r2, r2
 800137e:	4264      	negs	r4, r4
 8001380:	4314      	orrs	r4, r2
 8001382:	4599      	cmp	r9, r3
 8001384:	419b      	sbcs	r3, r3
 8001386:	4582      	cmp	sl, r0
 8001388:	4192      	sbcs	r2, r2
 800138a:	425b      	negs	r3, r3
 800138c:	4252      	negs	r2, r2
 800138e:	4313      	orrs	r3, r2
 8001390:	464a      	mov	r2, r9
 8001392:	0c36      	lsrs	r6, r6, #16
 8001394:	19a4      	adds	r4, r4, r6
 8001396:	18e3      	adds	r3, r4, r3
 8001398:	4463      	add	r3, ip
 800139a:	025b      	lsls	r3, r3, #9
 800139c:	0dd2      	lsrs	r2, r2, #23
 800139e:	431a      	orrs	r2, r3
 80013a0:	9901      	ldr	r1, [sp, #4]
 80013a2:	4692      	mov	sl, r2
 80013a4:	027a      	lsls	r2, r7, #9
 80013a6:	430a      	orrs	r2, r1
 80013a8:	1e50      	subs	r0, r2, #1
 80013aa:	4182      	sbcs	r2, r0
 80013ac:	0dff      	lsrs	r7, r7, #23
 80013ae:	4317      	orrs	r7, r2
 80013b0:	464a      	mov	r2, r9
 80013b2:	0252      	lsls	r2, r2, #9
 80013b4:	4317      	orrs	r7, r2
 80013b6:	46b8      	mov	r8, r7
 80013b8:	01db      	lsls	r3, r3, #7
 80013ba:	d500      	bpl.n	80013be <__aeabi_dmul+0x336>
 80013bc:	e6ed      	b.n	800119a <__aeabi_dmul+0x112>
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <__aeabi_dmul+0x36c>)
 80013c0:	9a03      	ldr	r2, [sp, #12]
 80013c2:	445b      	add	r3, fp
 80013c4:	4691      	mov	r9, r2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	dc00      	bgt.n	80013cc <__aeabi_dmul+0x344>
 80013ca:	e0ac      	b.n	8001526 <__aeabi_dmul+0x49e>
 80013cc:	003a      	movs	r2, r7
 80013ce:	0752      	lsls	r2, r2, #29
 80013d0:	d100      	bne.n	80013d4 <__aeabi_dmul+0x34c>
 80013d2:	e710      	b.n	80011f6 <__aeabi_dmul+0x16e>
 80013d4:	220f      	movs	r2, #15
 80013d6:	4658      	mov	r0, fp
 80013d8:	403a      	ands	r2, r7
 80013da:	2a04      	cmp	r2, #4
 80013dc:	d000      	beq.n	80013e0 <__aeabi_dmul+0x358>
 80013de:	e6f9      	b.n	80011d4 <__aeabi_dmul+0x14c>
 80013e0:	e709      	b.n	80011f6 <__aeabi_dmul+0x16e>
 80013e2:	46c0      	nop			@ (mov r8, r8)
 80013e4:	000007ff 	.word	0x000007ff
 80013e8:	fffffc01 	.word	0xfffffc01
 80013ec:	feffffff 	.word	0xfeffffff
 80013f0:	000007fe 	.word	0x000007fe
 80013f4:	000003ff 	.word	0x000003ff
 80013f8:	0022      	movs	r2, r4
 80013fa:	4332      	orrs	r2, r6
 80013fc:	d06f      	beq.n	80014de <__aeabi_dmul+0x456>
 80013fe:	2c00      	cmp	r4, #0
 8001400:	d100      	bne.n	8001404 <__aeabi_dmul+0x37c>
 8001402:	e0c2      	b.n	800158a <__aeabi_dmul+0x502>
 8001404:	0020      	movs	r0, r4
 8001406:	f000 fe07 	bl	8002018 <__clzsi2>
 800140a:	0002      	movs	r2, r0
 800140c:	0003      	movs	r3, r0
 800140e:	3a0b      	subs	r2, #11
 8001410:	201d      	movs	r0, #29
 8001412:	1a82      	subs	r2, r0, r2
 8001414:	0030      	movs	r0, r6
 8001416:	0019      	movs	r1, r3
 8001418:	40d0      	lsrs	r0, r2
 800141a:	3908      	subs	r1, #8
 800141c:	408c      	lsls	r4, r1
 800141e:	0002      	movs	r2, r0
 8001420:	4322      	orrs	r2, r4
 8001422:	0034      	movs	r4, r6
 8001424:	408c      	lsls	r4, r1
 8001426:	4659      	mov	r1, fp
 8001428:	1acb      	subs	r3, r1, r3
 800142a:	4986      	ldr	r1, [pc, #536]	@ (8001644 <__aeabi_dmul+0x5bc>)
 800142c:	468b      	mov	fp, r1
 800142e:	449b      	add	fp, r3
 8001430:	2d0a      	cmp	r5, #10
 8001432:	dd00      	ble.n	8001436 <__aeabi_dmul+0x3ae>
 8001434:	e6a4      	b.n	8001180 <__aeabi_dmul+0xf8>
 8001436:	4649      	mov	r1, r9
 8001438:	9b00      	ldr	r3, [sp, #0]
 800143a:	9401      	str	r4, [sp, #4]
 800143c:	4059      	eors	r1, r3
 800143e:	b2cb      	uxtb	r3, r1
 8001440:	0014      	movs	r4, r2
 8001442:	2000      	movs	r0, #0
 8001444:	9303      	str	r3, [sp, #12]
 8001446:	2d02      	cmp	r5, #2
 8001448:	dd00      	ble.n	800144c <__aeabi_dmul+0x3c4>
 800144a:	e667      	b.n	800111c <__aeabi_dmul+0x94>
 800144c:	e6fb      	b.n	8001246 <__aeabi_dmul+0x1be>
 800144e:	4653      	mov	r3, sl
 8001450:	4303      	orrs	r3, r0
 8001452:	4698      	mov	r8, r3
 8001454:	d03c      	beq.n	80014d0 <__aeabi_dmul+0x448>
 8001456:	4653      	mov	r3, sl
 8001458:	2b00      	cmp	r3, #0
 800145a:	d100      	bne.n	800145e <__aeabi_dmul+0x3d6>
 800145c:	e0a3      	b.n	80015a6 <__aeabi_dmul+0x51e>
 800145e:	4650      	mov	r0, sl
 8001460:	f000 fdda 	bl	8002018 <__clzsi2>
 8001464:	230b      	movs	r3, #11
 8001466:	425b      	negs	r3, r3
 8001468:	469c      	mov	ip, r3
 800146a:	0002      	movs	r2, r0
 800146c:	4484      	add	ip, r0
 800146e:	0011      	movs	r1, r2
 8001470:	4650      	mov	r0, sl
 8001472:	3908      	subs	r1, #8
 8001474:	4088      	lsls	r0, r1
 8001476:	231d      	movs	r3, #29
 8001478:	4680      	mov	r8, r0
 800147a:	4660      	mov	r0, ip
 800147c:	1a1b      	subs	r3, r3, r0
 800147e:	0020      	movs	r0, r4
 8001480:	40d8      	lsrs	r0, r3
 8001482:	0003      	movs	r3, r0
 8001484:	4640      	mov	r0, r8
 8001486:	4303      	orrs	r3, r0
 8001488:	469a      	mov	sl, r3
 800148a:	0023      	movs	r3, r4
 800148c:	408b      	lsls	r3, r1
 800148e:	4698      	mov	r8, r3
 8001490:	4b6c      	ldr	r3, [pc, #432]	@ (8001644 <__aeabi_dmul+0x5bc>)
 8001492:	2500      	movs	r5, #0
 8001494:	1a9b      	subs	r3, r3, r2
 8001496:	469b      	mov	fp, r3
 8001498:	2300      	movs	r3, #0
 800149a:	9302      	str	r3, [sp, #8]
 800149c:	e61a      	b.n	80010d4 <__aeabi_dmul+0x4c>
 800149e:	2d0f      	cmp	r5, #15
 80014a0:	d000      	beq.n	80014a4 <__aeabi_dmul+0x41c>
 80014a2:	e0c9      	b.n	8001638 <__aeabi_dmul+0x5b0>
 80014a4:	2380      	movs	r3, #128	@ 0x80
 80014a6:	4652      	mov	r2, sl
 80014a8:	031b      	lsls	r3, r3, #12
 80014aa:	421a      	tst	r2, r3
 80014ac:	d002      	beq.n	80014b4 <__aeabi_dmul+0x42c>
 80014ae:	421c      	tst	r4, r3
 80014b0:	d100      	bne.n	80014b4 <__aeabi_dmul+0x42c>
 80014b2:	e092      	b.n	80015da <__aeabi_dmul+0x552>
 80014b4:	2480      	movs	r4, #128	@ 0x80
 80014b6:	4653      	mov	r3, sl
 80014b8:	0324      	lsls	r4, r4, #12
 80014ba:	431c      	orrs	r4, r3
 80014bc:	0324      	lsls	r4, r4, #12
 80014be:	4642      	mov	r2, r8
 80014c0:	0b24      	lsrs	r4, r4, #12
 80014c2:	e63e      	b.n	8001142 <__aeabi_dmul+0xba>
 80014c4:	469b      	mov	fp, r3
 80014c6:	2303      	movs	r3, #3
 80014c8:	4680      	mov	r8, r0
 80014ca:	250c      	movs	r5, #12
 80014cc:	9302      	str	r3, [sp, #8]
 80014ce:	e601      	b.n	80010d4 <__aeabi_dmul+0x4c>
 80014d0:	2300      	movs	r3, #0
 80014d2:	469a      	mov	sl, r3
 80014d4:	469b      	mov	fp, r3
 80014d6:	3301      	adds	r3, #1
 80014d8:	2504      	movs	r5, #4
 80014da:	9302      	str	r3, [sp, #8]
 80014dc:	e5fa      	b.n	80010d4 <__aeabi_dmul+0x4c>
 80014de:	2101      	movs	r1, #1
 80014e0:	430d      	orrs	r5, r1
 80014e2:	2d0a      	cmp	r5, #10
 80014e4:	dd00      	ble.n	80014e8 <__aeabi_dmul+0x460>
 80014e6:	e64b      	b.n	8001180 <__aeabi_dmul+0xf8>
 80014e8:	4649      	mov	r1, r9
 80014ea:	9800      	ldr	r0, [sp, #0]
 80014ec:	4041      	eors	r1, r0
 80014ee:	b2c9      	uxtb	r1, r1
 80014f0:	9103      	str	r1, [sp, #12]
 80014f2:	2d02      	cmp	r5, #2
 80014f4:	dc00      	bgt.n	80014f8 <__aeabi_dmul+0x470>
 80014f6:	e096      	b.n	8001626 <__aeabi_dmul+0x59e>
 80014f8:	2300      	movs	r3, #0
 80014fa:	2400      	movs	r4, #0
 80014fc:	2001      	movs	r0, #1
 80014fe:	9301      	str	r3, [sp, #4]
 8001500:	e60c      	b.n	800111c <__aeabi_dmul+0x94>
 8001502:	4649      	mov	r1, r9
 8001504:	2302      	movs	r3, #2
 8001506:	9a00      	ldr	r2, [sp, #0]
 8001508:	432b      	orrs	r3, r5
 800150a:	4051      	eors	r1, r2
 800150c:	b2ca      	uxtb	r2, r1
 800150e:	9203      	str	r2, [sp, #12]
 8001510:	2b0a      	cmp	r3, #10
 8001512:	dd00      	ble.n	8001516 <__aeabi_dmul+0x48e>
 8001514:	e634      	b.n	8001180 <__aeabi_dmul+0xf8>
 8001516:	2d00      	cmp	r5, #0
 8001518:	d157      	bne.n	80015ca <__aeabi_dmul+0x542>
 800151a:	9b03      	ldr	r3, [sp, #12]
 800151c:	4699      	mov	r9, r3
 800151e:	2400      	movs	r4, #0
 8001520:	2200      	movs	r2, #0
 8001522:	4b49      	ldr	r3, [pc, #292]	@ (8001648 <__aeabi_dmul+0x5c0>)
 8001524:	e60e      	b.n	8001144 <__aeabi_dmul+0xbc>
 8001526:	4658      	mov	r0, fp
 8001528:	2101      	movs	r1, #1
 800152a:	1ac9      	subs	r1, r1, r3
 800152c:	2938      	cmp	r1, #56	@ 0x38
 800152e:	dd00      	ble.n	8001532 <__aeabi_dmul+0x4aa>
 8001530:	e62f      	b.n	8001192 <__aeabi_dmul+0x10a>
 8001532:	291f      	cmp	r1, #31
 8001534:	dd56      	ble.n	80015e4 <__aeabi_dmul+0x55c>
 8001536:	221f      	movs	r2, #31
 8001538:	4654      	mov	r4, sl
 800153a:	4252      	negs	r2, r2
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	40dc      	lsrs	r4, r3
 8001540:	2920      	cmp	r1, #32
 8001542:	d007      	beq.n	8001554 <__aeabi_dmul+0x4cc>
 8001544:	4b41      	ldr	r3, [pc, #260]	@ (800164c <__aeabi_dmul+0x5c4>)
 8001546:	4642      	mov	r2, r8
 8001548:	469c      	mov	ip, r3
 800154a:	4653      	mov	r3, sl
 800154c:	4460      	add	r0, ip
 800154e:	4083      	lsls	r3, r0
 8001550:	431a      	orrs	r2, r3
 8001552:	4690      	mov	r8, r2
 8001554:	4642      	mov	r2, r8
 8001556:	2107      	movs	r1, #7
 8001558:	1e53      	subs	r3, r2, #1
 800155a:	419a      	sbcs	r2, r3
 800155c:	000b      	movs	r3, r1
 800155e:	4322      	orrs	r2, r4
 8001560:	4013      	ands	r3, r2
 8001562:	2400      	movs	r4, #0
 8001564:	4211      	tst	r1, r2
 8001566:	d009      	beq.n	800157c <__aeabi_dmul+0x4f4>
 8001568:	230f      	movs	r3, #15
 800156a:	4013      	ands	r3, r2
 800156c:	2b04      	cmp	r3, #4
 800156e:	d05d      	beq.n	800162c <__aeabi_dmul+0x5a4>
 8001570:	1d11      	adds	r1, r2, #4
 8001572:	4291      	cmp	r1, r2
 8001574:	419b      	sbcs	r3, r3
 8001576:	000a      	movs	r2, r1
 8001578:	425b      	negs	r3, r3
 800157a:	075b      	lsls	r3, r3, #29
 800157c:	08d2      	lsrs	r2, r2, #3
 800157e:	431a      	orrs	r2, r3
 8001580:	2300      	movs	r3, #0
 8001582:	e5df      	b.n	8001144 <__aeabi_dmul+0xbc>
 8001584:	9b03      	ldr	r3, [sp, #12]
 8001586:	4699      	mov	r9, r3
 8001588:	e5fa      	b.n	8001180 <__aeabi_dmul+0xf8>
 800158a:	9801      	ldr	r0, [sp, #4]
 800158c:	f000 fd44 	bl	8002018 <__clzsi2>
 8001590:	0002      	movs	r2, r0
 8001592:	0003      	movs	r3, r0
 8001594:	3215      	adds	r2, #21
 8001596:	3320      	adds	r3, #32
 8001598:	2a1c      	cmp	r2, #28
 800159a:	dc00      	bgt.n	800159e <__aeabi_dmul+0x516>
 800159c:	e738      	b.n	8001410 <__aeabi_dmul+0x388>
 800159e:	9a01      	ldr	r2, [sp, #4]
 80015a0:	3808      	subs	r0, #8
 80015a2:	4082      	lsls	r2, r0
 80015a4:	e73f      	b.n	8001426 <__aeabi_dmul+0x39e>
 80015a6:	f000 fd37 	bl	8002018 <__clzsi2>
 80015aa:	2315      	movs	r3, #21
 80015ac:	469c      	mov	ip, r3
 80015ae:	4484      	add	ip, r0
 80015b0:	0002      	movs	r2, r0
 80015b2:	4663      	mov	r3, ip
 80015b4:	3220      	adds	r2, #32
 80015b6:	2b1c      	cmp	r3, #28
 80015b8:	dc00      	bgt.n	80015bc <__aeabi_dmul+0x534>
 80015ba:	e758      	b.n	800146e <__aeabi_dmul+0x3e6>
 80015bc:	2300      	movs	r3, #0
 80015be:	4698      	mov	r8, r3
 80015c0:	0023      	movs	r3, r4
 80015c2:	3808      	subs	r0, #8
 80015c4:	4083      	lsls	r3, r0
 80015c6:	469a      	mov	sl, r3
 80015c8:	e762      	b.n	8001490 <__aeabi_dmul+0x408>
 80015ca:	001d      	movs	r5, r3
 80015cc:	2300      	movs	r3, #0
 80015ce:	2400      	movs	r4, #0
 80015d0:	2002      	movs	r0, #2
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	e5a2      	b.n	800111c <__aeabi_dmul+0x94>
 80015d6:	9002      	str	r0, [sp, #8]
 80015d8:	e632      	b.n	8001240 <__aeabi_dmul+0x1b8>
 80015da:	431c      	orrs	r4, r3
 80015dc:	9b00      	ldr	r3, [sp, #0]
 80015de:	9a01      	ldr	r2, [sp, #4]
 80015e0:	4699      	mov	r9, r3
 80015e2:	e5ae      	b.n	8001142 <__aeabi_dmul+0xba>
 80015e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <__aeabi_dmul+0x5c8>)
 80015e6:	4652      	mov	r2, sl
 80015e8:	18c3      	adds	r3, r0, r3
 80015ea:	4640      	mov	r0, r8
 80015ec:	409a      	lsls	r2, r3
 80015ee:	40c8      	lsrs	r0, r1
 80015f0:	4302      	orrs	r2, r0
 80015f2:	4640      	mov	r0, r8
 80015f4:	4098      	lsls	r0, r3
 80015f6:	0003      	movs	r3, r0
 80015f8:	1e58      	subs	r0, r3, #1
 80015fa:	4183      	sbcs	r3, r0
 80015fc:	4654      	mov	r4, sl
 80015fe:	431a      	orrs	r2, r3
 8001600:	40cc      	lsrs	r4, r1
 8001602:	0753      	lsls	r3, r2, #29
 8001604:	d009      	beq.n	800161a <__aeabi_dmul+0x592>
 8001606:	230f      	movs	r3, #15
 8001608:	4013      	ands	r3, r2
 800160a:	2b04      	cmp	r3, #4
 800160c:	d005      	beq.n	800161a <__aeabi_dmul+0x592>
 800160e:	1d13      	adds	r3, r2, #4
 8001610:	4293      	cmp	r3, r2
 8001612:	4192      	sbcs	r2, r2
 8001614:	4252      	negs	r2, r2
 8001616:	18a4      	adds	r4, r4, r2
 8001618:	001a      	movs	r2, r3
 800161a:	0223      	lsls	r3, r4, #8
 800161c:	d508      	bpl.n	8001630 <__aeabi_dmul+0x5a8>
 800161e:	2301      	movs	r3, #1
 8001620:	2400      	movs	r4, #0
 8001622:	2200      	movs	r2, #0
 8001624:	e58e      	b.n	8001144 <__aeabi_dmul+0xbc>
 8001626:	4689      	mov	r9, r1
 8001628:	2400      	movs	r4, #0
 800162a:	e58b      	b.n	8001144 <__aeabi_dmul+0xbc>
 800162c:	2300      	movs	r3, #0
 800162e:	e7a5      	b.n	800157c <__aeabi_dmul+0x4f4>
 8001630:	0763      	lsls	r3, r4, #29
 8001632:	0264      	lsls	r4, r4, #9
 8001634:	0b24      	lsrs	r4, r4, #12
 8001636:	e7a1      	b.n	800157c <__aeabi_dmul+0x4f4>
 8001638:	9b00      	ldr	r3, [sp, #0]
 800163a:	46a2      	mov	sl, r4
 800163c:	4699      	mov	r9, r3
 800163e:	9b01      	ldr	r3, [sp, #4]
 8001640:	4698      	mov	r8, r3
 8001642:	e737      	b.n	80014b4 <__aeabi_dmul+0x42c>
 8001644:	fffffc0d 	.word	0xfffffc0d
 8001648:	000007ff 	.word	0x000007ff
 800164c:	0000043e 	.word	0x0000043e
 8001650:	0000041e 	.word	0x0000041e

08001654 <__aeabi_dsub>:
 8001654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001656:	4657      	mov	r7, sl
 8001658:	464e      	mov	r6, r9
 800165a:	4645      	mov	r5, r8
 800165c:	46de      	mov	lr, fp
 800165e:	b5e0      	push	{r5, r6, r7, lr}
 8001660:	b083      	sub	sp, #12
 8001662:	9000      	str	r0, [sp, #0]
 8001664:	9101      	str	r1, [sp, #4]
 8001666:	030c      	lsls	r4, r1, #12
 8001668:	004d      	lsls	r5, r1, #1
 800166a:	0fce      	lsrs	r6, r1, #31
 800166c:	0a61      	lsrs	r1, r4, #9
 800166e:	9c00      	ldr	r4, [sp, #0]
 8001670:	005f      	lsls	r7, r3, #1
 8001672:	0f64      	lsrs	r4, r4, #29
 8001674:	430c      	orrs	r4, r1
 8001676:	9900      	ldr	r1, [sp, #0]
 8001678:	9200      	str	r2, [sp, #0]
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	00c8      	lsls	r0, r1, #3
 800167e:	0319      	lsls	r1, r3, #12
 8001680:	0d7b      	lsrs	r3, r7, #21
 8001682:	4699      	mov	r9, r3
 8001684:	9b01      	ldr	r3, [sp, #4]
 8001686:	4fcc      	ldr	r7, [pc, #816]	@ (80019b8 <__aeabi_dsub+0x364>)
 8001688:	0fdb      	lsrs	r3, r3, #31
 800168a:	469c      	mov	ip, r3
 800168c:	0a4b      	lsrs	r3, r1, #9
 800168e:	9900      	ldr	r1, [sp, #0]
 8001690:	4680      	mov	r8, r0
 8001692:	0f49      	lsrs	r1, r1, #29
 8001694:	4319      	orrs	r1, r3
 8001696:	9b00      	ldr	r3, [sp, #0]
 8001698:	468b      	mov	fp, r1
 800169a:	00da      	lsls	r2, r3, #3
 800169c:	4692      	mov	sl, r2
 800169e:	0d6d      	lsrs	r5, r5, #21
 80016a0:	45b9      	cmp	r9, r7
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dsub+0x52>
 80016a4:	e0bf      	b.n	8001826 <__aeabi_dsub+0x1d2>
 80016a6:	2301      	movs	r3, #1
 80016a8:	4661      	mov	r1, ip
 80016aa:	4059      	eors	r1, r3
 80016ac:	464b      	mov	r3, r9
 80016ae:	468c      	mov	ip, r1
 80016b0:	1aeb      	subs	r3, r5, r3
 80016b2:	428e      	cmp	r6, r1
 80016b4:	d075      	beq.n	80017a2 <__aeabi_dsub+0x14e>
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	dc00      	bgt.n	80016bc <__aeabi_dsub+0x68>
 80016ba:	e2a3      	b.n	8001c04 <__aeabi_dsub+0x5b0>
 80016bc:	4649      	mov	r1, r9
 80016be:	2900      	cmp	r1, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_dsub+0x70>
 80016c2:	e0ce      	b.n	8001862 <__aeabi_dsub+0x20e>
 80016c4:	42bd      	cmp	r5, r7
 80016c6:	d100      	bne.n	80016ca <__aeabi_dsub+0x76>
 80016c8:	e200      	b.n	8001acc <__aeabi_dsub+0x478>
 80016ca:	2701      	movs	r7, #1
 80016cc:	2b38      	cmp	r3, #56	@ 0x38
 80016ce:	dc19      	bgt.n	8001704 <__aeabi_dsub+0xb0>
 80016d0:	2780      	movs	r7, #128	@ 0x80
 80016d2:	4659      	mov	r1, fp
 80016d4:	043f      	lsls	r7, r7, #16
 80016d6:	4339      	orrs	r1, r7
 80016d8:	468b      	mov	fp, r1
 80016da:	2b1f      	cmp	r3, #31
 80016dc:	dd00      	ble.n	80016e0 <__aeabi_dsub+0x8c>
 80016de:	e1fa      	b.n	8001ad6 <__aeabi_dsub+0x482>
 80016e0:	2720      	movs	r7, #32
 80016e2:	1af9      	subs	r1, r7, r3
 80016e4:	468c      	mov	ip, r1
 80016e6:	4659      	mov	r1, fp
 80016e8:	4667      	mov	r7, ip
 80016ea:	40b9      	lsls	r1, r7
 80016ec:	000f      	movs	r7, r1
 80016ee:	0011      	movs	r1, r2
 80016f0:	40d9      	lsrs	r1, r3
 80016f2:	430f      	orrs	r7, r1
 80016f4:	4661      	mov	r1, ip
 80016f6:	408a      	lsls	r2, r1
 80016f8:	1e51      	subs	r1, r2, #1
 80016fa:	418a      	sbcs	r2, r1
 80016fc:	4659      	mov	r1, fp
 80016fe:	40d9      	lsrs	r1, r3
 8001700:	4317      	orrs	r7, r2
 8001702:	1a64      	subs	r4, r4, r1
 8001704:	1bc7      	subs	r7, r0, r7
 8001706:	42b8      	cmp	r0, r7
 8001708:	4180      	sbcs	r0, r0
 800170a:	4240      	negs	r0, r0
 800170c:	1a24      	subs	r4, r4, r0
 800170e:	0223      	lsls	r3, r4, #8
 8001710:	d400      	bmi.n	8001714 <__aeabi_dsub+0xc0>
 8001712:	e140      	b.n	8001996 <__aeabi_dsub+0x342>
 8001714:	0264      	lsls	r4, r4, #9
 8001716:	0a64      	lsrs	r4, r4, #9
 8001718:	2c00      	cmp	r4, #0
 800171a:	d100      	bne.n	800171e <__aeabi_dsub+0xca>
 800171c:	e154      	b.n	80019c8 <__aeabi_dsub+0x374>
 800171e:	0020      	movs	r0, r4
 8001720:	f000 fc7a 	bl	8002018 <__clzsi2>
 8001724:	0003      	movs	r3, r0
 8001726:	3b08      	subs	r3, #8
 8001728:	2120      	movs	r1, #32
 800172a:	0038      	movs	r0, r7
 800172c:	1aca      	subs	r2, r1, r3
 800172e:	40d0      	lsrs	r0, r2
 8001730:	409c      	lsls	r4, r3
 8001732:	0002      	movs	r2, r0
 8001734:	409f      	lsls	r7, r3
 8001736:	4322      	orrs	r2, r4
 8001738:	429d      	cmp	r5, r3
 800173a:	dd00      	ble.n	800173e <__aeabi_dsub+0xea>
 800173c:	e1a6      	b.n	8001a8c <__aeabi_dsub+0x438>
 800173e:	1b58      	subs	r0, r3, r5
 8001740:	3001      	adds	r0, #1
 8001742:	1a09      	subs	r1, r1, r0
 8001744:	003c      	movs	r4, r7
 8001746:	408f      	lsls	r7, r1
 8001748:	40c4      	lsrs	r4, r0
 800174a:	1e7b      	subs	r3, r7, #1
 800174c:	419f      	sbcs	r7, r3
 800174e:	0013      	movs	r3, r2
 8001750:	408b      	lsls	r3, r1
 8001752:	4327      	orrs	r7, r4
 8001754:	431f      	orrs	r7, r3
 8001756:	40c2      	lsrs	r2, r0
 8001758:	003b      	movs	r3, r7
 800175a:	0014      	movs	r4, r2
 800175c:	2500      	movs	r5, #0
 800175e:	4313      	orrs	r3, r2
 8001760:	d100      	bne.n	8001764 <__aeabi_dsub+0x110>
 8001762:	e1f7      	b.n	8001b54 <__aeabi_dsub+0x500>
 8001764:	077b      	lsls	r3, r7, #29
 8001766:	d100      	bne.n	800176a <__aeabi_dsub+0x116>
 8001768:	e377      	b.n	8001e5a <__aeabi_dsub+0x806>
 800176a:	230f      	movs	r3, #15
 800176c:	0038      	movs	r0, r7
 800176e:	403b      	ands	r3, r7
 8001770:	2b04      	cmp	r3, #4
 8001772:	d004      	beq.n	800177e <__aeabi_dsub+0x12a>
 8001774:	1d38      	adds	r0, r7, #4
 8001776:	42b8      	cmp	r0, r7
 8001778:	41bf      	sbcs	r7, r7
 800177a:	427f      	negs	r7, r7
 800177c:	19e4      	adds	r4, r4, r7
 800177e:	0223      	lsls	r3, r4, #8
 8001780:	d400      	bmi.n	8001784 <__aeabi_dsub+0x130>
 8001782:	e368      	b.n	8001e56 <__aeabi_dsub+0x802>
 8001784:	4b8c      	ldr	r3, [pc, #560]	@ (80019b8 <__aeabi_dsub+0x364>)
 8001786:	3501      	adds	r5, #1
 8001788:	429d      	cmp	r5, r3
 800178a:	d100      	bne.n	800178e <__aeabi_dsub+0x13a>
 800178c:	e0f4      	b.n	8001978 <__aeabi_dsub+0x324>
 800178e:	4b8b      	ldr	r3, [pc, #556]	@ (80019bc <__aeabi_dsub+0x368>)
 8001790:	056d      	lsls	r5, r5, #21
 8001792:	401c      	ands	r4, r3
 8001794:	0d6d      	lsrs	r5, r5, #21
 8001796:	0767      	lsls	r7, r4, #29
 8001798:	08c0      	lsrs	r0, r0, #3
 800179a:	0264      	lsls	r4, r4, #9
 800179c:	4307      	orrs	r7, r0
 800179e:	0b24      	lsrs	r4, r4, #12
 80017a0:	e0ec      	b.n	800197c <__aeabi_dsub+0x328>
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	dc00      	bgt.n	80017a8 <__aeabi_dsub+0x154>
 80017a6:	e329      	b.n	8001dfc <__aeabi_dsub+0x7a8>
 80017a8:	4649      	mov	r1, r9
 80017aa:	2900      	cmp	r1, #0
 80017ac:	d000      	beq.n	80017b0 <__aeabi_dsub+0x15c>
 80017ae:	e0d6      	b.n	800195e <__aeabi_dsub+0x30a>
 80017b0:	4659      	mov	r1, fp
 80017b2:	4311      	orrs	r1, r2
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dsub+0x164>
 80017b6:	e12e      	b.n	8001a16 <__aeabi_dsub+0x3c2>
 80017b8:	1e59      	subs	r1, r3, #1
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d100      	bne.n	80017c0 <__aeabi_dsub+0x16c>
 80017be:	e1e6      	b.n	8001b8e <__aeabi_dsub+0x53a>
 80017c0:	42bb      	cmp	r3, r7
 80017c2:	d100      	bne.n	80017c6 <__aeabi_dsub+0x172>
 80017c4:	e182      	b.n	8001acc <__aeabi_dsub+0x478>
 80017c6:	2701      	movs	r7, #1
 80017c8:	000b      	movs	r3, r1
 80017ca:	2938      	cmp	r1, #56	@ 0x38
 80017cc:	dc14      	bgt.n	80017f8 <__aeabi_dsub+0x1a4>
 80017ce:	2b1f      	cmp	r3, #31
 80017d0:	dd00      	ble.n	80017d4 <__aeabi_dsub+0x180>
 80017d2:	e23c      	b.n	8001c4e <__aeabi_dsub+0x5fa>
 80017d4:	2720      	movs	r7, #32
 80017d6:	1af9      	subs	r1, r7, r3
 80017d8:	468c      	mov	ip, r1
 80017da:	4659      	mov	r1, fp
 80017dc:	4667      	mov	r7, ip
 80017de:	40b9      	lsls	r1, r7
 80017e0:	000f      	movs	r7, r1
 80017e2:	0011      	movs	r1, r2
 80017e4:	40d9      	lsrs	r1, r3
 80017e6:	430f      	orrs	r7, r1
 80017e8:	4661      	mov	r1, ip
 80017ea:	408a      	lsls	r2, r1
 80017ec:	1e51      	subs	r1, r2, #1
 80017ee:	418a      	sbcs	r2, r1
 80017f0:	4659      	mov	r1, fp
 80017f2:	40d9      	lsrs	r1, r3
 80017f4:	4317      	orrs	r7, r2
 80017f6:	1864      	adds	r4, r4, r1
 80017f8:	183f      	adds	r7, r7, r0
 80017fa:	4287      	cmp	r7, r0
 80017fc:	4180      	sbcs	r0, r0
 80017fe:	4240      	negs	r0, r0
 8001800:	1824      	adds	r4, r4, r0
 8001802:	0223      	lsls	r3, r4, #8
 8001804:	d400      	bmi.n	8001808 <__aeabi_dsub+0x1b4>
 8001806:	e0c6      	b.n	8001996 <__aeabi_dsub+0x342>
 8001808:	4b6b      	ldr	r3, [pc, #428]	@ (80019b8 <__aeabi_dsub+0x364>)
 800180a:	3501      	adds	r5, #1
 800180c:	429d      	cmp	r5, r3
 800180e:	d100      	bne.n	8001812 <__aeabi_dsub+0x1be>
 8001810:	e0b2      	b.n	8001978 <__aeabi_dsub+0x324>
 8001812:	2101      	movs	r1, #1
 8001814:	4b69      	ldr	r3, [pc, #420]	@ (80019bc <__aeabi_dsub+0x368>)
 8001816:	087a      	lsrs	r2, r7, #1
 8001818:	401c      	ands	r4, r3
 800181a:	4039      	ands	r1, r7
 800181c:	430a      	orrs	r2, r1
 800181e:	07e7      	lsls	r7, r4, #31
 8001820:	4317      	orrs	r7, r2
 8001822:	0864      	lsrs	r4, r4, #1
 8001824:	e79e      	b.n	8001764 <__aeabi_dsub+0x110>
 8001826:	4b66      	ldr	r3, [pc, #408]	@ (80019c0 <__aeabi_dsub+0x36c>)
 8001828:	4311      	orrs	r1, r2
 800182a:	468a      	mov	sl, r1
 800182c:	18eb      	adds	r3, r5, r3
 800182e:	2900      	cmp	r1, #0
 8001830:	d028      	beq.n	8001884 <__aeabi_dsub+0x230>
 8001832:	4566      	cmp	r6, ip
 8001834:	d02c      	beq.n	8001890 <__aeabi_dsub+0x23c>
 8001836:	2b00      	cmp	r3, #0
 8001838:	d05b      	beq.n	80018f2 <__aeabi_dsub+0x29e>
 800183a:	2d00      	cmp	r5, #0
 800183c:	d100      	bne.n	8001840 <__aeabi_dsub+0x1ec>
 800183e:	e12c      	b.n	8001a9a <__aeabi_dsub+0x446>
 8001840:	465b      	mov	r3, fp
 8001842:	4666      	mov	r6, ip
 8001844:	075f      	lsls	r7, r3, #29
 8001846:	08d2      	lsrs	r2, r2, #3
 8001848:	4317      	orrs	r7, r2
 800184a:	08dd      	lsrs	r5, r3, #3
 800184c:	003b      	movs	r3, r7
 800184e:	432b      	orrs	r3, r5
 8001850:	d100      	bne.n	8001854 <__aeabi_dsub+0x200>
 8001852:	e0e2      	b.n	8001a1a <__aeabi_dsub+0x3c6>
 8001854:	2480      	movs	r4, #128	@ 0x80
 8001856:	0324      	lsls	r4, r4, #12
 8001858:	432c      	orrs	r4, r5
 800185a:	0324      	lsls	r4, r4, #12
 800185c:	4d56      	ldr	r5, [pc, #344]	@ (80019b8 <__aeabi_dsub+0x364>)
 800185e:	0b24      	lsrs	r4, r4, #12
 8001860:	e08c      	b.n	800197c <__aeabi_dsub+0x328>
 8001862:	4659      	mov	r1, fp
 8001864:	4311      	orrs	r1, r2
 8001866:	d100      	bne.n	800186a <__aeabi_dsub+0x216>
 8001868:	e0d5      	b.n	8001a16 <__aeabi_dsub+0x3c2>
 800186a:	1e59      	subs	r1, r3, #1
 800186c:	2b01      	cmp	r3, #1
 800186e:	d100      	bne.n	8001872 <__aeabi_dsub+0x21e>
 8001870:	e1b9      	b.n	8001be6 <__aeabi_dsub+0x592>
 8001872:	42bb      	cmp	r3, r7
 8001874:	d100      	bne.n	8001878 <__aeabi_dsub+0x224>
 8001876:	e1b1      	b.n	8001bdc <__aeabi_dsub+0x588>
 8001878:	2701      	movs	r7, #1
 800187a:	000b      	movs	r3, r1
 800187c:	2938      	cmp	r1, #56	@ 0x38
 800187e:	dd00      	ble.n	8001882 <__aeabi_dsub+0x22e>
 8001880:	e740      	b.n	8001704 <__aeabi_dsub+0xb0>
 8001882:	e72a      	b.n	80016da <__aeabi_dsub+0x86>
 8001884:	4661      	mov	r1, ip
 8001886:	2701      	movs	r7, #1
 8001888:	4079      	eors	r1, r7
 800188a:	468c      	mov	ip, r1
 800188c:	4566      	cmp	r6, ip
 800188e:	d1d2      	bne.n	8001836 <__aeabi_dsub+0x1e2>
 8001890:	2b00      	cmp	r3, #0
 8001892:	d100      	bne.n	8001896 <__aeabi_dsub+0x242>
 8001894:	e0c5      	b.n	8001a22 <__aeabi_dsub+0x3ce>
 8001896:	2d00      	cmp	r5, #0
 8001898:	d000      	beq.n	800189c <__aeabi_dsub+0x248>
 800189a:	e155      	b.n	8001b48 <__aeabi_dsub+0x4f4>
 800189c:	464b      	mov	r3, r9
 800189e:	0025      	movs	r5, r4
 80018a0:	4305      	orrs	r5, r0
 80018a2:	d100      	bne.n	80018a6 <__aeabi_dsub+0x252>
 80018a4:	e212      	b.n	8001ccc <__aeabi_dsub+0x678>
 80018a6:	1e59      	subs	r1, r3, #1
 80018a8:	468c      	mov	ip, r1
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d100      	bne.n	80018b0 <__aeabi_dsub+0x25c>
 80018ae:	e249      	b.n	8001d44 <__aeabi_dsub+0x6f0>
 80018b0:	4d41      	ldr	r5, [pc, #260]	@ (80019b8 <__aeabi_dsub+0x364>)
 80018b2:	42ab      	cmp	r3, r5
 80018b4:	d100      	bne.n	80018b8 <__aeabi_dsub+0x264>
 80018b6:	e28f      	b.n	8001dd8 <__aeabi_dsub+0x784>
 80018b8:	2701      	movs	r7, #1
 80018ba:	2938      	cmp	r1, #56	@ 0x38
 80018bc:	dc11      	bgt.n	80018e2 <__aeabi_dsub+0x28e>
 80018be:	4663      	mov	r3, ip
 80018c0:	2b1f      	cmp	r3, #31
 80018c2:	dd00      	ble.n	80018c6 <__aeabi_dsub+0x272>
 80018c4:	e25b      	b.n	8001d7e <__aeabi_dsub+0x72a>
 80018c6:	4661      	mov	r1, ip
 80018c8:	2320      	movs	r3, #32
 80018ca:	0027      	movs	r7, r4
 80018cc:	1a5b      	subs	r3, r3, r1
 80018ce:	0005      	movs	r5, r0
 80018d0:	4098      	lsls	r0, r3
 80018d2:	409f      	lsls	r7, r3
 80018d4:	40cd      	lsrs	r5, r1
 80018d6:	1e43      	subs	r3, r0, #1
 80018d8:	4198      	sbcs	r0, r3
 80018da:	40cc      	lsrs	r4, r1
 80018dc:	432f      	orrs	r7, r5
 80018de:	4307      	orrs	r7, r0
 80018e0:	44a3      	add	fp, r4
 80018e2:	18bf      	adds	r7, r7, r2
 80018e4:	4297      	cmp	r7, r2
 80018e6:	4192      	sbcs	r2, r2
 80018e8:	4252      	negs	r2, r2
 80018ea:	445a      	add	r2, fp
 80018ec:	0014      	movs	r4, r2
 80018ee:	464d      	mov	r5, r9
 80018f0:	e787      	b.n	8001802 <__aeabi_dsub+0x1ae>
 80018f2:	4f34      	ldr	r7, [pc, #208]	@ (80019c4 <__aeabi_dsub+0x370>)
 80018f4:	1c6b      	adds	r3, r5, #1
 80018f6:	423b      	tst	r3, r7
 80018f8:	d000      	beq.n	80018fc <__aeabi_dsub+0x2a8>
 80018fa:	e0b6      	b.n	8001a6a <__aeabi_dsub+0x416>
 80018fc:	4659      	mov	r1, fp
 80018fe:	0023      	movs	r3, r4
 8001900:	4311      	orrs	r1, r2
 8001902:	000f      	movs	r7, r1
 8001904:	4303      	orrs	r3, r0
 8001906:	2d00      	cmp	r5, #0
 8001908:	d000      	beq.n	800190c <__aeabi_dsub+0x2b8>
 800190a:	e126      	b.n	8001b5a <__aeabi_dsub+0x506>
 800190c:	2b00      	cmp	r3, #0
 800190e:	d100      	bne.n	8001912 <__aeabi_dsub+0x2be>
 8001910:	e1c0      	b.n	8001c94 <__aeabi_dsub+0x640>
 8001912:	2900      	cmp	r1, #0
 8001914:	d100      	bne.n	8001918 <__aeabi_dsub+0x2c4>
 8001916:	e0a1      	b.n	8001a5c <__aeabi_dsub+0x408>
 8001918:	1a83      	subs	r3, r0, r2
 800191a:	4698      	mov	r8, r3
 800191c:	465b      	mov	r3, fp
 800191e:	4540      	cmp	r0, r8
 8001920:	41ad      	sbcs	r5, r5
 8001922:	1ae3      	subs	r3, r4, r3
 8001924:	426d      	negs	r5, r5
 8001926:	1b5b      	subs	r3, r3, r5
 8001928:	2580      	movs	r5, #128	@ 0x80
 800192a:	042d      	lsls	r5, r5, #16
 800192c:	422b      	tst	r3, r5
 800192e:	d100      	bne.n	8001932 <__aeabi_dsub+0x2de>
 8001930:	e14b      	b.n	8001bca <__aeabi_dsub+0x576>
 8001932:	465b      	mov	r3, fp
 8001934:	1a10      	subs	r0, r2, r0
 8001936:	4282      	cmp	r2, r0
 8001938:	4192      	sbcs	r2, r2
 800193a:	1b1c      	subs	r4, r3, r4
 800193c:	0007      	movs	r7, r0
 800193e:	2601      	movs	r6, #1
 8001940:	4663      	mov	r3, ip
 8001942:	4252      	negs	r2, r2
 8001944:	1aa4      	subs	r4, r4, r2
 8001946:	4327      	orrs	r7, r4
 8001948:	401e      	ands	r6, r3
 800194a:	2f00      	cmp	r7, #0
 800194c:	d100      	bne.n	8001950 <__aeabi_dsub+0x2fc>
 800194e:	e142      	b.n	8001bd6 <__aeabi_dsub+0x582>
 8001950:	422c      	tst	r4, r5
 8001952:	d100      	bne.n	8001956 <__aeabi_dsub+0x302>
 8001954:	e26d      	b.n	8001e32 <__aeabi_dsub+0x7de>
 8001956:	4b19      	ldr	r3, [pc, #100]	@ (80019bc <__aeabi_dsub+0x368>)
 8001958:	2501      	movs	r5, #1
 800195a:	401c      	ands	r4, r3
 800195c:	e71b      	b.n	8001796 <__aeabi_dsub+0x142>
 800195e:	42bd      	cmp	r5, r7
 8001960:	d100      	bne.n	8001964 <__aeabi_dsub+0x310>
 8001962:	e13b      	b.n	8001bdc <__aeabi_dsub+0x588>
 8001964:	2701      	movs	r7, #1
 8001966:	2b38      	cmp	r3, #56	@ 0x38
 8001968:	dd00      	ble.n	800196c <__aeabi_dsub+0x318>
 800196a:	e745      	b.n	80017f8 <__aeabi_dsub+0x1a4>
 800196c:	2780      	movs	r7, #128	@ 0x80
 800196e:	4659      	mov	r1, fp
 8001970:	043f      	lsls	r7, r7, #16
 8001972:	4339      	orrs	r1, r7
 8001974:	468b      	mov	fp, r1
 8001976:	e72a      	b.n	80017ce <__aeabi_dsub+0x17a>
 8001978:	2400      	movs	r4, #0
 800197a:	2700      	movs	r7, #0
 800197c:	052d      	lsls	r5, r5, #20
 800197e:	4325      	orrs	r5, r4
 8001980:	07f6      	lsls	r6, r6, #31
 8001982:	4335      	orrs	r5, r6
 8001984:	0038      	movs	r0, r7
 8001986:	0029      	movs	r1, r5
 8001988:	b003      	add	sp, #12
 800198a:	bcf0      	pop	{r4, r5, r6, r7}
 800198c:	46bb      	mov	fp, r7
 800198e:	46b2      	mov	sl, r6
 8001990:	46a9      	mov	r9, r5
 8001992:	46a0      	mov	r8, r4
 8001994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001996:	077b      	lsls	r3, r7, #29
 8001998:	d004      	beq.n	80019a4 <__aeabi_dsub+0x350>
 800199a:	230f      	movs	r3, #15
 800199c:	403b      	ands	r3, r7
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d000      	beq.n	80019a4 <__aeabi_dsub+0x350>
 80019a2:	e6e7      	b.n	8001774 <__aeabi_dsub+0x120>
 80019a4:	002b      	movs	r3, r5
 80019a6:	08f8      	lsrs	r0, r7, #3
 80019a8:	4a03      	ldr	r2, [pc, #12]	@ (80019b8 <__aeabi_dsub+0x364>)
 80019aa:	0767      	lsls	r7, r4, #29
 80019ac:	4307      	orrs	r7, r0
 80019ae:	08e5      	lsrs	r5, r4, #3
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d100      	bne.n	80019b6 <__aeabi_dsub+0x362>
 80019b4:	e74a      	b.n	800184c <__aeabi_dsub+0x1f8>
 80019b6:	e0a5      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 80019b8:	000007ff 	.word	0x000007ff
 80019bc:	ff7fffff 	.word	0xff7fffff
 80019c0:	fffff801 	.word	0xfffff801
 80019c4:	000007fe 	.word	0x000007fe
 80019c8:	0038      	movs	r0, r7
 80019ca:	f000 fb25 	bl	8002018 <__clzsi2>
 80019ce:	0003      	movs	r3, r0
 80019d0:	3318      	adds	r3, #24
 80019d2:	2b1f      	cmp	r3, #31
 80019d4:	dc00      	bgt.n	80019d8 <__aeabi_dsub+0x384>
 80019d6:	e6a7      	b.n	8001728 <__aeabi_dsub+0xd4>
 80019d8:	003a      	movs	r2, r7
 80019da:	3808      	subs	r0, #8
 80019dc:	4082      	lsls	r2, r0
 80019de:	429d      	cmp	r5, r3
 80019e0:	dd00      	ble.n	80019e4 <__aeabi_dsub+0x390>
 80019e2:	e08a      	b.n	8001afa <__aeabi_dsub+0x4a6>
 80019e4:	1b5b      	subs	r3, r3, r5
 80019e6:	1c58      	adds	r0, r3, #1
 80019e8:	281f      	cmp	r0, #31
 80019ea:	dc00      	bgt.n	80019ee <__aeabi_dsub+0x39a>
 80019ec:	e1d8      	b.n	8001da0 <__aeabi_dsub+0x74c>
 80019ee:	0017      	movs	r7, r2
 80019f0:	3b1f      	subs	r3, #31
 80019f2:	40df      	lsrs	r7, r3
 80019f4:	2820      	cmp	r0, #32
 80019f6:	d005      	beq.n	8001a04 <__aeabi_dsub+0x3b0>
 80019f8:	2340      	movs	r3, #64	@ 0x40
 80019fa:	1a1b      	subs	r3, r3, r0
 80019fc:	409a      	lsls	r2, r3
 80019fe:	1e53      	subs	r3, r2, #1
 8001a00:	419a      	sbcs	r2, r3
 8001a02:	4317      	orrs	r7, r2
 8001a04:	2500      	movs	r5, #0
 8001a06:	2f00      	cmp	r7, #0
 8001a08:	d100      	bne.n	8001a0c <__aeabi_dsub+0x3b8>
 8001a0a:	e0e5      	b.n	8001bd8 <__aeabi_dsub+0x584>
 8001a0c:	077b      	lsls	r3, r7, #29
 8001a0e:	d000      	beq.n	8001a12 <__aeabi_dsub+0x3be>
 8001a10:	e6ab      	b.n	800176a <__aeabi_dsub+0x116>
 8001a12:	002c      	movs	r4, r5
 8001a14:	e7c6      	b.n	80019a4 <__aeabi_dsub+0x350>
 8001a16:	08c0      	lsrs	r0, r0, #3
 8001a18:	e7c6      	b.n	80019a8 <__aeabi_dsub+0x354>
 8001a1a:	2700      	movs	r7, #0
 8001a1c:	2400      	movs	r4, #0
 8001a1e:	4dd1      	ldr	r5, [pc, #836]	@ (8001d64 <__aeabi_dsub+0x710>)
 8001a20:	e7ac      	b.n	800197c <__aeabi_dsub+0x328>
 8001a22:	4fd1      	ldr	r7, [pc, #836]	@ (8001d68 <__aeabi_dsub+0x714>)
 8001a24:	1c6b      	adds	r3, r5, #1
 8001a26:	423b      	tst	r3, r7
 8001a28:	d171      	bne.n	8001b0e <__aeabi_dsub+0x4ba>
 8001a2a:	0023      	movs	r3, r4
 8001a2c:	4303      	orrs	r3, r0
 8001a2e:	2d00      	cmp	r5, #0
 8001a30:	d000      	beq.n	8001a34 <__aeabi_dsub+0x3e0>
 8001a32:	e14e      	b.n	8001cd2 <__aeabi_dsub+0x67e>
 8001a34:	4657      	mov	r7, sl
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d100      	bne.n	8001a3c <__aeabi_dsub+0x3e8>
 8001a3a:	e1b5      	b.n	8001da8 <__aeabi_dsub+0x754>
 8001a3c:	2f00      	cmp	r7, #0
 8001a3e:	d00d      	beq.n	8001a5c <__aeabi_dsub+0x408>
 8001a40:	1883      	adds	r3, r0, r2
 8001a42:	4283      	cmp	r3, r0
 8001a44:	4180      	sbcs	r0, r0
 8001a46:	445c      	add	r4, fp
 8001a48:	4240      	negs	r0, r0
 8001a4a:	1824      	adds	r4, r4, r0
 8001a4c:	0222      	lsls	r2, r4, #8
 8001a4e:	d500      	bpl.n	8001a52 <__aeabi_dsub+0x3fe>
 8001a50:	e1c8      	b.n	8001de4 <__aeabi_dsub+0x790>
 8001a52:	001f      	movs	r7, r3
 8001a54:	4698      	mov	r8, r3
 8001a56:	4327      	orrs	r7, r4
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0x408>
 8001a5a:	e0bc      	b.n	8001bd6 <__aeabi_dsub+0x582>
 8001a5c:	4643      	mov	r3, r8
 8001a5e:	0767      	lsls	r7, r4, #29
 8001a60:	08db      	lsrs	r3, r3, #3
 8001a62:	431f      	orrs	r7, r3
 8001a64:	08e5      	lsrs	r5, r4, #3
 8001a66:	2300      	movs	r3, #0
 8001a68:	e04c      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001a6a:	1a83      	subs	r3, r0, r2
 8001a6c:	4698      	mov	r8, r3
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4540      	cmp	r0, r8
 8001a72:	41bf      	sbcs	r7, r7
 8001a74:	1ae3      	subs	r3, r4, r3
 8001a76:	427f      	negs	r7, r7
 8001a78:	1bdb      	subs	r3, r3, r7
 8001a7a:	021f      	lsls	r7, r3, #8
 8001a7c:	d47c      	bmi.n	8001b78 <__aeabi_dsub+0x524>
 8001a7e:	4647      	mov	r7, r8
 8001a80:	431f      	orrs	r7, r3
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dsub+0x432>
 8001a84:	e0a6      	b.n	8001bd4 <__aeabi_dsub+0x580>
 8001a86:	001c      	movs	r4, r3
 8001a88:	4647      	mov	r7, r8
 8001a8a:	e645      	b.n	8001718 <__aeabi_dsub+0xc4>
 8001a8c:	4cb7      	ldr	r4, [pc, #732]	@ (8001d6c <__aeabi_dsub+0x718>)
 8001a8e:	1aed      	subs	r5, r5, r3
 8001a90:	4014      	ands	r4, r2
 8001a92:	077b      	lsls	r3, r7, #29
 8001a94:	d000      	beq.n	8001a98 <__aeabi_dsub+0x444>
 8001a96:	e780      	b.n	800199a <__aeabi_dsub+0x346>
 8001a98:	e784      	b.n	80019a4 <__aeabi_dsub+0x350>
 8001a9a:	464b      	mov	r3, r9
 8001a9c:	0025      	movs	r5, r4
 8001a9e:	4305      	orrs	r5, r0
 8001aa0:	d066      	beq.n	8001b70 <__aeabi_dsub+0x51c>
 8001aa2:	1e5f      	subs	r7, r3, #1
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dsub+0x456>
 8001aa8:	e0fc      	b.n	8001ca4 <__aeabi_dsub+0x650>
 8001aaa:	4dae      	ldr	r5, [pc, #696]	@ (8001d64 <__aeabi_dsub+0x710>)
 8001aac:	42ab      	cmp	r3, r5
 8001aae:	d100      	bne.n	8001ab2 <__aeabi_dsub+0x45e>
 8001ab0:	e15e      	b.n	8001d70 <__aeabi_dsub+0x71c>
 8001ab2:	4666      	mov	r6, ip
 8001ab4:	2f38      	cmp	r7, #56	@ 0x38
 8001ab6:	dc00      	bgt.n	8001aba <__aeabi_dsub+0x466>
 8001ab8:	e0b4      	b.n	8001c24 <__aeabi_dsub+0x5d0>
 8001aba:	2001      	movs	r0, #1
 8001abc:	1a17      	subs	r7, r2, r0
 8001abe:	42ba      	cmp	r2, r7
 8001ac0:	4192      	sbcs	r2, r2
 8001ac2:	465b      	mov	r3, fp
 8001ac4:	4252      	negs	r2, r2
 8001ac6:	464d      	mov	r5, r9
 8001ac8:	1a9c      	subs	r4, r3, r2
 8001aca:	e620      	b.n	800170e <__aeabi_dsub+0xba>
 8001acc:	0767      	lsls	r7, r4, #29
 8001ace:	08c0      	lsrs	r0, r0, #3
 8001ad0:	4307      	orrs	r7, r0
 8001ad2:	08e5      	lsrs	r5, r4, #3
 8001ad4:	e6ba      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001ad6:	001f      	movs	r7, r3
 8001ad8:	4659      	mov	r1, fp
 8001ada:	3f20      	subs	r7, #32
 8001adc:	40f9      	lsrs	r1, r7
 8001ade:	000f      	movs	r7, r1
 8001ae0:	2b20      	cmp	r3, #32
 8001ae2:	d005      	beq.n	8001af0 <__aeabi_dsub+0x49c>
 8001ae4:	2140      	movs	r1, #64	@ 0x40
 8001ae6:	1acb      	subs	r3, r1, r3
 8001ae8:	4659      	mov	r1, fp
 8001aea:	4099      	lsls	r1, r3
 8001aec:	430a      	orrs	r2, r1
 8001aee:	4692      	mov	sl, r2
 8001af0:	4653      	mov	r3, sl
 8001af2:	1e5a      	subs	r2, r3, #1
 8001af4:	4193      	sbcs	r3, r2
 8001af6:	431f      	orrs	r7, r3
 8001af8:	e604      	b.n	8001704 <__aeabi_dsub+0xb0>
 8001afa:	1aeb      	subs	r3, r5, r3
 8001afc:	4d9b      	ldr	r5, [pc, #620]	@ (8001d6c <__aeabi_dsub+0x718>)
 8001afe:	4015      	ands	r5, r2
 8001b00:	076f      	lsls	r7, r5, #29
 8001b02:	08ed      	lsrs	r5, r5, #3
 8001b04:	032c      	lsls	r4, r5, #12
 8001b06:	055d      	lsls	r5, r3, #21
 8001b08:	0b24      	lsrs	r4, r4, #12
 8001b0a:	0d6d      	lsrs	r5, r5, #21
 8001b0c:	e736      	b.n	800197c <__aeabi_dsub+0x328>
 8001b0e:	4d95      	ldr	r5, [pc, #596]	@ (8001d64 <__aeabi_dsub+0x710>)
 8001b10:	42ab      	cmp	r3, r5
 8001b12:	d100      	bne.n	8001b16 <__aeabi_dsub+0x4c2>
 8001b14:	e0d6      	b.n	8001cc4 <__aeabi_dsub+0x670>
 8001b16:	1882      	adds	r2, r0, r2
 8001b18:	0021      	movs	r1, r4
 8001b1a:	4282      	cmp	r2, r0
 8001b1c:	4180      	sbcs	r0, r0
 8001b1e:	4459      	add	r1, fp
 8001b20:	4240      	negs	r0, r0
 8001b22:	1808      	adds	r0, r1, r0
 8001b24:	07c7      	lsls	r7, r0, #31
 8001b26:	0852      	lsrs	r2, r2, #1
 8001b28:	4317      	orrs	r7, r2
 8001b2a:	0844      	lsrs	r4, r0, #1
 8001b2c:	0752      	lsls	r2, r2, #29
 8001b2e:	d400      	bmi.n	8001b32 <__aeabi_dsub+0x4de>
 8001b30:	e185      	b.n	8001e3e <__aeabi_dsub+0x7ea>
 8001b32:	220f      	movs	r2, #15
 8001b34:	001d      	movs	r5, r3
 8001b36:	403a      	ands	r2, r7
 8001b38:	2a04      	cmp	r2, #4
 8001b3a:	d000      	beq.n	8001b3e <__aeabi_dsub+0x4ea>
 8001b3c:	e61a      	b.n	8001774 <__aeabi_dsub+0x120>
 8001b3e:	08ff      	lsrs	r7, r7, #3
 8001b40:	0764      	lsls	r4, r4, #29
 8001b42:	4327      	orrs	r7, r4
 8001b44:	0905      	lsrs	r5, r0, #4
 8001b46:	e7dd      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001b48:	465b      	mov	r3, fp
 8001b4a:	08d2      	lsrs	r2, r2, #3
 8001b4c:	075f      	lsls	r7, r3, #29
 8001b4e:	4317      	orrs	r7, r2
 8001b50:	08dd      	lsrs	r5, r3, #3
 8001b52:	e67b      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001b54:	2700      	movs	r7, #0
 8001b56:	2400      	movs	r4, #0
 8001b58:	e710      	b.n	800197c <__aeabi_dsub+0x328>
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d000      	beq.n	8001b60 <__aeabi_dsub+0x50c>
 8001b5e:	e0d6      	b.n	8001d0e <__aeabi_dsub+0x6ba>
 8001b60:	2900      	cmp	r1, #0
 8001b62:	d000      	beq.n	8001b66 <__aeabi_dsub+0x512>
 8001b64:	e12f      	b.n	8001dc6 <__aeabi_dsub+0x772>
 8001b66:	2480      	movs	r4, #128	@ 0x80
 8001b68:	2600      	movs	r6, #0
 8001b6a:	4d7e      	ldr	r5, [pc, #504]	@ (8001d64 <__aeabi_dsub+0x710>)
 8001b6c:	0324      	lsls	r4, r4, #12
 8001b6e:	e705      	b.n	800197c <__aeabi_dsub+0x328>
 8001b70:	4666      	mov	r6, ip
 8001b72:	465c      	mov	r4, fp
 8001b74:	08d0      	lsrs	r0, r2, #3
 8001b76:	e717      	b.n	80019a8 <__aeabi_dsub+0x354>
 8001b78:	465b      	mov	r3, fp
 8001b7a:	1a17      	subs	r7, r2, r0
 8001b7c:	42ba      	cmp	r2, r7
 8001b7e:	4192      	sbcs	r2, r2
 8001b80:	1b1c      	subs	r4, r3, r4
 8001b82:	2601      	movs	r6, #1
 8001b84:	4663      	mov	r3, ip
 8001b86:	4252      	negs	r2, r2
 8001b88:	1aa4      	subs	r4, r4, r2
 8001b8a:	401e      	ands	r6, r3
 8001b8c:	e5c4      	b.n	8001718 <__aeabi_dsub+0xc4>
 8001b8e:	1883      	adds	r3, r0, r2
 8001b90:	4283      	cmp	r3, r0
 8001b92:	4180      	sbcs	r0, r0
 8001b94:	445c      	add	r4, fp
 8001b96:	4240      	negs	r0, r0
 8001b98:	1825      	adds	r5, r4, r0
 8001b9a:	022a      	lsls	r2, r5, #8
 8001b9c:	d400      	bmi.n	8001ba0 <__aeabi_dsub+0x54c>
 8001b9e:	e0da      	b.n	8001d56 <__aeabi_dsub+0x702>
 8001ba0:	4a72      	ldr	r2, [pc, #456]	@ (8001d6c <__aeabi_dsub+0x718>)
 8001ba2:	085b      	lsrs	r3, r3, #1
 8001ba4:	4015      	ands	r5, r2
 8001ba6:	07ea      	lsls	r2, r5, #31
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	0869      	lsrs	r1, r5, #1
 8001bac:	075b      	lsls	r3, r3, #29
 8001bae:	d400      	bmi.n	8001bb2 <__aeabi_dsub+0x55e>
 8001bb0:	e14a      	b.n	8001e48 <__aeabi_dsub+0x7f4>
 8001bb2:	230f      	movs	r3, #15
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d100      	bne.n	8001bbc <__aeabi_dsub+0x568>
 8001bba:	e0fc      	b.n	8001db6 <__aeabi_dsub+0x762>
 8001bbc:	1d17      	adds	r7, r2, #4
 8001bbe:	4297      	cmp	r7, r2
 8001bc0:	41a4      	sbcs	r4, r4
 8001bc2:	4264      	negs	r4, r4
 8001bc4:	2502      	movs	r5, #2
 8001bc6:	1864      	adds	r4, r4, r1
 8001bc8:	e6ec      	b.n	80019a4 <__aeabi_dsub+0x350>
 8001bca:	4647      	mov	r7, r8
 8001bcc:	001c      	movs	r4, r3
 8001bce:	431f      	orrs	r7, r3
 8001bd0:	d000      	beq.n	8001bd4 <__aeabi_dsub+0x580>
 8001bd2:	e743      	b.n	8001a5c <__aeabi_dsub+0x408>
 8001bd4:	2600      	movs	r6, #0
 8001bd6:	2500      	movs	r5, #0
 8001bd8:	2400      	movs	r4, #0
 8001bda:	e6cf      	b.n	800197c <__aeabi_dsub+0x328>
 8001bdc:	08c0      	lsrs	r0, r0, #3
 8001bde:	0767      	lsls	r7, r4, #29
 8001be0:	4307      	orrs	r7, r0
 8001be2:	08e5      	lsrs	r5, r4, #3
 8001be4:	e632      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001be6:	1a87      	subs	r7, r0, r2
 8001be8:	465b      	mov	r3, fp
 8001bea:	42b8      	cmp	r0, r7
 8001bec:	4180      	sbcs	r0, r0
 8001bee:	1ae4      	subs	r4, r4, r3
 8001bf0:	4240      	negs	r0, r0
 8001bf2:	1a24      	subs	r4, r4, r0
 8001bf4:	0223      	lsls	r3, r4, #8
 8001bf6:	d428      	bmi.n	8001c4a <__aeabi_dsub+0x5f6>
 8001bf8:	0763      	lsls	r3, r4, #29
 8001bfa:	08ff      	lsrs	r7, r7, #3
 8001bfc:	431f      	orrs	r7, r3
 8001bfe:	08e5      	lsrs	r5, r4, #3
 8001c00:	2301      	movs	r3, #1
 8001c02:	e77f      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dsub+0x5b6>
 8001c08:	e673      	b.n	80018f2 <__aeabi_dsub+0x29e>
 8001c0a:	464b      	mov	r3, r9
 8001c0c:	1b5f      	subs	r7, r3, r5
 8001c0e:	003b      	movs	r3, r7
 8001c10:	2d00      	cmp	r5, #0
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dsub+0x5c2>
 8001c14:	e742      	b.n	8001a9c <__aeabi_dsub+0x448>
 8001c16:	2f38      	cmp	r7, #56	@ 0x38
 8001c18:	dd00      	ble.n	8001c1c <__aeabi_dsub+0x5c8>
 8001c1a:	e0ec      	b.n	8001df6 <__aeabi_dsub+0x7a2>
 8001c1c:	2380      	movs	r3, #128	@ 0x80
 8001c1e:	000e      	movs	r6, r1
 8001c20:	041b      	lsls	r3, r3, #16
 8001c22:	431c      	orrs	r4, r3
 8001c24:	2f1f      	cmp	r7, #31
 8001c26:	dc25      	bgt.n	8001c74 <__aeabi_dsub+0x620>
 8001c28:	2520      	movs	r5, #32
 8001c2a:	0023      	movs	r3, r4
 8001c2c:	1bed      	subs	r5, r5, r7
 8001c2e:	0001      	movs	r1, r0
 8001c30:	40a8      	lsls	r0, r5
 8001c32:	40ab      	lsls	r3, r5
 8001c34:	40f9      	lsrs	r1, r7
 8001c36:	1e45      	subs	r5, r0, #1
 8001c38:	41a8      	sbcs	r0, r5
 8001c3a:	430b      	orrs	r3, r1
 8001c3c:	40fc      	lsrs	r4, r7
 8001c3e:	4318      	orrs	r0, r3
 8001c40:	465b      	mov	r3, fp
 8001c42:	1b1b      	subs	r3, r3, r4
 8001c44:	469b      	mov	fp, r3
 8001c46:	e739      	b.n	8001abc <__aeabi_dsub+0x468>
 8001c48:	4666      	mov	r6, ip
 8001c4a:	2501      	movs	r5, #1
 8001c4c:	e562      	b.n	8001714 <__aeabi_dsub+0xc0>
 8001c4e:	001f      	movs	r7, r3
 8001c50:	4659      	mov	r1, fp
 8001c52:	3f20      	subs	r7, #32
 8001c54:	40f9      	lsrs	r1, r7
 8001c56:	468c      	mov	ip, r1
 8001c58:	2b20      	cmp	r3, #32
 8001c5a:	d005      	beq.n	8001c68 <__aeabi_dsub+0x614>
 8001c5c:	2740      	movs	r7, #64	@ 0x40
 8001c5e:	4659      	mov	r1, fp
 8001c60:	1afb      	subs	r3, r7, r3
 8001c62:	4099      	lsls	r1, r3
 8001c64:	430a      	orrs	r2, r1
 8001c66:	4692      	mov	sl, r2
 8001c68:	4657      	mov	r7, sl
 8001c6a:	1e7b      	subs	r3, r7, #1
 8001c6c:	419f      	sbcs	r7, r3
 8001c6e:	4663      	mov	r3, ip
 8001c70:	431f      	orrs	r7, r3
 8001c72:	e5c1      	b.n	80017f8 <__aeabi_dsub+0x1a4>
 8001c74:	003b      	movs	r3, r7
 8001c76:	0025      	movs	r5, r4
 8001c78:	3b20      	subs	r3, #32
 8001c7a:	40dd      	lsrs	r5, r3
 8001c7c:	2f20      	cmp	r7, #32
 8001c7e:	d004      	beq.n	8001c8a <__aeabi_dsub+0x636>
 8001c80:	2340      	movs	r3, #64	@ 0x40
 8001c82:	1bdb      	subs	r3, r3, r7
 8001c84:	409c      	lsls	r4, r3
 8001c86:	4320      	orrs	r0, r4
 8001c88:	4680      	mov	r8, r0
 8001c8a:	4640      	mov	r0, r8
 8001c8c:	1e43      	subs	r3, r0, #1
 8001c8e:	4198      	sbcs	r0, r3
 8001c90:	4328      	orrs	r0, r5
 8001c92:	e713      	b.n	8001abc <__aeabi_dsub+0x468>
 8001c94:	2900      	cmp	r1, #0
 8001c96:	d09d      	beq.n	8001bd4 <__aeabi_dsub+0x580>
 8001c98:	2601      	movs	r6, #1
 8001c9a:	4663      	mov	r3, ip
 8001c9c:	465c      	mov	r4, fp
 8001c9e:	4690      	mov	r8, r2
 8001ca0:	401e      	ands	r6, r3
 8001ca2:	e6db      	b.n	8001a5c <__aeabi_dsub+0x408>
 8001ca4:	1a17      	subs	r7, r2, r0
 8001ca6:	465b      	mov	r3, fp
 8001ca8:	42ba      	cmp	r2, r7
 8001caa:	4192      	sbcs	r2, r2
 8001cac:	1b1c      	subs	r4, r3, r4
 8001cae:	4252      	negs	r2, r2
 8001cb0:	1aa4      	subs	r4, r4, r2
 8001cb2:	0223      	lsls	r3, r4, #8
 8001cb4:	d4c8      	bmi.n	8001c48 <__aeabi_dsub+0x5f4>
 8001cb6:	0763      	lsls	r3, r4, #29
 8001cb8:	08ff      	lsrs	r7, r7, #3
 8001cba:	431f      	orrs	r7, r3
 8001cbc:	4666      	mov	r6, ip
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	08e5      	lsrs	r5, r4, #3
 8001cc2:	e71f      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001cc4:	001d      	movs	r5, r3
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	2700      	movs	r7, #0
 8001cca:	e657      	b.n	800197c <__aeabi_dsub+0x328>
 8001ccc:	465c      	mov	r4, fp
 8001cce:	08d0      	lsrs	r0, r2, #3
 8001cd0:	e66a      	b.n	80019a8 <__aeabi_dsub+0x354>
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dsub+0x684>
 8001cd6:	e737      	b.n	8001b48 <__aeabi_dsub+0x4f4>
 8001cd8:	4653      	mov	r3, sl
 8001cda:	08c0      	lsrs	r0, r0, #3
 8001cdc:	0767      	lsls	r7, r4, #29
 8001cde:	4307      	orrs	r7, r0
 8001ce0:	08e5      	lsrs	r5, r4, #3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d100      	bne.n	8001ce8 <__aeabi_dsub+0x694>
 8001ce6:	e5b1      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001ce8:	2380      	movs	r3, #128	@ 0x80
 8001cea:	031b      	lsls	r3, r3, #12
 8001cec:	421d      	tst	r5, r3
 8001cee:	d008      	beq.n	8001d02 <__aeabi_dsub+0x6ae>
 8001cf0:	4659      	mov	r1, fp
 8001cf2:	08c8      	lsrs	r0, r1, #3
 8001cf4:	4218      	tst	r0, r3
 8001cf6:	d104      	bne.n	8001d02 <__aeabi_dsub+0x6ae>
 8001cf8:	08d2      	lsrs	r2, r2, #3
 8001cfa:	0749      	lsls	r1, r1, #29
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	0017      	movs	r7, r2
 8001d00:	0005      	movs	r5, r0
 8001d02:	0f7b      	lsrs	r3, r7, #29
 8001d04:	00ff      	lsls	r7, r7, #3
 8001d06:	08ff      	lsrs	r7, r7, #3
 8001d08:	075b      	lsls	r3, r3, #29
 8001d0a:	431f      	orrs	r7, r3
 8001d0c:	e59e      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001d0e:	08c0      	lsrs	r0, r0, #3
 8001d10:	0763      	lsls	r3, r4, #29
 8001d12:	4318      	orrs	r0, r3
 8001d14:	08e5      	lsrs	r5, r4, #3
 8001d16:	2900      	cmp	r1, #0
 8001d18:	d053      	beq.n	8001dc2 <__aeabi_dsub+0x76e>
 8001d1a:	2380      	movs	r3, #128	@ 0x80
 8001d1c:	031b      	lsls	r3, r3, #12
 8001d1e:	421d      	tst	r5, r3
 8001d20:	d00a      	beq.n	8001d38 <__aeabi_dsub+0x6e4>
 8001d22:	4659      	mov	r1, fp
 8001d24:	08cc      	lsrs	r4, r1, #3
 8001d26:	421c      	tst	r4, r3
 8001d28:	d106      	bne.n	8001d38 <__aeabi_dsub+0x6e4>
 8001d2a:	2601      	movs	r6, #1
 8001d2c:	4663      	mov	r3, ip
 8001d2e:	0025      	movs	r5, r4
 8001d30:	08d0      	lsrs	r0, r2, #3
 8001d32:	0749      	lsls	r1, r1, #29
 8001d34:	4308      	orrs	r0, r1
 8001d36:	401e      	ands	r6, r3
 8001d38:	0f47      	lsrs	r7, r0, #29
 8001d3a:	00c0      	lsls	r0, r0, #3
 8001d3c:	08c0      	lsrs	r0, r0, #3
 8001d3e:	077f      	lsls	r7, r7, #29
 8001d40:	4307      	orrs	r7, r0
 8001d42:	e583      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001d44:	1883      	adds	r3, r0, r2
 8001d46:	4293      	cmp	r3, r2
 8001d48:	4192      	sbcs	r2, r2
 8001d4a:	445c      	add	r4, fp
 8001d4c:	4252      	negs	r2, r2
 8001d4e:	18a5      	adds	r5, r4, r2
 8001d50:	022a      	lsls	r2, r5, #8
 8001d52:	d500      	bpl.n	8001d56 <__aeabi_dsub+0x702>
 8001d54:	e724      	b.n	8001ba0 <__aeabi_dsub+0x54c>
 8001d56:	076f      	lsls	r7, r5, #29
 8001d58:	08db      	lsrs	r3, r3, #3
 8001d5a:	431f      	orrs	r7, r3
 8001d5c:	08ed      	lsrs	r5, r5, #3
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e6d0      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001d62:	46c0      	nop			@ (mov r8, r8)
 8001d64:	000007ff 	.word	0x000007ff
 8001d68:	000007fe 	.word	0x000007fe
 8001d6c:	ff7fffff 	.word	0xff7fffff
 8001d70:	465b      	mov	r3, fp
 8001d72:	08d2      	lsrs	r2, r2, #3
 8001d74:	075f      	lsls	r7, r3, #29
 8001d76:	4666      	mov	r6, ip
 8001d78:	4317      	orrs	r7, r2
 8001d7a:	08dd      	lsrs	r5, r3, #3
 8001d7c:	e566      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001d7e:	0025      	movs	r5, r4
 8001d80:	3b20      	subs	r3, #32
 8001d82:	40dd      	lsrs	r5, r3
 8001d84:	4663      	mov	r3, ip
 8001d86:	2b20      	cmp	r3, #32
 8001d88:	d005      	beq.n	8001d96 <__aeabi_dsub+0x742>
 8001d8a:	2340      	movs	r3, #64	@ 0x40
 8001d8c:	4661      	mov	r1, ip
 8001d8e:	1a5b      	subs	r3, r3, r1
 8001d90:	409c      	lsls	r4, r3
 8001d92:	4320      	orrs	r0, r4
 8001d94:	4680      	mov	r8, r0
 8001d96:	4647      	mov	r7, r8
 8001d98:	1e7b      	subs	r3, r7, #1
 8001d9a:	419f      	sbcs	r7, r3
 8001d9c:	432f      	orrs	r7, r5
 8001d9e:	e5a0      	b.n	80018e2 <__aeabi_dsub+0x28e>
 8001da0:	2120      	movs	r1, #32
 8001da2:	2700      	movs	r7, #0
 8001da4:	1a09      	subs	r1, r1, r0
 8001da6:	e4d2      	b.n	800174e <__aeabi_dsub+0xfa>
 8001da8:	2f00      	cmp	r7, #0
 8001daa:	d100      	bne.n	8001dae <__aeabi_dsub+0x75a>
 8001dac:	e713      	b.n	8001bd6 <__aeabi_dsub+0x582>
 8001dae:	465c      	mov	r4, fp
 8001db0:	0017      	movs	r7, r2
 8001db2:	2500      	movs	r5, #0
 8001db4:	e5f6      	b.n	80019a4 <__aeabi_dsub+0x350>
 8001db6:	08d7      	lsrs	r7, r2, #3
 8001db8:	0749      	lsls	r1, r1, #29
 8001dba:	2302      	movs	r3, #2
 8001dbc:	430f      	orrs	r7, r1
 8001dbe:	092d      	lsrs	r5, r5, #4
 8001dc0:	e6a0      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001dc2:	0007      	movs	r7, r0
 8001dc4:	e542      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001dc6:	465b      	mov	r3, fp
 8001dc8:	2601      	movs	r6, #1
 8001dca:	075f      	lsls	r7, r3, #29
 8001dcc:	08dd      	lsrs	r5, r3, #3
 8001dce:	4663      	mov	r3, ip
 8001dd0:	08d2      	lsrs	r2, r2, #3
 8001dd2:	4317      	orrs	r7, r2
 8001dd4:	401e      	ands	r6, r3
 8001dd6:	e539      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001dd8:	465b      	mov	r3, fp
 8001dda:	08d2      	lsrs	r2, r2, #3
 8001ddc:	075f      	lsls	r7, r3, #29
 8001dde:	4317      	orrs	r7, r2
 8001de0:	08dd      	lsrs	r5, r3, #3
 8001de2:	e533      	b.n	800184c <__aeabi_dsub+0x1f8>
 8001de4:	4a1e      	ldr	r2, [pc, #120]	@ (8001e60 <__aeabi_dsub+0x80c>)
 8001de6:	08db      	lsrs	r3, r3, #3
 8001de8:	4022      	ands	r2, r4
 8001dea:	0757      	lsls	r7, r2, #29
 8001dec:	0252      	lsls	r2, r2, #9
 8001dee:	2501      	movs	r5, #1
 8001df0:	431f      	orrs	r7, r3
 8001df2:	0b14      	lsrs	r4, r2, #12
 8001df4:	e5c2      	b.n	800197c <__aeabi_dsub+0x328>
 8001df6:	000e      	movs	r6, r1
 8001df8:	2001      	movs	r0, #1
 8001dfa:	e65f      	b.n	8001abc <__aeabi_dsub+0x468>
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00d      	beq.n	8001e1c <__aeabi_dsub+0x7c8>
 8001e00:	464b      	mov	r3, r9
 8001e02:	1b5b      	subs	r3, r3, r5
 8001e04:	469c      	mov	ip, r3
 8001e06:	2d00      	cmp	r5, #0
 8001e08:	d100      	bne.n	8001e0c <__aeabi_dsub+0x7b8>
 8001e0a:	e548      	b.n	800189e <__aeabi_dsub+0x24a>
 8001e0c:	2701      	movs	r7, #1
 8001e0e:	2b38      	cmp	r3, #56	@ 0x38
 8001e10:	dd00      	ble.n	8001e14 <__aeabi_dsub+0x7c0>
 8001e12:	e566      	b.n	80018e2 <__aeabi_dsub+0x28e>
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	041b      	lsls	r3, r3, #16
 8001e18:	431c      	orrs	r4, r3
 8001e1a:	e550      	b.n	80018be <__aeabi_dsub+0x26a>
 8001e1c:	1c6b      	adds	r3, r5, #1
 8001e1e:	4d11      	ldr	r5, [pc, #68]	@ (8001e64 <__aeabi_dsub+0x810>)
 8001e20:	422b      	tst	r3, r5
 8001e22:	d000      	beq.n	8001e26 <__aeabi_dsub+0x7d2>
 8001e24:	e673      	b.n	8001b0e <__aeabi_dsub+0x4ba>
 8001e26:	4659      	mov	r1, fp
 8001e28:	0023      	movs	r3, r4
 8001e2a:	4311      	orrs	r1, r2
 8001e2c:	468a      	mov	sl, r1
 8001e2e:	4303      	orrs	r3, r0
 8001e30:	e600      	b.n	8001a34 <__aeabi_dsub+0x3e0>
 8001e32:	0767      	lsls	r7, r4, #29
 8001e34:	08c0      	lsrs	r0, r0, #3
 8001e36:	2300      	movs	r3, #0
 8001e38:	4307      	orrs	r7, r0
 8001e3a:	08e5      	lsrs	r5, r4, #3
 8001e3c:	e662      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001e3e:	0764      	lsls	r4, r4, #29
 8001e40:	08ff      	lsrs	r7, r7, #3
 8001e42:	4327      	orrs	r7, r4
 8001e44:	0905      	lsrs	r5, r0, #4
 8001e46:	e65d      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001e48:	08d2      	lsrs	r2, r2, #3
 8001e4a:	0749      	lsls	r1, r1, #29
 8001e4c:	4311      	orrs	r1, r2
 8001e4e:	000f      	movs	r7, r1
 8001e50:	2302      	movs	r3, #2
 8001e52:	092d      	lsrs	r5, r5, #4
 8001e54:	e656      	b.n	8001b04 <__aeabi_dsub+0x4b0>
 8001e56:	0007      	movs	r7, r0
 8001e58:	e5a4      	b.n	80019a4 <__aeabi_dsub+0x350>
 8001e5a:	0038      	movs	r0, r7
 8001e5c:	e48f      	b.n	800177e <__aeabi_dsub+0x12a>
 8001e5e:	46c0      	nop			@ (mov r8, r8)
 8001e60:	ff7fffff 	.word	0xff7fffff
 8001e64:	000007fe 	.word	0x000007fe

08001e68 <__aeabi_d2iz>:
 8001e68:	000b      	movs	r3, r1
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	b570      	push	{r4, r5, r6, lr}
 8001e6e:	4d16      	ldr	r5, [pc, #88]	@ (8001ec8 <__aeabi_d2iz+0x60>)
 8001e70:	030c      	lsls	r4, r1, #12
 8001e72:	b082      	sub	sp, #8
 8001e74:	0049      	lsls	r1, r1, #1
 8001e76:	2000      	movs	r0, #0
 8001e78:	9200      	str	r2, [sp, #0]
 8001e7a:	9301      	str	r3, [sp, #4]
 8001e7c:	0b24      	lsrs	r4, r4, #12
 8001e7e:	0d49      	lsrs	r1, r1, #21
 8001e80:	0fde      	lsrs	r6, r3, #31
 8001e82:	42a9      	cmp	r1, r5
 8001e84:	dd04      	ble.n	8001e90 <__aeabi_d2iz+0x28>
 8001e86:	4811      	ldr	r0, [pc, #68]	@ (8001ecc <__aeabi_d2iz+0x64>)
 8001e88:	4281      	cmp	r1, r0
 8001e8a:	dd03      	ble.n	8001e94 <__aeabi_d2iz+0x2c>
 8001e8c:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <__aeabi_d2iz+0x68>)
 8001e8e:	18f0      	adds	r0, r6, r3
 8001e90:	b002      	add	sp, #8
 8001e92:	bd70      	pop	{r4, r5, r6, pc}
 8001e94:	2080      	movs	r0, #128	@ 0x80
 8001e96:	0340      	lsls	r0, r0, #13
 8001e98:	4320      	orrs	r0, r4
 8001e9a:	4c0e      	ldr	r4, [pc, #56]	@ (8001ed4 <__aeabi_d2iz+0x6c>)
 8001e9c:	1a64      	subs	r4, r4, r1
 8001e9e:	2c1f      	cmp	r4, #31
 8001ea0:	dd08      	ble.n	8001eb4 <__aeabi_d2iz+0x4c>
 8001ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed8 <__aeabi_d2iz+0x70>)
 8001ea4:	1a5b      	subs	r3, r3, r1
 8001ea6:	40d8      	lsrs	r0, r3
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	4258      	negs	r0, r3
 8001eac:	2e00      	cmp	r6, #0
 8001eae:	d1ef      	bne.n	8001e90 <__aeabi_d2iz+0x28>
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	e7ed      	b.n	8001e90 <__aeabi_d2iz+0x28>
 8001eb4:	4b09      	ldr	r3, [pc, #36]	@ (8001edc <__aeabi_d2iz+0x74>)
 8001eb6:	9a00      	ldr	r2, [sp, #0]
 8001eb8:	469c      	mov	ip, r3
 8001eba:	0003      	movs	r3, r0
 8001ebc:	4461      	add	r1, ip
 8001ebe:	408b      	lsls	r3, r1
 8001ec0:	40e2      	lsrs	r2, r4
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	e7f1      	b.n	8001eaa <__aeabi_d2iz+0x42>
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	000003fe 	.word	0x000003fe
 8001ecc:	0000041d 	.word	0x0000041d
 8001ed0:	7fffffff 	.word	0x7fffffff
 8001ed4:	00000433 	.word	0x00000433
 8001ed8:	00000413 	.word	0x00000413
 8001edc:	fffffbed 	.word	0xfffffbed

08001ee0 <__aeabi_ui2d>:
 8001ee0:	b510      	push	{r4, lr}
 8001ee2:	1e04      	subs	r4, r0, #0
 8001ee4:	d010      	beq.n	8001f08 <__aeabi_ui2d+0x28>
 8001ee6:	f000 f897 	bl	8002018 <__clzsi2>
 8001eea:	4b0e      	ldr	r3, [pc, #56]	@ (8001f24 <__aeabi_ui2d+0x44>)
 8001eec:	1a1b      	subs	r3, r3, r0
 8001eee:	055b      	lsls	r3, r3, #21
 8001ef0:	0d5b      	lsrs	r3, r3, #21
 8001ef2:	280a      	cmp	r0, #10
 8001ef4:	dc0f      	bgt.n	8001f16 <__aeabi_ui2d+0x36>
 8001ef6:	220b      	movs	r2, #11
 8001ef8:	0021      	movs	r1, r4
 8001efa:	1a12      	subs	r2, r2, r0
 8001efc:	40d1      	lsrs	r1, r2
 8001efe:	3015      	adds	r0, #21
 8001f00:	030a      	lsls	r2, r1, #12
 8001f02:	4084      	lsls	r4, r0
 8001f04:	0b12      	lsrs	r2, r2, #12
 8001f06:	e001      	b.n	8001f0c <__aeabi_ui2d+0x2c>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	051b      	lsls	r3, r3, #20
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	0020      	movs	r0, r4
 8001f12:	0019      	movs	r1, r3
 8001f14:	bd10      	pop	{r4, pc}
 8001f16:	0022      	movs	r2, r4
 8001f18:	380b      	subs	r0, #11
 8001f1a:	4082      	lsls	r2, r0
 8001f1c:	0312      	lsls	r2, r2, #12
 8001f1e:	2400      	movs	r4, #0
 8001f20:	0b12      	lsrs	r2, r2, #12
 8001f22:	e7f3      	b.n	8001f0c <__aeabi_ui2d+0x2c>
 8001f24:	0000041e 	.word	0x0000041e

08001f28 <__aeabi_cdrcmple>:
 8001f28:	4684      	mov	ip, r0
 8001f2a:	0010      	movs	r0, r2
 8001f2c:	4662      	mov	r2, ip
 8001f2e:	468c      	mov	ip, r1
 8001f30:	0019      	movs	r1, r3
 8001f32:	4663      	mov	r3, ip
 8001f34:	e000      	b.n	8001f38 <__aeabi_cdcmpeq>
 8001f36:	46c0      	nop			@ (mov r8, r8)

08001f38 <__aeabi_cdcmpeq>:
 8001f38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001f3a:	f000 f9f7 	bl	800232c <__ledf2>
 8001f3e:	2800      	cmp	r0, #0
 8001f40:	d401      	bmi.n	8001f46 <__aeabi_cdcmpeq+0xe>
 8001f42:	2100      	movs	r1, #0
 8001f44:	42c8      	cmn	r0, r1
 8001f46:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001f48 <__aeabi_dcmpeq>:
 8001f48:	b510      	push	{r4, lr}
 8001f4a:	f000 f93b 	bl	80021c4 <__eqdf2>
 8001f4e:	4240      	negs	r0, r0
 8001f50:	3001      	adds	r0, #1
 8001f52:	bd10      	pop	{r4, pc}

08001f54 <__aeabi_dcmplt>:
 8001f54:	b510      	push	{r4, lr}
 8001f56:	f000 f9e9 	bl	800232c <__ledf2>
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	db01      	blt.n	8001f62 <__aeabi_dcmplt+0xe>
 8001f5e:	2000      	movs	r0, #0
 8001f60:	bd10      	pop	{r4, pc}
 8001f62:	2001      	movs	r0, #1
 8001f64:	bd10      	pop	{r4, pc}
 8001f66:	46c0      	nop			@ (mov r8, r8)

08001f68 <__aeabi_dcmple>:
 8001f68:	b510      	push	{r4, lr}
 8001f6a:	f000 f9df 	bl	800232c <__ledf2>
 8001f6e:	2800      	cmp	r0, #0
 8001f70:	dd01      	ble.n	8001f76 <__aeabi_dcmple+0xe>
 8001f72:	2000      	movs	r0, #0
 8001f74:	bd10      	pop	{r4, pc}
 8001f76:	2001      	movs	r0, #1
 8001f78:	bd10      	pop	{r4, pc}
 8001f7a:	46c0      	nop			@ (mov r8, r8)

08001f7c <__aeabi_dcmpgt>:
 8001f7c:	b510      	push	{r4, lr}
 8001f7e:	f000 f965 	bl	800224c <__gedf2>
 8001f82:	2800      	cmp	r0, #0
 8001f84:	dc01      	bgt.n	8001f8a <__aeabi_dcmpgt+0xe>
 8001f86:	2000      	movs	r0, #0
 8001f88:	bd10      	pop	{r4, pc}
 8001f8a:	2001      	movs	r0, #1
 8001f8c:	bd10      	pop	{r4, pc}
 8001f8e:	46c0      	nop			@ (mov r8, r8)

08001f90 <__aeabi_dcmpge>:
 8001f90:	b510      	push	{r4, lr}
 8001f92:	f000 f95b 	bl	800224c <__gedf2>
 8001f96:	2800      	cmp	r0, #0
 8001f98:	da01      	bge.n	8001f9e <__aeabi_dcmpge+0xe>
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	bd10      	pop	{r4, pc}
 8001f9e:	2001      	movs	r0, #1
 8001fa0:	bd10      	pop	{r4, pc}
 8001fa2:	46c0      	nop			@ (mov r8, r8)

08001fa4 <__aeabi_cfrcmple>:
 8001fa4:	4684      	mov	ip, r0
 8001fa6:	0008      	movs	r0, r1
 8001fa8:	4661      	mov	r1, ip
 8001faa:	e7ff      	b.n	8001fac <__aeabi_cfcmpeq>

08001fac <__aeabi_cfcmpeq>:
 8001fac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001fae:	f000 f8c1 	bl	8002134 <__lesf2>
 8001fb2:	2800      	cmp	r0, #0
 8001fb4:	d401      	bmi.n	8001fba <__aeabi_cfcmpeq+0xe>
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	42c8      	cmn	r0, r1
 8001fba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001fbc <__aeabi_fcmpeq>:
 8001fbc:	b510      	push	{r4, lr}
 8001fbe:	f000 f849 	bl	8002054 <__eqsf2>
 8001fc2:	4240      	negs	r0, r0
 8001fc4:	3001      	adds	r0, #1
 8001fc6:	bd10      	pop	{r4, pc}

08001fc8 <__aeabi_fcmplt>:
 8001fc8:	b510      	push	{r4, lr}
 8001fca:	f000 f8b3 	bl	8002134 <__lesf2>
 8001fce:	2800      	cmp	r0, #0
 8001fd0:	db01      	blt.n	8001fd6 <__aeabi_fcmplt+0xe>
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	bd10      	pop	{r4, pc}
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	bd10      	pop	{r4, pc}
 8001fda:	46c0      	nop			@ (mov r8, r8)

08001fdc <__aeabi_fcmple>:
 8001fdc:	b510      	push	{r4, lr}
 8001fde:	f000 f8a9 	bl	8002134 <__lesf2>
 8001fe2:	2800      	cmp	r0, #0
 8001fe4:	dd01      	ble.n	8001fea <__aeabi_fcmple+0xe>
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	bd10      	pop	{r4, pc}
 8001fea:	2001      	movs	r0, #1
 8001fec:	bd10      	pop	{r4, pc}
 8001fee:	46c0      	nop			@ (mov r8, r8)

08001ff0 <__aeabi_fcmpgt>:
 8001ff0:	b510      	push	{r4, lr}
 8001ff2:	f000 f857 	bl	80020a4 <__gesf2>
 8001ff6:	2800      	cmp	r0, #0
 8001ff8:	dc01      	bgt.n	8001ffe <__aeabi_fcmpgt+0xe>
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	bd10      	pop	{r4, pc}
 8001ffe:	2001      	movs	r0, #1
 8002000:	bd10      	pop	{r4, pc}
 8002002:	46c0      	nop			@ (mov r8, r8)

08002004 <__aeabi_fcmpge>:
 8002004:	b510      	push	{r4, lr}
 8002006:	f000 f84d 	bl	80020a4 <__gesf2>
 800200a:	2800      	cmp	r0, #0
 800200c:	da01      	bge.n	8002012 <__aeabi_fcmpge+0xe>
 800200e:	2000      	movs	r0, #0
 8002010:	bd10      	pop	{r4, pc}
 8002012:	2001      	movs	r0, #1
 8002014:	bd10      	pop	{r4, pc}
 8002016:	46c0      	nop			@ (mov r8, r8)

08002018 <__clzsi2>:
 8002018:	211c      	movs	r1, #28
 800201a:	2301      	movs	r3, #1
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	4298      	cmp	r0, r3
 8002020:	d301      	bcc.n	8002026 <__clzsi2+0xe>
 8002022:	0c00      	lsrs	r0, r0, #16
 8002024:	3910      	subs	r1, #16
 8002026:	0a1b      	lsrs	r3, r3, #8
 8002028:	4298      	cmp	r0, r3
 800202a:	d301      	bcc.n	8002030 <__clzsi2+0x18>
 800202c:	0a00      	lsrs	r0, r0, #8
 800202e:	3908      	subs	r1, #8
 8002030:	091b      	lsrs	r3, r3, #4
 8002032:	4298      	cmp	r0, r3
 8002034:	d301      	bcc.n	800203a <__clzsi2+0x22>
 8002036:	0900      	lsrs	r0, r0, #4
 8002038:	3904      	subs	r1, #4
 800203a:	a202      	add	r2, pc, #8	@ (adr r2, 8002044 <__clzsi2+0x2c>)
 800203c:	5c10      	ldrb	r0, [r2, r0]
 800203e:	1840      	adds	r0, r0, r1
 8002040:	4770      	bx	lr
 8002042:	46c0      	nop			@ (mov r8, r8)
 8002044:	02020304 	.word	0x02020304
 8002048:	01010101 	.word	0x01010101
	...

08002054 <__eqsf2>:
 8002054:	b570      	push	{r4, r5, r6, lr}
 8002056:	0042      	lsls	r2, r0, #1
 8002058:	024e      	lsls	r6, r1, #9
 800205a:	004c      	lsls	r4, r1, #1
 800205c:	0245      	lsls	r5, r0, #9
 800205e:	0a6d      	lsrs	r5, r5, #9
 8002060:	0e12      	lsrs	r2, r2, #24
 8002062:	0fc3      	lsrs	r3, r0, #31
 8002064:	0a76      	lsrs	r6, r6, #9
 8002066:	0e24      	lsrs	r4, r4, #24
 8002068:	0fc9      	lsrs	r1, r1, #31
 800206a:	2aff      	cmp	r2, #255	@ 0xff
 800206c:	d010      	beq.n	8002090 <__eqsf2+0x3c>
 800206e:	2cff      	cmp	r4, #255	@ 0xff
 8002070:	d00c      	beq.n	800208c <__eqsf2+0x38>
 8002072:	2001      	movs	r0, #1
 8002074:	42a2      	cmp	r2, r4
 8002076:	d10a      	bne.n	800208e <__eqsf2+0x3a>
 8002078:	42b5      	cmp	r5, r6
 800207a:	d108      	bne.n	800208e <__eqsf2+0x3a>
 800207c:	428b      	cmp	r3, r1
 800207e:	d00f      	beq.n	80020a0 <__eqsf2+0x4c>
 8002080:	2a00      	cmp	r2, #0
 8002082:	d104      	bne.n	800208e <__eqsf2+0x3a>
 8002084:	0028      	movs	r0, r5
 8002086:	1e43      	subs	r3, r0, #1
 8002088:	4198      	sbcs	r0, r3
 800208a:	e000      	b.n	800208e <__eqsf2+0x3a>
 800208c:	2001      	movs	r0, #1
 800208e:	bd70      	pop	{r4, r5, r6, pc}
 8002090:	2001      	movs	r0, #1
 8002092:	2cff      	cmp	r4, #255	@ 0xff
 8002094:	d1fb      	bne.n	800208e <__eqsf2+0x3a>
 8002096:	4335      	orrs	r5, r6
 8002098:	d1f9      	bne.n	800208e <__eqsf2+0x3a>
 800209a:	404b      	eors	r3, r1
 800209c:	0018      	movs	r0, r3
 800209e:	e7f6      	b.n	800208e <__eqsf2+0x3a>
 80020a0:	2000      	movs	r0, #0
 80020a2:	e7f4      	b.n	800208e <__eqsf2+0x3a>

080020a4 <__gesf2>:
 80020a4:	b530      	push	{r4, r5, lr}
 80020a6:	0042      	lsls	r2, r0, #1
 80020a8:	0244      	lsls	r4, r0, #9
 80020aa:	024d      	lsls	r5, r1, #9
 80020ac:	0fc3      	lsrs	r3, r0, #31
 80020ae:	0048      	lsls	r0, r1, #1
 80020b0:	0a64      	lsrs	r4, r4, #9
 80020b2:	0e12      	lsrs	r2, r2, #24
 80020b4:	0a6d      	lsrs	r5, r5, #9
 80020b6:	0e00      	lsrs	r0, r0, #24
 80020b8:	0fc9      	lsrs	r1, r1, #31
 80020ba:	2aff      	cmp	r2, #255	@ 0xff
 80020bc:	d018      	beq.n	80020f0 <__gesf2+0x4c>
 80020be:	28ff      	cmp	r0, #255	@ 0xff
 80020c0:	d00a      	beq.n	80020d8 <__gesf2+0x34>
 80020c2:	2a00      	cmp	r2, #0
 80020c4:	d11e      	bne.n	8002104 <__gesf2+0x60>
 80020c6:	2800      	cmp	r0, #0
 80020c8:	d10a      	bne.n	80020e0 <__gesf2+0x3c>
 80020ca:	2d00      	cmp	r5, #0
 80020cc:	d029      	beq.n	8002122 <__gesf2+0x7e>
 80020ce:	2c00      	cmp	r4, #0
 80020d0:	d12d      	bne.n	800212e <__gesf2+0x8a>
 80020d2:	0048      	lsls	r0, r1, #1
 80020d4:	3801      	subs	r0, #1
 80020d6:	bd30      	pop	{r4, r5, pc}
 80020d8:	2d00      	cmp	r5, #0
 80020da:	d125      	bne.n	8002128 <__gesf2+0x84>
 80020dc:	2a00      	cmp	r2, #0
 80020de:	d101      	bne.n	80020e4 <__gesf2+0x40>
 80020e0:	2c00      	cmp	r4, #0
 80020e2:	d0f6      	beq.n	80020d2 <__gesf2+0x2e>
 80020e4:	428b      	cmp	r3, r1
 80020e6:	d019      	beq.n	800211c <__gesf2+0x78>
 80020e8:	2001      	movs	r0, #1
 80020ea:	425b      	negs	r3, r3
 80020ec:	4318      	orrs	r0, r3
 80020ee:	e7f2      	b.n	80020d6 <__gesf2+0x32>
 80020f0:	2c00      	cmp	r4, #0
 80020f2:	d119      	bne.n	8002128 <__gesf2+0x84>
 80020f4:	28ff      	cmp	r0, #255	@ 0xff
 80020f6:	d1f7      	bne.n	80020e8 <__gesf2+0x44>
 80020f8:	2d00      	cmp	r5, #0
 80020fa:	d115      	bne.n	8002128 <__gesf2+0x84>
 80020fc:	2000      	movs	r0, #0
 80020fe:	428b      	cmp	r3, r1
 8002100:	d1f2      	bne.n	80020e8 <__gesf2+0x44>
 8002102:	e7e8      	b.n	80020d6 <__gesf2+0x32>
 8002104:	2800      	cmp	r0, #0
 8002106:	d0ef      	beq.n	80020e8 <__gesf2+0x44>
 8002108:	428b      	cmp	r3, r1
 800210a:	d1ed      	bne.n	80020e8 <__gesf2+0x44>
 800210c:	4282      	cmp	r2, r0
 800210e:	dceb      	bgt.n	80020e8 <__gesf2+0x44>
 8002110:	db04      	blt.n	800211c <__gesf2+0x78>
 8002112:	42ac      	cmp	r4, r5
 8002114:	d8e8      	bhi.n	80020e8 <__gesf2+0x44>
 8002116:	2000      	movs	r0, #0
 8002118:	42ac      	cmp	r4, r5
 800211a:	d2dc      	bcs.n	80020d6 <__gesf2+0x32>
 800211c:	0058      	lsls	r0, r3, #1
 800211e:	3801      	subs	r0, #1
 8002120:	e7d9      	b.n	80020d6 <__gesf2+0x32>
 8002122:	2c00      	cmp	r4, #0
 8002124:	d0d7      	beq.n	80020d6 <__gesf2+0x32>
 8002126:	e7df      	b.n	80020e8 <__gesf2+0x44>
 8002128:	2002      	movs	r0, #2
 800212a:	4240      	negs	r0, r0
 800212c:	e7d3      	b.n	80020d6 <__gesf2+0x32>
 800212e:	428b      	cmp	r3, r1
 8002130:	d1da      	bne.n	80020e8 <__gesf2+0x44>
 8002132:	e7ee      	b.n	8002112 <__gesf2+0x6e>

08002134 <__lesf2>:
 8002134:	b530      	push	{r4, r5, lr}
 8002136:	0042      	lsls	r2, r0, #1
 8002138:	0244      	lsls	r4, r0, #9
 800213a:	024d      	lsls	r5, r1, #9
 800213c:	0fc3      	lsrs	r3, r0, #31
 800213e:	0048      	lsls	r0, r1, #1
 8002140:	0a64      	lsrs	r4, r4, #9
 8002142:	0e12      	lsrs	r2, r2, #24
 8002144:	0a6d      	lsrs	r5, r5, #9
 8002146:	0e00      	lsrs	r0, r0, #24
 8002148:	0fc9      	lsrs	r1, r1, #31
 800214a:	2aff      	cmp	r2, #255	@ 0xff
 800214c:	d017      	beq.n	800217e <__lesf2+0x4a>
 800214e:	28ff      	cmp	r0, #255	@ 0xff
 8002150:	d00a      	beq.n	8002168 <__lesf2+0x34>
 8002152:	2a00      	cmp	r2, #0
 8002154:	d11b      	bne.n	800218e <__lesf2+0x5a>
 8002156:	2800      	cmp	r0, #0
 8002158:	d10a      	bne.n	8002170 <__lesf2+0x3c>
 800215a:	2d00      	cmp	r5, #0
 800215c:	d01d      	beq.n	800219a <__lesf2+0x66>
 800215e:	2c00      	cmp	r4, #0
 8002160:	d12d      	bne.n	80021be <__lesf2+0x8a>
 8002162:	0048      	lsls	r0, r1, #1
 8002164:	3801      	subs	r0, #1
 8002166:	e011      	b.n	800218c <__lesf2+0x58>
 8002168:	2d00      	cmp	r5, #0
 800216a:	d10e      	bne.n	800218a <__lesf2+0x56>
 800216c:	2a00      	cmp	r2, #0
 800216e:	d101      	bne.n	8002174 <__lesf2+0x40>
 8002170:	2c00      	cmp	r4, #0
 8002172:	d0f6      	beq.n	8002162 <__lesf2+0x2e>
 8002174:	428b      	cmp	r3, r1
 8002176:	d10c      	bne.n	8002192 <__lesf2+0x5e>
 8002178:	0058      	lsls	r0, r3, #1
 800217a:	3801      	subs	r0, #1
 800217c:	e006      	b.n	800218c <__lesf2+0x58>
 800217e:	2c00      	cmp	r4, #0
 8002180:	d103      	bne.n	800218a <__lesf2+0x56>
 8002182:	28ff      	cmp	r0, #255	@ 0xff
 8002184:	d105      	bne.n	8002192 <__lesf2+0x5e>
 8002186:	2d00      	cmp	r5, #0
 8002188:	d015      	beq.n	80021b6 <__lesf2+0x82>
 800218a:	2002      	movs	r0, #2
 800218c:	bd30      	pop	{r4, r5, pc}
 800218e:	2800      	cmp	r0, #0
 8002190:	d106      	bne.n	80021a0 <__lesf2+0x6c>
 8002192:	2001      	movs	r0, #1
 8002194:	425b      	negs	r3, r3
 8002196:	4318      	orrs	r0, r3
 8002198:	e7f8      	b.n	800218c <__lesf2+0x58>
 800219a:	2c00      	cmp	r4, #0
 800219c:	d0f6      	beq.n	800218c <__lesf2+0x58>
 800219e:	e7f8      	b.n	8002192 <__lesf2+0x5e>
 80021a0:	428b      	cmp	r3, r1
 80021a2:	d1f6      	bne.n	8002192 <__lesf2+0x5e>
 80021a4:	4282      	cmp	r2, r0
 80021a6:	dcf4      	bgt.n	8002192 <__lesf2+0x5e>
 80021a8:	dbe6      	blt.n	8002178 <__lesf2+0x44>
 80021aa:	42ac      	cmp	r4, r5
 80021ac:	d8f1      	bhi.n	8002192 <__lesf2+0x5e>
 80021ae:	2000      	movs	r0, #0
 80021b0:	42ac      	cmp	r4, r5
 80021b2:	d2eb      	bcs.n	800218c <__lesf2+0x58>
 80021b4:	e7e0      	b.n	8002178 <__lesf2+0x44>
 80021b6:	2000      	movs	r0, #0
 80021b8:	428b      	cmp	r3, r1
 80021ba:	d1ea      	bne.n	8002192 <__lesf2+0x5e>
 80021bc:	e7e6      	b.n	800218c <__lesf2+0x58>
 80021be:	428b      	cmp	r3, r1
 80021c0:	d1e7      	bne.n	8002192 <__lesf2+0x5e>
 80021c2:	e7f2      	b.n	80021aa <__lesf2+0x76>

080021c4 <__eqdf2>:
 80021c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021c6:	4657      	mov	r7, sl
 80021c8:	46de      	mov	lr, fp
 80021ca:	464e      	mov	r6, r9
 80021cc:	4645      	mov	r5, r8
 80021ce:	b5e0      	push	{r5, r6, r7, lr}
 80021d0:	000d      	movs	r5, r1
 80021d2:	0004      	movs	r4, r0
 80021d4:	0fe8      	lsrs	r0, r5, #31
 80021d6:	4683      	mov	fp, r0
 80021d8:	0309      	lsls	r1, r1, #12
 80021da:	0fd8      	lsrs	r0, r3, #31
 80021dc:	0b09      	lsrs	r1, r1, #12
 80021de:	4682      	mov	sl, r0
 80021e0:	4819      	ldr	r0, [pc, #100]	@ (8002248 <__eqdf2+0x84>)
 80021e2:	468c      	mov	ip, r1
 80021e4:	031f      	lsls	r7, r3, #12
 80021e6:	0069      	lsls	r1, r5, #1
 80021e8:	005e      	lsls	r6, r3, #1
 80021ea:	0d49      	lsrs	r1, r1, #21
 80021ec:	0b3f      	lsrs	r7, r7, #12
 80021ee:	0d76      	lsrs	r6, r6, #21
 80021f0:	4281      	cmp	r1, r0
 80021f2:	d018      	beq.n	8002226 <__eqdf2+0x62>
 80021f4:	4286      	cmp	r6, r0
 80021f6:	d00f      	beq.n	8002218 <__eqdf2+0x54>
 80021f8:	2001      	movs	r0, #1
 80021fa:	42b1      	cmp	r1, r6
 80021fc:	d10d      	bne.n	800221a <__eqdf2+0x56>
 80021fe:	45bc      	cmp	ip, r7
 8002200:	d10b      	bne.n	800221a <__eqdf2+0x56>
 8002202:	4294      	cmp	r4, r2
 8002204:	d109      	bne.n	800221a <__eqdf2+0x56>
 8002206:	45d3      	cmp	fp, sl
 8002208:	d01c      	beq.n	8002244 <__eqdf2+0x80>
 800220a:	2900      	cmp	r1, #0
 800220c:	d105      	bne.n	800221a <__eqdf2+0x56>
 800220e:	4660      	mov	r0, ip
 8002210:	4320      	orrs	r0, r4
 8002212:	1e43      	subs	r3, r0, #1
 8002214:	4198      	sbcs	r0, r3
 8002216:	e000      	b.n	800221a <__eqdf2+0x56>
 8002218:	2001      	movs	r0, #1
 800221a:	bcf0      	pop	{r4, r5, r6, r7}
 800221c:	46bb      	mov	fp, r7
 800221e:	46b2      	mov	sl, r6
 8002220:	46a9      	mov	r9, r5
 8002222:	46a0      	mov	r8, r4
 8002224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002226:	2001      	movs	r0, #1
 8002228:	428e      	cmp	r6, r1
 800222a:	d1f6      	bne.n	800221a <__eqdf2+0x56>
 800222c:	4661      	mov	r1, ip
 800222e:	4339      	orrs	r1, r7
 8002230:	000f      	movs	r7, r1
 8002232:	4317      	orrs	r7, r2
 8002234:	4327      	orrs	r7, r4
 8002236:	d1f0      	bne.n	800221a <__eqdf2+0x56>
 8002238:	465b      	mov	r3, fp
 800223a:	4652      	mov	r2, sl
 800223c:	1a98      	subs	r0, r3, r2
 800223e:	1e43      	subs	r3, r0, #1
 8002240:	4198      	sbcs	r0, r3
 8002242:	e7ea      	b.n	800221a <__eqdf2+0x56>
 8002244:	2000      	movs	r0, #0
 8002246:	e7e8      	b.n	800221a <__eqdf2+0x56>
 8002248:	000007ff 	.word	0x000007ff

0800224c <__gedf2>:
 800224c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800224e:	4657      	mov	r7, sl
 8002250:	464e      	mov	r6, r9
 8002252:	4645      	mov	r5, r8
 8002254:	46de      	mov	lr, fp
 8002256:	b5e0      	push	{r5, r6, r7, lr}
 8002258:	000d      	movs	r5, r1
 800225a:	030e      	lsls	r6, r1, #12
 800225c:	0049      	lsls	r1, r1, #1
 800225e:	0d49      	lsrs	r1, r1, #21
 8002260:	468a      	mov	sl, r1
 8002262:	0fdf      	lsrs	r7, r3, #31
 8002264:	0fe9      	lsrs	r1, r5, #31
 8002266:	46bc      	mov	ip, r7
 8002268:	b083      	sub	sp, #12
 800226a:	4f2f      	ldr	r7, [pc, #188]	@ (8002328 <__gedf2+0xdc>)
 800226c:	0004      	movs	r4, r0
 800226e:	4680      	mov	r8, r0
 8002270:	9101      	str	r1, [sp, #4]
 8002272:	0058      	lsls	r0, r3, #1
 8002274:	0319      	lsls	r1, r3, #12
 8002276:	4691      	mov	r9, r2
 8002278:	0b36      	lsrs	r6, r6, #12
 800227a:	0b09      	lsrs	r1, r1, #12
 800227c:	0d40      	lsrs	r0, r0, #21
 800227e:	45ba      	cmp	sl, r7
 8002280:	d01d      	beq.n	80022be <__gedf2+0x72>
 8002282:	42b8      	cmp	r0, r7
 8002284:	d00d      	beq.n	80022a2 <__gedf2+0x56>
 8002286:	4657      	mov	r7, sl
 8002288:	2f00      	cmp	r7, #0
 800228a:	d12a      	bne.n	80022e2 <__gedf2+0x96>
 800228c:	4334      	orrs	r4, r6
 800228e:	2800      	cmp	r0, #0
 8002290:	d124      	bne.n	80022dc <__gedf2+0x90>
 8002292:	430a      	orrs	r2, r1
 8002294:	d036      	beq.n	8002304 <__gedf2+0xb8>
 8002296:	2c00      	cmp	r4, #0
 8002298:	d141      	bne.n	800231e <__gedf2+0xd2>
 800229a:	4663      	mov	r3, ip
 800229c:	0058      	lsls	r0, r3, #1
 800229e:	3801      	subs	r0, #1
 80022a0:	e015      	b.n	80022ce <__gedf2+0x82>
 80022a2:	4311      	orrs	r1, r2
 80022a4:	d138      	bne.n	8002318 <__gedf2+0xcc>
 80022a6:	4653      	mov	r3, sl
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d101      	bne.n	80022b0 <__gedf2+0x64>
 80022ac:	4326      	orrs	r6, r4
 80022ae:	d0f4      	beq.n	800229a <__gedf2+0x4e>
 80022b0:	9b01      	ldr	r3, [sp, #4]
 80022b2:	4563      	cmp	r3, ip
 80022b4:	d107      	bne.n	80022c6 <__gedf2+0x7a>
 80022b6:	9b01      	ldr	r3, [sp, #4]
 80022b8:	0058      	lsls	r0, r3, #1
 80022ba:	3801      	subs	r0, #1
 80022bc:	e007      	b.n	80022ce <__gedf2+0x82>
 80022be:	4326      	orrs	r6, r4
 80022c0:	d12a      	bne.n	8002318 <__gedf2+0xcc>
 80022c2:	4550      	cmp	r0, sl
 80022c4:	d021      	beq.n	800230a <__gedf2+0xbe>
 80022c6:	2001      	movs	r0, #1
 80022c8:	9b01      	ldr	r3, [sp, #4]
 80022ca:	425f      	negs	r7, r3
 80022cc:	4338      	orrs	r0, r7
 80022ce:	b003      	add	sp, #12
 80022d0:	bcf0      	pop	{r4, r5, r6, r7}
 80022d2:	46bb      	mov	fp, r7
 80022d4:	46b2      	mov	sl, r6
 80022d6:	46a9      	mov	r9, r5
 80022d8:	46a0      	mov	r8, r4
 80022da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022dc:	2c00      	cmp	r4, #0
 80022de:	d0dc      	beq.n	800229a <__gedf2+0x4e>
 80022e0:	e7e6      	b.n	80022b0 <__gedf2+0x64>
 80022e2:	2800      	cmp	r0, #0
 80022e4:	d0ef      	beq.n	80022c6 <__gedf2+0x7a>
 80022e6:	9b01      	ldr	r3, [sp, #4]
 80022e8:	4563      	cmp	r3, ip
 80022ea:	d1ec      	bne.n	80022c6 <__gedf2+0x7a>
 80022ec:	4582      	cmp	sl, r0
 80022ee:	dcea      	bgt.n	80022c6 <__gedf2+0x7a>
 80022f0:	dbe1      	blt.n	80022b6 <__gedf2+0x6a>
 80022f2:	428e      	cmp	r6, r1
 80022f4:	d8e7      	bhi.n	80022c6 <__gedf2+0x7a>
 80022f6:	d1de      	bne.n	80022b6 <__gedf2+0x6a>
 80022f8:	45c8      	cmp	r8, r9
 80022fa:	d8e4      	bhi.n	80022c6 <__gedf2+0x7a>
 80022fc:	2000      	movs	r0, #0
 80022fe:	45c8      	cmp	r8, r9
 8002300:	d2e5      	bcs.n	80022ce <__gedf2+0x82>
 8002302:	e7d8      	b.n	80022b6 <__gedf2+0x6a>
 8002304:	2c00      	cmp	r4, #0
 8002306:	d0e2      	beq.n	80022ce <__gedf2+0x82>
 8002308:	e7dd      	b.n	80022c6 <__gedf2+0x7a>
 800230a:	4311      	orrs	r1, r2
 800230c:	d104      	bne.n	8002318 <__gedf2+0xcc>
 800230e:	9b01      	ldr	r3, [sp, #4]
 8002310:	4563      	cmp	r3, ip
 8002312:	d1d8      	bne.n	80022c6 <__gedf2+0x7a>
 8002314:	2000      	movs	r0, #0
 8002316:	e7da      	b.n	80022ce <__gedf2+0x82>
 8002318:	2002      	movs	r0, #2
 800231a:	4240      	negs	r0, r0
 800231c:	e7d7      	b.n	80022ce <__gedf2+0x82>
 800231e:	9b01      	ldr	r3, [sp, #4]
 8002320:	4563      	cmp	r3, ip
 8002322:	d0e6      	beq.n	80022f2 <__gedf2+0xa6>
 8002324:	e7cf      	b.n	80022c6 <__gedf2+0x7a>
 8002326:	46c0      	nop			@ (mov r8, r8)
 8002328:	000007ff 	.word	0x000007ff

0800232c <__ledf2>:
 800232c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800232e:	4657      	mov	r7, sl
 8002330:	464e      	mov	r6, r9
 8002332:	4645      	mov	r5, r8
 8002334:	46de      	mov	lr, fp
 8002336:	b5e0      	push	{r5, r6, r7, lr}
 8002338:	000d      	movs	r5, r1
 800233a:	030e      	lsls	r6, r1, #12
 800233c:	0049      	lsls	r1, r1, #1
 800233e:	0d49      	lsrs	r1, r1, #21
 8002340:	468a      	mov	sl, r1
 8002342:	0fdf      	lsrs	r7, r3, #31
 8002344:	0fe9      	lsrs	r1, r5, #31
 8002346:	46bc      	mov	ip, r7
 8002348:	b083      	sub	sp, #12
 800234a:	4f2e      	ldr	r7, [pc, #184]	@ (8002404 <__ledf2+0xd8>)
 800234c:	0004      	movs	r4, r0
 800234e:	4680      	mov	r8, r0
 8002350:	9101      	str	r1, [sp, #4]
 8002352:	0058      	lsls	r0, r3, #1
 8002354:	0319      	lsls	r1, r3, #12
 8002356:	4691      	mov	r9, r2
 8002358:	0b36      	lsrs	r6, r6, #12
 800235a:	0b09      	lsrs	r1, r1, #12
 800235c:	0d40      	lsrs	r0, r0, #21
 800235e:	45ba      	cmp	sl, r7
 8002360:	d01e      	beq.n	80023a0 <__ledf2+0x74>
 8002362:	42b8      	cmp	r0, r7
 8002364:	d00d      	beq.n	8002382 <__ledf2+0x56>
 8002366:	4657      	mov	r7, sl
 8002368:	2f00      	cmp	r7, #0
 800236a:	d127      	bne.n	80023bc <__ledf2+0x90>
 800236c:	4334      	orrs	r4, r6
 800236e:	2800      	cmp	r0, #0
 8002370:	d133      	bne.n	80023da <__ledf2+0xae>
 8002372:	430a      	orrs	r2, r1
 8002374:	d034      	beq.n	80023e0 <__ledf2+0xb4>
 8002376:	2c00      	cmp	r4, #0
 8002378:	d140      	bne.n	80023fc <__ledf2+0xd0>
 800237a:	4663      	mov	r3, ip
 800237c:	0058      	lsls	r0, r3, #1
 800237e:	3801      	subs	r0, #1
 8002380:	e015      	b.n	80023ae <__ledf2+0x82>
 8002382:	4311      	orrs	r1, r2
 8002384:	d112      	bne.n	80023ac <__ledf2+0x80>
 8002386:	4653      	mov	r3, sl
 8002388:	2b00      	cmp	r3, #0
 800238a:	d101      	bne.n	8002390 <__ledf2+0x64>
 800238c:	4326      	orrs	r6, r4
 800238e:	d0f4      	beq.n	800237a <__ledf2+0x4e>
 8002390:	9b01      	ldr	r3, [sp, #4]
 8002392:	4563      	cmp	r3, ip
 8002394:	d01d      	beq.n	80023d2 <__ledf2+0xa6>
 8002396:	2001      	movs	r0, #1
 8002398:	9b01      	ldr	r3, [sp, #4]
 800239a:	425f      	negs	r7, r3
 800239c:	4338      	orrs	r0, r7
 800239e:	e006      	b.n	80023ae <__ledf2+0x82>
 80023a0:	4326      	orrs	r6, r4
 80023a2:	d103      	bne.n	80023ac <__ledf2+0x80>
 80023a4:	4550      	cmp	r0, sl
 80023a6:	d1f6      	bne.n	8002396 <__ledf2+0x6a>
 80023a8:	4311      	orrs	r1, r2
 80023aa:	d01c      	beq.n	80023e6 <__ledf2+0xba>
 80023ac:	2002      	movs	r0, #2
 80023ae:	b003      	add	sp, #12
 80023b0:	bcf0      	pop	{r4, r5, r6, r7}
 80023b2:	46bb      	mov	fp, r7
 80023b4:	46b2      	mov	sl, r6
 80023b6:	46a9      	mov	r9, r5
 80023b8:	46a0      	mov	r8, r4
 80023ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023bc:	2800      	cmp	r0, #0
 80023be:	d0ea      	beq.n	8002396 <__ledf2+0x6a>
 80023c0:	9b01      	ldr	r3, [sp, #4]
 80023c2:	4563      	cmp	r3, ip
 80023c4:	d1e7      	bne.n	8002396 <__ledf2+0x6a>
 80023c6:	4582      	cmp	sl, r0
 80023c8:	dce5      	bgt.n	8002396 <__ledf2+0x6a>
 80023ca:	db02      	blt.n	80023d2 <__ledf2+0xa6>
 80023cc:	428e      	cmp	r6, r1
 80023ce:	d8e2      	bhi.n	8002396 <__ledf2+0x6a>
 80023d0:	d00e      	beq.n	80023f0 <__ledf2+0xc4>
 80023d2:	9b01      	ldr	r3, [sp, #4]
 80023d4:	0058      	lsls	r0, r3, #1
 80023d6:	3801      	subs	r0, #1
 80023d8:	e7e9      	b.n	80023ae <__ledf2+0x82>
 80023da:	2c00      	cmp	r4, #0
 80023dc:	d0cd      	beq.n	800237a <__ledf2+0x4e>
 80023de:	e7d7      	b.n	8002390 <__ledf2+0x64>
 80023e0:	2c00      	cmp	r4, #0
 80023e2:	d0e4      	beq.n	80023ae <__ledf2+0x82>
 80023e4:	e7d7      	b.n	8002396 <__ledf2+0x6a>
 80023e6:	9b01      	ldr	r3, [sp, #4]
 80023e8:	2000      	movs	r0, #0
 80023ea:	4563      	cmp	r3, ip
 80023ec:	d0df      	beq.n	80023ae <__ledf2+0x82>
 80023ee:	e7d2      	b.n	8002396 <__ledf2+0x6a>
 80023f0:	45c8      	cmp	r8, r9
 80023f2:	d8d0      	bhi.n	8002396 <__ledf2+0x6a>
 80023f4:	2000      	movs	r0, #0
 80023f6:	45c8      	cmp	r8, r9
 80023f8:	d2d9      	bcs.n	80023ae <__ledf2+0x82>
 80023fa:	e7ea      	b.n	80023d2 <__ledf2+0xa6>
 80023fc:	9b01      	ldr	r3, [sp, #4]
 80023fe:	4563      	cmp	r3, ip
 8002400:	d0e4      	beq.n	80023cc <__ledf2+0xa0>
 8002402:	e7c8      	b.n	8002396 <__ledf2+0x6a>
 8002404:	000007ff 	.word	0x000007ff

08002408 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PORT GPIOA

// Let's write the callback function

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002408:	b5b0      	push	{r4, r5, r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	7f1b      	ldrb	r3, [r3, #28]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d000      	beq.n	800241a <HAL_TIM_IC_CaptureCallback+0x12>
 8002418:	e093      	b.n	8002542 <HAL_TIM_IC_CaptureCallback+0x13a>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 800241a:	4b4c      	ldr	r3, [pc, #304]	@ (800254c <HAL_TIM_IC_CaptureCallback+0x144>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d11b      	bne.n	800245a <HAL_TIM_IC_CaptureCallback+0x52>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2100      	movs	r1, #0
 8002426:	0018      	movs	r0, r3
 8002428:	f004 fa6c 	bl	8006904 <HAL_TIM_ReadCapturedValue>
 800242c:	0002      	movs	r2, r0
 800242e:	4b48      	ldr	r3, [pc, #288]	@ (8002550 <HAL_TIM_IC_CaptureCallback+0x148>)
 8002430:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8002432:	4b46      	ldr	r3, [pc, #280]	@ (800254c <HAL_TIM_IC_CaptureCallback+0x144>)
 8002434:	2201      	movs	r2, #1
 8002436:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6a1a      	ldr	r2, [r3, #32]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	210a      	movs	r1, #10
 8002444:	438a      	bics	r2, r1
 8002446:	621a      	str	r2, [r3, #32]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6a1a      	ldr	r2, [r3, #32]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2102      	movs	r1, #2
 8002454:	430a      	orrs	r2, r1
 8002456:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8002458:	e073      	b.n	8002542 <HAL_TIM_IC_CaptureCallback+0x13a>
		else if (Is_First_Captured==1)   // if the first is already captured
 800245a:	4b3c      	ldr	r3, [pc, #240]	@ (800254c <HAL_TIM_IC_CaptureCallback+0x144>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d16f      	bne.n	8002542 <HAL_TIM_IC_CaptureCallback+0x13a>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2100      	movs	r1, #0
 8002466:	0018      	movs	r0, r3
 8002468:	f004 fa4c 	bl	8006904 <HAL_TIM_ReadCapturedValue>
 800246c:	0002      	movs	r2, r0
 800246e:	4b39      	ldr	r3, [pc, #228]	@ (8002554 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8002470:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1)
 800247a:	4b36      	ldr	r3, [pc, #216]	@ (8002554 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	4b34      	ldr	r3, [pc, #208]	@ (8002550 <HAL_TIM_IC_CaptureCallback+0x148>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d907      	bls.n	8002496 <HAL_TIM_IC_CaptureCallback+0x8e>
				Difference = IC_Val2-IC_Val1;
 8002486:	4b33      	ldr	r3, [pc, #204]	@ (8002554 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4b31      	ldr	r3, [pc, #196]	@ (8002550 <HAL_TIM_IC_CaptureCallback+0x148>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	1ad2      	subs	r2, r2, r3
 8002490:	4b31      	ldr	r3, [pc, #196]	@ (8002558 <HAL_TIM_IC_CaptureCallback+0x150>)
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e00e      	b.n	80024b4 <HAL_TIM_IC_CaptureCallback+0xac>
			else if (IC_Val1 > IC_Val2)
 8002496:	4b2e      	ldr	r3, [pc, #184]	@ (8002550 <HAL_TIM_IC_CaptureCallback+0x148>)
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	4b2e      	ldr	r3, [pc, #184]	@ (8002554 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d908      	bls.n	80024b4 <HAL_TIM_IC_CaptureCallback+0xac>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80024a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002554 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002550 <HAL_TIM_IC_CaptureCallback+0x148>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	4a2b      	ldr	r2, [pc, #172]	@ (800255c <HAL_TIM_IC_CaptureCallback+0x154>)
 80024ae:	189a      	adds	r2, r3, r2
 80024b0:	4b29      	ldr	r3, [pc, #164]	@ (8002558 <HAL_TIM_IC_CaptureCallback+0x150>)
 80024b2:	601a      	str	r2, [r3, #0]
			uint16_t newDistance = Difference * 0.034 / 2;
 80024b4:	4b28      	ldr	r3, [pc, #160]	@ (8002558 <HAL_TIM_IC_CaptureCallback+0x150>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7ff fd11 	bl	8001ee0 <__aeabi_ui2d>
 80024be:	4a28      	ldr	r2, [pc, #160]	@ (8002560 <HAL_TIM_IC_CaptureCallback+0x158>)
 80024c0:	4b28      	ldr	r3, [pc, #160]	@ (8002564 <HAL_TIM_IC_CaptureCallback+0x15c>)
 80024c2:	f7fe fde1 	bl	8001088 <__aeabi_dmul>
 80024c6:	0002      	movs	r2, r0
 80024c8:	000b      	movs	r3, r1
 80024ca:	0010      	movs	r0, r2
 80024cc:	0019      	movs	r1, r3
 80024ce:	2200      	movs	r2, #0
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	05db      	lsls	r3, r3, #23
 80024d4:	f7fe fac0 	bl	8000a58 <__aeabi_ddiv>
 80024d8:	0002      	movs	r2, r0
 80024da:	000b      	movs	r3, r1
 80024dc:	250e      	movs	r5, #14
 80024de:	197c      	adds	r4, r7, r5
 80024e0:	0010      	movs	r0, r2
 80024e2:	0019      	movs	r1, r3
 80024e4:	f7fd febc 	bl	8000260 <__aeabi_d2uiz>
 80024e8:	0003      	movs	r3, r0
 80024ea:	8023      	strh	r3, [r4, #0]
			if (newDistance <= 50) {
 80024ec:	0029      	movs	r1, r5
 80024ee:	187b      	adds	r3, r7, r1
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	2b32      	cmp	r3, #50	@ 0x32
 80024f4:	d808      	bhi.n	8002508 <HAL_TIM_IC_CaptureCallback+0x100>
			    Distance = newDistance;
 80024f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002568 <HAL_TIM_IC_CaptureCallback+0x160>)
 80024f8:	187a      	adds	r2, r7, r1
 80024fa:	8812      	ldrh	r2, [r2, #0]
 80024fc:	801a      	strh	r2, [r3, #0]
			    Last_Valid_Distance = newDistance;
 80024fe:	4b1b      	ldr	r3, [pc, #108]	@ (800256c <HAL_TIM_IC_CaptureCallback+0x164>)
 8002500:	187a      	adds	r2, r7, r1
 8002502:	8812      	ldrh	r2, [r2, #0]
 8002504:	801a      	strh	r2, [r3, #0]
 8002506:	e003      	b.n	8002510 <HAL_TIM_IC_CaptureCallback+0x108>
			    Distance = Last_Valid_Distance;
 8002508:	4b18      	ldr	r3, [pc, #96]	@ (800256c <HAL_TIM_IC_CaptureCallback+0x164>)
 800250a:	881a      	ldrh	r2, [r3, #0]
 800250c:	4b16      	ldr	r3, [pc, #88]	@ (8002568 <HAL_TIM_IC_CaptureCallback+0x160>)
 800250e:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8002510:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <HAL_TIM_IC_CaptureCallback+0x144>)
 8002512:	2200      	movs	r2, #0
 8002514:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6a1a      	ldr	r2, [r3, #32]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	210a      	movs	r1, #10
 8002522:	438a      	bics	r2, r1
 8002524:	621a      	str	r2, [r3, #32]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6a12      	ldr	r2, [r2, #32]
 8002530:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8002532:	4b0f      	ldr	r3, [pc, #60]	@ (8002570 <HAL_TIM_IC_CaptureCallback+0x168>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	4b0d      	ldr	r3, [pc, #52]	@ (8002570 <HAL_TIM_IC_CaptureCallback+0x168>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2102      	movs	r1, #2
 800253e:	438a      	bics	r2, r1
 8002540:	60da      	str	r2, [r3, #12]
}
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	46bd      	mov	sp, r7
 8002546:	b004      	add	sp, #16
 8002548:	bdb0      	pop	{r4, r5, r7, pc}
 800254a:	46c0      	nop			@ (mov r8, r8)
 800254c:	20000228 	.word	0x20000228
 8002550:	2000021c 	.word	0x2000021c
 8002554:	20000220 	.word	0x20000220
 8002558:	20000224 	.word	0x20000224
 800255c:	0000ffff 	.word	0x0000ffff
 8002560:	b020c49c 	.word	0xb020c49c
 8002564:	3fa16872 	.word	0x3fa16872
 8002568:	2000022a 	.word	0x2000022a
 800256c:	2000022c 	.word	0x2000022c
 8002570:	200000f4 	.word	0x200000f4

08002574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002578:	f001 fefc 	bl	8004374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800257c:	f000 f826 	bl	80025cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002580:	f000 f9e4 	bl	800294c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002584:	f000 f9b2 	bl	80028ec <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002588:	f000 f886 	bl	8002698 <MX_I2C1_Init>
  MX_TIM1_Init();
 800258c:	f000 f8c4 	bl	8002718 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002590:	f000 f922 	bl	80027d8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8002594:	f000 fd50 	bl	8003038 <SSD1306_Init>

  // Display initial message
  SSD1306_Clear();
 8002598:	f001 fc3e 	bl	8003e18 <SSD1306_Clear>
  SSD1306_GotoXY(20, 20);
 800259c:	2114      	movs	r1, #20
 800259e:	2014      	movs	r0, #20
 80025a0:	f000 feda 	bl	8003358 <SSD1306_GotoXY>
  SSD1306_Puts("Press Button", &Font_7x10, 1);
 80025a4:	4907      	ldr	r1, [pc, #28]	@ (80025c4 <main+0x50>)
 80025a6:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <main+0x54>)
 80025a8:	2201      	movs	r2, #1
 80025aa:	0018      	movs	r0, r3
 80025ac:	f000 ff6e 	bl	800348c <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80025b0:	f000 fe06 	bl	80031c0 <SSD1306_UpdateScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      poll_buttons();
 80025b4:	f000 fc8e 	bl	8002ed4 <poll_buttons>
      HAL_Delay(50);
 80025b8:	2032      	movs	r0, #50	@ 0x32
 80025ba:	f001 ff3f 	bl	800443c <HAL_Delay>
  {
 80025be:	46c0      	nop			@ (mov r8, r8)
 80025c0:	e7f8      	b.n	80025b4 <main+0x40>
 80025c2:	46c0      	nop			@ (mov r8, r8)
 80025c4:	20000000 	.word	0x20000000
 80025c8:	08008568 	.word	0x08008568

080025cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025cc:	b590      	push	{r4, r7, lr}
 80025ce:	b099      	sub	sp, #100	@ 0x64
 80025d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025d2:	242c      	movs	r4, #44	@ 0x2c
 80025d4:	193b      	adds	r3, r7, r4
 80025d6:	0018      	movs	r0, r3
 80025d8:	2334      	movs	r3, #52	@ 0x34
 80025da:	001a      	movs	r2, r3
 80025dc:	2100      	movs	r1, #0
 80025de:	f005 fb3d 	bl	8007c5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025e2:	231c      	movs	r3, #28
 80025e4:	18fb      	adds	r3, r7, r3
 80025e6:	0018      	movs	r0, r3
 80025e8:	2310      	movs	r3, #16
 80025ea:	001a      	movs	r2, r3
 80025ec:	2100      	movs	r1, #0
 80025ee:	f005 fb35 	bl	8007c5c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025f2:	003b      	movs	r3, r7
 80025f4:	0018      	movs	r0, r3
 80025f6:	231c      	movs	r3, #28
 80025f8:	001a      	movs	r2, r3
 80025fa:	2100      	movs	r1, #0
 80025fc:	f005 fb2e 	bl	8007c5c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002600:	0021      	movs	r1, r4
 8002602:	187b      	adds	r3, r7, r1
 8002604:	2202      	movs	r2, #2
 8002606:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002608:	187b      	adds	r3, r7, r1
 800260a:	2201      	movs	r2, #1
 800260c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800260e:	187b      	adds	r3, r7, r1
 8002610:	2210      	movs	r2, #16
 8002612:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002614:	187b      	adds	r3, r7, r1
 8002616:	2202      	movs	r2, #2
 8002618:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800261a:	187b      	adds	r3, r7, r1
 800261c:	2280      	movs	r2, #128	@ 0x80
 800261e:	0212      	lsls	r2, r2, #8
 8002620:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002622:	187b      	adds	r3, r7, r1
 8002624:	22a0      	movs	r2, #160	@ 0xa0
 8002626:	0392      	lsls	r2, r2, #14
 8002628:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 800262a:	187b      	adds	r3, r7, r1
 800262c:	2201      	movs	r2, #1
 800262e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002630:	187b      	adds	r3, r7, r1
 8002632:	0018      	movs	r0, r3
 8002634:	f002 ff50 	bl	80054d8 <HAL_RCC_OscConfig>
 8002638:	1e03      	subs	r3, r0, #0
 800263a:	d001      	beq.n	8002640 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800263c:	f000 fce0 	bl	8003000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002640:	211c      	movs	r1, #28
 8002642:	187b      	adds	r3, r7, r1
 8002644:	2207      	movs	r2, #7
 8002646:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002648:	187b      	adds	r3, r7, r1
 800264a:	2202      	movs	r2, #2
 800264c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800264e:	187b      	adds	r3, r7, r1
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002654:	187b      	adds	r3, r7, r1
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800265a:	187b      	adds	r3, r7, r1
 800265c:	2101      	movs	r1, #1
 800265e:	0018      	movs	r0, r3
 8002660:	f003 fac0 	bl	8005be4 <HAL_RCC_ClockConfig>
 8002664:	1e03      	subs	r3, r0, #0
 8002666:	d001      	beq.n	800266c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002668:	f000 fcca 	bl	8003000 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800266c:	003b      	movs	r3, r7
 800266e:	2222      	movs	r2, #34	@ 0x22
 8002670:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002672:	003b      	movs	r3, r7
 8002674:	2200      	movs	r2, #0
 8002676:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002678:	003b      	movs	r3, r7
 800267a:	2200      	movs	r2, #0
 800267c:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800267e:	003b      	movs	r3, r7
 8002680:	0018      	movs	r0, r3
 8002682:	f003 fc1b 	bl	8005ebc <HAL_RCCEx_PeriphCLKConfig>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d001      	beq.n	800268e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800268a:	f000 fcb9 	bl	8003000 <Error_Handler>
  }
}
 800268e:	46c0      	nop			@ (mov r8, r8)
 8002690:	46bd      	mov	sp, r7
 8002692:	b019      	add	sp, #100	@ 0x64
 8002694:	bd90      	pop	{r4, r7, pc}
	...

08002698 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800269c:	4b1b      	ldr	r3, [pc, #108]	@ (800270c <MX_I2C1_Init+0x74>)
 800269e:	4a1c      	ldr	r2, [pc, #112]	@ (8002710 <MX_I2C1_Init+0x78>)
 80026a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 80026a2:	4b1a      	ldr	r3, [pc, #104]	@ (800270c <MX_I2C1_Init+0x74>)
 80026a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002714 <MX_I2C1_Init+0x7c>)
 80026a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80026a8:	4b18      	ldr	r3, [pc, #96]	@ (800270c <MX_I2C1_Init+0x74>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026ae:	4b17      	ldr	r3, [pc, #92]	@ (800270c <MX_I2C1_Init+0x74>)
 80026b0:	2201      	movs	r2, #1
 80026b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026b4:	4b15      	ldr	r3, [pc, #84]	@ (800270c <MX_I2C1_Init+0x74>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80026ba:	4b14      	ldr	r3, [pc, #80]	@ (800270c <MX_I2C1_Init+0x74>)
 80026bc:	2200      	movs	r2, #0
 80026be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026c0:	4b12      	ldr	r3, [pc, #72]	@ (800270c <MX_I2C1_Init+0x74>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026c6:	4b11      	ldr	r3, [pc, #68]	@ (800270c <MX_I2C1_Init+0x74>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026cc:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <MX_I2C1_Init+0x74>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026d2:	4b0e      	ldr	r3, [pc, #56]	@ (800270c <MX_I2C1_Init+0x74>)
 80026d4:	0018      	movs	r0, r3
 80026d6:	f002 f965 	bl	80049a4 <HAL_I2C_Init>
 80026da:	1e03      	subs	r3, r0, #0
 80026dc:	d001      	beq.n	80026e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80026de:	f000 fc8f 	bl	8003000 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <MX_I2C1_Init+0x74>)
 80026e4:	2100      	movs	r1, #0
 80026e6:	0018      	movs	r0, r3
 80026e8:	f002 fe5e 	bl	80053a8 <HAL_I2CEx_ConfigAnalogFilter>
 80026ec:	1e03      	subs	r3, r0, #0
 80026ee:	d001      	beq.n	80026f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80026f0:	f000 fc86 	bl	8003000 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80026f4:	4b05      	ldr	r3, [pc, #20]	@ (800270c <MX_I2C1_Init+0x74>)
 80026f6:	2100      	movs	r1, #0
 80026f8:	0018      	movs	r0, r3
 80026fa:	f002 fea1 	bl	8005440 <HAL_I2CEx_ConfigDigitalFilter>
 80026fe:	1e03      	subs	r3, r0, #0
 8002700:	d001      	beq.n	8002706 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002702:	f000 fc7d 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	200000a0 	.word	0x200000a0
 8002710:	40005400 	.word	0x40005400
 8002714:	0010020a 	.word	0x0010020a

08002718 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271e:	2310      	movs	r3, #16
 8002720:	18fb      	adds	r3, r7, r3
 8002722:	0018      	movs	r0, r3
 8002724:	2308      	movs	r3, #8
 8002726:	001a      	movs	r2, r3
 8002728:	2100      	movs	r1, #0
 800272a:	f005 fa97 	bl	8007c5c <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 800272e:	003b      	movs	r3, r7
 8002730:	0018      	movs	r0, r3
 8002732:	2310      	movs	r3, #16
 8002734:	001a      	movs	r2, r3
 8002736:	2100      	movs	r1, #0
 8002738:	f005 fa90 	bl	8007c5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800273c:	4b23      	ldr	r3, [pc, #140]	@ (80027cc <MX_TIM1_Init+0xb4>)
 800273e:	4a24      	ldr	r2, [pc, #144]	@ (80027d0 <MX_TIM1_Init+0xb8>)
 8002740:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8002742:	4b22      	ldr	r3, [pc, #136]	@ (80027cc <MX_TIM1_Init+0xb4>)
 8002744:	222f      	movs	r2, #47	@ 0x2f
 8002746:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002748:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <MX_TIM1_Init+0xb4>)
 800274a:	2200      	movs	r2, #0
 800274c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800274e:	4b1f      	ldr	r3, [pc, #124]	@ (80027cc <MX_TIM1_Init+0xb4>)
 8002750:	4a20      	ldr	r2, [pc, #128]	@ (80027d4 <MX_TIM1_Init+0xbc>)
 8002752:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002754:	4b1d      	ldr	r3, [pc, #116]	@ (80027cc <MX_TIM1_Init+0xb4>)
 8002756:	2200      	movs	r2, #0
 8002758:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800275a:	4b1c      	ldr	r3, [pc, #112]	@ (80027cc <MX_TIM1_Init+0xb4>)
 800275c:	2200      	movs	r2, #0
 800275e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002760:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <MX_TIM1_Init+0xb4>)
 8002762:	2200      	movs	r2, #0
 8002764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002766:	4b19      	ldr	r3, [pc, #100]	@ (80027cc <MX_TIM1_Init+0xb4>)
 8002768:	0018      	movs	r0, r3
 800276a:	f003 fd4f 	bl	800620c <HAL_TIM_IC_Init>
 800276e:	1e03      	subs	r3, r0, #0
 8002770:	d001      	beq.n	8002776 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8002772:	f000 fc45 	bl	8003000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002776:	2110      	movs	r1, #16
 8002778:	187b      	adds	r3, r7, r1
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800277e:	187b      	adds	r3, r7, r1
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002784:	187a      	adds	r2, r7, r1
 8002786:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <MX_TIM1_Init+0xb4>)
 8002788:	0011      	movs	r1, r2
 800278a:	0018      	movs	r0, r3
 800278c:	f004 fd56 	bl	800723c <HAL_TIMEx_MasterConfigSynchronization>
 8002790:	1e03      	subs	r3, r0, #0
 8002792:	d001      	beq.n	8002798 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8002794:	f000 fc34 	bl	8003000 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002798:	003b      	movs	r3, r7
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800279e:	003b      	movs	r3, r7
 80027a0:	2201      	movs	r2, #1
 80027a2:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027a4:	003b      	movs	r3, r7
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80027aa:	003b      	movs	r3, r7
 80027ac:	2200      	movs	r2, #0
 80027ae:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027b0:	0039      	movs	r1, r7
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <MX_TIM1_Init+0xb4>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	0018      	movs	r0, r3
 80027b8:	f003 fe66 	bl	8006488 <HAL_TIM_IC_ConfigChannel>
 80027bc:	1e03      	subs	r3, r0, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80027c0:	f000 fc1e 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80027c4:	46c0      	nop			@ (mov r8, r8)
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b006      	add	sp, #24
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	200000f4 	.word	0x200000f4
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	0000ffff 	.word	0x0000ffff

080027d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08e      	sub	sp, #56	@ 0x38
 80027dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027de:	2328      	movs	r3, #40	@ 0x28
 80027e0:	18fb      	adds	r3, r7, r3
 80027e2:	0018      	movs	r0, r3
 80027e4:	2310      	movs	r3, #16
 80027e6:	001a      	movs	r2, r3
 80027e8:	2100      	movs	r1, #0
 80027ea:	f005 fa37 	bl	8007c5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ee:	2320      	movs	r3, #32
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	0018      	movs	r0, r3
 80027f4:	2308      	movs	r3, #8
 80027f6:	001a      	movs	r2, r3
 80027f8:	2100      	movs	r1, #0
 80027fa:	f005 fa2f 	bl	8007c5c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027fe:	1d3b      	adds	r3, r7, #4
 8002800:	0018      	movs	r0, r3
 8002802:	231c      	movs	r3, #28
 8002804:	001a      	movs	r2, r3
 8002806:	2100      	movs	r1, #0
 8002808:	f005 fa28 	bl	8007c5c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800280c:	4b34      	ldr	r3, [pc, #208]	@ (80028e0 <MX_TIM3_Init+0x108>)
 800280e:	4a35      	ldr	r2, [pc, #212]	@ (80028e4 <MX_TIM3_Init+0x10c>)
 8002810:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 8002812:	4b33      	ldr	r3, [pc, #204]	@ (80028e0 <MX_TIM3_Init+0x108>)
 8002814:	222f      	movs	r2, #47	@ 0x2f
 8002816:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002818:	4b31      	ldr	r3, [pc, #196]	@ (80028e0 <MX_TIM3_Init+0x108>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800281e:	4b30      	ldr	r3, [pc, #192]	@ (80028e0 <MX_TIM3_Init+0x108>)
 8002820:	4a31      	ldr	r2, [pc, #196]	@ (80028e8 <MX_TIM3_Init+0x110>)
 8002822:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002824:	4b2e      	ldr	r3, [pc, #184]	@ (80028e0 <MX_TIM3_Init+0x108>)
 8002826:	2200      	movs	r2, #0
 8002828:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282a:	4b2d      	ldr	r3, [pc, #180]	@ (80028e0 <MX_TIM3_Init+0x108>)
 800282c:	2200      	movs	r2, #0
 800282e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002830:	4b2b      	ldr	r3, [pc, #172]	@ (80028e0 <MX_TIM3_Init+0x108>)
 8002832:	0018      	movs	r0, r3
 8002834:	f003 fc42 	bl	80060bc <HAL_TIM_Base_Init>
 8002838:	1e03      	subs	r3, r0, #0
 800283a:	d001      	beq.n	8002840 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800283c:	f000 fbe0 	bl	8003000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002840:	2128      	movs	r1, #40	@ 0x28
 8002842:	187b      	adds	r3, r7, r1
 8002844:	2280      	movs	r2, #128	@ 0x80
 8002846:	0152      	lsls	r2, r2, #5
 8002848:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800284a:	187a      	adds	r2, r7, r1
 800284c:	4b24      	ldr	r3, [pc, #144]	@ (80028e0 <MX_TIM3_Init+0x108>)
 800284e:	0011      	movs	r1, r2
 8002850:	0018      	movs	r0, r3
 8002852:	f003 ff83 	bl	800675c <HAL_TIM_ConfigClockSource>
 8002856:	1e03      	subs	r3, r0, #0
 8002858:	d001      	beq.n	800285e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800285a:	f000 fbd1 	bl	8003000 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800285e:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <MX_TIM3_Init+0x108>)
 8002860:	0018      	movs	r0, r3
 8002862:	f003 fc7b 	bl	800615c <HAL_TIM_PWM_Init>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d001      	beq.n	800286e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800286a:	f000 fbc9 	bl	8003000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800286e:	2120      	movs	r1, #32
 8002870:	187b      	adds	r3, r7, r1
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002876:	187b      	adds	r3, r7, r1
 8002878:	2200      	movs	r2, #0
 800287a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800287c:	187a      	adds	r2, r7, r1
 800287e:	4b18      	ldr	r3, [pc, #96]	@ (80028e0 <MX_TIM3_Init+0x108>)
 8002880:	0011      	movs	r1, r2
 8002882:	0018      	movs	r0, r3
 8002884:	f004 fcda 	bl	800723c <HAL_TIMEx_MasterConfigSynchronization>
 8002888:	1e03      	subs	r3, r0, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800288c:	f000 fbb8 	bl	8003000 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	2260      	movs	r2, #96	@ 0x60
 8002894:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002896:	1d3b      	adds	r3, r7, #4
 8002898:	2200      	movs	r2, #0
 800289a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a2:	1d3b      	adds	r3, r7, #4
 80028a4:	2200      	movs	r2, #0
 80028a6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028a8:	1d39      	adds	r1, r7, #4
 80028aa:	4b0d      	ldr	r3, [pc, #52]	@ (80028e0 <MX_TIM3_Init+0x108>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	0018      	movs	r0, r3
 80028b0:	f003 fe8e 	bl	80065d0 <HAL_TIM_PWM_ConfigChannel>
 80028b4:	1e03      	subs	r3, r0, #0
 80028b6:	d001      	beq.n	80028bc <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80028b8:	f000 fba2 	bl	8003000 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028bc:	1d39      	adds	r1, r7, #4
 80028be:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <MX_TIM3_Init+0x108>)
 80028c0:	2204      	movs	r2, #4
 80028c2:	0018      	movs	r0, r3
 80028c4:	f003 fe84 	bl	80065d0 <HAL_TIM_PWM_ConfigChannel>
 80028c8:	1e03      	subs	r3, r0, #0
 80028ca:	d001      	beq.n	80028d0 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80028cc:	f000 fb98 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028d0:	4b03      	ldr	r3, [pc, #12]	@ (80028e0 <MX_TIM3_Init+0x108>)
 80028d2:	0018      	movs	r0, r3
 80028d4:	f001 fc38 	bl	8004148 <HAL_TIM_MspPostInit>

}
 80028d8:	46c0      	nop			@ (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	b00e      	add	sp, #56	@ 0x38
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	2000013c 	.word	0x2000013c
 80028e4:	40000400 	.word	0x40000400
 80028e8:	000003e7 	.word	0x000003e7

080028ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028f0:	4b14      	ldr	r3, [pc, #80]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 80028f2:	4a15      	ldr	r2, [pc, #84]	@ (8002948 <MX_USART2_UART_Init+0x5c>)
 80028f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028f6:	4b13      	ldr	r3, [pc, #76]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 80028f8:	22e1      	movs	r2, #225	@ 0xe1
 80028fa:	0252      	lsls	r2, r2, #9
 80028fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028fe:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 8002900:	2200      	movs	r2, #0
 8002902:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002904:	4b0f      	ldr	r3, [pc, #60]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 8002906:	2200      	movs	r2, #0
 8002908:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002910:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 8002912:	220c      	movs	r2, #12
 8002914:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002916:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 8002918:	2200      	movs	r2, #0
 800291a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800291c:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 800291e:	2200      	movs	r2, #0
 8002920:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002922:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 8002924:	2200      	movs	r2, #0
 8002926:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 800292a:	2200      	movs	r2, #0
 800292c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800292e:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <MX_USART2_UART_Init+0x58>)
 8002930:	0018      	movs	r0, r3
 8002932:	f004 fcf1 	bl	8007318 <HAL_UART_Init>
 8002936:	1e03      	subs	r3, r0, #0
 8002938:	d001      	beq.n	800293e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800293a:	f000 fb61 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20000184 	.word	0x20000184
 8002948:	40004400 	.word	0x40004400

0800294c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b08b      	sub	sp, #44	@ 0x2c
 8002950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002952:	2414      	movs	r4, #20
 8002954:	193b      	adds	r3, r7, r4
 8002956:	0018      	movs	r0, r3
 8002958:	2314      	movs	r3, #20
 800295a:	001a      	movs	r2, r3
 800295c:	2100      	movs	r1, #0
 800295e:	f005 f97d 	bl	8007c5c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002962:	4b4a      	ldr	r3, [pc, #296]	@ (8002a8c <MX_GPIO_Init+0x140>)
 8002964:	695a      	ldr	r2, [r3, #20]
 8002966:	4b49      	ldr	r3, [pc, #292]	@ (8002a8c <MX_GPIO_Init+0x140>)
 8002968:	2180      	movs	r1, #128	@ 0x80
 800296a:	0309      	lsls	r1, r1, #12
 800296c:	430a      	orrs	r2, r1
 800296e:	615a      	str	r2, [r3, #20]
 8002970:	4b46      	ldr	r3, [pc, #280]	@ (8002a8c <MX_GPIO_Init+0x140>)
 8002972:	695a      	ldr	r2, [r3, #20]
 8002974:	2380      	movs	r3, #128	@ 0x80
 8002976:	031b      	lsls	r3, r3, #12
 8002978:	4013      	ands	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800297e:	4b43      	ldr	r3, [pc, #268]	@ (8002a8c <MX_GPIO_Init+0x140>)
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	4b42      	ldr	r3, [pc, #264]	@ (8002a8c <MX_GPIO_Init+0x140>)
 8002984:	2180      	movs	r1, #128	@ 0x80
 8002986:	03c9      	lsls	r1, r1, #15
 8002988:	430a      	orrs	r2, r1
 800298a:	615a      	str	r2, [r3, #20]
 800298c:	4b3f      	ldr	r3, [pc, #252]	@ (8002a8c <MX_GPIO_Init+0x140>)
 800298e:	695a      	ldr	r2, [r3, #20]
 8002990:	2380      	movs	r3, #128	@ 0x80
 8002992:	03db      	lsls	r3, r3, #15
 8002994:	4013      	ands	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800299a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a8c <MX_GPIO_Init+0x140>)
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a8c <MX_GPIO_Init+0x140>)
 80029a0:	2180      	movs	r1, #128	@ 0x80
 80029a2:	0289      	lsls	r1, r1, #10
 80029a4:	430a      	orrs	r2, r1
 80029a6:	615a      	str	r2, [r3, #20]
 80029a8:	4b38      	ldr	r3, [pc, #224]	@ (8002a8c <MX_GPIO_Init+0x140>)
 80029aa:	695a      	ldr	r2, [r3, #20]
 80029ac:	2380      	movs	r3, #128	@ 0x80
 80029ae:	029b      	lsls	r3, r3, #10
 80029b0:	4013      	ands	r3, r2
 80029b2:	60bb      	str	r3, [r7, #8]
 80029b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b6:	4b35      	ldr	r3, [pc, #212]	@ (8002a8c <MX_GPIO_Init+0x140>)
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	4b34      	ldr	r3, [pc, #208]	@ (8002a8c <MX_GPIO_Init+0x140>)
 80029bc:	2180      	movs	r1, #128	@ 0x80
 80029be:	02c9      	lsls	r1, r1, #11
 80029c0:	430a      	orrs	r2, r1
 80029c2:	615a      	str	r2, [r3, #20]
 80029c4:	4b31      	ldr	r3, [pc, #196]	@ (8002a8c <MX_GPIO_Init+0x140>)
 80029c6:	695a      	ldr	r2, [r3, #20]
 80029c8:	2380      	movs	r3, #128	@ 0x80
 80029ca:	02db      	lsls	r3, r3, #11
 80029cc:	4013      	ands	r3, r2
 80029ce:	607b      	str	r3, [r7, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 80029d2:	2388      	movs	r3, #136	@ 0x88
 80029d4:	0099      	lsls	r1, r3, #2
 80029d6:	2390      	movs	r3, #144	@ 0x90
 80029d8:	05db      	lsls	r3, r3, #23
 80029da:	2200      	movs	r2, #0
 80029dc:	0018      	movs	r0, r3
 80029de:	f001 ffc4 	bl	800496a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80029e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002a90 <MX_GPIO_Init+0x144>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	2168      	movs	r1, #104	@ 0x68
 80029e8:	0018      	movs	r0, r3
 80029ea:	f001 ffbe 	bl	800496a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80029ee:	193b      	adds	r3, r7, r4
 80029f0:	2280      	movs	r2, #128	@ 0x80
 80029f2:	0192      	lsls	r2, r2, #6
 80029f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029f6:	193b      	adds	r3, r7, r4
 80029f8:	2284      	movs	r2, #132	@ 0x84
 80029fa:	0392      	lsls	r2, r2, #14
 80029fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	193b      	adds	r3, r7, r4
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002a04:	193b      	adds	r3, r7, r4
 8002a06:	4a23      	ldr	r2, [pc, #140]	@ (8002a94 <MX_GPIO_Init+0x148>)
 8002a08:	0019      	movs	r1, r3
 8002a0a:	0010      	movs	r0, r2
 8002a0c:	f001 fe18 	bl	8004640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8002a10:	193b      	adds	r3, r7, r4
 8002a12:	2213      	movs	r2, #19
 8002a14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a16:	193b      	adds	r3, r7, r4
 8002a18:	2200      	movs	r2, #0
 8002a1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a1c:	193b      	adds	r3, r7, r4
 8002a1e:	2202      	movs	r2, #2
 8002a20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a22:	193a      	adds	r2, r7, r4
 8002a24:	2390      	movs	r3, #144	@ 0x90
 8002a26:	05db      	lsls	r3, r3, #23
 8002a28:	0011      	movs	r1, r2
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f001 fe08 	bl	8004640 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9;
 8002a30:	0021      	movs	r1, r4
 8002a32:	187b      	adds	r3, r7, r1
 8002a34:	2288      	movs	r2, #136	@ 0x88
 8002a36:	0092      	lsls	r2, r2, #2
 8002a38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3a:	000c      	movs	r4, r1
 8002a3c:	193b      	adds	r3, r7, r4
 8002a3e:	2201      	movs	r2, #1
 8002a40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	193b      	adds	r3, r7, r4
 8002a44:	2200      	movs	r2, #0
 8002a46:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a48:	193b      	adds	r3, r7, r4
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	193a      	adds	r2, r7, r4
 8002a50:	2390      	movs	r3, #144	@ 0x90
 8002a52:	05db      	lsls	r3, r3, #23
 8002a54:	0011      	movs	r1, r2
 8002a56:	0018      	movs	r0, r3
 8002a58:	f001 fdf2 	bl	8004640 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8002a5c:	0021      	movs	r1, r4
 8002a5e:	187b      	adds	r3, r7, r1
 8002a60:	2268      	movs	r2, #104	@ 0x68
 8002a62:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a64:	187b      	adds	r3, r7, r1
 8002a66:	2201      	movs	r2, #1
 8002a68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	187b      	adds	r3, r7, r1
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a70:	187b      	adds	r3, r7, r1
 8002a72:	2200      	movs	r2, #0
 8002a74:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a76:	187b      	adds	r3, r7, r1
 8002a78:	4a05      	ldr	r2, [pc, #20]	@ (8002a90 <MX_GPIO_Init+0x144>)
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	0010      	movs	r0, r2
 8002a7e:	f001 fddf 	bl	8004640 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a82:	46c0      	nop			@ (mov r8, r8)
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b00b      	add	sp, #44	@ 0x2c
 8002a88:	bd90      	pop	{r4, r7, pc}
 8002a8a:	46c0      	nop			@ (mov r8, r8)
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	48000400 	.word	0x48000400
 8002a94:	48000800 	.word	0x48000800

08002a98 <move_forward>:

/* USER CODE BEGIN 4 */
void move_forward(uint16_t speed)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	0002      	movs	r2, r0
 8002aa0:	1dbb      	adds	r3, r7, #6
 8002aa2:	801a      	strh	r2, [r3, #0]
    // Enable both motors
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);  // Motor 1 Enable
 8002aa4:	2380      	movs	r3, #128	@ 0x80
 8002aa6:	0059      	lsls	r1, r3, #1
 8002aa8:	2390      	movs	r3, #144	@ 0x90
 8002aaa:	05db      	lsls	r3, r3, #23
 8002aac:	2201      	movs	r2, #1
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f001 ff5b 	bl	800496a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);  // Motor 2 Enable
 8002ab4:	2380      	movs	r3, #128	@ 0x80
 8002ab6:	0099      	lsls	r1, r3, #2
 8002ab8:	2390      	movs	r3, #144	@ 0x90
 8002aba:	05db      	lsls	r3, r3, #23
 8002abc:	2201      	movs	r2, #1
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f001 ff53 	bl	800496a <HAL_GPIO_WritePin>

    // Set direction pins for forward movement
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);  // Left motor forward
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8002af8 <move_forward+0x60>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2120      	movs	r1, #32
 8002aca:	0018      	movs	r0, r3
 8002acc:	f001 ff4d 	bl	800496a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);  // Right motor forward
 8002ad0:	4b09      	ldr	r3, [pc, #36]	@ (8002af8 <move_forward+0x60>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2108      	movs	r1, #8
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f001 ff47 	bl	800496a <HAL_GPIO_WritePin>

    // Set PWM speed
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 8002adc:	4b07      	ldr	r3, [pc, #28]	@ (8002afc <move_forward+0x64>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	1dba      	adds	r2, r7, #6
 8002ae2:	8812      	ldrh	r2, [r2, #0]
 8002ae4:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8002ae6:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <move_forward+0x64>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	1dba      	adds	r2, r7, #6
 8002aec:	8812      	ldrh	r2, [r2, #0]
 8002aee:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002af0:	46c0      	nop			@ (mov r8, r8)
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b002      	add	sp, #8
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	48000400 	.word	0x48000400
 8002afc:	2000013c 	.word	0x2000013c

08002b00 <stop_motors>:

void stop_motors(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
    // Stop PWM
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002b04:	4b0d      	ldr	r3, [pc, #52]	@ (8002b3c <stop_motors+0x3c>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <stop_motors+0x3c>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2200      	movs	r2, #0
 8002b12:	639a      	str	r2, [r3, #56]	@ 0x38

    // Disable motors
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002b14:	2380      	movs	r3, #128	@ 0x80
 8002b16:	0059      	lsls	r1, r3, #1
 8002b18:	2390      	movs	r3, #144	@ 0x90
 8002b1a:	05db      	lsls	r3, r3, #23
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f001 ff23 	bl	800496a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	0099      	lsls	r1, r3, #2
 8002b28:	2390      	movs	r3, #144	@ 0x90
 8002b2a:	05db      	lsls	r3, r3, #23
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f001 ff1b 	bl	800496a <HAL_GPIO_WritePin>
}
 8002b34:	46c0      	nop			@ (mov r8, r8)
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	2000013c 	.word	0x2000013c

08002b40 <display_logo>:

/* Helper: display company logo */
void display_logo(void)
{
 8002b40:	b590      	push	{r4, r7, lr}
 8002b42:	b097      	sub	sp, #92	@ 0x5c
 8002b44:	af02      	add	r7, sp, #8
	for (int pulse_count = 0; pulse_count < 2; pulse_count++) {
 8002b46:	2300      	movs	r3, #0
 8002b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b4a:	e092      	b.n	8002c72 <display_logo+0x132>
	        // Display normal framed logo
	        SSD1306_Clear();
 8002b4c:	f001 f964 	bl	8003e18 <SSD1306_Clear>

	        const char *logo = "DMC";
 8002b50:	4b7c      	ldr	r3, [pc, #496]	@ (8002d44 <display_logo+0x204>)
 8002b52:	627b      	str	r3, [r7, #36]	@ 0x24
	        FontDef_t *font = &Font_11x18;
 8002b54:	4b7c      	ldr	r3, [pc, #496]	@ (8002d48 <display_logo+0x208>)
 8002b56:	623b      	str	r3, [r7, #32]

	        int textWidth = 3 * font->FontWidth;
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	001a      	movs	r2, r3
 8002b5e:	0013      	movs	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	189b      	adds	r3, r3, r2
 8002b64:	61fb      	str	r3, [r7, #28]
	        int textHeight = font->FontHeight;
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	785b      	ldrb	r3, [r3, #1]
 8002b6a:	61bb      	str	r3, [r7, #24]

	        int centerX = 64;
 8002b6c:	2340      	movs	r3, #64	@ 0x40
 8002b6e:	617b      	str	r3, [r7, #20]
	        int centerY = 32;
 8002b70:	2320      	movs	r3, #32
 8002b72:	613b      	str	r3, [r7, #16]
	        int textX = centerX - (textWidth / 2);
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	da00      	bge.n	8002b7c <display_logo+0x3c>
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	105b      	asrs	r3, r3, #1
 8002b7e:	425b      	negs	r3, r3
 8002b80:	001a      	movs	r2, r3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	189b      	adds	r3, r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]
	        int textY = centerY - (textHeight / 2);
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	da00      	bge.n	8002b90 <display_logo+0x50>
 8002b8e:	3301      	adds	r3, #1
 8002b90:	105b      	asrs	r3, r3, #1
 8002b92:	425b      	negs	r3, r3
 8002b94:	001a      	movs	r2, r3
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	189b      	adds	r3, r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]

	        // Draw a rectangle frame around the screen
	        int framePadding = 4;
 8002b9c:	2304      	movs	r3, #4
 8002b9e:	607b      	str	r3, [r7, #4]
	        SSD1306_DrawRectangle(framePadding, framePadding,
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	b298      	uxth	r0, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	b299      	uxth	r1, r3
	                            SSD1306_WIDTH - 2*framePadding,
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2241      	movs	r2, #65	@ 0x41
 8002bac:	1ad3      	subs	r3, r2, r3
	        SSD1306_DrawRectangle(framePadding, framePadding,
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	18db      	adds	r3, r3, r3
 8002bb2:	b29a      	uxth	r2, r3
	                            SSD1306_HEIGHT - 2*framePadding,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2420      	movs	r4, #32
 8002bb8:	1ae3      	subs	r3, r4, r3
	        SSD1306_DrawRectangle(framePadding, framePadding,
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	18db      	adds	r3, r3, r3
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	2401      	movs	r4, #1
 8002bc2:	9400      	str	r4, [sp, #0]
 8002bc4:	f000 fe17 	bl	80037f6 <SSD1306_DrawRectangle>
	                            SSD1306_COLOR_WHITE);

	        // Draw diagonal lines from corners
	        SSD1306_DrawLine(framePadding, framePadding,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	b298      	uxth	r0, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	b299      	uxth	r1, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	3b02      	subs	r3, #2
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	2401      	movs	r4, #1
 8002bde:	9400      	str	r4, [sp, #0]
 8002be0:	f000 fc7a 	bl	80034d8 <SSD1306_DrawLine>
	                        textX, textY - 2, SSD1306_COLOR_WHITE);
	        SSD1306_DrawLine(SSD1306_WIDTH - framePadding, framePadding,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	2282      	movs	r2, #130	@ 0x82
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	b298      	uxth	r0, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	b299      	uxth	r1, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	18d3      	adds	r3, r2, r3
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	3b02      	subs	r3, #2
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	2401      	movs	r4, #1
 8002c08:	9400      	str	r4, [sp, #0]
 8002c0a:	f000 fc65 	bl	80034d8 <SSD1306_DrawLine>
	                        textX + textWidth, textY - 2, SSD1306_COLOR_WHITE);

	        // Draw text with circle
	        SSD1306_DrawCircle(centerX, centerY, 22, SSD1306_COLOR_WHITE);
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	b218      	sxth	r0, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	b219      	sxth	r1, r3
 8002c16:	2301      	movs	r3, #1
 8002c18:	2216      	movs	r2, #22
 8002c1a:	f000 fe83 	bl	8003924 <SSD1306_DrawCircle>
	        SSD1306_GotoXY(textX, textY);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	b292      	uxth	r2, r2
 8002c26:	0011      	movs	r1, r2
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f000 fb95 	bl	8003358 <SSD1306_GotoXY>
	        SSD1306_Puts("DMC", font, SSD1306_COLOR_WHITE);
 8002c2e:	6a39      	ldr	r1, [r7, #32]
 8002c30:	4b44      	ldr	r3, [pc, #272]	@ (8002d44 <display_logo+0x204>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	0018      	movs	r0, r3
 8002c36:	f000 fc29 	bl	800348c <SSD1306_Puts>

	        SSD1306_UpdateScreen();
 8002c3a:	f000 fac1 	bl	80031c0 <SSD1306_UpdateScreen>
	        HAL_Delay(500);  // Display normal for 500ms
 8002c3e:	23fa      	movs	r3, #250	@ 0xfa
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	0018      	movs	r0, r3
 8002c44:	f001 fbfa 	bl	800443c <HAL_Delay>

	        // Pulse effect: Invert display
	        SSD1306_InvertDisplay(1);
 8002c48:	2001      	movs	r0, #1
 8002c4a:	f000 f9df 	bl	800300c <SSD1306_InvertDisplay>
	        SSD1306_UpdateScreen();
 8002c4e:	f000 fab7 	bl	80031c0 <SSD1306_UpdateScreen>
	        HAL_Delay(150);  // Inverted for 150ms
 8002c52:	2096      	movs	r0, #150	@ 0x96
 8002c54:	f001 fbf2 	bl	800443c <HAL_Delay>

	        // Return to normal
	        SSD1306_InvertDisplay(0);
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f000 f9d7 	bl	800300c <SSD1306_InvertDisplay>
	        SSD1306_UpdateScreen();
 8002c5e:	f000 faaf 	bl	80031c0 <SSD1306_UpdateScreen>
	        HAL_Delay(350);  // Normal again before next pulse
 8002c62:	23af      	movs	r3, #175	@ 0xaf
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	0018      	movs	r0, r3
 8002c68:	f001 fbe8 	bl	800443c <HAL_Delay>
	for (int pulse_count = 0; pulse_count < 2; pulse_count++) {
 8002c6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c6e:	3301      	adds	r3, #1
 8002c70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	dc00      	bgt.n	8002c7a <display_logo+0x13a>
 8002c78:	e768      	b.n	8002b4c <display_logo+0xc>
	    }

	    // Short transition delay
	    HAL_Delay(200);
 8002c7a:	20c8      	movs	r0, #200	@ 0xc8
 8002c7c:	f001 fbde 	bl	800443c <HAL_Delay>

	    // Second: Switch to filled background with inverted text version
	    SSD1306_Clear();
 8002c80:	f001 f8ca 	bl	8003e18 <SSD1306_Clear>

	    const char *logo2 = "DMC";
 8002c84:	4b2f      	ldr	r3, [pc, #188]	@ (8002d44 <display_logo+0x204>)
 8002c86:	64bb      	str	r3, [r7, #72]	@ 0x48
	    FontDef_t *font2 = &Font_11x18;
 8002c88:	4b2f      	ldr	r3, [pc, #188]	@ (8002d48 <display_logo+0x208>)
 8002c8a:	647b      	str	r3, [r7, #68]	@ 0x44

	    int textWidth2 = 3 * font2->FontWidth;
 8002c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	001a      	movs	r2, r3
 8002c92:	0013      	movs	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	189b      	adds	r3, r3, r2
 8002c98:	643b      	str	r3, [r7, #64]	@ 0x40
	    int textHeight2 = font2->FontHeight;
 8002c9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c9c:	785b      	ldrb	r3, [r3, #1]
 8002c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

	    int centerX2 = 64;
 8002ca0:	2340      	movs	r3, #64	@ 0x40
 8002ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
	    int centerY2 = 32;
 8002ca4:	2320      	movs	r3, #32
 8002ca6:	637b      	str	r3, [r7, #52]	@ 0x34
	    int textX2 = centerX2 - (textWidth2 / 2);
 8002ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	da00      	bge.n	8002cb0 <display_logo+0x170>
 8002cae:	3301      	adds	r3, #1
 8002cb0:	105b      	asrs	r3, r3, #1
 8002cb2:	425b      	negs	r3, r3
 8002cb4:	001a      	movs	r2, r3
 8002cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb8:	189b      	adds	r3, r3, r2
 8002cba:	633b      	str	r3, [r7, #48]	@ 0x30
	    int textY2 = centerY2 - (textHeight2 / 2);
 8002cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	da00      	bge.n	8002cc4 <display_logo+0x184>
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	105b      	asrs	r3, r3, #1
 8002cc6:	425b      	negs	r3, r3
 8002cc8:	001a      	movs	r2, r3
 8002cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ccc:	189b      	adds	r3, r3, r2
 8002cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    int radius = 24;
 8002cd0:	2318      	movs	r3, #24
 8002cd2:	62bb      	str	r3, [r7, #40]	@ 0x28

	    // Draw filled circle background
	    SSD1306_DrawFilledCircle(centerX2, centerY2, radius, SSD1306_COLOR_WHITE);
 8002cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd6:	b218      	sxth	r0, r3
 8002cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cda:	b219      	sxth	r1, r3
 8002cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cde:	b21a      	sxth	r2, r3
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	f000 ff57 	bl	8003b94 <SSD1306_DrawFilledCircle>

	    // Draw text in black (inverted) inside the white circle
	    SSD1306_GotoXY(textX2, textY2);
 8002ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cec:	b292      	uxth	r2, r2
 8002cee:	0011      	movs	r1, r2
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f000 fb31 	bl	8003358 <SSD1306_GotoXY>
	    SSD1306_Puts("DMC", font2, SSD1306_COLOR_BLACK);
 8002cf6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <display_logo+0x204>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f000 fbc5 	bl	800348c <SSD1306_Puts>

	    // Optional: Add a thin outline circle for definition
	    SSD1306_DrawCircle(centerX2, centerY2, radius, SSD1306_COLOR_BLACK);
 8002d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d04:	b218      	sxth	r0, r3
 8002d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d08:	b219      	sxth	r1, r3
 8002d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0c:	b21a      	sxth	r2, r3
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f000 fe08 	bl	8003924 <SSD1306_DrawCircle>

	    SSD1306_UpdateScreen();
 8002d14:	f000 fa54 	bl	80031c0 <SSD1306_UpdateScreen>

	    // Optional: Add a final pulse to the filled version
	    HAL_Delay(1000);  // Display filled version for 1 second
 8002d18:	23fa      	movs	r3, #250	@ 0xfa
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f001 fb8d 	bl	800443c <HAL_Delay>
	    SSD1306_InvertDisplay(1);
 8002d22:	2001      	movs	r0, #1
 8002d24:	f000 f972 	bl	800300c <SSD1306_InvertDisplay>
	    SSD1306_UpdateScreen();
 8002d28:	f000 fa4a 	bl	80031c0 <SSD1306_UpdateScreen>
	    HAL_Delay(150);
 8002d2c:	2096      	movs	r0, #150	@ 0x96
 8002d2e:	f001 fb85 	bl	800443c <HAL_Delay>
	    SSD1306_InvertDisplay(0);
 8002d32:	2000      	movs	r0, #0
 8002d34:	f000 f96a 	bl	800300c <SSD1306_InvertDisplay>
	    SSD1306_UpdateScreen();
 8002d38:	f000 fa42 	bl	80031c0 <SSD1306_UpdateScreen>
}
 8002d3c:	46c0      	nop			@ (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b015      	add	sp, #84	@ 0x54
 8002d42:	bd90      	pop	{r4, r7, pc}
 8002d44:	08008578 	.word	0x08008578
 8002d48:	20000008 	.word	0x20000008

08002d4c <display_lap_times>:


void display_lap_times(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b092      	sub	sp, #72	@ 0x48
 8002d50:	af02      	add	r7, sp, #8
    SSD1306_Clear();
 8002d52:	f001 f861 	bl	8003e18 <SSD1306_Clear>
    char buf[32];

    for(int i = 0; i < 3; i++)
 8002d56:	2300      	movs	r3, #0
 8002d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d5a:	e073      	b.n	8002e44 <display_lap_times+0xf8>
    {
        // Convert ms to seconds * 10 (to keep 1 decimal place)
        uint32_t time_x10 = (laps[i].ms_time * 10) / 1000; // e.g., 50,000 ms -> 500 -> 50.0 s
 8002d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e58 <display_lap_times+0x10c>)
 8002d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d60:	00d2      	lsls	r2, r2, #3
 8002d62:	58d2      	ldr	r2, [r2, r3]
 8002d64:	0013      	movs	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	189b      	adds	r3, r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	001a      	movs	r2, r3
 8002d6e:	23fa      	movs	r3, #250	@ 0xfa
 8002d70:	0099      	lsls	r1, r3, #2
 8002d72:	0010      	movs	r0, r2
 8002d74:	f7fd f9d0 	bl	8000118 <__udivsi3>
 8002d78:	0003      	movs	r3, r0
 8002d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint32_t sec = time_x10 / 10;
 8002d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d7e:	210a      	movs	r1, #10
 8002d80:	0018      	movs	r0, r3
 8002d82:	f7fd f9c9 	bl	8000118 <__udivsi3>
 8002d86:	0003      	movs	r3, r0
 8002d88:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t dec = time_x10 % 10;
 8002d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8c:	210a      	movs	r1, #10
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f7fd fa48 	bl	8000224 <__aeabi_uidivmod>
 8002d94:	000b      	movs	r3, r1
 8002d96:	633b      	str	r3, [r7, #48]	@ 0x30

        uint32_t speed_x100 = laps[i].speed_mps * 100;    // e.g., 0.2 -> 20
 8002d98:	4a2f      	ldr	r2, [pc, #188]	@ (8002e58 <display_lap_times+0x10c>)
 8002d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	18d3      	adds	r3, r2, r3
 8002da0:	3304      	adds	r3, #4
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	492d      	ldr	r1, [pc, #180]	@ (8002e5c <display_lap_times+0x110>)
 8002da6:	1c18      	adds	r0, r3, #0
 8002da8:	f7fd fa78 	bl	800029c <__aeabi_fmul>
 8002dac:	1c03      	adds	r3, r0, #0
 8002dae:	1c18      	adds	r0, r3, #0
 8002db0:	f7fd fa3e 	bl	8000230 <__aeabi_f2uiz>
 8002db4:	0003      	movs	r3, r0
 8002db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t spd_int = speed_x100 / 100;
 8002db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dba:	2164      	movs	r1, #100	@ 0x64
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f7fd f9ab 	bl	8000118 <__udivsi3>
 8002dc2:	0003      	movs	r3, r0
 8002dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t spd_dec = speed_x100 % 100;
 8002dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc8:	2164      	movs	r1, #100	@ 0x64
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f7fd fa2a 	bl	8000224 <__aeabi_uidivmod>
 8002dd0:	000b      	movs	r3, r1
 8002dd2:	627b      	str	r3, [r7, #36]	@ 0x24

        snprintf(buf, sizeof(buf), "Lap%d:%lu.%lu sec", i+1, sec, dec);
 8002dd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dd6:	1c59      	adds	r1, r3, #1
 8002dd8:	4a21      	ldr	r2, [pc, #132]	@ (8002e60 <display_lap_times+0x114>)
 8002dda:	1d38      	adds	r0, r7, #4
 8002ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dde:	9301      	str	r3, [sp, #4]
 8002de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	000b      	movs	r3, r1
 8002de6:	2120      	movs	r1, #32
 8002de8:	f004 ff02 	bl	8007bf0 <sniprintf>
        SSD1306_GotoXY(5, i*20);
 8002dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	2214      	movs	r2, #20
 8002df2:	4353      	muls	r3, r2
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	0019      	movs	r1, r3
 8002df8:	2005      	movs	r0, #5
 8002dfa:	f000 faad 	bl	8003358 <SSD1306_GotoXY>
        SSD1306_Puts(buf, &Font_7x10, 1);
 8002dfe:	4919      	ldr	r1, [pc, #100]	@ (8002e64 <display_lap_times+0x118>)
 8002e00:	1d3b      	adds	r3, r7, #4
 8002e02:	2201      	movs	r2, #1
 8002e04:	0018      	movs	r0, r3
 8002e06:	f000 fb41 	bl	800348c <SSD1306_Puts>

        snprintf(buf, sizeof(buf), "Avg Speed:%lu.%02lum/s", spd_int, spd_dec);
 8002e0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e0c:	4a16      	ldr	r2, [pc, #88]	@ (8002e68 <display_lap_times+0x11c>)
 8002e0e:	1d38      	adds	r0, r7, #4
 8002e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	000b      	movs	r3, r1
 8002e16:	2120      	movs	r1, #32
 8002e18:	f004 feea 	bl	8007bf0 <sniprintf>
        SSD1306_GotoXY(5, i*20 + 10);
 8002e1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2214      	movs	r2, #20
 8002e22:	4353      	muls	r3, r2
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	330a      	adds	r3, #10
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	2005      	movs	r0, #5
 8002e2e:	f000 fa93 	bl	8003358 <SSD1306_GotoXY>
        SSD1306_Puts(buf, &Font_7x10, 1);
 8002e32:	490c      	ldr	r1, [pc, #48]	@ (8002e64 <display_lap_times+0x118>)
 8002e34:	1d3b      	adds	r3, r7, #4
 8002e36:	2201      	movs	r2, #1
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f000 fb27 	bl	800348c <SSD1306_Puts>
    for(int i = 0; i < 3; i++)
 8002e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e40:	3301      	adds	r3, #1
 8002e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	dd88      	ble.n	8002d5c <display_lap_times+0x10>
    }

    SSD1306_UpdateScreen();
 8002e4a:	f000 f9b9 	bl	80031c0 <SSD1306_UpdateScreen>
}
 8002e4e:	46c0      	nop			@ (mov r8, r8)
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b010      	add	sp, #64	@ 0x40
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	20000010 	.word	0x20000010
 8002e5c:	42c80000 	.word	0x42c80000
 8002e60:	0800857c 	.word	0x0800857c
 8002e64:	20000000 	.word	0x20000000
 8002e68:	08008590 	.word	0x08008590

08002e6c <blink_logo_led>:

void blink_logo_led(uint8_t times)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	0002      	movs	r2, r0
 8002e74:	1dfb      	adds	r3, r7, #7
 8002e76:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < times; i++)
 8002e78:	230f      	movs	r3, #15
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
 8002e80:	e019      	b.n	8002eb6 <blink_logo_led+0x4a>
    {
        HAL_GPIO_WritePin(LOGO_LED_GPIO_PORT, LOGO_LED_PIN, GPIO_PIN_SET);
 8002e82:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <blink_logo_led+0x64>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	2140      	movs	r1, #64	@ 0x40
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f001 fd6e 	bl	800496a <HAL_GPIO_WritePin>
        HAL_Delay(500); // LED ON  500 ms
 8002e8e:	23fa      	movs	r3, #250	@ 0xfa
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	0018      	movs	r0, r3
 8002e94:	f001 fad2 	bl	800443c <HAL_Delay>

        HAL_GPIO_WritePin(LOGO_LED_GPIO_PORT, LOGO_LED_PIN, GPIO_PIN_RESET);
 8002e98:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed0 <blink_logo_led+0x64>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2140      	movs	r1, #64	@ 0x40
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f001 fd63 	bl	800496a <HAL_GPIO_WritePin>
        HAL_Delay(250); // LED OFF 250 ms
 8002ea4:	20fa      	movs	r0, #250	@ 0xfa
 8002ea6:	f001 fac9 	bl	800443c <HAL_Delay>
    for(uint8_t i = 0; i < times; i++)
 8002eaa:	210f      	movs	r1, #15
 8002eac:	187b      	adds	r3, r7, r1
 8002eae:	781a      	ldrb	r2, [r3, #0]
 8002eb0:	187b      	adds	r3, r7, r1
 8002eb2:	3201      	adds	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]
 8002eb6:	230f      	movs	r3, #15
 8002eb8:	18fa      	adds	r2, r7, r3
 8002eba:	1dfb      	adds	r3, r7, #7
 8002ebc:	7812      	ldrb	r2, [r2, #0]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d3de      	bcc.n	8002e82 <blink_logo_led+0x16>
    }
}
 8002ec4:	46c0      	nop			@ (mov r8, r8)
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	b004      	add	sp, #16
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	46c0      	nop			@ (mov r8, r8)
 8002ed0:	48000400 	.word	0x48000400

08002ed4 <poll_buttons>:

void poll_buttons(void)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
    static uint8_t btn1_prev = 0;
    static uint8_t btn2_prev = 0;
    static uint8_t btn3_prev = 0;
    uint32_t t = HAL_GetTick();
 8002eda:	f001 faa5 	bl	8004428 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	607b      	str	r3, [r7, #4]

    uint8_t btn1_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8002ee2:	1cfc      	adds	r4, r7, #3
 8002ee4:	2390      	movs	r3, #144	@ 0x90
 8002ee6:	05db      	lsls	r3, r3, #23
 8002ee8:	2101      	movs	r1, #1
 8002eea:	0018      	movs	r0, r3
 8002eec:	f001 fd20 	bl	8004930 <HAL_GPIO_ReadPin>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	7023      	strb	r3, [r4, #0]
    uint8_t btn2_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8002ef4:	1cbc      	adds	r4, r7, #2
 8002ef6:	2390      	movs	r3, #144	@ 0x90
 8002ef8:	05db      	lsls	r3, r3, #23
 8002efa:	2102      	movs	r1, #2
 8002efc:	0018      	movs	r0, r3
 8002efe:	f001 fd17 	bl	8004930 <HAL_GPIO_ReadPin>
 8002f02:	0003      	movs	r3, r0
 8002f04:	7023      	strb	r3, [r4, #0]
    uint8_t btn3_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 8002f06:	1c7c      	adds	r4, r7, #1
 8002f08:	2390      	movs	r3, #144	@ 0x90
 8002f0a:	05db      	lsls	r3, r3, #23
 8002f0c:	2110      	movs	r1, #16
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f001 fd0e 	bl	8004930 <HAL_GPIO_ReadPin>
 8002f14:	0003      	movs	r3, r0
 8002f16:	7023      	strb	r3, [r4, #0]

    // Button 1: Display company logo
    if(btn1_now == GPIO_PIN_SET && btn1_prev == 0 && (t - btn1_last > DEBOUNCE_MS))
 8002f18:	1cfb      	adds	r3, r7, #3
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d11a      	bne.n	8002f56 <poll_buttons+0x82>
 8002f20:	4b30      	ldr	r3, [pc, #192]	@ (8002fe4 <poll_buttons+0x110>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d116      	bne.n	8002f56 <poll_buttons+0x82>
 8002f28:	4b2f      	ldr	r3, [pc, #188]	@ (8002fe8 <poll_buttons+0x114>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2bc8      	cmp	r3, #200	@ 0xc8
 8002f32:	d910      	bls.n	8002f56 <poll_buttons+0x82>
    {
        display_logo();                 // OLED logo animation
 8002f34:	f7ff fe04 	bl	8002b40 <display_logo>
        blink_logo_led(5);              // <-- D10 LED blink (4 times @ 500 ms on/off)
 8002f38:	2005      	movs	r0, #5
 8002f3a:	f7ff ff97 	bl	8002e6c <blink_logo_led>

        btn1_last = t;
 8002f3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002fe8 <poll_buttons+0x114>)
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	601a      	str	r2, [r3, #0]

        if(moving_forward) {
 8002f44:	4b29      	ldr	r3, [pc, #164]	@ (8002fec <poll_buttons+0x118>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d004      	beq.n	8002f56 <poll_buttons+0x82>
            stop_motors();
 8002f4c:	f7ff fdd8 	bl	8002b00 <stop_motors>
            moving_forward = 0;
 8002f50:	4b26      	ldr	r3, [pc, #152]	@ (8002fec <poll_buttons+0x118>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	701a      	strb	r2, [r3, #0]
        }
    }
    btn1_prev = btn1_now;
 8002f56:	4b23      	ldr	r3, [pc, #140]	@ (8002fe4 <poll_buttons+0x110>)
 8002f58:	1cfa      	adds	r2, r7, #3
 8002f5a:	7812      	ldrb	r2, [r2, #0]
 8002f5c:	701a      	strb	r2, [r3, #0]


    // Button 2: Display lap times
    if(btn2_now == GPIO_PIN_SET && btn2_prev == 0 && (t - btn2_last > DEBOUNCE_MS))
 8002f5e:	1cbb      	adds	r3, r7, #2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d117      	bne.n	8002f96 <poll_buttons+0xc2>
 8002f66:	4b22      	ldr	r3, [pc, #136]	@ (8002ff0 <poll_buttons+0x11c>)
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d113      	bne.n	8002f96 <poll_buttons+0xc2>
 8002f6e:	4b21      	ldr	r3, [pc, #132]	@ (8002ff4 <poll_buttons+0x120>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2bc8      	cmp	r3, #200	@ 0xc8
 8002f78:	d90d      	bls.n	8002f96 <poll_buttons+0xc2>
    {
        display_lap_times();
 8002f7a:	f7ff fee7 	bl	8002d4c <display_lap_times>
        btn2_last = t;
 8002f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff4 <poll_buttons+0x120>)
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	601a      	str	r2, [r3, #0]

        if(moving_forward) { stop_motors(); moving_forward = 0; }
 8002f84:	4b19      	ldr	r3, [pc, #100]	@ (8002fec <poll_buttons+0x118>)
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d004      	beq.n	8002f96 <poll_buttons+0xc2>
 8002f8c:	f7ff fdb8 	bl	8002b00 <stop_motors>
 8002f90:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <poll_buttons+0x118>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	701a      	strb	r2, [r3, #0]
    }
    btn2_prev = btn2_now;
 8002f96:	4b16      	ldr	r3, [pc, #88]	@ (8002ff0 <poll_buttons+0x11c>)
 8002f98:	1cba      	adds	r2, r7, #2
 8002f9a:	7812      	ldrb	r2, [r2, #0]
 8002f9c:	701a      	strb	r2, [r3, #0]

    // Button 3: Display logo and move forward
    if(btn3_now == GPIO_PIN_SET && btn3_prev == 0 && (t - btn3_last > DEBOUNCE_MS))
 8002f9e:	1c7b      	adds	r3, r7, #1
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d116      	bne.n	8002fd4 <poll_buttons+0x100>
 8002fa6:	4b14      	ldr	r3, [pc, #80]	@ (8002ff8 <poll_buttons+0x124>)
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d112      	bne.n	8002fd4 <poll_buttons+0x100>
 8002fae:	4b13      	ldr	r3, [pc, #76]	@ (8002ffc <poll_buttons+0x128>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2bc8      	cmp	r3, #200	@ 0xc8
 8002fb8:	d90c      	bls.n	8002fd4 <poll_buttons+0x100>
    {
        display_logo();
 8002fba:	f7ff fdc1 	bl	8002b40 <display_logo>
        move_forward(500); // set speed (0-999 for TIM3 PWM)
 8002fbe:	23fa      	movs	r3, #250	@ 0xfa
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f7ff fd68 	bl	8002a98 <move_forward>
        moving_forward = 1;
 8002fc8:	4b08      	ldr	r3, [pc, #32]	@ (8002fec <poll_buttons+0x118>)
 8002fca:	2201      	movs	r2, #1
 8002fcc:	701a      	strb	r2, [r3, #0]

        btn3_last = t;
 8002fce:	4b0b      	ldr	r3, [pc, #44]	@ (8002ffc <poll_buttons+0x128>)
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	601a      	str	r2, [r3, #0]
    }
    btn3_prev = btn3_now;
 8002fd4:	4b08      	ldr	r3, [pc, #32]	@ (8002ff8 <poll_buttons+0x124>)
 8002fd6:	1c7a      	adds	r2, r7, #1
 8002fd8:	7812      	ldrb	r2, [r2, #0]
 8002fda:	701a      	strb	r2, [r3, #0]
}
 8002fdc:	46c0      	nop			@ (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b003      	add	sp, #12
 8002fe2:	bd90      	pop	{r4, r7, pc}
 8002fe4:	2000022e 	.word	0x2000022e
 8002fe8:	20000210 	.word	0x20000210
 8002fec:	2000020c 	.word	0x2000020c
 8002ff0:	2000022f 	.word	0x2000022f
 8002ff4:	20000214 	.word	0x20000214
 8002ff8:	20000230 	.word	0x20000230
 8002ffc:	20000218 	.word	0x20000218

08003000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003004:	b672      	cpsid	i
}
 8003006:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003008:	46c0      	nop			@ (mov r8, r8)
 800300a:	e7fd      	b.n	8003008 <Error_Handler+0x8>

0800300c <SSD1306_InvertDisplay>:
}



void SSD1306_InvertDisplay (int i)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  if (i) SSD1306_WRITECOMMAND (SSD1306_INVERTDISPLAY);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d005      	beq.n	8003026 <SSD1306_InvertDisplay+0x1a>
 800301a:	22a7      	movs	r2, #167	@ 0xa7
 800301c:	2100      	movs	r1, #0
 800301e:	2078      	movs	r0, #120	@ 0x78
 8003020:	f000 ff84 	bl	8003f2c <ssd1306_I2C_Write>

  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);

}
 8003024:	e004      	b.n	8003030 <SSD1306_InvertDisplay+0x24>
  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);
 8003026:	22a6      	movs	r2, #166	@ 0xa6
 8003028:	2100      	movs	r1, #0
 800302a:	2078      	movs	r0, #120	@ 0x78
 800302c:	f000 ff7e 	bl	8003f2c <ssd1306_I2C_Write>
}
 8003030:	46c0      	nop			@ (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	b002      	add	sp, #8
 8003036:	bd80      	pop	{r7, pc}

08003038 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800303e:	f000 fef5 	bl	8003e2c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003042:	4b5b      	ldr	r3, [pc, #364]	@ (80031b0 <SSD1306_Init+0x178>)
 8003044:	485b      	ldr	r0, [pc, #364]	@ (80031b4 <SSD1306_Init+0x17c>)
 8003046:	2201      	movs	r2, #1
 8003048:	2178      	movs	r1, #120	@ 0x78
 800304a:	f001 fe7b 	bl	8004d44 <HAL_I2C_IsDeviceReady>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d001      	beq.n	8003056 <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8003052:	2300      	movs	r3, #0
 8003054:	e0a8      	b.n	80031a8 <SSD1306_Init+0x170>
	}

	/* A little delay */
	uint32_t p = 2500;
 8003056:	4b58      	ldr	r3, [pc, #352]	@ (80031b8 <SSD1306_Init+0x180>)
 8003058:	607b      	str	r3, [r7, #4]
	while(p>0)
 800305a:	e002      	b.n	8003062 <SSD1306_Init+0x2a>
		p--;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3b01      	subs	r3, #1
 8003060:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1f9      	bne.n	800305c <SSD1306_Init+0x24>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003068:	22ae      	movs	r2, #174	@ 0xae
 800306a:	2100      	movs	r1, #0
 800306c:	2078      	movs	r0, #120	@ 0x78
 800306e:	f000 ff5d 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8003072:	2220      	movs	r2, #32
 8003074:	2100      	movs	r1, #0
 8003076:	2078      	movs	r0, #120	@ 0x78
 8003078:	f000 ff58 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800307c:	2210      	movs	r2, #16
 800307e:	2100      	movs	r1, #0
 8003080:	2078      	movs	r0, #120	@ 0x78
 8003082:	f000 ff53 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003086:	22b0      	movs	r2, #176	@ 0xb0
 8003088:	2100      	movs	r1, #0
 800308a:	2078      	movs	r0, #120	@ 0x78
 800308c:	f000 ff4e 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8003090:	22c8      	movs	r2, #200	@ 0xc8
 8003092:	2100      	movs	r1, #0
 8003094:	2078      	movs	r0, #120	@ 0x78
 8003096:	f000 ff49 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800309a:	2200      	movs	r2, #0
 800309c:	2100      	movs	r1, #0
 800309e:	2078      	movs	r0, #120	@ 0x78
 80030a0:	f000 ff44 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80030a4:	2210      	movs	r2, #16
 80030a6:	2100      	movs	r1, #0
 80030a8:	2078      	movs	r0, #120	@ 0x78
 80030aa:	f000 ff3f 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80030ae:	2240      	movs	r2, #64	@ 0x40
 80030b0:	2100      	movs	r1, #0
 80030b2:	2078      	movs	r0, #120	@ 0x78
 80030b4:	f000 ff3a 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80030b8:	2281      	movs	r2, #129	@ 0x81
 80030ba:	2100      	movs	r1, #0
 80030bc:	2078      	movs	r0, #120	@ 0x78
 80030be:	f000 ff35 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80030c2:	22ff      	movs	r2, #255	@ 0xff
 80030c4:	2100      	movs	r1, #0
 80030c6:	2078      	movs	r0, #120	@ 0x78
 80030c8:	f000 ff30 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80030cc:	22a1      	movs	r2, #161	@ 0xa1
 80030ce:	2100      	movs	r1, #0
 80030d0:	2078      	movs	r0, #120	@ 0x78
 80030d2:	f000 ff2b 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80030d6:	22a6      	movs	r2, #166	@ 0xa6
 80030d8:	2100      	movs	r1, #0
 80030da:	2078      	movs	r0, #120	@ 0x78
 80030dc:	f000 ff26 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80030e0:	22a8      	movs	r2, #168	@ 0xa8
 80030e2:	2100      	movs	r1, #0
 80030e4:	2078      	movs	r0, #120	@ 0x78
 80030e6:	f000 ff21 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80030ea:	223f      	movs	r2, #63	@ 0x3f
 80030ec:	2100      	movs	r1, #0
 80030ee:	2078      	movs	r0, #120	@ 0x78
 80030f0:	f000 ff1c 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80030f4:	22a4      	movs	r2, #164	@ 0xa4
 80030f6:	2100      	movs	r1, #0
 80030f8:	2078      	movs	r0, #120	@ 0x78
 80030fa:	f000 ff17 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80030fe:	22d3      	movs	r2, #211	@ 0xd3
 8003100:	2100      	movs	r1, #0
 8003102:	2078      	movs	r0, #120	@ 0x78
 8003104:	f000 ff12 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003108:	2200      	movs	r2, #0
 800310a:	2100      	movs	r1, #0
 800310c:	2078      	movs	r0, #120	@ 0x78
 800310e:	f000 ff0d 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003112:	22d5      	movs	r2, #213	@ 0xd5
 8003114:	2100      	movs	r1, #0
 8003116:	2078      	movs	r0, #120	@ 0x78
 8003118:	f000 ff08 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800311c:	22f0      	movs	r2, #240	@ 0xf0
 800311e:	2100      	movs	r1, #0
 8003120:	2078      	movs	r0, #120	@ 0x78
 8003122:	f000 ff03 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003126:	22d9      	movs	r2, #217	@ 0xd9
 8003128:	2100      	movs	r1, #0
 800312a:	2078      	movs	r0, #120	@ 0x78
 800312c:	f000 fefe 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003130:	2222      	movs	r2, #34	@ 0x22
 8003132:	2100      	movs	r1, #0
 8003134:	2078      	movs	r0, #120	@ 0x78
 8003136:	f000 fef9 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800313a:	22da      	movs	r2, #218	@ 0xda
 800313c:	2100      	movs	r1, #0
 800313e:	2078      	movs	r0, #120	@ 0x78
 8003140:	f000 fef4 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8003144:	2212      	movs	r2, #18
 8003146:	2100      	movs	r1, #0
 8003148:	2078      	movs	r0, #120	@ 0x78
 800314a:	f000 feef 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800314e:	22db      	movs	r2, #219	@ 0xdb
 8003150:	2100      	movs	r1, #0
 8003152:	2078      	movs	r0, #120	@ 0x78
 8003154:	f000 feea 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8003158:	2220      	movs	r2, #32
 800315a:	2100      	movs	r1, #0
 800315c:	2078      	movs	r0, #120	@ 0x78
 800315e:	f000 fee5 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003162:	228d      	movs	r2, #141	@ 0x8d
 8003164:	2100      	movs	r1, #0
 8003166:	2078      	movs	r0, #120	@ 0x78
 8003168:	f000 fee0 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800316c:	2214      	movs	r2, #20
 800316e:	2100      	movs	r1, #0
 8003170:	2078      	movs	r0, #120	@ 0x78
 8003172:	f000 fedb 	bl	8003f2c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8003176:	22af      	movs	r2, #175	@ 0xaf
 8003178:	2100      	movs	r1, #0
 800317a:	2078      	movs	r0, #120	@ 0x78
 800317c:	f000 fed6 	bl	8003f2c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8003180:	222e      	movs	r2, #46	@ 0x2e
 8003182:	2100      	movs	r1, #0
 8003184:	2078      	movs	r0, #120	@ 0x78
 8003186:	f000 fed1 	bl	8003f2c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800318a:	2000      	movs	r0, #0
 800318c:	f000 f850 	bl	8003230 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8003190:	f000 f816 	bl	80031c0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8003194:	4b09      	ldr	r3, [pc, #36]	@ (80031bc <SSD1306_Init+0x184>)
 8003196:	2200      	movs	r2, #0
 8003198:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800319a:	4b08      	ldr	r3, [pc, #32]	@ (80031bc <SSD1306_Init+0x184>)
 800319c:	2200      	movs	r2, #0
 800319e:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <SSD1306_Init+0x184>)
 80031a2:	2201      	movs	r2, #1
 80031a4:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80031a6:	2301      	movs	r3, #1
}
 80031a8:	0018      	movs	r0, r3
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	00004e20 	.word	0x00004e20
 80031b4:	200000a0 	.word	0x200000a0
 80031b8:	000009c4 	.word	0x000009c4
 80031bc:	20000644 	.word	0x20000644

080031c0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80031c6:	1dfb      	adds	r3, r7, #7
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e025      	b.n	800321a <SSD1306_UpdateScreen+0x5a>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80031ce:	1dfb      	adds	r3, r7, #7
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	3b50      	subs	r3, #80	@ 0x50
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	001a      	movs	r2, r3
 80031d8:	2100      	movs	r1, #0
 80031da:	2078      	movs	r0, #120	@ 0x78
 80031dc:	f000 fea6 	bl	8003f2c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80031e0:	2200      	movs	r2, #0
 80031e2:	2100      	movs	r1, #0
 80031e4:	2078      	movs	r0, #120	@ 0x78
 80031e6:	f000 fea1 	bl	8003f2c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80031ea:	2210      	movs	r2, #16
 80031ec:	2100      	movs	r1, #0
 80031ee:	2078      	movs	r0, #120	@ 0x78
 80031f0:	f000 fe9c 	bl	8003f2c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80031f4:	1dfb      	adds	r3, r7, #7
 80031f6:	781a      	ldrb	r2, [r3, #0]
 80031f8:	0013      	movs	r3, r2
 80031fa:	019b      	lsls	r3, r3, #6
 80031fc:	189b      	adds	r3, r3, r2
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	001a      	movs	r2, r3
 8003202:	4b0a      	ldr	r3, [pc, #40]	@ (800322c <SSD1306_UpdateScreen+0x6c>)
 8003204:	18d2      	adds	r2, r2, r3
 8003206:	2382      	movs	r3, #130	@ 0x82
 8003208:	2140      	movs	r1, #64	@ 0x40
 800320a:	2078      	movs	r0, #120	@ 0x78
 800320c:	f000 fe22 	bl	8003e54 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8003210:	1dfb      	adds	r3, r7, #7
 8003212:	781a      	ldrb	r2, [r3, #0]
 8003214:	1dfb      	adds	r3, r7, #7
 8003216:	3201      	adds	r2, #1
 8003218:	701a      	strb	r2, [r3, #0]
 800321a:	1dfb      	adds	r3, r7, #7
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b07      	cmp	r3, #7
 8003220:	d9d5      	bls.n	80031ce <SSD1306_UpdateScreen+0xe>
	}
}
 8003222:	46c0      	nop			@ (mov r8, r8)
 8003224:	46c0      	nop			@ (mov r8, r8)
 8003226:	46bd      	mov	sp, r7
 8003228:	b002      	add	sp, #8
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000234 	.word	0x20000234

08003230 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	0002      	movs	r2, r0
 8003238:	1dfb      	adds	r3, r7, #7
 800323a:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800323c:	1dfb      	adds	r3, r7, #7
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <SSD1306_Fill+0x18>
 8003244:	2300      	movs	r3, #0
 8003246:	e000      	b.n	800324a <SSD1306_Fill+0x1a>
 8003248:	23ff      	movs	r3, #255	@ 0xff
 800324a:	2282      	movs	r2, #130	@ 0x82
 800324c:	00d2      	lsls	r2, r2, #3
 800324e:	4804      	ldr	r0, [pc, #16]	@ (8003260 <SSD1306_Fill+0x30>)
 8003250:	0019      	movs	r1, r3
 8003252:	f004 fd03 	bl	8007c5c <memset>
}
 8003256:	46c0      	nop			@ (mov r8, r8)
 8003258:	46bd      	mov	sp, r7
 800325a:	b002      	add	sp, #8
 800325c:	bd80      	pop	{r7, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	20000234 	.word	0x20000234

08003264 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8003264:	b590      	push	{r4, r7, lr}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	0004      	movs	r4, r0
 800326c:	0008      	movs	r0, r1
 800326e:	0011      	movs	r1, r2
 8003270:	1dbb      	adds	r3, r7, #6
 8003272:	1c22      	adds	r2, r4, #0
 8003274:	801a      	strh	r2, [r3, #0]
 8003276:	1d3b      	adds	r3, r7, #4
 8003278:	1c02      	adds	r2, r0, #0
 800327a:	801a      	strh	r2, [r3, #0]
 800327c:	1cfb      	adds	r3, r7, #3
 800327e:	1c0a      	adds	r2, r1, #0
 8003280:	701a      	strb	r2, [r3, #0]
	if (
 8003282:	1dbb      	adds	r3, r7, #6
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	2b81      	cmp	r3, #129	@ 0x81
 8003288:	d85e      	bhi.n	8003348 <SSD1306_DrawPixel+0xe4>
		x >= SSD1306_WIDTH ||
 800328a:	1d3b      	adds	r3, r7, #4
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003290:	d85a      	bhi.n	8003348 <SSD1306_DrawPixel+0xe4>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8003292:	4b2f      	ldr	r3, [pc, #188]	@ (8003350 <SSD1306_DrawPixel+0xec>)
 8003294:	791b      	ldrb	r3, [r3, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d006      	beq.n	80032a8 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 800329a:	1cfb      	adds	r3, r7, #3
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	425a      	negs	r2, r3
 80032a0:	4153      	adcs	r3, r2
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	1cfb      	adds	r3, r7, #3
 80032a6:	701a      	strb	r2, [r3, #0]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80032a8:	1cfb      	adds	r3, r7, #3
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d124      	bne.n	80032fa <SSD1306_DrawPixel+0x96>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80032b0:	1dbb      	adds	r3, r7, #6
 80032b2:	881a      	ldrh	r2, [r3, #0]
 80032b4:	1d3b      	adds	r3, r7, #4
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	08db      	lsrs	r3, r3, #3
 80032ba:	b298      	uxth	r0, r3
 80032bc:	0001      	movs	r1, r0
 80032be:	000b      	movs	r3, r1
 80032c0:	019b      	lsls	r3, r3, #6
 80032c2:	185b      	adds	r3, r3, r1
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	18d3      	adds	r3, r2, r3
 80032c8:	4a22      	ldr	r2, [pc, #136]	@ (8003354 <SSD1306_DrawPixel+0xf0>)
 80032ca:	5cd3      	ldrb	r3, [r2, r3]
 80032cc:	b25a      	sxtb	r2, r3
 80032ce:	1d3b      	adds	r3, r7, #4
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	2107      	movs	r1, #7
 80032d4:	400b      	ands	r3, r1
 80032d6:	2101      	movs	r1, #1
 80032d8:	4099      	lsls	r1, r3
 80032da:	000b      	movs	r3, r1
 80032dc:	b25b      	sxtb	r3, r3
 80032de:	4313      	orrs	r3, r2
 80032e0:	b25c      	sxtb	r4, r3
 80032e2:	1dbb      	adds	r3, r7, #6
 80032e4:	881a      	ldrh	r2, [r3, #0]
 80032e6:	0001      	movs	r1, r0
 80032e8:	000b      	movs	r3, r1
 80032ea:	019b      	lsls	r3, r3, #6
 80032ec:	185b      	adds	r3, r3, r1
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	18d3      	adds	r3, r2, r3
 80032f2:	b2e1      	uxtb	r1, r4
 80032f4:	4a17      	ldr	r2, [pc, #92]	@ (8003354 <SSD1306_DrawPixel+0xf0>)
 80032f6:	54d1      	strb	r1, [r2, r3]
 80032f8:	e027      	b.n	800334a <SSD1306_DrawPixel+0xe6>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80032fa:	1dbb      	adds	r3, r7, #6
 80032fc:	881a      	ldrh	r2, [r3, #0]
 80032fe:	1d3b      	adds	r3, r7, #4
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	08db      	lsrs	r3, r3, #3
 8003304:	b298      	uxth	r0, r3
 8003306:	0001      	movs	r1, r0
 8003308:	000b      	movs	r3, r1
 800330a:	019b      	lsls	r3, r3, #6
 800330c:	185b      	adds	r3, r3, r1
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	18d3      	adds	r3, r2, r3
 8003312:	4a10      	ldr	r2, [pc, #64]	@ (8003354 <SSD1306_DrawPixel+0xf0>)
 8003314:	5cd3      	ldrb	r3, [r2, r3]
 8003316:	b25b      	sxtb	r3, r3
 8003318:	1d3a      	adds	r2, r7, #4
 800331a:	8812      	ldrh	r2, [r2, #0]
 800331c:	2107      	movs	r1, #7
 800331e:	400a      	ands	r2, r1
 8003320:	2101      	movs	r1, #1
 8003322:	4091      	lsls	r1, r2
 8003324:	000a      	movs	r2, r1
 8003326:	b252      	sxtb	r2, r2
 8003328:	43d2      	mvns	r2, r2
 800332a:	b252      	sxtb	r2, r2
 800332c:	4013      	ands	r3, r2
 800332e:	b25c      	sxtb	r4, r3
 8003330:	1dbb      	adds	r3, r7, #6
 8003332:	881a      	ldrh	r2, [r3, #0]
 8003334:	0001      	movs	r1, r0
 8003336:	000b      	movs	r3, r1
 8003338:	019b      	lsls	r3, r3, #6
 800333a:	185b      	adds	r3, r3, r1
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	18d3      	adds	r3, r2, r3
 8003340:	b2e1      	uxtb	r1, r4
 8003342:	4a04      	ldr	r2, [pc, #16]	@ (8003354 <SSD1306_DrawPixel+0xf0>)
 8003344:	54d1      	strb	r1, [r2, r3]
 8003346:	e000      	b.n	800334a <SSD1306_DrawPixel+0xe6>
		return;
 8003348:	46c0      	nop			@ (mov r8, r8)
	}
}
 800334a:	46bd      	mov	sp, r7
 800334c:	b003      	add	sp, #12
 800334e:	bd90      	pop	{r4, r7, pc}
 8003350:	20000644 	.word	0x20000644
 8003354:	20000234 	.word	0x20000234

08003358 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	0002      	movs	r2, r0
 8003360:	1dbb      	adds	r3, r7, #6
 8003362:	801a      	strh	r2, [r3, #0]
 8003364:	1d3b      	adds	r3, r7, #4
 8003366:	1c0a      	adds	r2, r1, #0
 8003368:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800336a:	4b06      	ldr	r3, [pc, #24]	@ (8003384 <SSD1306_GotoXY+0x2c>)
 800336c:	1dba      	adds	r2, r7, #6
 800336e:	8812      	ldrh	r2, [r2, #0]
 8003370:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8003372:	4b04      	ldr	r3, [pc, #16]	@ (8003384 <SSD1306_GotoXY+0x2c>)
 8003374:	1d3a      	adds	r2, r7, #4
 8003376:	8812      	ldrh	r2, [r2, #0]
 8003378:	805a      	strh	r2, [r3, #2]
}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	46bd      	mov	sp, r7
 800337e:	b002      	add	sp, #8
 8003380:	bd80      	pop	{r7, pc}
 8003382:	46c0      	nop			@ (mov r8, r8)
 8003384:	20000644 	.word	0x20000644

08003388 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6039      	str	r1, [r7, #0]
 8003390:	0011      	movs	r1, r2
 8003392:	1dfb      	adds	r3, r7, #7
 8003394:	1c02      	adds	r2, r0, #0
 8003396:	701a      	strb	r2, [r3, #0]
 8003398:	1dbb      	adds	r3, r7, #6
 800339a:	1c0a      	adds	r2, r1, #0
 800339c:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800339e:	4b3a      	ldr	r3, [pc, #232]	@ (8003488 <SSD1306_Putc+0x100>)
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	001a      	movs	r2, r3
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	18d3      	adds	r3, r2, r3
	if (
 80033aa:	2b81      	cmp	r3, #129	@ 0x81
 80033ac:	dc07      	bgt.n	80033be <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80033ae:	4b36      	ldr	r3, [pc, #216]	@ (8003488 <SSD1306_Putc+0x100>)
 80033b0:	885b      	ldrh	r3, [r3, #2]
 80033b2:	001a      	movs	r2, r3
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	785b      	ldrb	r3, [r3, #1]
 80033b8:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80033ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80033bc:	dd01      	ble.n	80033c2 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 80033be:	2300      	movs	r3, #0
 80033c0:	e05d      	b.n	800347e <SSD1306_Putc+0xf6>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	e04a      	b.n	800345e <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	1dfb      	adds	r3, r7, #7
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	3b20      	subs	r3, #32
 80033d2:	6839      	ldr	r1, [r7, #0]
 80033d4:	7849      	ldrb	r1, [r1, #1]
 80033d6:	434b      	muls	r3, r1
 80033d8:	0019      	movs	r1, r3
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	18cb      	adds	r3, r1, r3
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	18d3      	adds	r3, r2, r3
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80033e6:	2300      	movs	r3, #0
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	e02f      	b.n	800344c <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	409a      	lsls	r2, r3
 80033f2:	2380      	movs	r3, #128	@ 0x80
 80033f4:	021b      	lsls	r3, r3, #8
 80033f6:	4013      	ands	r3, r2
 80033f8:	d011      	beq.n	800341e <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80033fa:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <SSD1306_Putc+0x100>)
 80033fc:	881a      	ldrh	r2, [r3, #0]
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	b29b      	uxth	r3, r3
 8003402:	18d3      	adds	r3, r2, r3
 8003404:	b298      	uxth	r0, r3
 8003406:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <SSD1306_Putc+0x100>)
 8003408:	885a      	ldrh	r2, [r3, #2]
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	b29b      	uxth	r3, r3
 800340e:	18d3      	adds	r3, r2, r3
 8003410:	b299      	uxth	r1, r3
 8003412:	1dbb      	adds	r3, r7, #6
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	001a      	movs	r2, r3
 8003418:	f7ff ff24 	bl	8003264 <SSD1306_DrawPixel>
 800341c:	e013      	b.n	8003446 <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800341e:	4b1a      	ldr	r3, [pc, #104]	@ (8003488 <SSD1306_Putc+0x100>)
 8003420:	881a      	ldrh	r2, [r3, #0]
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	b29b      	uxth	r3, r3
 8003426:	18d3      	adds	r3, r2, r3
 8003428:	b298      	uxth	r0, r3
 800342a:	4b17      	ldr	r3, [pc, #92]	@ (8003488 <SSD1306_Putc+0x100>)
 800342c:	885a      	ldrh	r2, [r3, #2]
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	b29b      	uxth	r3, r3
 8003432:	18d3      	adds	r3, r2, r3
 8003434:	b299      	uxth	r1, r3
 8003436:	1dbb      	adds	r3, r7, #6
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	425a      	negs	r2, r3
 800343c:	4153      	adcs	r3, r2
 800343e:	b2db      	uxtb	r3, r3
 8003440:	001a      	movs	r2, r3
 8003442:	f7ff ff0f 	bl	8003264 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	3301      	adds	r3, #1
 800344a:	613b      	str	r3, [r7, #16]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	001a      	movs	r2, r3
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	4293      	cmp	r3, r2
 8003456:	d3c9      	bcc.n	80033ec <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	3301      	adds	r3, #1
 800345c:	617b      	str	r3, [r7, #20]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	785b      	ldrb	r3, [r3, #1]
 8003462:	001a      	movs	r2, r3
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	4293      	cmp	r3, r2
 8003468:	d3ae      	bcc.n	80033c8 <SSD1306_Putc+0x40>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800346a:	4b07      	ldr	r3, [pc, #28]	@ (8003488 <SSD1306_Putc+0x100>)
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	7812      	ldrb	r2, [r2, #0]
 8003472:	189b      	adds	r3, r3, r2
 8003474:	b29a      	uxth	r2, r3
 8003476:	4b04      	ldr	r3, [pc, #16]	@ (8003488 <SSD1306_Putc+0x100>)
 8003478:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800347a:	1dfb      	adds	r3, r7, #7
 800347c:	781b      	ldrb	r3, [r3, #0]
}
 800347e:	0018      	movs	r0, r3
 8003480:	46bd      	mov	sp, r7
 8003482:	b006      	add	sp, #24
 8003484:	bd80      	pop	{r7, pc}
 8003486:	46c0      	nop			@ (mov r8, r8)
 8003488:	20000644 	.word	0x20000644

0800348c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	1dfb      	adds	r3, r7, #7
 8003498:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 800349a:	e013      	b.n	80034c4 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	7818      	ldrb	r0, [r3, #0]
 80034a0:	1dfb      	adds	r3, r7, #7
 80034a2:	781a      	ldrb	r2, [r3, #0]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	0019      	movs	r1, r3
 80034a8:	f7ff ff6e 	bl	8003388 <SSD1306_Putc>
 80034ac:	0003      	movs	r3, r0
 80034ae:	001a      	movs	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d002      	beq.n	80034be <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	e008      	b.n	80034d0 <SSD1306_Puts+0x44>
		}

		/* Increase string pointer */
		str++;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	3301      	adds	r3, #1
 80034c2:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1e7      	bne.n	800349c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	781b      	ldrb	r3, [r3, #0]
}
 80034d0:	0018      	movs	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	b004      	add	sp, #16
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80034d8:	b5b0      	push	{r4, r5, r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
 80034de:	0005      	movs	r5, r0
 80034e0:	000c      	movs	r4, r1
 80034e2:	0010      	movs	r0, r2
 80034e4:	0019      	movs	r1, r3
 80034e6:	1dbb      	adds	r3, r7, #6
 80034e8:	1c2a      	adds	r2, r5, #0
 80034ea:	801a      	strh	r2, [r3, #0]
 80034ec:	1d3b      	adds	r3, r7, #4
 80034ee:	1c22      	adds	r2, r4, #0
 80034f0:	801a      	strh	r2, [r3, #0]
 80034f2:	1cbb      	adds	r3, r7, #2
 80034f4:	1c02      	adds	r2, r0, #0
 80034f6:	801a      	strh	r2, [r3, #0]
 80034f8:	003b      	movs	r3, r7
 80034fa:	1c0a      	adds	r2, r1, #0
 80034fc:	801a      	strh	r2, [r3, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80034fe:	1dbb      	adds	r3, r7, #6
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	2b81      	cmp	r3, #129	@ 0x81
 8003504:	d902      	bls.n	800350c <SSD1306_DrawLine+0x34>
		x0 = SSD1306_WIDTH - 1;
 8003506:	1dbb      	adds	r3, r7, #6
 8003508:	2281      	movs	r2, #129	@ 0x81
 800350a:	801a      	strh	r2, [r3, #0]
	}
	if (x1 >= SSD1306_WIDTH) {
 800350c:	1cbb      	adds	r3, r7, #2
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	2b81      	cmp	r3, #129	@ 0x81
 8003512:	d902      	bls.n	800351a <SSD1306_DrawLine+0x42>
		x1 = SSD1306_WIDTH - 1;
 8003514:	1cbb      	adds	r3, r7, #2
 8003516:	2281      	movs	r2, #129	@ 0x81
 8003518:	801a      	strh	r2, [r3, #0]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800351a:	1d3b      	adds	r3, r7, #4
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003520:	d902      	bls.n	8003528 <SSD1306_DrawLine+0x50>
		y0 = SSD1306_HEIGHT - 1;
 8003522:	1d3b      	adds	r3, r7, #4
 8003524:	223f      	movs	r2, #63	@ 0x3f
 8003526:	801a      	strh	r2, [r3, #0]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8003528:	003b      	movs	r3, r7
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	2b3f      	cmp	r3, #63	@ 0x3f
 800352e:	d902      	bls.n	8003536 <SSD1306_DrawLine+0x5e>
		y1 = SSD1306_HEIGHT - 1;
 8003530:	003b      	movs	r3, r7
 8003532:	223f      	movs	r2, #63	@ 0x3f
 8003534:	801a      	strh	r2, [r3, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8003536:	1dba      	adds	r2, r7, #6
 8003538:	1cbb      	adds	r3, r7, #2
 800353a:	8812      	ldrh	r2, [r2, #0]
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	429a      	cmp	r2, r3
 8003540:	d207      	bcs.n	8003552 <SSD1306_DrawLine+0x7a>
 8003542:	1cba      	adds	r2, r7, #2
 8003544:	1dbb      	adds	r3, r7, #6
 8003546:	8812      	ldrh	r2, [r2, #0]
 8003548:	881b      	ldrh	r3, [r3, #0]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	b29b      	uxth	r3, r3
 800354e:	b21b      	sxth	r3, r3
 8003550:	e006      	b.n	8003560 <SSD1306_DrawLine+0x88>
 8003552:	1dba      	adds	r2, r7, #6
 8003554:	1cbb      	adds	r3, r7, #2
 8003556:	8812      	ldrh	r2, [r2, #0]
 8003558:	881b      	ldrh	r3, [r3, #0]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	b29b      	uxth	r3, r3
 800355e:	b21b      	sxth	r3, r3
 8003560:	2212      	movs	r2, #18
 8003562:	18ba      	adds	r2, r7, r2
 8003564:	8013      	strh	r3, [r2, #0]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8003566:	1d3a      	adds	r2, r7, #4
 8003568:	003b      	movs	r3, r7
 800356a:	8812      	ldrh	r2, [r2, #0]
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	429a      	cmp	r2, r3
 8003570:	d207      	bcs.n	8003582 <SSD1306_DrawLine+0xaa>
 8003572:	003a      	movs	r2, r7
 8003574:	1d3b      	adds	r3, r7, #4
 8003576:	8812      	ldrh	r2, [r2, #0]
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	b29b      	uxth	r3, r3
 800357e:	b21b      	sxth	r3, r3
 8003580:	e006      	b.n	8003590 <SSD1306_DrawLine+0xb8>
 8003582:	1d3a      	adds	r2, r7, #4
 8003584:	003b      	movs	r3, r7
 8003586:	8812      	ldrh	r2, [r2, #0]
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	b29b      	uxth	r3, r3
 800358e:	b21b      	sxth	r3, r3
 8003590:	2210      	movs	r2, #16
 8003592:	18ba      	adds	r2, r7, r2
 8003594:	8013      	strh	r3, [r2, #0]
	sx = (x0 < x1) ? 1 : -1;
 8003596:	1dba      	adds	r2, r7, #6
 8003598:	1cbb      	adds	r3, r7, #2
 800359a:	8812      	ldrh	r2, [r2, #0]
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d201      	bcs.n	80035a6 <SSD1306_DrawLine+0xce>
 80035a2:	2201      	movs	r2, #1
 80035a4:	e001      	b.n	80035aa <SSD1306_DrawLine+0xd2>
 80035a6:	2301      	movs	r3, #1
 80035a8:	425a      	negs	r2, r3
 80035aa:	230e      	movs	r3, #14
 80035ac:	18fb      	adds	r3, r7, r3
 80035ae:	801a      	strh	r2, [r3, #0]
	sy = (y0 < y1) ? 1 : -1;
 80035b0:	1d3a      	adds	r2, r7, #4
 80035b2:	003b      	movs	r3, r7
 80035b4:	8812      	ldrh	r2, [r2, #0]
 80035b6:	881b      	ldrh	r3, [r3, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d201      	bcs.n	80035c0 <SSD1306_DrawLine+0xe8>
 80035bc:	2201      	movs	r2, #1
 80035be:	e001      	b.n	80035c4 <SSD1306_DrawLine+0xec>
 80035c0:	2301      	movs	r3, #1
 80035c2:	425a      	negs	r2, r3
 80035c4:	230c      	movs	r3, #12
 80035c6:	18fb      	adds	r3, r7, r3
 80035c8:	801a      	strh	r2, [r3, #0]
	err = ((dx > dy) ? dx : -dy) / 2;
 80035ca:	2112      	movs	r1, #18
 80035cc:	187a      	adds	r2, r7, r1
 80035ce:	2310      	movs	r3, #16
 80035d0:	18fb      	adds	r3, r7, r3
 80035d2:	2000      	movs	r0, #0
 80035d4:	5e12      	ldrsh	r2, [r2, r0]
 80035d6:	2000      	movs	r0, #0
 80035d8:	5e1b      	ldrsh	r3, [r3, r0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	dd08      	ble.n	80035f0 <SSD1306_DrawLine+0x118>
 80035de:	187b      	adds	r3, r7, r1
 80035e0:	2200      	movs	r2, #0
 80035e2:	5e9b      	ldrsh	r3, [r3, r2]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	da00      	bge.n	80035ea <SSD1306_DrawLine+0x112>
 80035e8:	3301      	adds	r3, #1
 80035ea:	105b      	asrs	r3, r3, #1
 80035ec:	b21b      	sxth	r3, r3
 80035ee:	e009      	b.n	8003604 <SSD1306_DrawLine+0x12c>
 80035f0:	2310      	movs	r3, #16
 80035f2:	18fb      	adds	r3, r7, r3
 80035f4:	2200      	movs	r2, #0
 80035f6:	5e9b      	ldrsh	r3, [r3, r2]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	da00      	bge.n	80035fe <SSD1306_DrawLine+0x126>
 80035fc:	3301      	adds	r3, #1
 80035fe:	105b      	asrs	r3, r3, #1
 8003600:	425b      	negs	r3, r3
 8003602:	b21b      	sxth	r3, r3
 8003604:	2216      	movs	r2, #22
 8003606:	18ba      	adds	r2, r7, r2
 8003608:	8013      	strh	r3, [r2, #0]

	if (dx == 0) {
 800360a:	2312      	movs	r3, #18
 800360c:	18fb      	adds	r3, r7, r3
 800360e:	2200      	movs	r2, #0
 8003610:	5e9b      	ldrsh	r3, [r3, r2]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d148      	bne.n	80036a8 <SSD1306_DrawLine+0x1d0>
		if (y1 < y0) {
 8003616:	003a      	movs	r2, r7
 8003618:	1d3b      	adds	r3, r7, #4
 800361a:	8812      	ldrh	r2, [r2, #0]
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d20c      	bcs.n	800363c <SSD1306_DrawLine+0x164>
			tmp = y1;
 8003622:	2108      	movs	r1, #8
 8003624:	187b      	adds	r3, r7, r1
 8003626:	003a      	movs	r2, r7
 8003628:	8812      	ldrh	r2, [r2, #0]
 800362a:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 800362c:	003b      	movs	r3, r7
 800362e:	1d3a      	adds	r2, r7, #4
 8003630:	8812      	ldrh	r2, [r2, #0]
 8003632:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 8003634:	1d3b      	adds	r3, r7, #4
 8003636:	187a      	adds	r2, r7, r1
 8003638:	8812      	ldrh	r2, [r2, #0]
 800363a:	801a      	strh	r2, [r3, #0]
		}

		if (x1 < x0) {
 800363c:	1cba      	adds	r2, r7, #2
 800363e:	1dbb      	adds	r3, r7, #6
 8003640:	8812      	ldrh	r2, [r2, #0]
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d20c      	bcs.n	8003662 <SSD1306_DrawLine+0x18a>
			tmp = x1;
 8003648:	2108      	movs	r1, #8
 800364a:	187b      	adds	r3, r7, r1
 800364c:	1cba      	adds	r2, r7, #2
 800364e:	8812      	ldrh	r2, [r2, #0]
 8003650:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 8003652:	1cbb      	adds	r3, r7, #2
 8003654:	1dba      	adds	r2, r7, #6
 8003656:	8812      	ldrh	r2, [r2, #0]
 8003658:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 800365a:	1dbb      	adds	r3, r7, #6
 800365c:	187a      	adds	r2, r7, r1
 800365e:	8812      	ldrh	r2, [r2, #0]
 8003660:	801a      	strh	r2, [r3, #0]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8003662:	2314      	movs	r3, #20
 8003664:	18fb      	adds	r3, r7, r3
 8003666:	1d3a      	adds	r2, r7, #4
 8003668:	8812      	ldrh	r2, [r2, #0]
 800366a:	801a      	strh	r2, [r3, #0]
 800366c:	e013      	b.n	8003696 <SSD1306_DrawLine+0x1be>
			SSD1306_DrawPixel(x0, i, c);
 800366e:	2414      	movs	r4, #20
 8003670:	193b      	adds	r3, r7, r4
 8003672:	8819      	ldrh	r1, [r3, #0]
 8003674:	2328      	movs	r3, #40	@ 0x28
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	781a      	ldrb	r2, [r3, #0]
 800367a:	1dbb      	adds	r3, r7, #6
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	0018      	movs	r0, r3
 8003680:	f7ff fdf0 	bl	8003264 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8003684:	0021      	movs	r1, r4
 8003686:	187b      	adds	r3, r7, r1
 8003688:	2200      	movs	r2, #0
 800368a:	5e9b      	ldrsh	r3, [r3, r2]
 800368c:	b29b      	uxth	r3, r3
 800368e:	3301      	adds	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	187b      	adds	r3, r7, r1
 8003694:	801a      	strh	r2, [r3, #0]
 8003696:	2314      	movs	r3, #20
 8003698:	18fb      	adds	r3, r7, r3
 800369a:	2200      	movs	r2, #0
 800369c:	5e9a      	ldrsh	r2, [r3, r2]
 800369e:	003b      	movs	r3, r7
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	dde3      	ble.n	800366e <SSD1306_DrawLine+0x196>
		}

		/* Return from function */
		return;
 80036a6:	e0a3      	b.n	80037f0 <SSD1306_DrawLine+0x318>
	}

	if (dy == 0) {
 80036a8:	2310      	movs	r3, #16
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	2200      	movs	r2, #0
 80036ae:	5e9b      	ldrsh	r3, [r3, r2]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d148      	bne.n	8003746 <SSD1306_DrawLine+0x26e>
		if (y1 < y0) {
 80036b4:	003a      	movs	r2, r7
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	8812      	ldrh	r2, [r2, #0]
 80036ba:	881b      	ldrh	r3, [r3, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d20c      	bcs.n	80036da <SSD1306_DrawLine+0x202>
			tmp = y1;
 80036c0:	2108      	movs	r1, #8
 80036c2:	187b      	adds	r3, r7, r1
 80036c4:	003a      	movs	r2, r7
 80036c6:	8812      	ldrh	r2, [r2, #0]
 80036c8:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 80036ca:	003b      	movs	r3, r7
 80036cc:	1d3a      	adds	r2, r7, #4
 80036ce:	8812      	ldrh	r2, [r2, #0]
 80036d0:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 80036d2:	1d3b      	adds	r3, r7, #4
 80036d4:	187a      	adds	r2, r7, r1
 80036d6:	8812      	ldrh	r2, [r2, #0]
 80036d8:	801a      	strh	r2, [r3, #0]
		}

		if (x1 < x0) {
 80036da:	1cba      	adds	r2, r7, #2
 80036dc:	1dbb      	adds	r3, r7, #6
 80036de:	8812      	ldrh	r2, [r2, #0]
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d20c      	bcs.n	8003700 <SSD1306_DrawLine+0x228>
			tmp = x1;
 80036e6:	2108      	movs	r1, #8
 80036e8:	187b      	adds	r3, r7, r1
 80036ea:	1cba      	adds	r2, r7, #2
 80036ec:	8812      	ldrh	r2, [r2, #0]
 80036ee:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 80036f0:	1cbb      	adds	r3, r7, #2
 80036f2:	1dba      	adds	r2, r7, #6
 80036f4:	8812      	ldrh	r2, [r2, #0]
 80036f6:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 80036f8:	1dbb      	adds	r3, r7, #6
 80036fa:	187a      	adds	r2, r7, r1
 80036fc:	8812      	ldrh	r2, [r2, #0]
 80036fe:	801a      	strh	r2, [r3, #0]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8003700:	2314      	movs	r3, #20
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	1dba      	adds	r2, r7, #6
 8003706:	8812      	ldrh	r2, [r2, #0]
 8003708:	801a      	strh	r2, [r3, #0]
 800370a:	e013      	b.n	8003734 <SSD1306_DrawLine+0x25c>
			SSD1306_DrawPixel(i, y0, c);
 800370c:	2414      	movs	r4, #20
 800370e:	193b      	adds	r3, r7, r4
 8003710:	8818      	ldrh	r0, [r3, #0]
 8003712:	2328      	movs	r3, #40	@ 0x28
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	781a      	ldrb	r2, [r3, #0]
 8003718:	1d3b      	adds	r3, r7, #4
 800371a:	881b      	ldrh	r3, [r3, #0]
 800371c:	0019      	movs	r1, r3
 800371e:	f7ff fda1 	bl	8003264 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8003722:	0021      	movs	r1, r4
 8003724:	187b      	adds	r3, r7, r1
 8003726:	2200      	movs	r2, #0
 8003728:	5e9b      	ldrsh	r3, [r3, r2]
 800372a:	b29b      	uxth	r3, r3
 800372c:	3301      	adds	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	187b      	adds	r3, r7, r1
 8003732:	801a      	strh	r2, [r3, #0]
 8003734:	2314      	movs	r3, #20
 8003736:	18fb      	adds	r3, r7, r3
 8003738:	2200      	movs	r2, #0
 800373a:	5e9a      	ldrsh	r2, [r3, r2]
 800373c:	1cbb      	adds	r3, r7, #2
 800373e:	881b      	ldrh	r3, [r3, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	dde3      	ble.n	800370c <SSD1306_DrawLine+0x234>
		}

		/* Return from function */
		return;
 8003744:	e054      	b.n	80037f0 <SSD1306_DrawLine+0x318>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8003746:	2328      	movs	r3, #40	@ 0x28
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	781a      	ldrb	r2, [r3, #0]
 800374c:	1d3b      	adds	r3, r7, #4
 800374e:	8819      	ldrh	r1, [r3, #0]
 8003750:	1dbb      	adds	r3, r7, #6
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	0018      	movs	r0, r3
 8003756:	f7ff fd85 	bl	8003264 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800375a:	1dba      	adds	r2, r7, #6
 800375c:	1cbb      	adds	r3, r7, #2
 800375e:	8812      	ldrh	r2, [r2, #0]
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d105      	bne.n	8003772 <SSD1306_DrawLine+0x29a>
 8003766:	1d3a      	adds	r2, r7, #4
 8003768:	003b      	movs	r3, r7
 800376a:	8812      	ldrh	r2, [r2, #0]
 800376c:	881b      	ldrh	r3, [r3, #0]
 800376e:	429a      	cmp	r2, r3
 8003770:	d03d      	beq.n	80037ee <SSD1306_DrawLine+0x316>
			break;
		}
		e2 = err;
 8003772:	200a      	movs	r0, #10
 8003774:	183b      	adds	r3, r7, r0
 8003776:	2116      	movs	r1, #22
 8003778:	187a      	adds	r2, r7, r1
 800377a:	8812      	ldrh	r2, [r2, #0]
 800377c:	801a      	strh	r2, [r3, #0]
		if (e2 > -dx) {
 800377e:	183b      	adds	r3, r7, r0
 8003780:	2200      	movs	r2, #0
 8003782:	5e9a      	ldrsh	r2, [r3, r2]
 8003784:	2312      	movs	r3, #18
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	2000      	movs	r0, #0
 800378a:	5e1b      	ldrsh	r3, [r3, r0]
 800378c:	425b      	negs	r3, r3
 800378e:	429a      	cmp	r2, r3
 8003790:	dd10      	ble.n	80037b4 <SSD1306_DrawLine+0x2dc>
			err -= dy;
 8003792:	187b      	adds	r3, r7, r1
 8003794:	881a      	ldrh	r2, [r3, #0]
 8003796:	2310      	movs	r3, #16
 8003798:	18fb      	adds	r3, r7, r3
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	b29a      	uxth	r2, r3
 80037a0:	187b      	adds	r3, r7, r1
 80037a2:	801a      	strh	r2, [r3, #0]
			x0 += sx;
 80037a4:	230e      	movs	r3, #14
 80037a6:	18fb      	adds	r3, r7, r3
 80037a8:	8819      	ldrh	r1, [r3, #0]
 80037aa:	1dbb      	adds	r3, r7, #6
 80037ac:	1dba      	adds	r2, r7, #6
 80037ae:	8812      	ldrh	r2, [r2, #0]
 80037b0:	188a      	adds	r2, r1, r2
 80037b2:	801a      	strh	r2, [r3, #0]
		}
		if (e2 < dy) {
 80037b4:	230a      	movs	r3, #10
 80037b6:	18fa      	adds	r2, r7, r3
 80037b8:	2310      	movs	r3, #16
 80037ba:	18fb      	adds	r3, r7, r3
 80037bc:	2100      	movs	r1, #0
 80037be:	5e52      	ldrsh	r2, [r2, r1]
 80037c0:	2100      	movs	r1, #0
 80037c2:	5e5b      	ldrsh	r3, [r3, r1]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	dabe      	bge.n	8003746 <SSD1306_DrawLine+0x26e>
			err += dx;
 80037c8:	2116      	movs	r1, #22
 80037ca:	187b      	adds	r3, r7, r1
 80037cc:	881a      	ldrh	r2, [r3, #0]
 80037ce:	2312      	movs	r3, #18
 80037d0:	18fb      	adds	r3, r7, r3
 80037d2:	881b      	ldrh	r3, [r3, #0]
 80037d4:	18d3      	adds	r3, r2, r3
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	187b      	adds	r3, r7, r1
 80037da:	801a      	strh	r2, [r3, #0]
			y0 += sy;
 80037dc:	230c      	movs	r3, #12
 80037de:	18fb      	adds	r3, r7, r3
 80037e0:	8819      	ldrh	r1, [r3, #0]
 80037e2:	1d3b      	adds	r3, r7, #4
 80037e4:	1d3a      	adds	r2, r7, #4
 80037e6:	8812      	ldrh	r2, [r2, #0]
 80037e8:	188a      	adds	r2, r1, r2
 80037ea:	801a      	strh	r2, [r3, #0]
		SSD1306_DrawPixel(x0, y0, c);
 80037ec:	e7ab      	b.n	8003746 <SSD1306_DrawLine+0x26e>
			break;
 80037ee:	46c0      	nop			@ (mov r8, r8)
		}
	}
}
 80037f0:	46bd      	mov	sp, r7
 80037f2:	b006      	add	sp, #24
 80037f4:	bdb0      	pop	{r4, r5, r7, pc}

080037f6 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80037f6:	b5b0      	push	{r4, r5, r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af02      	add	r7, sp, #8
 80037fc:	0005      	movs	r5, r0
 80037fe:	000c      	movs	r4, r1
 8003800:	0010      	movs	r0, r2
 8003802:	0019      	movs	r1, r3
 8003804:	1dbb      	adds	r3, r7, #6
 8003806:	1c2a      	adds	r2, r5, #0
 8003808:	801a      	strh	r2, [r3, #0]
 800380a:	1d3b      	adds	r3, r7, #4
 800380c:	1c22      	adds	r2, r4, #0
 800380e:	801a      	strh	r2, [r3, #0]
 8003810:	1cbb      	adds	r3, r7, #2
 8003812:	1c02      	adds	r2, r0, #0
 8003814:	801a      	strh	r2, [r3, #0]
 8003816:	003b      	movs	r3, r7
 8003818:	1c0a      	adds	r2, r1, #0
 800381a:	801a      	strh	r2, [r3, #0]
	/* Check input parameters */
	if (
 800381c:	1dbb      	adds	r3, r7, #6
 800381e:	881b      	ldrh	r3, [r3, #0]
 8003820:	2b81      	cmp	r3, #129	@ 0x81
 8003822:	d900      	bls.n	8003826 <SSD1306_DrawRectangle+0x30>
 8003824:	e07a      	b.n	800391c <SSD1306_DrawRectangle+0x126>
		x >= SSD1306_WIDTH ||
 8003826:	1d3b      	adds	r3, r7, #4
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	2b3f      	cmp	r3, #63	@ 0x3f
 800382c:	d900      	bls.n	8003830 <SSD1306_DrawRectangle+0x3a>
 800382e:	e075      	b.n	800391c <SSD1306_DrawRectangle+0x126>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8003830:	1dbb      	adds	r3, r7, #6
 8003832:	881a      	ldrh	r2, [r3, #0]
 8003834:	1cbb      	adds	r3, r7, #2
 8003836:	881b      	ldrh	r3, [r3, #0]
 8003838:	18d3      	adds	r3, r2, r3
 800383a:	2b81      	cmp	r3, #129	@ 0x81
 800383c:	dd05      	ble.n	800384a <SSD1306_DrawRectangle+0x54>
		w = SSD1306_WIDTH - x;
 800383e:	1cbb      	adds	r3, r7, #2
 8003840:	1dba      	adds	r2, r7, #6
 8003842:	8812      	ldrh	r2, [r2, #0]
 8003844:	2182      	movs	r1, #130	@ 0x82
 8003846:	1a8a      	subs	r2, r1, r2
 8003848:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800384a:	1d3b      	adds	r3, r7, #4
 800384c:	881a      	ldrh	r2, [r3, #0]
 800384e:	003b      	movs	r3, r7
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	18d3      	adds	r3, r2, r3
 8003854:	2b3f      	cmp	r3, #63	@ 0x3f
 8003856:	dd05      	ble.n	8003864 <SSD1306_DrawRectangle+0x6e>
		h = SSD1306_HEIGHT - y;
 8003858:	003b      	movs	r3, r7
 800385a:	1d3a      	adds	r2, r7, #4
 800385c:	8812      	ldrh	r2, [r2, #0]
 800385e:	2140      	movs	r1, #64	@ 0x40
 8003860:	1a8a      	subs	r2, r1, r2
 8003862:	801a      	strh	r2, [r3, #0]
	}

	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 8003864:	1dba      	adds	r2, r7, #6
 8003866:	1cbb      	adds	r3, r7, #2
 8003868:	8812      	ldrh	r2, [r2, #0]
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	18d3      	adds	r3, r2, r3
 800386e:	b29a      	uxth	r2, r3
 8003870:	1d3b      	adds	r3, r7, #4
 8003872:	881c      	ldrh	r4, [r3, #0]
 8003874:	1d3b      	adds	r3, r7, #4
 8003876:	8819      	ldrh	r1, [r3, #0]
 8003878:	1dbb      	adds	r3, r7, #6
 800387a:	8818      	ldrh	r0, [r3, #0]
 800387c:	2518      	movs	r5, #24
 800387e:	197b      	adds	r3, r7, r5
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	9300      	str	r3, [sp, #0]
 8003884:	0023      	movs	r3, r4
 8003886:	f7ff fe27 	bl	80034d8 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 800388a:	1d3a      	adds	r2, r7, #4
 800388c:	003b      	movs	r3, r7
 800388e:	8812      	ldrh	r2, [r2, #0]
 8003890:	881b      	ldrh	r3, [r3, #0]
 8003892:	18d3      	adds	r3, r2, r3
 8003894:	b299      	uxth	r1, r3
 8003896:	1dba      	adds	r2, r7, #6
 8003898:	1cbb      	adds	r3, r7, #2
 800389a:	8812      	ldrh	r2, [r2, #0]
 800389c:	881b      	ldrh	r3, [r3, #0]
 800389e:	18d3      	adds	r3, r2, r3
 80038a0:	b29c      	uxth	r4, r3
 80038a2:	1d3a      	adds	r2, r7, #4
 80038a4:	003b      	movs	r3, r7
 80038a6:	8812      	ldrh	r2, [r2, #0]
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	18d3      	adds	r3, r2, r3
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	1dbb      	adds	r3, r7, #6
 80038b0:	8818      	ldrh	r0, [r3, #0]
 80038b2:	197b      	adds	r3, r7, r5
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	0013      	movs	r3, r2
 80038ba:	0022      	movs	r2, r4
 80038bc:	f7ff fe0c 	bl	80034d8 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 80038c0:	1d3a      	adds	r2, r7, #4
 80038c2:	003b      	movs	r3, r7
 80038c4:	8812      	ldrh	r2, [r2, #0]
 80038c6:	881b      	ldrh	r3, [r3, #0]
 80038c8:	18d3      	adds	r3, r2, r3
 80038ca:	b29c      	uxth	r4, r3
 80038cc:	1dbb      	adds	r3, r7, #6
 80038ce:	881a      	ldrh	r2, [r3, #0]
 80038d0:	1d3b      	adds	r3, r7, #4
 80038d2:	8819      	ldrh	r1, [r3, #0]
 80038d4:	1dbb      	adds	r3, r7, #6
 80038d6:	8818      	ldrh	r0, [r3, #0]
 80038d8:	197b      	adds	r3, r7, r5
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	0023      	movs	r3, r4
 80038e0:	f7ff fdfa 	bl	80034d8 <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 80038e4:	1dba      	adds	r2, r7, #6
 80038e6:	1cbb      	adds	r3, r7, #2
 80038e8:	8812      	ldrh	r2, [r2, #0]
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	18d3      	adds	r3, r2, r3
 80038ee:	b298      	uxth	r0, r3
 80038f0:	1dba      	adds	r2, r7, #6
 80038f2:	1cbb      	adds	r3, r7, #2
 80038f4:	8812      	ldrh	r2, [r2, #0]
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	18d3      	adds	r3, r2, r3
 80038fa:	b29c      	uxth	r4, r3
 80038fc:	1d3a      	adds	r2, r7, #4
 80038fe:	003b      	movs	r3, r7
 8003900:	8812      	ldrh	r2, [r2, #0]
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	18d3      	adds	r3, r2, r3
 8003906:	b29a      	uxth	r2, r3
 8003908:	1d3b      	adds	r3, r7, #4
 800390a:	8819      	ldrh	r1, [r3, #0]
 800390c:	197b      	adds	r3, r7, r5
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	0013      	movs	r3, r2
 8003914:	0022      	movs	r2, r4
 8003916:	f7ff fddf 	bl	80034d8 <SSD1306_DrawLine>
 800391a:	e000      	b.n	800391e <SSD1306_DrawRectangle+0x128>
		return;
 800391c:	46c0      	nop			@ (mov r8, r8)
}
 800391e:	46bd      	mov	sp, r7
 8003920:	b002      	add	sp, #8
 8003922:	bdb0      	pop	{r4, r5, r7, pc}

08003924 <SSD1306_DrawCircle>:
		x += xinc2;
		y += yinc2;
	}
}

void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 8003924:	b5b0      	push	{r4, r5, r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	0005      	movs	r5, r0
 800392c:	000c      	movs	r4, r1
 800392e:	0010      	movs	r0, r2
 8003930:	0019      	movs	r1, r3
 8003932:	1dbb      	adds	r3, r7, #6
 8003934:	1c2a      	adds	r2, r5, #0
 8003936:	801a      	strh	r2, [r3, #0]
 8003938:	1d3b      	adds	r3, r7, #4
 800393a:	1c22      	adds	r2, r4, #0
 800393c:	801a      	strh	r2, [r3, #0]
 800393e:	1cbb      	adds	r3, r7, #2
 8003940:	1c02      	adds	r2, r0, #0
 8003942:	801a      	strh	r2, [r3, #0]
 8003944:	1c7b      	adds	r3, r7, #1
 8003946:	1c0a      	adds	r2, r1, #0
 8003948:	701a      	strb	r2, [r3, #0]
	int16_t f = 1 - r;
 800394a:	1cbb      	adds	r3, r7, #2
 800394c:	881b      	ldrh	r3, [r3, #0]
 800394e:	2201      	movs	r2, #1
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	b29a      	uxth	r2, r3
 8003954:	2316      	movs	r3, #22
 8003956:	18fb      	adds	r3, r7, r3
 8003958:	801a      	strh	r2, [r3, #0]
	int16_t ddF_x = 1;
 800395a:	2314      	movs	r3, #20
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	2201      	movs	r2, #1
 8003960:	801a      	strh	r2, [r3, #0]
	int16_t ddF_y = -2 * r;
 8003962:	1cbb      	adds	r3, r7, #2
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	1c1a      	adds	r2, r3, #0
 8003968:	03d2      	lsls	r2, r2, #15
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	18db      	adds	r3, r3, r3
 800396e:	b29a      	uxth	r2, r3
 8003970:	2312      	movs	r3, #18
 8003972:	18fb      	adds	r3, r7, r3
 8003974:	801a      	strh	r2, [r3, #0]
	int16_t x = 0;
 8003976:	2310      	movs	r3, #16
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	2200      	movs	r2, #0
 800397c:	801a      	strh	r2, [r3, #0]
	int16_t y = r;
 800397e:	230e      	movs	r3, #14
 8003980:	18fb      	adds	r3, r7, r3
 8003982:	1cba      	adds	r2, r7, #2
 8003984:	8812      	ldrh	r2, [r2, #0]
 8003986:	801a      	strh	r2, [r3, #0]

    SSD1306_DrawPixel(x0, y0 + r, c);
 8003988:	1dbb      	adds	r3, r7, #6
 800398a:	8818      	ldrh	r0, [r3, #0]
 800398c:	1d3b      	adds	r3, r7, #4
 800398e:	881a      	ldrh	r2, [r3, #0]
 8003990:	1cbb      	adds	r3, r7, #2
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	18d3      	adds	r3, r2, r3
 8003996:	b299      	uxth	r1, r3
 8003998:	1c7b      	adds	r3, r7, #1
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	001a      	movs	r2, r3
 800399e:	f7ff fc61 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 80039a2:	1dbb      	adds	r3, r7, #6
 80039a4:	8818      	ldrh	r0, [r3, #0]
 80039a6:	1d3b      	adds	r3, r7, #4
 80039a8:	881a      	ldrh	r2, [r3, #0]
 80039aa:	1cbb      	adds	r3, r7, #2
 80039ac:	881b      	ldrh	r3, [r3, #0]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	b299      	uxth	r1, r3
 80039b2:	1c7b      	adds	r3, r7, #1
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	001a      	movs	r2, r3
 80039b8:	f7ff fc54 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 80039bc:	1dbb      	adds	r3, r7, #6
 80039be:	881a      	ldrh	r2, [r3, #0]
 80039c0:	1cbb      	adds	r3, r7, #2
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	18d3      	adds	r3, r2, r3
 80039c6:	b298      	uxth	r0, r3
 80039c8:	1d3b      	adds	r3, r7, #4
 80039ca:	8819      	ldrh	r1, [r3, #0]
 80039cc:	1c7b      	adds	r3, r7, #1
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	001a      	movs	r2, r3
 80039d2:	f7ff fc47 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 80039d6:	1dbb      	adds	r3, r7, #6
 80039d8:	881a      	ldrh	r2, [r3, #0]
 80039da:	1cbb      	adds	r3, r7, #2
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	b298      	uxth	r0, r3
 80039e2:	1d3b      	adds	r3, r7, #4
 80039e4:	8819      	ldrh	r1, [r3, #0]
 80039e6:	1c7b      	adds	r3, r7, #1
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	001a      	movs	r2, r3
 80039ec:	f7ff fc3a 	bl	8003264 <SSD1306_DrawPixel>

    while (x < y) {
 80039f0:	e0c0      	b.n	8003b74 <SSD1306_DrawCircle+0x250>
        if (f >= 0) {
 80039f2:	2116      	movs	r1, #22
 80039f4:	187b      	adds	r3, r7, r1
 80039f6:	2200      	movs	r2, #0
 80039f8:	5e9b      	ldrsh	r3, [r3, r2]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	db17      	blt.n	8003a2e <SSD1306_DrawCircle+0x10a>
            y--;
 80039fe:	200e      	movs	r0, #14
 8003a00:	183b      	adds	r3, r7, r0
 8003a02:	2200      	movs	r2, #0
 8003a04:	5e9b      	ldrsh	r3, [r3, r2]
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	183b      	adds	r3, r7, r0
 8003a0e:	801a      	strh	r2, [r3, #0]
            ddF_y += 2;
 8003a10:	2012      	movs	r0, #18
 8003a12:	183b      	adds	r3, r7, r0
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	3302      	adds	r3, #2
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	183b      	adds	r3, r7, r0
 8003a1c:	801a      	strh	r2, [r3, #0]
            f += ddF_y;
 8003a1e:	187b      	adds	r3, r7, r1
 8003a20:	881a      	ldrh	r2, [r3, #0]
 8003a22:	183b      	adds	r3, r7, r0
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	18d3      	adds	r3, r2, r3
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	187b      	adds	r3, r7, r1
 8003a2c:	801a      	strh	r2, [r3, #0]
        }
        x++;
 8003a2e:	2110      	movs	r1, #16
 8003a30:	187b      	adds	r3, r7, r1
 8003a32:	2200      	movs	r2, #0
 8003a34:	5e9b      	ldrsh	r3, [r3, r2]
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3301      	adds	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	187b      	adds	r3, r7, r1
 8003a3e:	801a      	strh	r2, [r3, #0]
        ddF_x += 2;
 8003a40:	2014      	movs	r0, #20
 8003a42:	183b      	adds	r3, r7, r0
 8003a44:	881b      	ldrh	r3, [r3, #0]
 8003a46:	3302      	adds	r3, #2
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	183b      	adds	r3, r7, r0
 8003a4c:	801a      	strh	r2, [r3, #0]
        f += ddF_x;
 8003a4e:	2416      	movs	r4, #22
 8003a50:	193b      	adds	r3, r7, r4
 8003a52:	881a      	ldrh	r2, [r3, #0]
 8003a54:	183b      	adds	r3, r7, r0
 8003a56:	881b      	ldrh	r3, [r3, #0]
 8003a58:	18d3      	adds	r3, r2, r3
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	193b      	adds	r3, r7, r4
 8003a5e:	801a      	strh	r2, [r3, #0]

        SSD1306_DrawPixel(x0 + x, y0 + y, c);
 8003a60:	1dbb      	adds	r3, r7, #6
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	000c      	movs	r4, r1
 8003a66:	193b      	adds	r3, r7, r4
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	18d3      	adds	r3, r2, r3
 8003a6c:	b298      	uxth	r0, r3
 8003a6e:	1d3b      	adds	r3, r7, #4
 8003a70:	881a      	ldrh	r2, [r3, #0]
 8003a72:	250e      	movs	r5, #14
 8003a74:	197b      	adds	r3, r7, r5
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	18d3      	adds	r3, r2, r3
 8003a7a:	b299      	uxth	r1, r3
 8003a7c:	1c7b      	adds	r3, r7, #1
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	001a      	movs	r2, r3
 8003a82:	f7ff fbef 	bl	8003264 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 + y, c);
 8003a86:	1dbb      	adds	r3, r7, #6
 8003a88:	881a      	ldrh	r2, [r3, #0]
 8003a8a:	193b      	adds	r3, r7, r4
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	b298      	uxth	r0, r3
 8003a92:	1d3b      	adds	r3, r7, #4
 8003a94:	881a      	ldrh	r2, [r3, #0]
 8003a96:	197b      	adds	r3, r7, r5
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	18d3      	adds	r3, r2, r3
 8003a9c:	b299      	uxth	r1, r3
 8003a9e:	1c7b      	adds	r3, r7, #1
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	001a      	movs	r2, r3
 8003aa4:	f7ff fbde 	bl	8003264 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + x, y0 - y, c);
 8003aa8:	1dbb      	adds	r3, r7, #6
 8003aaa:	881a      	ldrh	r2, [r3, #0]
 8003aac:	193b      	adds	r3, r7, r4
 8003aae:	881b      	ldrh	r3, [r3, #0]
 8003ab0:	18d3      	adds	r3, r2, r3
 8003ab2:	b298      	uxth	r0, r3
 8003ab4:	1d3b      	adds	r3, r7, #4
 8003ab6:	881a      	ldrh	r2, [r3, #0]
 8003ab8:	197b      	adds	r3, r7, r5
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	b299      	uxth	r1, r3
 8003ac0:	1c7b      	adds	r3, r7, #1
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	001a      	movs	r2, r3
 8003ac6:	f7ff fbcd 	bl	8003264 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 - y, c);
 8003aca:	1dbb      	adds	r3, r7, #6
 8003acc:	881a      	ldrh	r2, [r3, #0]
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	b298      	uxth	r0, r3
 8003ad6:	1d3b      	adds	r3, r7, #4
 8003ad8:	881a      	ldrh	r2, [r3, #0]
 8003ada:	197b      	adds	r3, r7, r5
 8003adc:	881b      	ldrh	r3, [r3, #0]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	b299      	uxth	r1, r3
 8003ae2:	1c7b      	adds	r3, r7, #1
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	001a      	movs	r2, r3
 8003ae8:	f7ff fbbc 	bl	8003264 <SSD1306_DrawPixel>

        SSD1306_DrawPixel(x0 + y, y0 + x, c);
 8003aec:	1dbb      	adds	r3, r7, #6
 8003aee:	881a      	ldrh	r2, [r3, #0]
 8003af0:	197b      	adds	r3, r7, r5
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	18d3      	adds	r3, r2, r3
 8003af6:	b298      	uxth	r0, r3
 8003af8:	1d3b      	adds	r3, r7, #4
 8003afa:	881a      	ldrh	r2, [r3, #0]
 8003afc:	193b      	adds	r3, r7, r4
 8003afe:	881b      	ldrh	r3, [r3, #0]
 8003b00:	18d3      	adds	r3, r2, r3
 8003b02:	b299      	uxth	r1, r3
 8003b04:	1c7b      	adds	r3, r7, #1
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	001a      	movs	r2, r3
 8003b0a:	f7ff fbab 	bl	8003264 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 + x, c);
 8003b0e:	1dbb      	adds	r3, r7, #6
 8003b10:	881a      	ldrh	r2, [r3, #0]
 8003b12:	197b      	adds	r3, r7, r5
 8003b14:	881b      	ldrh	r3, [r3, #0]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	b298      	uxth	r0, r3
 8003b1a:	1d3b      	adds	r3, r7, #4
 8003b1c:	881a      	ldrh	r2, [r3, #0]
 8003b1e:	193b      	adds	r3, r7, r4
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	18d3      	adds	r3, r2, r3
 8003b24:	b299      	uxth	r1, r3
 8003b26:	1c7b      	adds	r3, r7, #1
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	001a      	movs	r2, r3
 8003b2c:	f7ff fb9a 	bl	8003264 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + y, y0 - x, c);
 8003b30:	1dbb      	adds	r3, r7, #6
 8003b32:	881a      	ldrh	r2, [r3, #0]
 8003b34:	197b      	adds	r3, r7, r5
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	18d3      	adds	r3, r2, r3
 8003b3a:	b298      	uxth	r0, r3
 8003b3c:	1d3b      	adds	r3, r7, #4
 8003b3e:	881a      	ldrh	r2, [r3, #0]
 8003b40:	193b      	adds	r3, r7, r4
 8003b42:	881b      	ldrh	r3, [r3, #0]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	b299      	uxth	r1, r3
 8003b48:	1c7b      	adds	r3, r7, #1
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	001a      	movs	r2, r3
 8003b4e:	f7ff fb89 	bl	8003264 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 - x, c);
 8003b52:	1dbb      	adds	r3, r7, #6
 8003b54:	881a      	ldrh	r2, [r3, #0]
 8003b56:	197b      	adds	r3, r7, r5
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	b298      	uxth	r0, r3
 8003b5e:	1d3b      	adds	r3, r7, #4
 8003b60:	881a      	ldrh	r2, [r3, #0]
 8003b62:	193b      	adds	r3, r7, r4
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	b299      	uxth	r1, r3
 8003b6a:	1c7b      	adds	r3, r7, #1
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	001a      	movs	r2, r3
 8003b70:	f7ff fb78 	bl	8003264 <SSD1306_DrawPixel>
    while (x < y) {
 8003b74:	2310      	movs	r3, #16
 8003b76:	18fa      	adds	r2, r7, r3
 8003b78:	230e      	movs	r3, #14
 8003b7a:	18fb      	adds	r3, r7, r3
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	5e52      	ldrsh	r2, [r2, r1]
 8003b80:	2100      	movs	r1, #0
 8003b82:	5e5b      	ldrsh	r3, [r3, r1]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	da00      	bge.n	8003b8a <SSD1306_DrawCircle+0x266>
 8003b88:	e733      	b.n	80039f2 <SSD1306_DrawCircle+0xce>
    }
}
 8003b8a:	46c0      	nop			@ (mov r8, r8)
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b006      	add	sp, #24
 8003b92:	bdb0      	pop	{r4, r5, r7, pc}

08003b94 <SSD1306_DrawFilledCircle>:

void SSD1306_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 8003b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b96:	b089      	sub	sp, #36	@ 0x24
 8003b98:	af02      	add	r7, sp, #8
 8003b9a:	0005      	movs	r5, r0
 8003b9c:	000c      	movs	r4, r1
 8003b9e:	0010      	movs	r0, r2
 8003ba0:	0019      	movs	r1, r3
 8003ba2:	1dbb      	adds	r3, r7, #6
 8003ba4:	1c2a      	adds	r2, r5, #0
 8003ba6:	801a      	strh	r2, [r3, #0]
 8003ba8:	1d3b      	adds	r3, r7, #4
 8003baa:	1c22      	adds	r2, r4, #0
 8003bac:	801a      	strh	r2, [r3, #0]
 8003bae:	1cbb      	adds	r3, r7, #2
 8003bb0:	1c02      	adds	r2, r0, #0
 8003bb2:	801a      	strh	r2, [r3, #0]
 8003bb4:	1c7b      	adds	r3, r7, #1
 8003bb6:	1c0a      	adds	r2, r1, #0
 8003bb8:	701a      	strb	r2, [r3, #0]
	int16_t f = 1 - r;
 8003bba:	1cbb      	adds	r3, r7, #2
 8003bbc:	881b      	ldrh	r3, [r3, #0]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	2316      	movs	r3, #22
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	801a      	strh	r2, [r3, #0]
	int16_t ddF_x = 1;
 8003bca:	2314      	movs	r3, #20
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	2201      	movs	r2, #1
 8003bd0:	801a      	strh	r2, [r3, #0]
	int16_t ddF_y = -2 * r;
 8003bd2:	1cbb      	adds	r3, r7, #2
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	1c1a      	adds	r2, r3, #0
 8003bd8:	03d2      	lsls	r2, r2, #15
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	18db      	adds	r3, r3, r3
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	2312      	movs	r3, #18
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	801a      	strh	r2, [r3, #0]
	int16_t x = 0;
 8003be6:	2310      	movs	r3, #16
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	2200      	movs	r2, #0
 8003bec:	801a      	strh	r2, [r3, #0]
	int16_t y = r;
 8003bee:	230e      	movs	r3, #14
 8003bf0:	18fb      	adds	r3, r7, r3
 8003bf2:	1cba      	adds	r2, r7, #2
 8003bf4:	8812      	ldrh	r2, [r2, #0]
 8003bf6:	801a      	strh	r2, [r3, #0]

    SSD1306_DrawPixel(x0, y0 + r, c);
 8003bf8:	1dbb      	adds	r3, r7, #6
 8003bfa:	8818      	ldrh	r0, [r3, #0]
 8003bfc:	1d3b      	adds	r3, r7, #4
 8003bfe:	881a      	ldrh	r2, [r3, #0]
 8003c00:	1cbb      	adds	r3, r7, #2
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	18d3      	adds	r3, r2, r3
 8003c06:	b299      	uxth	r1, r3
 8003c08:	1c7b      	adds	r3, r7, #1
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	001a      	movs	r2, r3
 8003c0e:	f7ff fb29 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 8003c12:	1dbb      	adds	r3, r7, #6
 8003c14:	8818      	ldrh	r0, [r3, #0]
 8003c16:	1d3b      	adds	r3, r7, #4
 8003c18:	881a      	ldrh	r2, [r3, #0]
 8003c1a:	1cbb      	adds	r3, r7, #2
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	b299      	uxth	r1, r3
 8003c22:	1c7b      	adds	r3, r7, #1
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	001a      	movs	r2, r3
 8003c28:	f7ff fb1c 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 8003c2c:	1dbb      	adds	r3, r7, #6
 8003c2e:	881a      	ldrh	r2, [r3, #0]
 8003c30:	1cbb      	adds	r3, r7, #2
 8003c32:	881b      	ldrh	r3, [r3, #0]
 8003c34:	18d3      	adds	r3, r2, r3
 8003c36:	b298      	uxth	r0, r3
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	8819      	ldrh	r1, [r3, #0]
 8003c3c:	1c7b      	adds	r3, r7, #1
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	001a      	movs	r2, r3
 8003c42:	f7ff fb0f 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 8003c46:	1dbb      	adds	r3, r7, #6
 8003c48:	881a      	ldrh	r2, [r3, #0]
 8003c4a:	1cbb      	adds	r3, r7, #2
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	b298      	uxth	r0, r3
 8003c52:	1d3b      	adds	r3, r7, #4
 8003c54:	8819      	ldrh	r1, [r3, #0]
 8003c56:	1c7b      	adds	r3, r7, #1
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	001a      	movs	r2, r3
 8003c5c:	f7ff fb02 	bl	8003264 <SSD1306_DrawPixel>
    SSD1306_DrawLine(x0 - r, y0, x0 + r, y0, c);
 8003c60:	1dbb      	adds	r3, r7, #6
 8003c62:	881a      	ldrh	r2, [r3, #0]
 8003c64:	1cbb      	adds	r3, r7, #2
 8003c66:	881b      	ldrh	r3, [r3, #0]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	b298      	uxth	r0, r3
 8003c6c:	1d3b      	adds	r3, r7, #4
 8003c6e:	8819      	ldrh	r1, [r3, #0]
 8003c70:	1dbb      	adds	r3, r7, #6
 8003c72:	881a      	ldrh	r2, [r3, #0]
 8003c74:	1cbb      	adds	r3, r7, #2
 8003c76:	881b      	ldrh	r3, [r3, #0]
 8003c78:	18d3      	adds	r3, r2, r3
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	1d3b      	adds	r3, r7, #4
 8003c7e:	881c      	ldrh	r4, [r3, #0]
 8003c80:	1c7b      	adds	r3, r7, #1
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	9300      	str	r3, [sp, #0]
 8003c86:	0023      	movs	r3, r4
 8003c88:	f7ff fc26 	bl	80034d8 <SSD1306_DrawLine>

    while (x < y) {
 8003c8c:	e0b4      	b.n	8003df8 <SSD1306_DrawFilledCircle+0x264>
        if (f >= 0) {
 8003c8e:	2116      	movs	r1, #22
 8003c90:	187b      	adds	r3, r7, r1
 8003c92:	2200      	movs	r2, #0
 8003c94:	5e9b      	ldrsh	r3, [r3, r2]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	db17      	blt.n	8003cca <SSD1306_DrawFilledCircle+0x136>
            y--;
 8003c9a:	200e      	movs	r0, #14
 8003c9c:	183b      	adds	r3, r7, r0
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	5e9b      	ldrsh	r3, [r3, r2]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29a      	uxth	r2, r3
 8003ca8:	183b      	adds	r3, r7, r0
 8003caa:	801a      	strh	r2, [r3, #0]
            ddF_y += 2;
 8003cac:	2012      	movs	r0, #18
 8003cae:	183b      	adds	r3, r7, r0
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	3302      	adds	r3, #2
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	183b      	adds	r3, r7, r0
 8003cb8:	801a      	strh	r2, [r3, #0]
            f += ddF_y;
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	881a      	ldrh	r2, [r3, #0]
 8003cbe:	183b      	adds	r3, r7, r0
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	18d3      	adds	r3, r2, r3
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	187b      	adds	r3, r7, r1
 8003cc8:	801a      	strh	r2, [r3, #0]
        }
        x++;
 8003cca:	2110      	movs	r1, #16
 8003ccc:	187b      	adds	r3, r7, r1
 8003cce:	2200      	movs	r2, #0
 8003cd0:	5e9b      	ldrsh	r3, [r3, r2]
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	187b      	adds	r3, r7, r1
 8003cda:	801a      	strh	r2, [r3, #0]
        ddF_x += 2;
 8003cdc:	2014      	movs	r0, #20
 8003cde:	183b      	adds	r3, r7, r0
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	183b      	adds	r3, r7, r0
 8003ce8:	801a      	strh	r2, [r3, #0]
        f += ddF_x;
 8003cea:	2416      	movs	r4, #22
 8003cec:	193b      	adds	r3, r7, r4
 8003cee:	881a      	ldrh	r2, [r3, #0]
 8003cf0:	183b      	adds	r3, r7, r0
 8003cf2:	881b      	ldrh	r3, [r3, #0]
 8003cf4:	18d3      	adds	r3, r2, r3
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	193b      	adds	r3, r7, r4
 8003cfa:	801a      	strh	r2, [r3, #0]

        SSD1306_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, c);
 8003cfc:	1dbb      	adds	r3, r7, #6
 8003cfe:	881a      	ldrh	r2, [r3, #0]
 8003d00:	000d      	movs	r5, r1
 8003d02:	197b      	adds	r3, r7, r5
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	b298      	uxth	r0, r3
 8003d0a:	1d3b      	adds	r3, r7, #4
 8003d0c:	881a      	ldrh	r2, [r3, #0]
 8003d0e:	260e      	movs	r6, #14
 8003d10:	19bb      	adds	r3, r7, r6
 8003d12:	881b      	ldrh	r3, [r3, #0]
 8003d14:	18d3      	adds	r3, r2, r3
 8003d16:	b299      	uxth	r1, r3
 8003d18:	1dbb      	adds	r3, r7, #6
 8003d1a:	881a      	ldrh	r2, [r3, #0]
 8003d1c:	197b      	adds	r3, r7, r5
 8003d1e:	881b      	ldrh	r3, [r3, #0]
 8003d20:	18d3      	adds	r3, r2, r3
 8003d22:	b29c      	uxth	r4, r3
 8003d24:	1d3b      	adds	r3, r7, #4
 8003d26:	881a      	ldrh	r2, [r3, #0]
 8003d28:	19bb      	adds	r3, r7, r6
 8003d2a:	881b      	ldrh	r3, [r3, #0]
 8003d2c:	18d3      	adds	r3, r2, r3
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	1c7b      	adds	r3, r7, #1
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	0013      	movs	r3, r2
 8003d38:	0022      	movs	r2, r4
 8003d3a:	f7ff fbcd 	bl	80034d8 <SSD1306_DrawLine>
        SSD1306_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, c);
 8003d3e:	1dbb      	adds	r3, r7, #6
 8003d40:	881a      	ldrh	r2, [r3, #0]
 8003d42:	197b      	adds	r3, r7, r5
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	18d3      	adds	r3, r2, r3
 8003d48:	b298      	uxth	r0, r3
 8003d4a:	1d3b      	adds	r3, r7, #4
 8003d4c:	881a      	ldrh	r2, [r3, #0]
 8003d4e:	19bb      	adds	r3, r7, r6
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	b299      	uxth	r1, r3
 8003d56:	1dbb      	adds	r3, r7, #6
 8003d58:	881a      	ldrh	r2, [r3, #0]
 8003d5a:	197b      	adds	r3, r7, r5
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	b29c      	uxth	r4, r3
 8003d62:	1d3b      	adds	r3, r7, #4
 8003d64:	881a      	ldrh	r2, [r3, #0]
 8003d66:	19bb      	adds	r3, r7, r6
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	1c7b      	adds	r3, r7, #1
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	0013      	movs	r3, r2
 8003d76:	0022      	movs	r2, r4
 8003d78:	f7ff fbae 	bl	80034d8 <SSD1306_DrawLine>

        SSD1306_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, c);
 8003d7c:	1dbb      	adds	r3, r7, #6
 8003d7e:	881a      	ldrh	r2, [r3, #0]
 8003d80:	19bb      	adds	r3, r7, r6
 8003d82:	881b      	ldrh	r3, [r3, #0]
 8003d84:	18d3      	adds	r3, r2, r3
 8003d86:	b298      	uxth	r0, r3
 8003d88:	1d3b      	adds	r3, r7, #4
 8003d8a:	881a      	ldrh	r2, [r3, #0]
 8003d8c:	197b      	adds	r3, r7, r5
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	18d3      	adds	r3, r2, r3
 8003d92:	b299      	uxth	r1, r3
 8003d94:	1dbb      	adds	r3, r7, #6
 8003d96:	881a      	ldrh	r2, [r3, #0]
 8003d98:	19bb      	adds	r3, r7, r6
 8003d9a:	881b      	ldrh	r3, [r3, #0]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	b29c      	uxth	r4, r3
 8003da0:	1d3b      	adds	r3, r7, #4
 8003da2:	881a      	ldrh	r2, [r3, #0]
 8003da4:	197b      	adds	r3, r7, r5
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	18d3      	adds	r3, r2, r3
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	1c7b      	adds	r3, r7, #1
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	0013      	movs	r3, r2
 8003db4:	0022      	movs	r2, r4
 8003db6:	f7ff fb8f 	bl	80034d8 <SSD1306_DrawLine>
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
 8003dba:	1dbb      	adds	r3, r7, #6
 8003dbc:	881a      	ldrh	r2, [r3, #0]
 8003dbe:	19bb      	adds	r3, r7, r6
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	18d3      	adds	r3, r2, r3
 8003dc4:	b298      	uxth	r0, r3
 8003dc6:	1d3b      	adds	r3, r7, #4
 8003dc8:	881a      	ldrh	r2, [r3, #0]
 8003dca:	197b      	adds	r3, r7, r5
 8003dcc:	881b      	ldrh	r3, [r3, #0]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	b299      	uxth	r1, r3
 8003dd2:	1dbb      	adds	r3, r7, #6
 8003dd4:	881a      	ldrh	r2, [r3, #0]
 8003dd6:	19bb      	adds	r3, r7, r6
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	b29c      	uxth	r4, r3
 8003dde:	1d3b      	adds	r3, r7, #4
 8003de0:	881a      	ldrh	r2, [r3, #0]
 8003de2:	197b      	adds	r3, r7, r5
 8003de4:	881b      	ldrh	r3, [r3, #0]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	1c7b      	adds	r3, r7, #1
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	0013      	movs	r3, r2
 8003df2:	0022      	movs	r2, r4
 8003df4:	f7ff fb70 	bl	80034d8 <SSD1306_DrawLine>
    while (x < y) {
 8003df8:	2310      	movs	r3, #16
 8003dfa:	18fa      	adds	r2, r7, r3
 8003dfc:	230e      	movs	r3, #14
 8003dfe:	18fb      	adds	r3, r7, r3
 8003e00:	2100      	movs	r1, #0
 8003e02:	5e52      	ldrsh	r2, [r2, r1]
 8003e04:	2100      	movs	r1, #0
 8003e06:	5e5b      	ldrsh	r3, [r3, r1]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	da00      	bge.n	8003e0e <SSD1306_DrawFilledCircle+0x27a>
 8003e0c:	e73f      	b.n	8003c8e <SSD1306_DrawFilledCircle+0xfa>
    }
}
 8003e0e:	46c0      	nop			@ (mov r8, r8)
 8003e10:	46c0      	nop			@ (mov r8, r8)
 8003e12:	46bd      	mov	sp, r7
 8003e14:	b007      	add	sp, #28
 8003e16:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e18 <SSD1306_Clear>:



void SSD1306_Clear (void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	f7ff fa07 	bl	8003230 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8003e22:	f7ff f9cd 	bl	80031c0 <SSD1306_UpdateScreen>
}
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8003e32:	4b07      	ldr	r3, [pc, #28]	@ (8003e50 <ssd1306_I2C_Init+0x24>)
 8003e34:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003e36:	e002      	b.n	8003e3e <ssd1306_I2C_Init+0x12>
		p--;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1f9      	bne.n	8003e38 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8003e44:	46c0      	nop			@ (mov r8, r8)
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b002      	add	sp, #8
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	0003d090 	.word	0x0003d090

08003e54 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003e54:	b5b0      	push	{r4, r5, r7, lr}
 8003e56:	b0c6      	sub	sp, #280	@ 0x118
 8003e58:	af02      	add	r7, sp, #8
 8003e5a:	0004      	movs	r4, r0
 8003e5c:	0008      	movs	r0, r1
 8003e5e:	603a      	str	r2, [r7, #0]
 8003e60:	0019      	movs	r1, r3
 8003e62:	4b2d      	ldr	r3, [pc, #180]	@ (8003f18 <ssd1306_I2C_WriteMulti+0xc4>)
 8003e64:	2588      	movs	r5, #136	@ 0x88
 8003e66:	006d      	lsls	r5, r5, #1
 8003e68:	195b      	adds	r3, r3, r5
 8003e6a:	19db      	adds	r3, r3, r7
 8003e6c:	1c22      	adds	r2, r4, #0
 8003e6e:	701a      	strb	r2, [r3, #0]
 8003e70:	4b2a      	ldr	r3, [pc, #168]	@ (8003f1c <ssd1306_I2C_WriteMulti+0xc8>)
 8003e72:	002c      	movs	r4, r5
 8003e74:	191b      	adds	r3, r3, r4
 8003e76:	19db      	adds	r3, r3, r7
 8003e78:	1c02      	adds	r2, r0, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
 8003e7c:	4b28      	ldr	r3, [pc, #160]	@ (8003f20 <ssd1306_I2C_WriteMulti+0xcc>)
 8003e7e:	0020      	movs	r0, r4
 8003e80:	181b      	adds	r3, r3, r0
 8003e82:	19db      	adds	r3, r3, r7
 8003e84:	1c0a      	adds	r2, r1, #0
 8003e86:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8003e88:	4b26      	ldr	r3, [pc, #152]	@ (8003f24 <ssd1306_I2C_WriteMulti+0xd0>)
 8003e8a:	181b      	adds	r3, r3, r0
 8003e8c:	19db      	adds	r3, r3, r7
 8003e8e:	4a23      	ldr	r2, [pc, #140]	@ (8003f1c <ssd1306_I2C_WriteMulti+0xc8>)
 8003e90:	1812      	adds	r2, r2, r0
 8003e92:	19d2      	adds	r2, r2, r7
 8003e94:	7812      	ldrb	r2, [r2, #0]
 8003e96:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8003e98:	2310      	movs	r3, #16
 8003e9a:	33ff      	adds	r3, #255	@ 0xff
 8003e9c:	18fb      	adds	r3, r7, r3
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
 8003ea2:	e014      	b.n	8003ece <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 8003ea4:	2010      	movs	r0, #16
 8003ea6:	30ff      	adds	r0, #255	@ 0xff
 8003ea8:	183b      	adds	r3, r7, r0
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	18d2      	adds	r2, r2, r3
 8003eb0:	183b      	adds	r3, r7, r0
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	7811      	ldrb	r1, [r2, #0]
 8003eb8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f24 <ssd1306_I2C_WriteMulti+0xd0>)
 8003eba:	2488      	movs	r4, #136	@ 0x88
 8003ebc:	0064      	lsls	r4, r4, #1
 8003ebe:	1912      	adds	r2, r2, r4
 8003ec0:	19d2      	adds	r2, r2, r7
 8003ec2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003ec4:	183b      	adds	r3, r7, r0
 8003ec6:	781a      	ldrb	r2, [r3, #0]
 8003ec8:	183b      	adds	r3, r7, r0
 8003eca:	3201      	adds	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]
 8003ece:	2310      	movs	r3, #16
 8003ed0:	33ff      	adds	r3, #255	@ 0xff
 8003ed2:	18fb      	adds	r3, r7, r3
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	4a11      	ldr	r2, [pc, #68]	@ (8003f20 <ssd1306_I2C_WriteMulti+0xcc>)
 8003eda:	2188      	movs	r1, #136	@ 0x88
 8003edc:	0049      	lsls	r1, r1, #1
 8003ede:	1852      	adds	r2, r2, r1
 8003ee0:	19d2      	adds	r2, r2, r7
 8003ee2:	8812      	ldrh	r2, [r2, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d8dd      	bhi.n	8003ea4 <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f18 <ssd1306_I2C_WriteMulti+0xc4>)
 8003eea:	000a      	movs	r2, r1
 8003eec:	189b      	adds	r3, r3, r2
 8003eee:	19db      	adds	r3, r3, r7
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	b299      	uxth	r1, r3
 8003ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8003f20 <ssd1306_I2C_WriteMulti+0xcc>)
 8003ef6:	189b      	adds	r3, r3, r2
 8003ef8:	19db      	adds	r3, r3, r7
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	3301      	adds	r3, #1
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	220c      	movs	r2, #12
 8003f02:	18ba      	adds	r2, r7, r2
 8003f04:	4808      	ldr	r0, [pc, #32]	@ (8003f28 <ssd1306_I2C_WriteMulti+0xd4>)
 8003f06:	240a      	movs	r4, #10
 8003f08:	9400      	str	r4, [sp, #0]
 8003f0a:	f000 fdf1 	bl	8004af0 <HAL_I2C_Master_Transmit>
}
 8003f0e:	46c0      	nop			@ (mov r8, r8)
 8003f10:	46bd      	mov	sp, r7
 8003f12:	b044      	add	sp, #272	@ 0x110
 8003f14:	bdb0      	pop	{r4, r5, r7, pc}
 8003f16:	46c0      	nop			@ (mov r8, r8)
 8003f18:	fffffef7 	.word	0xfffffef7
 8003f1c:	fffffef6 	.word	0xfffffef6
 8003f20:	fffffef4 	.word	0xfffffef4
 8003f24:	fffffefc 	.word	0xfffffefc
 8003f28:	200000a0 	.word	0x200000a0

08003f2c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003f2c:	b590      	push	{r4, r7, lr}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af02      	add	r7, sp, #8
 8003f32:	0004      	movs	r4, r0
 8003f34:	0008      	movs	r0, r1
 8003f36:	0011      	movs	r1, r2
 8003f38:	1dfb      	adds	r3, r7, #7
 8003f3a:	1c22      	adds	r2, r4, #0
 8003f3c:	701a      	strb	r2, [r3, #0]
 8003f3e:	1dbb      	adds	r3, r7, #6
 8003f40:	1c02      	adds	r2, r0, #0
 8003f42:	701a      	strb	r2, [r3, #0]
 8003f44:	1d7b      	adds	r3, r7, #5
 8003f46:	1c0a      	adds	r2, r1, #0
 8003f48:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 8003f4a:	200c      	movs	r0, #12
 8003f4c:	183b      	adds	r3, r7, r0
 8003f4e:	1dba      	adds	r2, r7, #6
 8003f50:	7812      	ldrb	r2, [r2, #0]
 8003f52:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 8003f54:	183b      	adds	r3, r7, r0
 8003f56:	1d7a      	adds	r2, r7, #5
 8003f58:	7812      	ldrb	r2, [r2, #0]
 8003f5a:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8003f5c:	1dfb      	adds	r3, r7, #7
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	b299      	uxth	r1, r3
 8003f62:	183a      	adds	r2, r7, r0
 8003f64:	4804      	ldr	r0, [pc, #16]	@ (8003f78 <ssd1306_I2C_Write+0x4c>)
 8003f66:	230a      	movs	r3, #10
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	f000 fdc0 	bl	8004af0 <HAL_I2C_Master_Transmit>
}
 8003f70:	46c0      	nop			@ (mov r8, r8)
 8003f72:	46bd      	mov	sp, r7
 8003f74:	b005      	add	sp, #20
 8003f76:	bd90      	pop	{r4, r7, pc}
 8003f78:	200000a0 	.word	0x200000a0

08003f7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f82:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc0 <HAL_MspInit+0x44>)
 8003f84:	699a      	ldr	r2, [r3, #24]
 8003f86:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc0 <HAL_MspInit+0x44>)
 8003f88:	2101      	movs	r1, #1
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	619a      	str	r2, [r3, #24]
 8003f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc0 <HAL_MspInit+0x44>)
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	2201      	movs	r2, #1
 8003f94:	4013      	ands	r3, r2
 8003f96:	607b      	str	r3, [r7, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f9a:	4b09      	ldr	r3, [pc, #36]	@ (8003fc0 <HAL_MspInit+0x44>)
 8003f9c:	69da      	ldr	r2, [r3, #28]
 8003f9e:	4b08      	ldr	r3, [pc, #32]	@ (8003fc0 <HAL_MspInit+0x44>)
 8003fa0:	2180      	movs	r1, #128	@ 0x80
 8003fa2:	0549      	lsls	r1, r1, #21
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	61da      	str	r2, [r3, #28]
 8003fa8:	4b05      	ldr	r3, [pc, #20]	@ (8003fc0 <HAL_MspInit+0x44>)
 8003faa:	69da      	ldr	r2, [r3, #28]
 8003fac:	2380      	movs	r3, #128	@ 0x80
 8003fae:	055b      	lsls	r3, r3, #21
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	603b      	str	r3, [r7, #0]
 8003fb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	b002      	add	sp, #8
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	40021000 	.word	0x40021000

08003fc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003fc4:	b590      	push	{r4, r7, lr}
 8003fc6:	b08b      	sub	sp, #44	@ 0x2c
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fcc:	2414      	movs	r4, #20
 8003fce:	193b      	adds	r3, r7, r4
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	2314      	movs	r3, #20
 8003fd4:	001a      	movs	r2, r3
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	f003 fe40 	bl	8007c5c <memset>
  if(hi2c->Instance==I2C1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8004054 <HAL_I2C_MspInit+0x90>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d132      	bne.n	800404c <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8004058 <HAL_I2C_MspInit+0x94>)
 8003fe8:	695a      	ldr	r2, [r3, #20]
 8003fea:	4b1b      	ldr	r3, [pc, #108]	@ (8004058 <HAL_I2C_MspInit+0x94>)
 8003fec:	2180      	movs	r1, #128	@ 0x80
 8003fee:	02c9      	lsls	r1, r1, #11
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	615a      	str	r2, [r3, #20]
 8003ff4:	4b18      	ldr	r3, [pc, #96]	@ (8004058 <HAL_I2C_MspInit+0x94>)
 8003ff6:	695a      	ldr	r2, [r3, #20]
 8003ff8:	2380      	movs	r3, #128	@ 0x80
 8003ffa:	02db      	lsls	r3, r3, #11
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
 8004000:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004002:	193b      	adds	r3, r7, r4
 8004004:	22c0      	movs	r2, #192	@ 0xc0
 8004006:	0092      	lsls	r2, r2, #2
 8004008:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800400a:	0021      	movs	r1, r4
 800400c:	187b      	adds	r3, r7, r1
 800400e:	2212      	movs	r2, #18
 8004010:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004012:	187b      	adds	r3, r7, r1
 8004014:	2200      	movs	r2, #0
 8004016:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004018:	187b      	adds	r3, r7, r1
 800401a:	2203      	movs	r2, #3
 800401c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800401e:	187b      	adds	r3, r7, r1
 8004020:	2201      	movs	r2, #1
 8004022:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004024:	187b      	adds	r3, r7, r1
 8004026:	4a0d      	ldr	r2, [pc, #52]	@ (800405c <HAL_I2C_MspInit+0x98>)
 8004028:	0019      	movs	r1, r3
 800402a:	0010      	movs	r0, r2
 800402c:	f000 fb08 	bl	8004640 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004030:	4b09      	ldr	r3, [pc, #36]	@ (8004058 <HAL_I2C_MspInit+0x94>)
 8004032:	69da      	ldr	r2, [r3, #28]
 8004034:	4b08      	ldr	r3, [pc, #32]	@ (8004058 <HAL_I2C_MspInit+0x94>)
 8004036:	2180      	movs	r1, #128	@ 0x80
 8004038:	0389      	lsls	r1, r1, #14
 800403a:	430a      	orrs	r2, r1
 800403c:	61da      	str	r2, [r3, #28]
 800403e:	4b06      	ldr	r3, [pc, #24]	@ (8004058 <HAL_I2C_MspInit+0x94>)
 8004040:	69da      	ldr	r2, [r3, #28]
 8004042:	2380      	movs	r3, #128	@ 0x80
 8004044:	039b      	lsls	r3, r3, #14
 8004046:	4013      	ands	r3, r2
 8004048:	60fb      	str	r3, [r7, #12]
 800404a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800404c:	46c0      	nop			@ (mov r8, r8)
 800404e:	46bd      	mov	sp, r7
 8004050:	b00b      	add	sp, #44	@ 0x2c
 8004052:	bd90      	pop	{r4, r7, pc}
 8004054:	40005400 	.word	0x40005400
 8004058:	40021000 	.word	0x40021000
 800405c:	48000400 	.word	0x48000400

08004060 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8004060:	b590      	push	{r4, r7, lr}
 8004062:	b08b      	sub	sp, #44	@ 0x2c
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004068:	2414      	movs	r4, #20
 800406a:	193b      	adds	r3, r7, r4
 800406c:	0018      	movs	r0, r3
 800406e:	2314      	movs	r3, #20
 8004070:	001a      	movs	r2, r3
 8004072:	2100      	movs	r1, #0
 8004074:	f003 fdf2 	bl	8007c5c <memset>
  if(htim_ic->Instance==TIM1)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a21      	ldr	r2, [pc, #132]	@ (8004104 <HAL_TIM_IC_MspInit+0xa4>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d13b      	bne.n	80040fa <HAL_TIM_IC_MspInit+0x9a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004082:	4b21      	ldr	r3, [pc, #132]	@ (8004108 <HAL_TIM_IC_MspInit+0xa8>)
 8004084:	699a      	ldr	r2, [r3, #24]
 8004086:	4b20      	ldr	r3, [pc, #128]	@ (8004108 <HAL_TIM_IC_MspInit+0xa8>)
 8004088:	2180      	movs	r1, #128	@ 0x80
 800408a:	0109      	lsls	r1, r1, #4
 800408c:	430a      	orrs	r2, r1
 800408e:	619a      	str	r2, [r3, #24]
 8004090:	4b1d      	ldr	r3, [pc, #116]	@ (8004108 <HAL_TIM_IC_MspInit+0xa8>)
 8004092:	699a      	ldr	r2, [r3, #24]
 8004094:	2380      	movs	r3, #128	@ 0x80
 8004096:	011b      	lsls	r3, r3, #4
 8004098:	4013      	ands	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800409e:	4b1a      	ldr	r3, [pc, #104]	@ (8004108 <HAL_TIM_IC_MspInit+0xa8>)
 80040a0:	695a      	ldr	r2, [r3, #20]
 80040a2:	4b19      	ldr	r3, [pc, #100]	@ (8004108 <HAL_TIM_IC_MspInit+0xa8>)
 80040a4:	2180      	movs	r1, #128	@ 0x80
 80040a6:	0289      	lsls	r1, r1, #10
 80040a8:	430a      	orrs	r2, r1
 80040aa:	615a      	str	r2, [r3, #20]
 80040ac:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <HAL_TIM_IC_MspInit+0xa8>)
 80040ae:	695a      	ldr	r2, [r3, #20]
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	029b      	lsls	r3, r3, #10
 80040b4:	4013      	ands	r3, r2
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80040ba:	193b      	adds	r3, r7, r4
 80040bc:	2280      	movs	r2, #128	@ 0x80
 80040be:	0052      	lsls	r2, r2, #1
 80040c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c2:	0021      	movs	r1, r4
 80040c4:	187b      	adds	r3, r7, r1
 80040c6:	2202      	movs	r2, #2
 80040c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ca:	187b      	adds	r3, r7, r1
 80040cc:	2200      	movs	r2, #0
 80040ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d0:	187b      	adds	r3, r7, r1
 80040d2:	2200      	movs	r2, #0
 80040d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80040d6:	187b      	adds	r3, r7, r1
 80040d8:	2202      	movs	r2, #2
 80040da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040dc:	187a      	adds	r2, r7, r1
 80040de:	2390      	movs	r3, #144	@ 0x90
 80040e0:	05db      	lsls	r3, r3, #23
 80040e2:	0011      	movs	r1, r2
 80040e4:	0018      	movs	r0, r3
 80040e6:	f000 faab 	bl	8004640 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	2100      	movs	r1, #0
 80040ee:	200e      	movs	r0, #14
 80040f0:	f000 fa74 	bl	80045dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80040f4:	200e      	movs	r0, #14
 80040f6:	f000 fa86 	bl	8004606 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80040fa:	46c0      	nop			@ (mov r8, r8)
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b00b      	add	sp, #44	@ 0x2c
 8004100:	bd90      	pop	{r4, r7, pc}
 8004102:	46c0      	nop			@ (mov r8, r8)
 8004104:	40012c00 	.word	0x40012c00
 8004108:	40021000 	.word	0x40021000

0800410c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a09      	ldr	r2, [pc, #36]	@ (8004140 <HAL_TIM_Base_MspInit+0x34>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d10b      	bne.n	8004136 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800411e:	4b09      	ldr	r3, [pc, #36]	@ (8004144 <HAL_TIM_Base_MspInit+0x38>)
 8004120:	69da      	ldr	r2, [r3, #28]
 8004122:	4b08      	ldr	r3, [pc, #32]	@ (8004144 <HAL_TIM_Base_MspInit+0x38>)
 8004124:	2102      	movs	r1, #2
 8004126:	430a      	orrs	r2, r1
 8004128:	61da      	str	r2, [r3, #28]
 800412a:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <HAL_TIM_Base_MspInit+0x38>)
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	2202      	movs	r2, #2
 8004130:	4013      	ands	r3, r2
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004136:	46c0      	nop			@ (mov r8, r8)
 8004138:	46bd      	mov	sp, r7
 800413a:	b004      	add	sp, #16
 800413c:	bd80      	pop	{r7, pc}
 800413e:	46c0      	nop			@ (mov r8, r8)
 8004140:	40000400 	.word	0x40000400
 8004144:	40021000 	.word	0x40021000

08004148 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004148:	b590      	push	{r4, r7, lr}
 800414a:	b089      	sub	sp, #36	@ 0x24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004150:	240c      	movs	r4, #12
 8004152:	193b      	adds	r3, r7, r4
 8004154:	0018      	movs	r0, r3
 8004156:	2314      	movs	r3, #20
 8004158:	001a      	movs	r2, r3
 800415a:	2100      	movs	r1, #0
 800415c:	f003 fd7e 	bl	8007c5c <memset>
  if(htim->Instance==TIM3)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a15      	ldr	r2, [pc, #84]	@ (80041bc <HAL_TIM_MspPostInit+0x74>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d124      	bne.n	80041b4 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800416a:	4b15      	ldr	r3, [pc, #84]	@ (80041c0 <HAL_TIM_MspPostInit+0x78>)
 800416c:	695a      	ldr	r2, [r3, #20]
 800416e:	4b14      	ldr	r3, [pc, #80]	@ (80041c0 <HAL_TIM_MspPostInit+0x78>)
 8004170:	2180      	movs	r1, #128	@ 0x80
 8004172:	0289      	lsls	r1, r1, #10
 8004174:	430a      	orrs	r2, r1
 8004176:	615a      	str	r2, [r3, #20]
 8004178:	4b11      	ldr	r3, [pc, #68]	@ (80041c0 <HAL_TIM_MspPostInit+0x78>)
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	2380      	movs	r3, #128	@ 0x80
 800417e:	029b      	lsls	r3, r3, #10
 8004180:	4013      	ands	r3, r2
 8004182:	60bb      	str	r3, [r7, #8]
 8004184:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004186:	0021      	movs	r1, r4
 8004188:	187b      	adds	r3, r7, r1
 800418a:	22c0      	movs	r2, #192	@ 0xc0
 800418c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800418e:	187b      	adds	r3, r7, r1
 8004190:	2202      	movs	r2, #2
 8004192:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004194:	187b      	adds	r3, r7, r1
 8004196:	2200      	movs	r2, #0
 8004198:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800419a:	187b      	adds	r3, r7, r1
 800419c:	2200      	movs	r2, #0
 800419e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80041a0:	187b      	adds	r3, r7, r1
 80041a2:	2201      	movs	r2, #1
 80041a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041a6:	187a      	adds	r2, r7, r1
 80041a8:	2390      	movs	r3, #144	@ 0x90
 80041aa:	05db      	lsls	r3, r3, #23
 80041ac:	0011      	movs	r1, r2
 80041ae:	0018      	movs	r0, r3
 80041b0:	f000 fa46 	bl	8004640 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80041b4:	46c0      	nop			@ (mov r8, r8)
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b009      	add	sp, #36	@ 0x24
 80041ba:	bd90      	pop	{r4, r7, pc}
 80041bc:	40000400 	.word	0x40000400
 80041c0:	40021000 	.word	0x40021000

080041c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80041c4:	b590      	push	{r4, r7, lr}
 80041c6:	b08b      	sub	sp, #44	@ 0x2c
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041cc:	2414      	movs	r4, #20
 80041ce:	193b      	adds	r3, r7, r4
 80041d0:	0018      	movs	r0, r3
 80041d2:	2314      	movs	r3, #20
 80041d4:	001a      	movs	r2, r3
 80041d6:	2100      	movs	r1, #0
 80041d8:	f003 fd40 	bl	8007c5c <memset>
  if(huart->Instance==USART2)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004254 <HAL_UART_MspInit+0x90>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d132      	bne.n	800424c <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80041e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004258 <HAL_UART_MspInit+0x94>)
 80041e8:	69da      	ldr	r2, [r3, #28]
 80041ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004258 <HAL_UART_MspInit+0x94>)
 80041ec:	2180      	movs	r1, #128	@ 0x80
 80041ee:	0289      	lsls	r1, r1, #10
 80041f0:	430a      	orrs	r2, r1
 80041f2:	61da      	str	r2, [r3, #28]
 80041f4:	4b18      	ldr	r3, [pc, #96]	@ (8004258 <HAL_UART_MspInit+0x94>)
 80041f6:	69da      	ldr	r2, [r3, #28]
 80041f8:	2380      	movs	r3, #128	@ 0x80
 80041fa:	029b      	lsls	r3, r3, #10
 80041fc:	4013      	ands	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004202:	4b15      	ldr	r3, [pc, #84]	@ (8004258 <HAL_UART_MspInit+0x94>)
 8004204:	695a      	ldr	r2, [r3, #20]
 8004206:	4b14      	ldr	r3, [pc, #80]	@ (8004258 <HAL_UART_MspInit+0x94>)
 8004208:	2180      	movs	r1, #128	@ 0x80
 800420a:	0289      	lsls	r1, r1, #10
 800420c:	430a      	orrs	r2, r1
 800420e:	615a      	str	r2, [r3, #20]
 8004210:	4b11      	ldr	r3, [pc, #68]	@ (8004258 <HAL_UART_MspInit+0x94>)
 8004212:	695a      	ldr	r2, [r3, #20]
 8004214:	2380      	movs	r3, #128	@ 0x80
 8004216:	029b      	lsls	r3, r3, #10
 8004218:	4013      	ands	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800421e:	0021      	movs	r1, r4
 8004220:	187b      	adds	r3, r7, r1
 8004222:	220c      	movs	r2, #12
 8004224:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004226:	187b      	adds	r3, r7, r1
 8004228:	2202      	movs	r2, #2
 800422a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800422c:	187b      	adds	r3, r7, r1
 800422e:	2200      	movs	r2, #0
 8004230:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004232:	187b      	adds	r3, r7, r1
 8004234:	2200      	movs	r2, #0
 8004236:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004238:	187b      	adds	r3, r7, r1
 800423a:	2201      	movs	r2, #1
 800423c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800423e:	187a      	adds	r2, r7, r1
 8004240:	2390      	movs	r3, #144	@ 0x90
 8004242:	05db      	lsls	r3, r3, #23
 8004244:	0011      	movs	r1, r2
 8004246:	0018      	movs	r0, r3
 8004248:	f000 f9fa 	bl	8004640 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800424c:	46c0      	nop			@ (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	b00b      	add	sp, #44	@ 0x2c
 8004252:	bd90      	pop	{r4, r7, pc}
 8004254:	40004400 	.word	0x40004400
 8004258:	40021000 	.word	0x40021000

0800425c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004260:	46c0      	nop			@ (mov r8, r8)
 8004262:	e7fd      	b.n	8004260 <NMI_Handler+0x4>

08004264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004268:	46c0      	nop			@ (mov r8, r8)
 800426a:	e7fd      	b.n	8004268 <HardFault_Handler+0x4>

0800426c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004270:	46c0      	nop			@ (mov r8, r8)
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800427a:	46c0      	nop			@ (mov r8, r8)
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004284:	f000 f8be 	bl	8004404 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004288:	46c0      	nop			@ (mov r8, r8)
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
	...

08004290 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004294:	4b03      	ldr	r3, [pc, #12]	@ (80042a4 <TIM1_CC_IRQHandler+0x14>)
 8004296:	0018      	movs	r0, r3
 8004298:	f002 f808 	bl	80062ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800429c:	46c0      	nop			@ (mov r8, r8)
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	200000f4 	.word	0x200000f4

080042a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042b0:	4a14      	ldr	r2, [pc, #80]	@ (8004304 <_sbrk+0x5c>)
 80042b2:	4b15      	ldr	r3, [pc, #84]	@ (8004308 <_sbrk+0x60>)
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042bc:	4b13      	ldr	r3, [pc, #76]	@ (800430c <_sbrk+0x64>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d102      	bne.n	80042ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042c4:	4b11      	ldr	r3, [pc, #68]	@ (800430c <_sbrk+0x64>)
 80042c6:	4a12      	ldr	r2, [pc, #72]	@ (8004310 <_sbrk+0x68>)
 80042c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042ca:	4b10      	ldr	r3, [pc, #64]	@ (800430c <_sbrk+0x64>)
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	18d3      	adds	r3, r2, r3
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d207      	bcs.n	80042e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042d8:	f003 fcc8 	bl	8007c6c <__errno>
 80042dc:	0003      	movs	r3, r0
 80042de:	220c      	movs	r2, #12
 80042e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042e2:	2301      	movs	r3, #1
 80042e4:	425b      	negs	r3, r3
 80042e6:	e009      	b.n	80042fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042e8:	4b08      	ldr	r3, [pc, #32]	@ (800430c <_sbrk+0x64>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042ee:	4b07      	ldr	r3, [pc, #28]	@ (800430c <_sbrk+0x64>)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	18d2      	adds	r2, r2, r3
 80042f6:	4b05      	ldr	r3, [pc, #20]	@ (800430c <_sbrk+0x64>)
 80042f8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80042fa:	68fb      	ldr	r3, [r7, #12]
}
 80042fc:	0018      	movs	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	b006      	add	sp, #24
 8004302:	bd80      	pop	{r7, pc}
 8004304:	20008000 	.word	0x20008000
 8004308:	00000400 	.word	0x00000400
 800430c:	2000064c 	.word	0x2000064c
 8004310:	200007a0 	.word	0x200007a0

08004314 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004318:	46c0      	nop			@ (mov r8, r8)
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004320:	480d      	ldr	r0, [pc, #52]	@ (8004358 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004322:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004324:	f7ff fff6 	bl	8004314 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004328:	480c      	ldr	r0, [pc, #48]	@ (800435c <LoopForever+0x6>)
  ldr r1, =_edata
 800432a:	490d      	ldr	r1, [pc, #52]	@ (8004360 <LoopForever+0xa>)
  ldr r2, =_sidata
 800432c:	4a0d      	ldr	r2, [pc, #52]	@ (8004364 <LoopForever+0xe>)
  movs r3, #0
 800432e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004330:	e002      	b.n	8004338 <LoopCopyDataInit>

08004332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004336:	3304      	adds	r3, #4

08004338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800433a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800433c:	d3f9      	bcc.n	8004332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800433e:	4a0a      	ldr	r2, [pc, #40]	@ (8004368 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004340:	4c0a      	ldr	r4, [pc, #40]	@ (800436c <LoopForever+0x16>)
  movs r3, #0
 8004342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004344:	e001      	b.n	800434a <LoopFillZerobss>

08004346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004348:	3204      	adds	r2, #4

0800434a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800434a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800434c:	d3fb      	bcc.n	8004346 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800434e:	f003 fc93 	bl	8007c78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004352:	f7fe f90f 	bl	8002574 <main>

08004356 <LoopForever>:

LoopForever:
    b LoopForever
 8004356:	e7fe      	b.n	8004356 <LoopForever>
  ldr   r0, =_estack
 8004358:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800435c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004360:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8004364:	08009b24 	.word	0x08009b24
  ldr r2, =_sbss
 8004368:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 800436c:	2000079c 	.word	0x2000079c

08004370 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004370:	e7fe      	b.n	8004370 <ADC1_COMP_IRQHandler>
	...

08004374 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004378:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <HAL_Init+0x24>)
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	4b06      	ldr	r3, [pc, #24]	@ (8004398 <HAL_Init+0x24>)
 800437e:	2110      	movs	r1, #16
 8004380:	430a      	orrs	r2, r1
 8004382:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004384:	2000      	movs	r0, #0
 8004386:	f000 f809 	bl	800439c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800438a:	f7ff fdf7 	bl	8003f7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	0018      	movs	r0, r3
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	46c0      	nop			@ (mov r8, r8)
 8004398:	40022000 	.word	0x40022000

0800439c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800439c:	b590      	push	{r4, r7, lr}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043a4:	4b14      	ldr	r3, [pc, #80]	@ (80043f8 <HAL_InitTick+0x5c>)
 80043a6:	681c      	ldr	r4, [r3, #0]
 80043a8:	4b14      	ldr	r3, [pc, #80]	@ (80043fc <HAL_InitTick+0x60>)
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	0019      	movs	r1, r3
 80043ae:	23fa      	movs	r3, #250	@ 0xfa
 80043b0:	0098      	lsls	r0, r3, #2
 80043b2:	f7fb feb1 	bl	8000118 <__udivsi3>
 80043b6:	0003      	movs	r3, r0
 80043b8:	0019      	movs	r1, r3
 80043ba:	0020      	movs	r0, r4
 80043bc:	f7fb feac 	bl	8000118 <__udivsi3>
 80043c0:	0003      	movs	r3, r0
 80043c2:	0018      	movs	r0, r3
 80043c4:	f000 f92f 	bl	8004626 <HAL_SYSTICK_Config>
 80043c8:	1e03      	subs	r3, r0, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e00f      	b.n	80043f0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b03      	cmp	r3, #3
 80043d4:	d80b      	bhi.n	80043ee <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	2301      	movs	r3, #1
 80043da:	425b      	negs	r3, r3
 80043dc:	2200      	movs	r2, #0
 80043de:	0018      	movs	r0, r3
 80043e0:	f000 f8fc 	bl	80045dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043e4:	4b06      	ldr	r3, [pc, #24]	@ (8004400 <HAL_InitTick+0x64>)
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	e000      	b.n	80043f0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
}
 80043f0:	0018      	movs	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	b003      	add	sp, #12
 80043f6:	bd90      	pop	{r4, r7, pc}
 80043f8:	20000028 	.word	0x20000028
 80043fc:	20000030 	.word	0x20000030
 8004400:	2000002c 	.word	0x2000002c

08004404 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004408:	4b05      	ldr	r3, [pc, #20]	@ (8004420 <HAL_IncTick+0x1c>)
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	001a      	movs	r2, r3
 800440e:	4b05      	ldr	r3, [pc, #20]	@ (8004424 <HAL_IncTick+0x20>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	18d2      	adds	r2, r2, r3
 8004414:	4b03      	ldr	r3, [pc, #12]	@ (8004424 <HAL_IncTick+0x20>)
 8004416:	601a      	str	r2, [r3, #0]
}
 8004418:	46c0      	nop			@ (mov r8, r8)
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	20000030 	.word	0x20000030
 8004424:	20000650 	.word	0x20000650

08004428 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  return uwTick;
 800442c:	4b02      	ldr	r3, [pc, #8]	@ (8004438 <HAL_GetTick+0x10>)
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	0018      	movs	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	46c0      	nop			@ (mov r8, r8)
 8004438:	20000650 	.word	0x20000650

0800443c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004444:	f7ff fff0 	bl	8004428 <HAL_GetTick>
 8004448:	0003      	movs	r3, r0
 800444a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	3301      	adds	r3, #1
 8004454:	d005      	beq.n	8004462 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004456:	4b0a      	ldr	r3, [pc, #40]	@ (8004480 <HAL_Delay+0x44>)
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	001a      	movs	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	189b      	adds	r3, r3, r2
 8004460:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004462:	46c0      	nop			@ (mov r8, r8)
 8004464:	f7ff ffe0 	bl	8004428 <HAL_GetTick>
 8004468:	0002      	movs	r2, r0
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	429a      	cmp	r2, r3
 8004472:	d8f7      	bhi.n	8004464 <HAL_Delay+0x28>
  {
  }
}
 8004474:	46c0      	nop			@ (mov r8, r8)
 8004476:	46c0      	nop			@ (mov r8, r8)
 8004478:	46bd      	mov	sp, r7
 800447a:	b004      	add	sp, #16
 800447c:	bd80      	pop	{r7, pc}
 800447e:	46c0      	nop			@ (mov r8, r8)
 8004480:	20000030 	.word	0x20000030

08004484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	0002      	movs	r2, r0
 800448c:	1dfb      	adds	r3, r7, #7
 800448e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004490:	1dfb      	adds	r3, r7, #7
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2b7f      	cmp	r3, #127	@ 0x7f
 8004496:	d809      	bhi.n	80044ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004498:	1dfb      	adds	r3, r7, #7
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	001a      	movs	r2, r3
 800449e:	231f      	movs	r3, #31
 80044a0:	401a      	ands	r2, r3
 80044a2:	4b04      	ldr	r3, [pc, #16]	@ (80044b4 <__NVIC_EnableIRQ+0x30>)
 80044a4:	2101      	movs	r1, #1
 80044a6:	4091      	lsls	r1, r2
 80044a8:	000a      	movs	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]
  }
}
 80044ac:	46c0      	nop			@ (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	b002      	add	sp, #8
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	e000e100 	.word	0xe000e100

080044b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044b8:	b590      	push	{r4, r7, lr}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	0002      	movs	r2, r0
 80044c0:	6039      	str	r1, [r7, #0]
 80044c2:	1dfb      	adds	r3, r7, #7
 80044c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80044c6:	1dfb      	adds	r3, r7, #7
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80044cc:	d828      	bhi.n	8004520 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044ce:	4a2f      	ldr	r2, [pc, #188]	@ (800458c <__NVIC_SetPriority+0xd4>)
 80044d0:	1dfb      	adds	r3, r7, #7
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	b25b      	sxtb	r3, r3
 80044d6:	089b      	lsrs	r3, r3, #2
 80044d8:	33c0      	adds	r3, #192	@ 0xc0
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	589b      	ldr	r3, [r3, r2]
 80044de:	1dfa      	adds	r2, r7, #7
 80044e0:	7812      	ldrb	r2, [r2, #0]
 80044e2:	0011      	movs	r1, r2
 80044e4:	2203      	movs	r2, #3
 80044e6:	400a      	ands	r2, r1
 80044e8:	00d2      	lsls	r2, r2, #3
 80044ea:	21ff      	movs	r1, #255	@ 0xff
 80044ec:	4091      	lsls	r1, r2
 80044ee:	000a      	movs	r2, r1
 80044f0:	43d2      	mvns	r2, r2
 80044f2:	401a      	ands	r2, r3
 80044f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	019b      	lsls	r3, r3, #6
 80044fa:	22ff      	movs	r2, #255	@ 0xff
 80044fc:	401a      	ands	r2, r3
 80044fe:	1dfb      	adds	r3, r7, #7
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	0018      	movs	r0, r3
 8004504:	2303      	movs	r3, #3
 8004506:	4003      	ands	r3, r0
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800450c:	481f      	ldr	r0, [pc, #124]	@ (800458c <__NVIC_SetPriority+0xd4>)
 800450e:	1dfb      	adds	r3, r7, #7
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	b25b      	sxtb	r3, r3
 8004514:	089b      	lsrs	r3, r3, #2
 8004516:	430a      	orrs	r2, r1
 8004518:	33c0      	adds	r3, #192	@ 0xc0
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800451e:	e031      	b.n	8004584 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004520:	4a1b      	ldr	r2, [pc, #108]	@ (8004590 <__NVIC_SetPriority+0xd8>)
 8004522:	1dfb      	adds	r3, r7, #7
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	0019      	movs	r1, r3
 8004528:	230f      	movs	r3, #15
 800452a:	400b      	ands	r3, r1
 800452c:	3b08      	subs	r3, #8
 800452e:	089b      	lsrs	r3, r3, #2
 8004530:	3306      	adds	r3, #6
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	18d3      	adds	r3, r2, r3
 8004536:	3304      	adds	r3, #4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	1dfa      	adds	r2, r7, #7
 800453c:	7812      	ldrb	r2, [r2, #0]
 800453e:	0011      	movs	r1, r2
 8004540:	2203      	movs	r2, #3
 8004542:	400a      	ands	r2, r1
 8004544:	00d2      	lsls	r2, r2, #3
 8004546:	21ff      	movs	r1, #255	@ 0xff
 8004548:	4091      	lsls	r1, r2
 800454a:	000a      	movs	r2, r1
 800454c:	43d2      	mvns	r2, r2
 800454e:	401a      	ands	r2, r3
 8004550:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	22ff      	movs	r2, #255	@ 0xff
 8004558:	401a      	ands	r2, r3
 800455a:	1dfb      	adds	r3, r7, #7
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	0018      	movs	r0, r3
 8004560:	2303      	movs	r3, #3
 8004562:	4003      	ands	r3, r0
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004568:	4809      	ldr	r0, [pc, #36]	@ (8004590 <__NVIC_SetPriority+0xd8>)
 800456a:	1dfb      	adds	r3, r7, #7
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	001c      	movs	r4, r3
 8004570:	230f      	movs	r3, #15
 8004572:	4023      	ands	r3, r4
 8004574:	3b08      	subs	r3, #8
 8004576:	089b      	lsrs	r3, r3, #2
 8004578:	430a      	orrs	r2, r1
 800457a:	3306      	adds	r3, #6
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	18c3      	adds	r3, r0, r3
 8004580:	3304      	adds	r3, #4
 8004582:	601a      	str	r2, [r3, #0]
}
 8004584:	46c0      	nop			@ (mov r8, r8)
 8004586:	46bd      	mov	sp, r7
 8004588:	b003      	add	sp, #12
 800458a:	bd90      	pop	{r4, r7, pc}
 800458c:	e000e100 	.word	0xe000e100
 8004590:	e000ed00 	.word	0xe000ed00

08004594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	1e5a      	subs	r2, r3, #1
 80045a0:	2380      	movs	r3, #128	@ 0x80
 80045a2:	045b      	lsls	r3, r3, #17
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d301      	bcc.n	80045ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045a8:	2301      	movs	r3, #1
 80045aa:	e010      	b.n	80045ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045ac:	4b0a      	ldr	r3, [pc, #40]	@ (80045d8 <SysTick_Config+0x44>)
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	3a01      	subs	r2, #1
 80045b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045b4:	2301      	movs	r3, #1
 80045b6:	425b      	negs	r3, r3
 80045b8:	2103      	movs	r1, #3
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7ff ff7c 	bl	80044b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045c0:	4b05      	ldr	r3, [pc, #20]	@ (80045d8 <SysTick_Config+0x44>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045c6:	4b04      	ldr	r3, [pc, #16]	@ (80045d8 <SysTick_Config+0x44>)
 80045c8:	2207      	movs	r2, #7
 80045ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	0018      	movs	r0, r3
 80045d0:	46bd      	mov	sp, r7
 80045d2:	b002      	add	sp, #8
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	46c0      	nop			@ (mov r8, r8)
 80045d8:	e000e010 	.word	0xe000e010

080045dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	607a      	str	r2, [r7, #4]
 80045e6:	210f      	movs	r1, #15
 80045e8:	187b      	adds	r3, r7, r1
 80045ea:	1c02      	adds	r2, r0, #0
 80045ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	187b      	adds	r3, r7, r1
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	b25b      	sxtb	r3, r3
 80045f6:	0011      	movs	r1, r2
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7ff ff5d 	bl	80044b8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80045fe:	46c0      	nop			@ (mov r8, r8)
 8004600:	46bd      	mov	sp, r7
 8004602:	b004      	add	sp, #16
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b082      	sub	sp, #8
 800460a:	af00      	add	r7, sp, #0
 800460c:	0002      	movs	r2, r0
 800460e:	1dfb      	adds	r3, r7, #7
 8004610:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004612:	1dfb      	adds	r3, r7, #7
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	b25b      	sxtb	r3, r3
 8004618:	0018      	movs	r0, r3
 800461a:	f7ff ff33 	bl	8004484 <__NVIC_EnableIRQ>
}
 800461e:	46c0      	nop			@ (mov r8, r8)
 8004620:	46bd      	mov	sp, r7
 8004622:	b002      	add	sp, #8
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b082      	sub	sp, #8
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	0018      	movs	r0, r3
 8004632:	f7ff ffaf 	bl	8004594 <SysTick_Config>
 8004636:	0003      	movs	r3, r0
}
 8004638:	0018      	movs	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	b002      	add	sp, #8
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800464a:	2300      	movs	r3, #0
 800464c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800464e:	e155      	b.n	80048fc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2101      	movs	r1, #1
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4091      	lsls	r1, r2
 800465a:	000a      	movs	r2, r1
 800465c:	4013      	ands	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d100      	bne.n	8004668 <HAL_GPIO_Init+0x28>
 8004666:	e146      	b.n	80048f6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2203      	movs	r2, #3
 800466e:	4013      	ands	r3, r2
 8004670:	2b01      	cmp	r3, #1
 8004672:	d005      	beq.n	8004680 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	2203      	movs	r2, #3
 800467a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800467c:	2b02      	cmp	r3, #2
 800467e:	d130      	bne.n	80046e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	2203      	movs	r2, #3
 800468c:	409a      	lsls	r2, r3
 800468e:	0013      	movs	r3, r2
 8004690:	43da      	mvns	r2, r3
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	4013      	ands	r3, r2
 8004696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	68da      	ldr	r2, [r3, #12]
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	409a      	lsls	r2, r3
 80046a2:	0013      	movs	r3, r2
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046b6:	2201      	movs	r2, #1
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	409a      	lsls	r2, r3
 80046bc:	0013      	movs	r3, r2
 80046be:	43da      	mvns	r2, r3
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4013      	ands	r3, r2
 80046c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	091b      	lsrs	r3, r3, #4
 80046cc:	2201      	movs	r2, #1
 80046ce:	401a      	ands	r2, r3
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	409a      	lsls	r2, r3
 80046d4:	0013      	movs	r3, r2
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2203      	movs	r2, #3
 80046e8:	4013      	ands	r3, r2
 80046ea:	2b03      	cmp	r3, #3
 80046ec:	d017      	beq.n	800471e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	005b      	lsls	r3, r3, #1
 80046f8:	2203      	movs	r2, #3
 80046fa:	409a      	lsls	r2, r3
 80046fc:	0013      	movs	r3, r2
 80046fe:	43da      	mvns	r2, r3
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	4013      	ands	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	005b      	lsls	r3, r3, #1
 800470e:	409a      	lsls	r2, r3
 8004710:	0013      	movs	r3, r2
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2203      	movs	r2, #3
 8004724:	4013      	ands	r3, r2
 8004726:	2b02      	cmp	r3, #2
 8004728:	d123      	bne.n	8004772 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	08da      	lsrs	r2, r3, #3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	3208      	adds	r2, #8
 8004732:	0092      	lsls	r2, r2, #2
 8004734:	58d3      	ldr	r3, [r2, r3]
 8004736:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	2207      	movs	r2, #7
 800473c:	4013      	ands	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	220f      	movs	r2, #15
 8004742:	409a      	lsls	r2, r3
 8004744:	0013      	movs	r3, r2
 8004746:	43da      	mvns	r2, r3
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	4013      	ands	r3, r2
 800474c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	691a      	ldr	r2, [r3, #16]
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	2107      	movs	r1, #7
 8004756:	400b      	ands	r3, r1
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	409a      	lsls	r2, r3
 800475c:	0013      	movs	r3, r2
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	4313      	orrs	r3, r2
 8004762:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	08da      	lsrs	r2, r3, #3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3208      	adds	r2, #8
 800476c:	0092      	lsls	r2, r2, #2
 800476e:	6939      	ldr	r1, [r7, #16]
 8004770:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	2203      	movs	r2, #3
 800477e:	409a      	lsls	r2, r3
 8004780:	0013      	movs	r3, r2
 8004782:	43da      	mvns	r2, r3
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	4013      	ands	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2203      	movs	r2, #3
 8004790:	401a      	ands	r2, r3
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	409a      	lsls	r2, r3
 8004798:	0013      	movs	r3, r2
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685a      	ldr	r2, [r3, #4]
 80047aa:	23c0      	movs	r3, #192	@ 0xc0
 80047ac:	029b      	lsls	r3, r3, #10
 80047ae:	4013      	ands	r3, r2
 80047b0:	d100      	bne.n	80047b4 <HAL_GPIO_Init+0x174>
 80047b2:	e0a0      	b.n	80048f6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047b4:	4b57      	ldr	r3, [pc, #348]	@ (8004914 <HAL_GPIO_Init+0x2d4>)
 80047b6:	699a      	ldr	r2, [r3, #24]
 80047b8:	4b56      	ldr	r3, [pc, #344]	@ (8004914 <HAL_GPIO_Init+0x2d4>)
 80047ba:	2101      	movs	r1, #1
 80047bc:	430a      	orrs	r2, r1
 80047be:	619a      	str	r2, [r3, #24]
 80047c0:	4b54      	ldr	r3, [pc, #336]	@ (8004914 <HAL_GPIO_Init+0x2d4>)
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	2201      	movs	r2, #1
 80047c6:	4013      	ands	r3, r2
 80047c8:	60bb      	str	r3, [r7, #8]
 80047ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80047cc:	4a52      	ldr	r2, [pc, #328]	@ (8004918 <HAL_GPIO_Init+0x2d8>)
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	089b      	lsrs	r3, r3, #2
 80047d2:	3302      	adds	r3, #2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	589b      	ldr	r3, [r3, r2]
 80047d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	2203      	movs	r2, #3
 80047de:	4013      	ands	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	220f      	movs	r2, #15
 80047e4:	409a      	lsls	r2, r3
 80047e6:	0013      	movs	r3, r2
 80047e8:	43da      	mvns	r2, r3
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4013      	ands	r3, r2
 80047ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	2390      	movs	r3, #144	@ 0x90
 80047f4:	05db      	lsls	r3, r3, #23
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d019      	beq.n	800482e <HAL_GPIO_Init+0x1ee>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a47      	ldr	r2, [pc, #284]	@ (800491c <HAL_GPIO_Init+0x2dc>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d013      	beq.n	800482a <HAL_GPIO_Init+0x1ea>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a46      	ldr	r2, [pc, #280]	@ (8004920 <HAL_GPIO_Init+0x2e0>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d00d      	beq.n	8004826 <HAL_GPIO_Init+0x1e6>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a45      	ldr	r2, [pc, #276]	@ (8004924 <HAL_GPIO_Init+0x2e4>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d007      	beq.n	8004822 <HAL_GPIO_Init+0x1e2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a44      	ldr	r2, [pc, #272]	@ (8004928 <HAL_GPIO_Init+0x2e8>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d101      	bne.n	800481e <HAL_GPIO_Init+0x1de>
 800481a:	2304      	movs	r3, #4
 800481c:	e008      	b.n	8004830 <HAL_GPIO_Init+0x1f0>
 800481e:	2305      	movs	r3, #5
 8004820:	e006      	b.n	8004830 <HAL_GPIO_Init+0x1f0>
 8004822:	2303      	movs	r3, #3
 8004824:	e004      	b.n	8004830 <HAL_GPIO_Init+0x1f0>
 8004826:	2302      	movs	r3, #2
 8004828:	e002      	b.n	8004830 <HAL_GPIO_Init+0x1f0>
 800482a:	2301      	movs	r3, #1
 800482c:	e000      	b.n	8004830 <HAL_GPIO_Init+0x1f0>
 800482e:	2300      	movs	r3, #0
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	2103      	movs	r1, #3
 8004834:	400a      	ands	r2, r1
 8004836:	0092      	lsls	r2, r2, #2
 8004838:	4093      	lsls	r3, r2
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	4313      	orrs	r3, r2
 800483e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004840:	4935      	ldr	r1, [pc, #212]	@ (8004918 <HAL_GPIO_Init+0x2d8>)
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	089b      	lsrs	r3, r3, #2
 8004846:	3302      	adds	r3, #2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800484e:	4b37      	ldr	r3, [pc, #220]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	43da      	mvns	r2, r3
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	4013      	ands	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685a      	ldr	r2, [r3, #4]
 8004862:	2380      	movs	r3, #128	@ 0x80
 8004864:	035b      	lsls	r3, r3, #13
 8004866:	4013      	ands	r3, r2
 8004868:	d003      	beq.n	8004872 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004872:	4b2e      	ldr	r3, [pc, #184]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004878:	4b2c      	ldr	r3, [pc, #176]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	43da      	mvns	r2, r3
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	4013      	ands	r3, r2
 8004886:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	2380      	movs	r3, #128	@ 0x80
 800488e:	039b      	lsls	r3, r3, #14
 8004890:	4013      	ands	r3, r2
 8004892:	d003      	beq.n	800489c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	4313      	orrs	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800489c:	4b23      	ldr	r3, [pc, #140]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80048a2:	4b22      	ldr	r3, [pc, #136]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	43da      	mvns	r2, r3
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	4013      	ands	r3, r2
 80048b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	2380      	movs	r3, #128	@ 0x80
 80048b8:	029b      	lsls	r3, r3, #10
 80048ba:	4013      	ands	r3, r2
 80048bc:	d003      	beq.n	80048c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80048c6:	4b19      	ldr	r3, [pc, #100]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80048cc:	4b17      	ldr	r3, [pc, #92]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	43da      	mvns	r2, r3
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	4013      	ands	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	2380      	movs	r3, #128	@ 0x80
 80048e2:	025b      	lsls	r3, r3, #9
 80048e4:	4013      	ands	r3, r2
 80048e6:	d003      	beq.n	80048f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80048f0:	4b0e      	ldr	r3, [pc, #56]	@ (800492c <HAL_GPIO_Init+0x2ec>)
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	3301      	adds	r3, #1
 80048fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	40da      	lsrs	r2, r3
 8004904:	1e13      	subs	r3, r2, #0
 8004906:	d000      	beq.n	800490a <HAL_GPIO_Init+0x2ca>
 8004908:	e6a2      	b.n	8004650 <HAL_GPIO_Init+0x10>
  } 
}
 800490a:	46c0      	nop			@ (mov r8, r8)
 800490c:	46c0      	nop			@ (mov r8, r8)
 800490e:	46bd      	mov	sp, r7
 8004910:	b006      	add	sp, #24
 8004912:	bd80      	pop	{r7, pc}
 8004914:	40021000 	.word	0x40021000
 8004918:	40010000 	.word	0x40010000
 800491c:	48000400 	.word	0x48000400
 8004920:	48000800 	.word	0x48000800
 8004924:	48000c00 	.word	0x48000c00
 8004928:	48001000 	.word	0x48001000
 800492c:	40010400 	.word	0x40010400

08004930 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	000a      	movs	r2, r1
 800493a:	1cbb      	adds	r3, r7, #2
 800493c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	1cba      	adds	r2, r7, #2
 8004944:	8812      	ldrh	r2, [r2, #0]
 8004946:	4013      	ands	r3, r2
 8004948:	d004      	beq.n	8004954 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800494a:	230f      	movs	r3, #15
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	2201      	movs	r2, #1
 8004950:	701a      	strb	r2, [r3, #0]
 8004952:	e003      	b.n	800495c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004954:	230f      	movs	r3, #15
 8004956:	18fb      	adds	r3, r7, r3
 8004958:	2200      	movs	r2, #0
 800495a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800495c:	230f      	movs	r3, #15
 800495e:	18fb      	adds	r3, r7, r3
 8004960:	781b      	ldrb	r3, [r3, #0]
  }
 8004962:	0018      	movs	r0, r3
 8004964:	46bd      	mov	sp, r7
 8004966:	b004      	add	sp, #16
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b082      	sub	sp, #8
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	0008      	movs	r0, r1
 8004974:	0011      	movs	r1, r2
 8004976:	1cbb      	adds	r3, r7, #2
 8004978:	1c02      	adds	r2, r0, #0
 800497a:	801a      	strh	r2, [r3, #0]
 800497c:	1c7b      	adds	r3, r7, #1
 800497e:	1c0a      	adds	r2, r1, #0
 8004980:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004982:	1c7b      	adds	r3, r7, #1
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d004      	beq.n	8004994 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800498a:	1cbb      	adds	r3, r7, #2
 800498c:	881a      	ldrh	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004992:	e003      	b.n	800499c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004994:	1cbb      	adds	r3, r7, #2
 8004996:	881a      	ldrh	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800499c:	46c0      	nop			@ (mov r8, r8)
 800499e:	46bd      	mov	sp, r7
 80049a0:	b002      	add	sp, #8
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e08f      	b.n	8004ad6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2241      	movs	r2, #65	@ 0x41
 80049ba:	5c9b      	ldrb	r3, [r3, r2]
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d107      	bne.n	80049d2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2240      	movs	r2, #64	@ 0x40
 80049c6:	2100      	movs	r1, #0
 80049c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	0018      	movs	r0, r3
 80049ce:	f7ff faf9 	bl	8003fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2241      	movs	r2, #65	@ 0x41
 80049d6:	2124      	movs	r1, #36	@ 0x24
 80049d8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2101      	movs	r1, #1
 80049e6:	438a      	bics	r2, r1
 80049e8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	493b      	ldr	r1, [pc, #236]	@ (8004ae0 <HAL_I2C_Init+0x13c>)
 80049f4:	400a      	ands	r2, r1
 80049f6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4938      	ldr	r1, [pc, #224]	@ (8004ae4 <HAL_I2C_Init+0x140>)
 8004a04:	400a      	ands	r2, r1
 8004a06:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d108      	bne.n	8004a22 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2180      	movs	r1, #128	@ 0x80
 8004a1a:	0209      	lsls	r1, r1, #8
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	e007      	b.n	8004a32 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2184      	movs	r1, #132	@ 0x84
 8004a2c:	0209      	lsls	r1, r1, #8
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d109      	bne.n	8004a4e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2180      	movs	r1, #128	@ 0x80
 8004a46:	0109      	lsls	r1, r1, #4
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	605a      	str	r2, [r3, #4]
 8004a4c:	e007      	b.n	8004a5e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4923      	ldr	r1, [pc, #140]	@ (8004ae8 <HAL_I2C_Init+0x144>)
 8004a5a:	400a      	ands	r2, r1
 8004a5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685a      	ldr	r2, [r3, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4920      	ldr	r1, [pc, #128]	@ (8004aec <HAL_I2C_Init+0x148>)
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68da      	ldr	r2, [r3, #12]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	491a      	ldr	r1, [pc, #104]	@ (8004ae4 <HAL_I2C_Init+0x140>)
 8004a7a:	400a      	ands	r2, r1
 8004a7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691a      	ldr	r2, [r3, #16]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	431a      	orrs	r2, r3
 8004a88:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	69d9      	ldr	r1, [r3, #28]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a1a      	ldr	r2, [r3, #32]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2241      	movs	r2, #65	@ 0x41
 8004ac2:	2120      	movs	r1, #32
 8004ac4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2242      	movs	r2, #66	@ 0x42
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	b002      	add	sp, #8
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	46c0      	nop			@ (mov r8, r8)
 8004ae0:	f0ffffff 	.word	0xf0ffffff
 8004ae4:	ffff7fff 	.word	0xffff7fff
 8004ae8:	fffff7ff 	.word	0xfffff7ff
 8004aec:	02008000 	.word	0x02008000

08004af0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004af0:	b590      	push	{r4, r7, lr}
 8004af2:	b089      	sub	sp, #36	@ 0x24
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	0008      	movs	r0, r1
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	0019      	movs	r1, r3
 8004afe:	230a      	movs	r3, #10
 8004b00:	18fb      	adds	r3, r7, r3
 8004b02:	1c02      	adds	r2, r0, #0
 8004b04:	801a      	strh	r2, [r3, #0]
 8004b06:	2308      	movs	r3, #8
 8004b08:	18fb      	adds	r3, r7, r3
 8004b0a:	1c0a      	adds	r2, r1, #0
 8004b0c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2241      	movs	r2, #65	@ 0x41
 8004b12:	5c9b      	ldrb	r3, [r3, r2]
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	d000      	beq.n	8004b1c <HAL_I2C_Master_Transmit+0x2c>
 8004b1a:	e10a      	b.n	8004d32 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2240      	movs	r2, #64	@ 0x40
 8004b20:	5c9b      	ldrb	r3, [r3, r2]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_I2C_Master_Transmit+0x3a>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e104      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x244>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2240      	movs	r2, #64	@ 0x40
 8004b2e:	2101      	movs	r1, #1
 8004b30:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b32:	f7ff fc79 	bl	8004428 <HAL_GetTick>
 8004b36:	0003      	movs	r3, r0
 8004b38:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b3a:	2380      	movs	r3, #128	@ 0x80
 8004b3c:	0219      	lsls	r1, r3, #8
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	2319      	movs	r3, #25
 8004b46:	2201      	movs	r2, #1
 8004b48:	f000 fa1a 	bl	8004f80 <I2C_WaitOnFlagUntilTimeout>
 8004b4c:	1e03      	subs	r3, r0, #0
 8004b4e:	d001      	beq.n	8004b54 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e0ef      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2241      	movs	r2, #65	@ 0x41
 8004b58:	2121      	movs	r1, #33	@ 0x21
 8004b5a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2242      	movs	r2, #66	@ 0x42
 8004b60:	2110      	movs	r1, #16
 8004b62:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2208      	movs	r2, #8
 8004b74:	18ba      	adds	r2, r7, r2
 8004b76:	8812      	ldrh	r2, [r2, #0]
 8004b78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	2bff      	cmp	r3, #255	@ 0xff
 8004b88:	d906      	bls.n	8004b98 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	22ff      	movs	r2, #255	@ 0xff
 8004b8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004b90:	2380      	movs	r3, #128	@ 0x80
 8004b92:	045b      	lsls	r3, r3, #17
 8004b94:	617b      	str	r3, [r7, #20]
 8004b96:	e007      	b.n	8004ba8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9c:	b29a      	uxth	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004ba2:	2380      	movs	r3, #128	@ 0x80
 8004ba4:	049b      	lsls	r3, r3, #18
 8004ba6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d027      	beq.n	8004c00 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb4:	781a      	ldrb	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	3301      	adds	r3, #1
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	697c      	ldr	r4, [r7, #20]
 8004bec:	230a      	movs	r3, #10
 8004bee:	18fb      	adds	r3, r7, r3
 8004bf0:	8819      	ldrh	r1, [r3, #0]
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	4b51      	ldr	r3, [pc, #324]	@ (8004d3c <HAL_I2C_Master_Transmit+0x24c>)
 8004bf6:	9300      	str	r3, [sp, #0]
 8004bf8:	0023      	movs	r3, r4
 8004bfa:	f000 fb9b 	bl	8005334 <I2C_TransferConfig>
 8004bfe:	e06f      	b.n	8004ce0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	697c      	ldr	r4, [r7, #20]
 8004c08:	230a      	movs	r3, #10
 8004c0a:	18fb      	adds	r3, r7, r3
 8004c0c:	8819      	ldrh	r1, [r3, #0]
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	4b4a      	ldr	r3, [pc, #296]	@ (8004d3c <HAL_I2C_Master_Transmit+0x24c>)
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	0023      	movs	r3, r4
 8004c16:	f000 fb8d 	bl	8005334 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004c1a:	e061      	b.n	8004ce0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	0018      	movs	r0, r3
 8004c24:	f000 fa04 	bl	8005030 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c28:	1e03      	subs	r3, r0, #0
 8004c2a:	d001      	beq.n	8004c30 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e081      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c34:	781a      	ldrb	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d03a      	beq.n	8004ce0 <HAL_I2C_Master_Transmit+0x1f0>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d136      	bne.n	8004ce0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	0013      	movs	r3, r2
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	2180      	movs	r1, #128	@ 0x80
 8004c80:	f000 f97e 	bl	8004f80 <I2C_WaitOnFlagUntilTimeout>
 8004c84:	1e03      	subs	r3, r0, #0
 8004c86:	d001      	beq.n	8004c8c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e053      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2bff      	cmp	r3, #255	@ 0xff
 8004c94:	d911      	bls.n	8004cba <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	22ff      	movs	r2, #255	@ 0xff
 8004c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	2380      	movs	r3, #128	@ 0x80
 8004ca4:	045c      	lsls	r4, r3, #17
 8004ca6:	230a      	movs	r3, #10
 8004ca8:	18fb      	adds	r3, r7, r3
 8004caa:	8819      	ldrh	r1, [r3, #0]
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	2300      	movs	r3, #0
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	0023      	movs	r3, r4
 8004cb4:	f000 fb3e 	bl	8005334 <I2C_TransferConfig>
 8004cb8:	e012      	b.n	8004ce0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cc8:	b2da      	uxtb	r2, r3
 8004cca:	2380      	movs	r3, #128	@ 0x80
 8004ccc:	049c      	lsls	r4, r3, #18
 8004cce:	230a      	movs	r3, #10
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	8819      	ldrh	r1, [r3, #0]
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	0023      	movs	r3, r4
 8004cdc:	f000 fb2a 	bl	8005334 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d198      	bne.n	8004c1c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f000 f9e3 	bl	80050bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004cf6:	1e03      	subs	r3, r0, #0
 8004cf8:	d001      	beq.n	8004cfe <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e01a      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2220      	movs	r2, #32
 8004d04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	490b      	ldr	r1, [pc, #44]	@ (8004d40 <HAL_I2C_Master_Transmit+0x250>)
 8004d12:	400a      	ands	r2, r1
 8004d14:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2241      	movs	r2, #65	@ 0x41
 8004d1a:	2120      	movs	r1, #32
 8004d1c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2242      	movs	r2, #66	@ 0x42
 8004d22:	2100      	movs	r1, #0
 8004d24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2240      	movs	r2, #64	@ 0x40
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e000      	b.n	8004d34 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8004d32:	2302      	movs	r3, #2
  }
}
 8004d34:	0018      	movs	r0, r3
 8004d36:	46bd      	mov	sp, r7
 8004d38:	b007      	add	sp, #28
 8004d3a:	bd90      	pop	{r4, r7, pc}
 8004d3c:	80002000 	.word	0x80002000
 8004d40:	fe00e800 	.word	0xfe00e800

08004d44 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b08a      	sub	sp, #40	@ 0x28
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	607a      	str	r2, [r7, #4]
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	230a      	movs	r3, #10
 8004d52:	18fb      	adds	r3, r7, r3
 8004d54:	1c0a      	adds	r2, r1, #0
 8004d56:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2241      	movs	r2, #65	@ 0x41
 8004d60:	5c9b      	ldrb	r3, [r3, r2]
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	d000      	beq.n	8004d6a <HAL_I2C_IsDeviceReady+0x26>
 8004d68:	e0df      	b.n	8004f2a <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	699a      	ldr	r2, [r3, #24]
 8004d70:	2380      	movs	r3, #128	@ 0x80
 8004d72:	021b      	lsls	r3, r3, #8
 8004d74:	401a      	ands	r2, r3
 8004d76:	2380      	movs	r3, #128	@ 0x80
 8004d78:	021b      	lsls	r3, r3, #8
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d101      	bne.n	8004d82 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e0d4      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2240      	movs	r2, #64	@ 0x40
 8004d86:	5c9b      	ldrb	r3, [r3, r2]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d101      	bne.n	8004d90 <HAL_I2C_IsDeviceReady+0x4c>
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	e0cd      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2240      	movs	r2, #64	@ 0x40
 8004d94:	2101      	movs	r1, #1
 8004d96:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2241      	movs	r2, #65	@ 0x41
 8004d9c:	2124      	movs	r1, #36	@ 0x24
 8004d9e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d107      	bne.n	8004dbe <HAL_I2C_IsDeviceReady+0x7a>
 8004dae:	230a      	movs	r3, #10
 8004db0:	18fb      	adds	r3, r7, r3
 8004db2:	881b      	ldrh	r3, [r3, #0]
 8004db4:	059b      	lsls	r3, r3, #22
 8004db6:	0d9b      	lsrs	r3, r3, #22
 8004db8:	4a5e      	ldr	r2, [pc, #376]	@ (8004f34 <HAL_I2C_IsDeviceReady+0x1f0>)
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	e006      	b.n	8004dcc <HAL_I2C_IsDeviceReady+0x88>
 8004dbe:	230a      	movs	r3, #10
 8004dc0:	18fb      	adds	r3, r7, r3
 8004dc2:	881b      	ldrh	r3, [r3, #0]
 8004dc4:	059b      	lsls	r3, r3, #22
 8004dc6:	0d9b      	lsrs	r3, r3, #22
 8004dc8:	4a5b      	ldr	r2, [pc, #364]	@ (8004f38 <HAL_I2C_IsDeviceReady+0x1f4>)
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004dd2:	f7ff fb29 	bl	8004428 <HAL_GetTick>
 8004dd6:	0003      	movs	r3, r0
 8004dd8:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	2220      	movs	r2, #32
 8004de2:	4013      	ands	r3, r2
 8004de4:	3b20      	subs	r3, #32
 8004de6:	425a      	negs	r2, r3
 8004de8:	4153      	adcs	r3, r2
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	231f      	movs	r3, #31
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	2210      	movs	r2, #16
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	3b10      	subs	r3, #16
 8004dfe:	425a      	negs	r2, r3
 8004e00:	4153      	adcs	r3, r2
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	231e      	movs	r3, #30
 8004e06:	18fb      	adds	r3, r7, r3
 8004e08:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004e0a:	e035      	b.n	8004e78 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	d01a      	beq.n	8004e48 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e12:	f7ff fb09 	bl	8004428 <HAL_GetTick>
 8004e16:	0002      	movs	r2, r0
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d302      	bcc.n	8004e28 <HAL_I2C_IsDeviceReady+0xe4>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10f      	bne.n	8004e48 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2241      	movs	r2, #65	@ 0x41
 8004e2c:	2120      	movs	r1, #32
 8004e2e:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e34:	2220      	movs	r2, #32
 8004e36:	431a      	orrs	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2240      	movs	r2, #64	@ 0x40
 8004e40:	2100      	movs	r1, #0
 8004e42:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e071      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	4013      	ands	r3, r2
 8004e52:	3b20      	subs	r3, #32
 8004e54:	425a      	negs	r2, r3
 8004e56:	4153      	adcs	r3, r2
 8004e58:	b2da      	uxtb	r2, r3
 8004e5a:	231f      	movs	r3, #31
 8004e5c:	18fb      	adds	r3, r7, r3
 8004e5e:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	2210      	movs	r2, #16
 8004e68:	4013      	ands	r3, r2
 8004e6a:	3b10      	subs	r3, #16
 8004e6c:	425a      	negs	r2, r3
 8004e6e:	4153      	adcs	r3, r2
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	231e      	movs	r3, #30
 8004e74:	18fb      	adds	r3, r7, r3
 8004e76:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004e78:	231f      	movs	r3, #31
 8004e7a:	18fb      	adds	r3, r7, r3
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d104      	bne.n	8004e8c <HAL_I2C_IsDeviceReady+0x148>
 8004e82:	231e      	movs	r3, #30
 8004e84:	18fb      	adds	r3, r7, r3
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0bf      	beq.n	8004e0c <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	2210      	movs	r2, #16
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b10      	cmp	r3, #16
 8004e98:	d01a      	beq.n	8004ed0 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	0013      	movs	r3, r2
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	2120      	movs	r1, #32
 8004ea8:	f000 f86a 	bl	8004f80 <I2C_WaitOnFlagUntilTimeout>
 8004eac:	1e03      	subs	r3, r0, #0
 8004eae:	d001      	beq.n	8004eb4 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e03b      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2241      	movs	r2, #65	@ 0x41
 8004ec0:	2120      	movs	r1, #32
 8004ec2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2240      	movs	r2, #64	@ 0x40
 8004ec8:	2100      	movs	r1, #0
 8004eca:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	e02d      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	0013      	movs	r3, r2
 8004eda:	2200      	movs	r2, #0
 8004edc:	2120      	movs	r1, #32
 8004ede:	f000 f84f 	bl	8004f80 <I2C_WaitOnFlagUntilTimeout>
 8004ee2:	1e03      	subs	r3, r0, #0
 8004ee4:	d001      	beq.n	8004eea <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e020      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2210      	movs	r2, #16
 8004ef0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	3301      	adds	r3, #1
 8004efe:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d900      	bls.n	8004f0a <HAL_I2C_IsDeviceReady+0x1c6>
 8004f08:	e74d      	b.n	8004da6 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2241      	movs	r2, #65	@ 0x41
 8004f0e:	2120      	movs	r1, #32
 8004f10:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f16:	2220      	movs	r2, #32
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2240      	movs	r2, #64	@ 0x40
 8004f22:	2100      	movs	r1, #0
 8004f24:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e000      	b.n	8004f2c <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8004f2a:	2302      	movs	r3, #2
  }
}
 8004f2c:	0018      	movs	r0, r3
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	b008      	add	sp, #32
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	02002000 	.word	0x02002000
 8004f38:	02002800 	.word	0x02002800

08004f3c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d103      	bne.n	8004f5a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2200      	movs	r2, #0
 8004f58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	2201      	movs	r2, #1
 8004f62:	4013      	ands	r3, r2
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d007      	beq.n	8004f78 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699a      	ldr	r2, [r3, #24]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2101      	movs	r1, #1
 8004f74:	430a      	orrs	r2, r1
 8004f76:	619a      	str	r2, [r3, #24]
  }
}
 8004f78:	46c0      	nop			@ (mov r8, r8)
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	b002      	add	sp, #8
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	603b      	str	r3, [r7, #0]
 8004f8c:	1dfb      	adds	r3, r7, #7
 8004f8e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f90:	e03a      	b.n	8005008 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	6839      	ldr	r1, [r7, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f000 f8d3 	bl	8005144 <I2C_IsErrorOccurred>
 8004f9e:	1e03      	subs	r3, r0, #0
 8004fa0:	d001      	beq.n	8004fa6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e040      	b.n	8005028 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	3301      	adds	r3, #1
 8004faa:	d02d      	beq.n	8005008 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fac:	f7ff fa3c 	bl	8004428 <HAL_GetTick>
 8004fb0:	0002      	movs	r2, r0
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d302      	bcc.n	8004fc2 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d122      	bne.n	8005008 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	68ba      	ldr	r2, [r7, #8]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	425a      	negs	r2, r3
 8004fd2:	4153      	adcs	r3, r2
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	001a      	movs	r2, r3
 8004fd8:	1dfb      	adds	r3, r7, #7
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d113      	bne.n	8005008 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2241      	movs	r2, #65	@ 0x41
 8004ff0:	2120      	movs	r1, #32
 8004ff2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2242      	movs	r2, #66	@ 0x42
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2240      	movs	r2, #64	@ 0x40
 8005000:	2100      	movs	r1, #0
 8005002:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e00f      	b.n	8005028 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	4013      	ands	r3, r2
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	425a      	negs	r2, r3
 8005018:	4153      	adcs	r3, r2
 800501a:	b2db      	uxtb	r3, r3
 800501c:	001a      	movs	r2, r3
 800501e:	1dfb      	adds	r3, r7, #7
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	429a      	cmp	r2, r3
 8005024:	d0b5      	beq.n	8004f92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	0018      	movs	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	b004      	add	sp, #16
 800502e:	bd80      	pop	{r7, pc}

08005030 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800503c:	e032      	b.n	80050a4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	68b9      	ldr	r1, [r7, #8]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	0018      	movs	r0, r3
 8005046:	f000 f87d 	bl	8005144 <I2C_IsErrorOccurred>
 800504a:	1e03      	subs	r3, r0, #0
 800504c:	d001      	beq.n	8005052 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e030      	b.n	80050b4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	3301      	adds	r3, #1
 8005056:	d025      	beq.n	80050a4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005058:	f7ff f9e6 	bl	8004428 <HAL_GetTick>
 800505c:	0002      	movs	r2, r0
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	429a      	cmp	r2, r3
 8005066:	d302      	bcc.n	800506e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d11a      	bne.n	80050a4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	2202      	movs	r2, #2
 8005076:	4013      	ands	r3, r2
 8005078:	2b02      	cmp	r3, #2
 800507a:	d013      	beq.n	80050a4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005080:	2220      	movs	r2, #32
 8005082:	431a      	orrs	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2241      	movs	r2, #65	@ 0x41
 800508c:	2120      	movs	r1, #32
 800508e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2242      	movs	r2, #66	@ 0x42
 8005094:	2100      	movs	r1, #0
 8005096:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2240      	movs	r2, #64	@ 0x40
 800509c:	2100      	movs	r1, #0
 800509e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e007      	b.n	80050b4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2202      	movs	r2, #2
 80050ac:	4013      	ands	r3, r2
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d1c5      	bne.n	800503e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	0018      	movs	r0, r3
 80050b6:	46bd      	mov	sp, r7
 80050b8:	b004      	add	sp, #16
 80050ba:	bd80      	pop	{r7, pc}

080050bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050c8:	e02f      	b.n	800512a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	68b9      	ldr	r1, [r7, #8]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	0018      	movs	r0, r3
 80050d2:	f000 f837 	bl	8005144 <I2C_IsErrorOccurred>
 80050d6:	1e03      	subs	r3, r0, #0
 80050d8:	d001      	beq.n	80050de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e02d      	b.n	800513a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050de:	f7ff f9a3 	bl	8004428 <HAL_GetTick>
 80050e2:	0002      	movs	r2, r0
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d302      	bcc.n	80050f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d11a      	bne.n	800512a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	2220      	movs	r2, #32
 80050fc:	4013      	ands	r3, r2
 80050fe:	2b20      	cmp	r3, #32
 8005100:	d013      	beq.n	800512a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005106:	2220      	movs	r2, #32
 8005108:	431a      	orrs	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2241      	movs	r2, #65	@ 0x41
 8005112:	2120      	movs	r1, #32
 8005114:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2242      	movs	r2, #66	@ 0x42
 800511a:	2100      	movs	r1, #0
 800511c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2240      	movs	r2, #64	@ 0x40
 8005122:	2100      	movs	r1, #0
 8005124:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e007      	b.n	800513a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	2220      	movs	r2, #32
 8005132:	4013      	ands	r3, r2
 8005134:	2b20      	cmp	r3, #32
 8005136:	d1c8      	bne.n	80050ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	0018      	movs	r0, r3
 800513c:	46bd      	mov	sp, r7
 800513e:	b004      	add	sp, #16
 8005140:	bd80      	pop	{r7, pc}
	...

08005144 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b08a      	sub	sp, #40	@ 0x28
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005150:	2327      	movs	r3, #39	@ 0x27
 8005152:	18fb      	adds	r3, r7, r3
 8005154:	2200      	movs	r2, #0
 8005156:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	2210      	movs	r2, #16
 800516c:	4013      	ands	r3, r2
 800516e:	d100      	bne.n	8005172 <I2C_IsErrorOccurred+0x2e>
 8005170:	e079      	b.n	8005266 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2210      	movs	r2, #16
 8005178:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800517a:	e057      	b.n	800522c <I2C_IsErrorOccurred+0xe8>
 800517c:	2227      	movs	r2, #39	@ 0x27
 800517e:	18bb      	adds	r3, r7, r2
 8005180:	18ba      	adds	r2, r7, r2
 8005182:	7812      	ldrb	r2, [r2, #0]
 8005184:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	3301      	adds	r3, #1
 800518a:	d04f      	beq.n	800522c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800518c:	f7ff f94c 	bl	8004428 <HAL_GetTick>
 8005190:	0002      	movs	r2, r0
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	429a      	cmp	r2, r3
 800519a:	d302      	bcc.n	80051a2 <I2C_IsErrorOccurred+0x5e>
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d144      	bne.n	800522c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	2380      	movs	r3, #128	@ 0x80
 80051aa:	01db      	lsls	r3, r3, #7
 80051ac:	4013      	ands	r3, r2
 80051ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80051b0:	2013      	movs	r0, #19
 80051b2:	183b      	adds	r3, r7, r0
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	2142      	movs	r1, #66	@ 0x42
 80051b8:	5c52      	ldrb	r2, [r2, r1]
 80051ba:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699a      	ldr	r2, [r3, #24]
 80051c2:	2380      	movs	r3, #128	@ 0x80
 80051c4:	021b      	lsls	r3, r3, #8
 80051c6:	401a      	ands	r2, r3
 80051c8:	2380      	movs	r3, #128	@ 0x80
 80051ca:	021b      	lsls	r3, r3, #8
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d126      	bne.n	800521e <I2C_IsErrorOccurred+0xda>
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	2380      	movs	r3, #128	@ 0x80
 80051d4:	01db      	lsls	r3, r3, #7
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d021      	beq.n	800521e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80051da:	183b      	adds	r3, r7, r0
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	2b20      	cmp	r3, #32
 80051e0:	d01d      	beq.n	800521e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2180      	movs	r1, #128	@ 0x80
 80051ee:	01c9      	lsls	r1, r1, #7
 80051f0:	430a      	orrs	r2, r1
 80051f2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80051f4:	f7ff f918 	bl	8004428 <HAL_GetTick>
 80051f8:	0003      	movs	r3, r0
 80051fa:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051fc:	e00f      	b.n	800521e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80051fe:	f7ff f913 	bl	8004428 <HAL_GetTick>
 8005202:	0002      	movs	r2, r0
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b19      	cmp	r3, #25
 800520a:	d908      	bls.n	800521e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800520c:	6a3b      	ldr	r3, [r7, #32]
 800520e:	2220      	movs	r2, #32
 8005210:	4313      	orrs	r3, r2
 8005212:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005214:	2327      	movs	r3, #39	@ 0x27
 8005216:	18fb      	adds	r3, r7, r3
 8005218:	2201      	movs	r2, #1
 800521a:	701a      	strb	r2, [r3, #0]

              break;
 800521c:	e006      	b.n	800522c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	2220      	movs	r2, #32
 8005226:	4013      	ands	r3, r2
 8005228:	2b20      	cmp	r3, #32
 800522a:	d1e8      	bne.n	80051fe <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	2220      	movs	r2, #32
 8005234:	4013      	ands	r3, r2
 8005236:	2b20      	cmp	r3, #32
 8005238:	d004      	beq.n	8005244 <I2C_IsErrorOccurred+0x100>
 800523a:	2327      	movs	r3, #39	@ 0x27
 800523c:	18fb      	adds	r3, r7, r3
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d09b      	beq.n	800517c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005244:	2327      	movs	r3, #39	@ 0x27
 8005246:	18fb      	adds	r3, r7, r3
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d103      	bne.n	8005256 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2220      	movs	r2, #32
 8005254:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	2204      	movs	r2, #4
 800525a:	4313      	orrs	r3, r2
 800525c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800525e:	2327      	movs	r3, #39	@ 0x27
 8005260:	18fb      	adds	r3, r7, r3
 8005262:	2201      	movs	r2, #1
 8005264:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	2380      	movs	r3, #128	@ 0x80
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	4013      	ands	r3, r2
 8005276:	d00c      	beq.n	8005292 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	2201      	movs	r2, #1
 800527c:	4313      	orrs	r3, r2
 800527e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2280      	movs	r2, #128	@ 0x80
 8005286:	0052      	lsls	r2, r2, #1
 8005288:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800528a:	2327      	movs	r3, #39	@ 0x27
 800528c:	18fb      	adds	r3, r7, r3
 800528e:	2201      	movs	r2, #1
 8005290:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	2380      	movs	r3, #128	@ 0x80
 8005296:	00db      	lsls	r3, r3, #3
 8005298:	4013      	ands	r3, r2
 800529a:	d00c      	beq.n	80052b6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	2208      	movs	r2, #8
 80052a0:	4313      	orrs	r3, r2
 80052a2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2280      	movs	r2, #128	@ 0x80
 80052aa:	00d2      	lsls	r2, r2, #3
 80052ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80052ae:	2327      	movs	r3, #39	@ 0x27
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	2201      	movs	r2, #1
 80052b4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80052b6:	69ba      	ldr	r2, [r7, #24]
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4013      	ands	r3, r2
 80052be:	d00c      	beq.n	80052da <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	2202      	movs	r2, #2
 80052c4:	4313      	orrs	r3, r2
 80052c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2280      	movs	r2, #128	@ 0x80
 80052ce:	0092      	lsls	r2, r2, #2
 80052d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80052d2:	2327      	movs	r3, #39	@ 0x27
 80052d4:	18fb      	adds	r3, r7, r3
 80052d6:	2201      	movs	r2, #1
 80052d8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80052da:	2327      	movs	r3, #39	@ 0x27
 80052dc:	18fb      	adds	r3, r7, r3
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01d      	beq.n	8005320 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	0018      	movs	r0, r3
 80052e8:	f7ff fe28 	bl	8004f3c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	490e      	ldr	r1, [pc, #56]	@ (8005330 <I2C_IsErrorOccurred+0x1ec>)
 80052f8:	400a      	ands	r2, r1
 80052fa:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	431a      	orrs	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2241      	movs	r2, #65	@ 0x41
 800530c:	2120      	movs	r1, #32
 800530e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2242      	movs	r2, #66	@ 0x42
 8005314:	2100      	movs	r1, #0
 8005316:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2240      	movs	r2, #64	@ 0x40
 800531c:	2100      	movs	r1, #0
 800531e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005320:	2327      	movs	r3, #39	@ 0x27
 8005322:	18fb      	adds	r3, r7, r3
 8005324:	781b      	ldrb	r3, [r3, #0]
}
 8005326:	0018      	movs	r0, r3
 8005328:	46bd      	mov	sp, r7
 800532a:	b00a      	add	sp, #40	@ 0x28
 800532c:	bd80      	pop	{r7, pc}
 800532e:	46c0      	nop			@ (mov r8, r8)
 8005330:	fe00e800 	.word	0xfe00e800

08005334 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005334:	b590      	push	{r4, r7, lr}
 8005336:	b087      	sub	sp, #28
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	0008      	movs	r0, r1
 800533e:	0011      	movs	r1, r2
 8005340:	607b      	str	r3, [r7, #4]
 8005342:	240a      	movs	r4, #10
 8005344:	193b      	adds	r3, r7, r4
 8005346:	1c02      	adds	r2, r0, #0
 8005348:	801a      	strh	r2, [r3, #0]
 800534a:	2009      	movs	r0, #9
 800534c:	183b      	adds	r3, r7, r0
 800534e:	1c0a      	adds	r2, r1, #0
 8005350:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005352:	193b      	adds	r3, r7, r4
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	059b      	lsls	r3, r3, #22
 8005358:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800535a:	183b      	adds	r3, r7, r0
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	0419      	lsls	r1, r3, #16
 8005360:	23ff      	movs	r3, #255	@ 0xff
 8005362:	041b      	lsls	r3, r3, #16
 8005364:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005366:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800536c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536e:	4313      	orrs	r3, r2
 8005370:	005b      	lsls	r3, r3, #1
 8005372:	085b      	lsrs	r3, r3, #1
 8005374:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800537e:	0d51      	lsrs	r1, r2, #21
 8005380:	2280      	movs	r2, #128	@ 0x80
 8005382:	00d2      	lsls	r2, r2, #3
 8005384:	400a      	ands	r2, r1
 8005386:	4907      	ldr	r1, [pc, #28]	@ (80053a4 <I2C_TransferConfig+0x70>)
 8005388:	430a      	orrs	r2, r1
 800538a:	43d2      	mvns	r2, r2
 800538c:	401a      	ands	r2, r3
 800538e:	0011      	movs	r1, r2
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	430a      	orrs	r2, r1
 8005398:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800539a:	46c0      	nop			@ (mov r8, r8)
 800539c:	46bd      	mov	sp, r7
 800539e:	b007      	add	sp, #28
 80053a0:	bd90      	pop	{r4, r7, pc}
 80053a2:	46c0      	nop			@ (mov r8, r8)
 80053a4:	03ff63ff 	.word	0x03ff63ff

080053a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2241      	movs	r2, #65	@ 0x41
 80053b6:	5c9b      	ldrb	r3, [r3, r2]
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d138      	bne.n	8005430 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2240      	movs	r2, #64	@ 0x40
 80053c2:	5c9b      	ldrb	r3, [r3, r2]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d101      	bne.n	80053cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80053c8:	2302      	movs	r3, #2
 80053ca:	e032      	b.n	8005432 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2240      	movs	r2, #64	@ 0x40
 80053d0:	2101      	movs	r1, #1
 80053d2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2241      	movs	r2, #65	@ 0x41
 80053d8:	2124      	movs	r1, #36	@ 0x24
 80053da:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2101      	movs	r1, #1
 80053e8:	438a      	bics	r2, r1
 80053ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4911      	ldr	r1, [pc, #68]	@ (800543c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80053f8:	400a      	ands	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6819      	ldr	r1, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2101      	movs	r1, #1
 8005418:	430a      	orrs	r2, r1
 800541a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2241      	movs	r2, #65	@ 0x41
 8005420:	2120      	movs	r1, #32
 8005422:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2240      	movs	r2, #64	@ 0x40
 8005428:	2100      	movs	r1, #0
 800542a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800542c:	2300      	movs	r3, #0
 800542e:	e000      	b.n	8005432 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005430:	2302      	movs	r3, #2
  }
}
 8005432:	0018      	movs	r0, r3
 8005434:	46bd      	mov	sp, r7
 8005436:	b002      	add	sp, #8
 8005438:	bd80      	pop	{r7, pc}
 800543a:	46c0      	nop			@ (mov r8, r8)
 800543c:	ffffefff 	.word	0xffffefff

08005440 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2241      	movs	r2, #65	@ 0x41
 800544e:	5c9b      	ldrb	r3, [r3, r2]
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b20      	cmp	r3, #32
 8005454:	d139      	bne.n	80054ca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2240      	movs	r2, #64	@ 0x40
 800545a:	5c9b      	ldrb	r3, [r3, r2]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d101      	bne.n	8005464 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005460:	2302      	movs	r3, #2
 8005462:	e033      	b.n	80054cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2240      	movs	r2, #64	@ 0x40
 8005468:	2101      	movs	r1, #1
 800546a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2241      	movs	r2, #65	@ 0x41
 8005470:	2124      	movs	r1, #36	@ 0x24
 8005472:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2101      	movs	r1, #1
 8005480:	438a      	bics	r2, r1
 8005482:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	4a11      	ldr	r2, [pc, #68]	@ (80054d4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005490:	4013      	ands	r3, r2
 8005492:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	021b      	lsls	r3, r3, #8
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	4313      	orrs	r3, r2
 800549c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2101      	movs	r1, #1
 80054b2:	430a      	orrs	r2, r1
 80054b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2241      	movs	r2, #65	@ 0x41
 80054ba:	2120      	movs	r1, #32
 80054bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2240      	movs	r2, #64	@ 0x40
 80054c2:	2100      	movs	r1, #0
 80054c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80054c6:	2300      	movs	r3, #0
 80054c8:	e000      	b.n	80054cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80054ca:	2302      	movs	r3, #2
  }
}
 80054cc:	0018      	movs	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b004      	add	sp, #16
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	fffff0ff 	.word	0xfffff0ff

080054d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d102      	bne.n	80054ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	f000 fb76 	bl	8005bd8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2201      	movs	r2, #1
 80054f2:	4013      	ands	r3, r2
 80054f4:	d100      	bne.n	80054f8 <HAL_RCC_OscConfig+0x20>
 80054f6:	e08e      	b.n	8005616 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80054f8:	4bc5      	ldr	r3, [pc, #788]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	220c      	movs	r2, #12
 80054fe:	4013      	ands	r3, r2
 8005500:	2b04      	cmp	r3, #4
 8005502:	d00e      	beq.n	8005522 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005504:	4bc2      	ldr	r3, [pc, #776]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	220c      	movs	r2, #12
 800550a:	4013      	ands	r3, r2
 800550c:	2b08      	cmp	r3, #8
 800550e:	d117      	bne.n	8005540 <HAL_RCC_OscConfig+0x68>
 8005510:	4bbf      	ldr	r3, [pc, #764]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	23c0      	movs	r3, #192	@ 0xc0
 8005516:	025b      	lsls	r3, r3, #9
 8005518:	401a      	ands	r2, r3
 800551a:	2380      	movs	r3, #128	@ 0x80
 800551c:	025b      	lsls	r3, r3, #9
 800551e:	429a      	cmp	r2, r3
 8005520:	d10e      	bne.n	8005540 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005522:	4bbb      	ldr	r3, [pc, #748]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	2380      	movs	r3, #128	@ 0x80
 8005528:	029b      	lsls	r3, r3, #10
 800552a:	4013      	ands	r3, r2
 800552c:	d100      	bne.n	8005530 <HAL_RCC_OscConfig+0x58>
 800552e:	e071      	b.n	8005614 <HAL_RCC_OscConfig+0x13c>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d000      	beq.n	800553a <HAL_RCC_OscConfig+0x62>
 8005538:	e06c      	b.n	8005614 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	f000 fb4c 	bl	8005bd8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d107      	bne.n	8005558 <HAL_RCC_OscConfig+0x80>
 8005548:	4bb1      	ldr	r3, [pc, #708]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	4bb0      	ldr	r3, [pc, #704]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800554e:	2180      	movs	r1, #128	@ 0x80
 8005550:	0249      	lsls	r1, r1, #9
 8005552:	430a      	orrs	r2, r1
 8005554:	601a      	str	r2, [r3, #0]
 8005556:	e02f      	b.n	80055b8 <HAL_RCC_OscConfig+0xe0>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10c      	bne.n	800557a <HAL_RCC_OscConfig+0xa2>
 8005560:	4bab      	ldr	r3, [pc, #684]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	4baa      	ldr	r3, [pc, #680]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005566:	49ab      	ldr	r1, [pc, #684]	@ (8005814 <HAL_RCC_OscConfig+0x33c>)
 8005568:	400a      	ands	r2, r1
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	4ba8      	ldr	r3, [pc, #672]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	4ba7      	ldr	r3, [pc, #668]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005572:	49a9      	ldr	r1, [pc, #676]	@ (8005818 <HAL_RCC_OscConfig+0x340>)
 8005574:	400a      	ands	r2, r1
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	e01e      	b.n	80055b8 <HAL_RCC_OscConfig+0xe0>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2b05      	cmp	r3, #5
 8005580:	d10e      	bne.n	80055a0 <HAL_RCC_OscConfig+0xc8>
 8005582:	4ba3      	ldr	r3, [pc, #652]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	4ba2      	ldr	r3, [pc, #648]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005588:	2180      	movs	r1, #128	@ 0x80
 800558a:	02c9      	lsls	r1, r1, #11
 800558c:	430a      	orrs	r2, r1
 800558e:	601a      	str	r2, [r3, #0]
 8005590:	4b9f      	ldr	r3, [pc, #636]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	4b9e      	ldr	r3, [pc, #632]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005596:	2180      	movs	r1, #128	@ 0x80
 8005598:	0249      	lsls	r1, r1, #9
 800559a:	430a      	orrs	r2, r1
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	e00b      	b.n	80055b8 <HAL_RCC_OscConfig+0xe0>
 80055a0:	4b9b      	ldr	r3, [pc, #620]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	4b9a      	ldr	r3, [pc, #616]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80055a6:	499b      	ldr	r1, [pc, #620]	@ (8005814 <HAL_RCC_OscConfig+0x33c>)
 80055a8:	400a      	ands	r2, r1
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	4b98      	ldr	r3, [pc, #608]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	4b97      	ldr	r3, [pc, #604]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80055b2:	4999      	ldr	r1, [pc, #612]	@ (8005818 <HAL_RCC_OscConfig+0x340>)
 80055b4:	400a      	ands	r2, r1
 80055b6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d014      	beq.n	80055ea <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c0:	f7fe ff32 	bl	8004428 <HAL_GetTick>
 80055c4:	0003      	movs	r3, r0
 80055c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c8:	e008      	b.n	80055dc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055ca:	f7fe ff2d 	bl	8004428 <HAL_GetTick>
 80055ce:	0002      	movs	r2, r0
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b64      	cmp	r3, #100	@ 0x64
 80055d6:	d901      	bls.n	80055dc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e2fd      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055dc:	4b8c      	ldr	r3, [pc, #560]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	2380      	movs	r3, #128	@ 0x80
 80055e2:	029b      	lsls	r3, r3, #10
 80055e4:	4013      	ands	r3, r2
 80055e6:	d0f0      	beq.n	80055ca <HAL_RCC_OscConfig+0xf2>
 80055e8:	e015      	b.n	8005616 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ea:	f7fe ff1d 	bl	8004428 <HAL_GetTick>
 80055ee:	0003      	movs	r3, r0
 80055f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055f4:	f7fe ff18 	bl	8004428 <HAL_GetTick>
 80055f8:	0002      	movs	r2, r0
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b64      	cmp	r3, #100	@ 0x64
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e2e8      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005606:	4b82      	ldr	r3, [pc, #520]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	2380      	movs	r3, #128	@ 0x80
 800560c:	029b      	lsls	r3, r3, #10
 800560e:	4013      	ands	r3, r2
 8005610:	d1f0      	bne.n	80055f4 <HAL_RCC_OscConfig+0x11c>
 8005612:	e000      	b.n	8005616 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005614:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2202      	movs	r2, #2
 800561c:	4013      	ands	r3, r2
 800561e:	d100      	bne.n	8005622 <HAL_RCC_OscConfig+0x14a>
 8005620:	e06c      	b.n	80056fc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005622:	4b7b      	ldr	r3, [pc, #492]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	220c      	movs	r2, #12
 8005628:	4013      	ands	r3, r2
 800562a:	d00e      	beq.n	800564a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800562c:	4b78      	ldr	r3, [pc, #480]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	220c      	movs	r2, #12
 8005632:	4013      	ands	r3, r2
 8005634:	2b08      	cmp	r3, #8
 8005636:	d11f      	bne.n	8005678 <HAL_RCC_OscConfig+0x1a0>
 8005638:	4b75      	ldr	r3, [pc, #468]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	23c0      	movs	r3, #192	@ 0xc0
 800563e:	025b      	lsls	r3, r3, #9
 8005640:	401a      	ands	r2, r3
 8005642:	2380      	movs	r3, #128	@ 0x80
 8005644:	021b      	lsls	r3, r3, #8
 8005646:	429a      	cmp	r2, r3
 8005648:	d116      	bne.n	8005678 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800564a:	4b71      	ldr	r3, [pc, #452]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2202      	movs	r2, #2
 8005650:	4013      	ands	r3, r2
 8005652:	d005      	beq.n	8005660 <HAL_RCC_OscConfig+0x188>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d001      	beq.n	8005660 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e2bb      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005660:	4b6b      	ldr	r3, [pc, #428]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	22f8      	movs	r2, #248	@ 0xf8
 8005666:	4393      	bics	r3, r2
 8005668:	0019      	movs	r1, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	00da      	lsls	r2, r3, #3
 8005670:	4b67      	ldr	r3, [pc, #412]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005672:	430a      	orrs	r2, r1
 8005674:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005676:	e041      	b.n	80056fc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d024      	beq.n	80056ca <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005680:	4b63      	ldr	r3, [pc, #396]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	4b62      	ldr	r3, [pc, #392]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005686:	2101      	movs	r1, #1
 8005688:	430a      	orrs	r2, r1
 800568a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568c:	f7fe fecc 	bl	8004428 <HAL_GetTick>
 8005690:	0003      	movs	r3, r0
 8005692:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005694:	e008      	b.n	80056a8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005696:	f7fe fec7 	bl	8004428 <HAL_GetTick>
 800569a:	0002      	movs	r2, r0
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d901      	bls.n	80056a8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e297      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056a8:	4b59      	ldr	r3, [pc, #356]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2202      	movs	r2, #2
 80056ae:	4013      	ands	r3, r2
 80056b0:	d0f1      	beq.n	8005696 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b2:	4b57      	ldr	r3, [pc, #348]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	22f8      	movs	r2, #248	@ 0xf8
 80056b8:	4393      	bics	r3, r2
 80056ba:	0019      	movs	r1, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	00da      	lsls	r2, r3, #3
 80056c2:	4b53      	ldr	r3, [pc, #332]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80056c4:	430a      	orrs	r2, r1
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	e018      	b.n	80056fc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ca:	4b51      	ldr	r3, [pc, #324]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	4b50      	ldr	r3, [pc, #320]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80056d0:	2101      	movs	r1, #1
 80056d2:	438a      	bics	r2, r1
 80056d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d6:	f7fe fea7 	bl	8004428 <HAL_GetTick>
 80056da:	0003      	movs	r3, r0
 80056dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056e0:	f7fe fea2 	bl	8004428 <HAL_GetTick>
 80056e4:	0002      	movs	r2, r0
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e272      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056f2:	4b47      	ldr	r3, [pc, #284]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2202      	movs	r2, #2
 80056f8:	4013      	ands	r3, r2
 80056fa:	d1f1      	bne.n	80056e0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2208      	movs	r2, #8
 8005702:	4013      	ands	r3, r2
 8005704:	d036      	beq.n	8005774 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d019      	beq.n	8005742 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800570e:	4b40      	ldr	r3, [pc, #256]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005710:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005712:	4b3f      	ldr	r3, [pc, #252]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005714:	2101      	movs	r1, #1
 8005716:	430a      	orrs	r2, r1
 8005718:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800571a:	f7fe fe85 	bl	8004428 <HAL_GetTick>
 800571e:	0003      	movs	r3, r0
 8005720:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005722:	e008      	b.n	8005736 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005724:	f7fe fe80 	bl	8004428 <HAL_GetTick>
 8005728:	0002      	movs	r2, r0
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b02      	cmp	r3, #2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e250      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005736:	4b36      	ldr	r3, [pc, #216]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573a:	2202      	movs	r2, #2
 800573c:	4013      	ands	r3, r2
 800573e:	d0f1      	beq.n	8005724 <HAL_RCC_OscConfig+0x24c>
 8005740:	e018      	b.n	8005774 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005742:	4b33      	ldr	r3, [pc, #204]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005746:	4b32      	ldr	r3, [pc, #200]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005748:	2101      	movs	r1, #1
 800574a:	438a      	bics	r2, r1
 800574c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800574e:	f7fe fe6b 	bl	8004428 <HAL_GetTick>
 8005752:	0003      	movs	r3, r0
 8005754:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005758:	f7fe fe66 	bl	8004428 <HAL_GetTick>
 800575c:	0002      	movs	r2, r0
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e236      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800576a:	4b29      	ldr	r3, [pc, #164]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800576c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576e:	2202      	movs	r2, #2
 8005770:	4013      	ands	r3, r2
 8005772:	d1f1      	bne.n	8005758 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2204      	movs	r2, #4
 800577a:	4013      	ands	r3, r2
 800577c:	d100      	bne.n	8005780 <HAL_RCC_OscConfig+0x2a8>
 800577e:	e0b5      	b.n	80058ec <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005780:	201f      	movs	r0, #31
 8005782:	183b      	adds	r3, r7, r0
 8005784:	2200      	movs	r2, #0
 8005786:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005788:	4b21      	ldr	r3, [pc, #132]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800578a:	69da      	ldr	r2, [r3, #28]
 800578c:	2380      	movs	r3, #128	@ 0x80
 800578e:	055b      	lsls	r3, r3, #21
 8005790:	4013      	ands	r3, r2
 8005792:	d110      	bne.n	80057b6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005794:	4b1e      	ldr	r3, [pc, #120]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005796:	69da      	ldr	r2, [r3, #28]
 8005798:	4b1d      	ldr	r3, [pc, #116]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 800579a:	2180      	movs	r1, #128	@ 0x80
 800579c:	0549      	lsls	r1, r1, #21
 800579e:	430a      	orrs	r2, r1
 80057a0:	61da      	str	r2, [r3, #28]
 80057a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 80057a4:	69da      	ldr	r2, [r3, #28]
 80057a6:	2380      	movs	r3, #128	@ 0x80
 80057a8:	055b      	lsls	r3, r3, #21
 80057aa:	4013      	ands	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80057b0:	183b      	adds	r3, r7, r0
 80057b2:	2201      	movs	r2, #1
 80057b4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b6:	4b19      	ldr	r3, [pc, #100]	@ (800581c <HAL_RCC_OscConfig+0x344>)
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	2380      	movs	r3, #128	@ 0x80
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	4013      	ands	r3, r2
 80057c0:	d11a      	bne.n	80057f8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057c2:	4b16      	ldr	r3, [pc, #88]	@ (800581c <HAL_RCC_OscConfig+0x344>)
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	4b15      	ldr	r3, [pc, #84]	@ (800581c <HAL_RCC_OscConfig+0x344>)
 80057c8:	2180      	movs	r1, #128	@ 0x80
 80057ca:	0049      	lsls	r1, r1, #1
 80057cc:	430a      	orrs	r2, r1
 80057ce:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057d0:	f7fe fe2a 	bl	8004428 <HAL_GetTick>
 80057d4:	0003      	movs	r3, r0
 80057d6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d8:	e008      	b.n	80057ec <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057da:	f7fe fe25 	bl	8004428 <HAL_GetTick>
 80057de:	0002      	movs	r2, r0
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	2b64      	cmp	r3, #100	@ 0x64
 80057e6:	d901      	bls.n	80057ec <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e1f5      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ec:	4b0b      	ldr	r3, [pc, #44]	@ (800581c <HAL_RCC_OscConfig+0x344>)
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	2380      	movs	r3, #128	@ 0x80
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	4013      	ands	r3, r2
 80057f6:	d0f0      	beq.n	80057da <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d10f      	bne.n	8005820 <HAL_RCC_OscConfig+0x348>
 8005800:	4b03      	ldr	r3, [pc, #12]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005802:	6a1a      	ldr	r2, [r3, #32]
 8005804:	4b02      	ldr	r3, [pc, #8]	@ (8005810 <HAL_RCC_OscConfig+0x338>)
 8005806:	2101      	movs	r1, #1
 8005808:	430a      	orrs	r2, r1
 800580a:	621a      	str	r2, [r3, #32]
 800580c:	e036      	b.n	800587c <HAL_RCC_OscConfig+0x3a4>
 800580e:	46c0      	nop			@ (mov r8, r8)
 8005810:	40021000 	.word	0x40021000
 8005814:	fffeffff 	.word	0xfffeffff
 8005818:	fffbffff 	.word	0xfffbffff
 800581c:	40007000 	.word	0x40007000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10c      	bne.n	8005842 <HAL_RCC_OscConfig+0x36a>
 8005828:	4bca      	ldr	r3, [pc, #808]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800582a:	6a1a      	ldr	r2, [r3, #32]
 800582c:	4bc9      	ldr	r3, [pc, #804]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800582e:	2101      	movs	r1, #1
 8005830:	438a      	bics	r2, r1
 8005832:	621a      	str	r2, [r3, #32]
 8005834:	4bc7      	ldr	r3, [pc, #796]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005836:	6a1a      	ldr	r2, [r3, #32]
 8005838:	4bc6      	ldr	r3, [pc, #792]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800583a:	2104      	movs	r1, #4
 800583c:	438a      	bics	r2, r1
 800583e:	621a      	str	r2, [r3, #32]
 8005840:	e01c      	b.n	800587c <HAL_RCC_OscConfig+0x3a4>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	2b05      	cmp	r3, #5
 8005848:	d10c      	bne.n	8005864 <HAL_RCC_OscConfig+0x38c>
 800584a:	4bc2      	ldr	r3, [pc, #776]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800584c:	6a1a      	ldr	r2, [r3, #32]
 800584e:	4bc1      	ldr	r3, [pc, #772]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005850:	2104      	movs	r1, #4
 8005852:	430a      	orrs	r2, r1
 8005854:	621a      	str	r2, [r3, #32]
 8005856:	4bbf      	ldr	r3, [pc, #764]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005858:	6a1a      	ldr	r2, [r3, #32]
 800585a:	4bbe      	ldr	r3, [pc, #760]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800585c:	2101      	movs	r1, #1
 800585e:	430a      	orrs	r2, r1
 8005860:	621a      	str	r2, [r3, #32]
 8005862:	e00b      	b.n	800587c <HAL_RCC_OscConfig+0x3a4>
 8005864:	4bbb      	ldr	r3, [pc, #748]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005866:	6a1a      	ldr	r2, [r3, #32]
 8005868:	4bba      	ldr	r3, [pc, #744]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800586a:	2101      	movs	r1, #1
 800586c:	438a      	bics	r2, r1
 800586e:	621a      	str	r2, [r3, #32]
 8005870:	4bb8      	ldr	r3, [pc, #736]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005872:	6a1a      	ldr	r2, [r3, #32]
 8005874:	4bb7      	ldr	r3, [pc, #732]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005876:	2104      	movs	r1, #4
 8005878:	438a      	bics	r2, r1
 800587a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d014      	beq.n	80058ae <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005884:	f7fe fdd0 	bl	8004428 <HAL_GetTick>
 8005888:	0003      	movs	r3, r0
 800588a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800588c:	e009      	b.n	80058a2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800588e:	f7fe fdcb 	bl	8004428 <HAL_GetTick>
 8005892:	0002      	movs	r2, r0
 8005894:	69bb      	ldr	r3, [r7, #24]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	4aaf      	ldr	r2, [pc, #700]	@ (8005b58 <HAL_RCC_OscConfig+0x680>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e19a      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a2:	4bac      	ldr	r3, [pc, #688]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	2202      	movs	r2, #2
 80058a8:	4013      	ands	r3, r2
 80058aa:	d0f0      	beq.n	800588e <HAL_RCC_OscConfig+0x3b6>
 80058ac:	e013      	b.n	80058d6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ae:	f7fe fdbb 	bl	8004428 <HAL_GetTick>
 80058b2:	0003      	movs	r3, r0
 80058b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058b6:	e009      	b.n	80058cc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058b8:	f7fe fdb6 	bl	8004428 <HAL_GetTick>
 80058bc:	0002      	movs	r2, r0
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	4aa5      	ldr	r2, [pc, #660]	@ (8005b58 <HAL_RCC_OscConfig+0x680>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e185      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058cc:	4ba1      	ldr	r3, [pc, #644]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	2202      	movs	r2, #2
 80058d2:	4013      	ands	r3, r2
 80058d4:	d1f0      	bne.n	80058b8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058d6:	231f      	movs	r3, #31
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d105      	bne.n	80058ec <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058e0:	4b9c      	ldr	r3, [pc, #624]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80058e2:	69da      	ldr	r2, [r3, #28]
 80058e4:	4b9b      	ldr	r3, [pc, #620]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80058e6:	499d      	ldr	r1, [pc, #628]	@ (8005b5c <HAL_RCC_OscConfig+0x684>)
 80058e8:	400a      	ands	r2, r1
 80058ea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2210      	movs	r2, #16
 80058f2:	4013      	ands	r3, r2
 80058f4:	d063      	beq.n	80059be <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d12a      	bne.n	8005954 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80058fe:	4b95      	ldr	r3, [pc, #596]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005902:	4b94      	ldr	r3, [pc, #592]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005904:	2104      	movs	r1, #4
 8005906:	430a      	orrs	r2, r1
 8005908:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800590a:	4b92      	ldr	r3, [pc, #584]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800590c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800590e:	4b91      	ldr	r3, [pc, #580]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005910:	2101      	movs	r1, #1
 8005912:	430a      	orrs	r2, r1
 8005914:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005916:	f7fe fd87 	bl	8004428 <HAL_GetTick>
 800591a:	0003      	movs	r3, r0
 800591c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800591e:	e008      	b.n	8005932 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005920:	f7fe fd82 	bl	8004428 <HAL_GetTick>
 8005924:	0002      	movs	r2, r0
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b02      	cmp	r3, #2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e152      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005932:	4b88      	ldr	r3, [pc, #544]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005936:	2202      	movs	r2, #2
 8005938:	4013      	ands	r3, r2
 800593a:	d0f1      	beq.n	8005920 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800593c:	4b85      	ldr	r3, [pc, #532]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800593e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005940:	22f8      	movs	r2, #248	@ 0xf8
 8005942:	4393      	bics	r3, r2
 8005944:	0019      	movs	r1, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	00da      	lsls	r2, r3, #3
 800594c:	4b81      	ldr	r3, [pc, #516]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800594e:	430a      	orrs	r2, r1
 8005950:	635a      	str	r2, [r3, #52]	@ 0x34
 8005952:	e034      	b.n	80059be <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	3305      	adds	r3, #5
 800595a:	d111      	bne.n	8005980 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800595c:	4b7d      	ldr	r3, [pc, #500]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800595e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005960:	4b7c      	ldr	r3, [pc, #496]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005962:	2104      	movs	r1, #4
 8005964:	438a      	bics	r2, r1
 8005966:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005968:	4b7a      	ldr	r3, [pc, #488]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800596a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800596c:	22f8      	movs	r2, #248	@ 0xf8
 800596e:	4393      	bics	r3, r2
 8005970:	0019      	movs	r1, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	00da      	lsls	r2, r3, #3
 8005978:	4b76      	ldr	r3, [pc, #472]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800597a:	430a      	orrs	r2, r1
 800597c:	635a      	str	r2, [r3, #52]	@ 0x34
 800597e:	e01e      	b.n	80059be <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005980:	4b74      	ldr	r3, [pc, #464]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005982:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005984:	4b73      	ldr	r3, [pc, #460]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005986:	2104      	movs	r1, #4
 8005988:	430a      	orrs	r2, r1
 800598a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800598c:	4b71      	ldr	r3, [pc, #452]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 800598e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005990:	4b70      	ldr	r3, [pc, #448]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005992:	2101      	movs	r1, #1
 8005994:	438a      	bics	r2, r1
 8005996:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005998:	f7fe fd46 	bl	8004428 <HAL_GetTick>
 800599c:	0003      	movs	r3, r0
 800599e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80059a0:	e008      	b.n	80059b4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80059a2:	f7fe fd41 	bl	8004428 <HAL_GetTick>
 80059a6:	0002      	movs	r2, r0
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d901      	bls.n	80059b4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e111      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80059b4:	4b67      	ldr	r3, [pc, #412]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80059b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059b8:	2202      	movs	r2, #2
 80059ba:	4013      	ands	r3, r2
 80059bc:	d1f1      	bne.n	80059a2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2220      	movs	r2, #32
 80059c4:	4013      	ands	r3, r2
 80059c6:	d05c      	beq.n	8005a82 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80059c8:	4b62      	ldr	r3, [pc, #392]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	220c      	movs	r2, #12
 80059ce:	4013      	ands	r3, r2
 80059d0:	2b0c      	cmp	r3, #12
 80059d2:	d00e      	beq.n	80059f2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80059d4:	4b5f      	ldr	r3, [pc, #380]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	220c      	movs	r2, #12
 80059da:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80059dc:	2b08      	cmp	r3, #8
 80059de:	d114      	bne.n	8005a0a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80059e0:	4b5c      	ldr	r3, [pc, #368]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	23c0      	movs	r3, #192	@ 0xc0
 80059e6:	025b      	lsls	r3, r3, #9
 80059e8:	401a      	ands	r2, r3
 80059ea:	23c0      	movs	r3, #192	@ 0xc0
 80059ec:	025b      	lsls	r3, r3, #9
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d10b      	bne.n	8005a0a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80059f2:	4b58      	ldr	r3, [pc, #352]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 80059f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059f6:	2380      	movs	r3, #128	@ 0x80
 80059f8:	029b      	lsls	r3, r3, #10
 80059fa:	4013      	ands	r3, r2
 80059fc:	d040      	beq.n	8005a80 <HAL_RCC_OscConfig+0x5a8>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a1b      	ldr	r3, [r3, #32]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d03c      	beq.n	8005a80 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e0e6      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d01b      	beq.n	8005a4a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005a12:	4b50      	ldr	r3, [pc, #320]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a16:	4b4f      	ldr	r3, [pc, #316]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a18:	2180      	movs	r1, #128	@ 0x80
 8005a1a:	0249      	lsls	r1, r1, #9
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a20:	f7fe fd02 	bl	8004428 <HAL_GetTick>
 8005a24:	0003      	movs	r3, r0
 8005a26:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005a28:	e008      	b.n	8005a3c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a2a:	f7fe fcfd 	bl	8004428 <HAL_GetTick>
 8005a2e:	0002      	movs	r2, r0
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b02      	cmp	r3, #2
 8005a36:	d901      	bls.n	8005a3c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e0cd      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005a3c:	4b45      	ldr	r3, [pc, #276]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a40:	2380      	movs	r3, #128	@ 0x80
 8005a42:	029b      	lsls	r3, r3, #10
 8005a44:	4013      	ands	r3, r2
 8005a46:	d0f0      	beq.n	8005a2a <HAL_RCC_OscConfig+0x552>
 8005a48:	e01b      	b.n	8005a82 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005a4a:	4b42      	ldr	r3, [pc, #264]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a4e:	4b41      	ldr	r3, [pc, #260]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a50:	4943      	ldr	r1, [pc, #268]	@ (8005b60 <HAL_RCC_OscConfig+0x688>)
 8005a52:	400a      	ands	r2, r1
 8005a54:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a56:	f7fe fce7 	bl	8004428 <HAL_GetTick>
 8005a5a:	0003      	movs	r3, r0
 8005a5c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a60:	f7fe fce2 	bl	8004428 <HAL_GetTick>
 8005a64:	0002      	movs	r2, r0
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e0b2      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005a72:	4b38      	ldr	r3, [pc, #224]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a76:	2380      	movs	r3, #128	@ 0x80
 8005a78:	029b      	lsls	r3, r3, #10
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d1f0      	bne.n	8005a60 <HAL_RCC_OscConfig+0x588>
 8005a7e:	e000      	b.n	8005a82 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005a80:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d100      	bne.n	8005a8c <HAL_RCC_OscConfig+0x5b4>
 8005a8a:	e0a4      	b.n	8005bd6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a8c:	4b31      	ldr	r3, [pc, #196]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	220c      	movs	r2, #12
 8005a92:	4013      	ands	r3, r2
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d100      	bne.n	8005a9a <HAL_RCC_OscConfig+0x5c2>
 8005a98:	e078      	b.n	8005b8c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d14c      	bne.n	8005b3c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005aa8:	492e      	ldr	r1, [pc, #184]	@ (8005b64 <HAL_RCC_OscConfig+0x68c>)
 8005aaa:	400a      	ands	r2, r1
 8005aac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aae:	f7fe fcbb 	bl	8004428 <HAL_GetTick>
 8005ab2:	0003      	movs	r3, r0
 8005ab4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ab8:	f7fe fcb6 	bl	8004428 <HAL_GetTick>
 8005abc:	0002      	movs	r2, r0
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e086      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005aca:	4b22      	ldr	r3, [pc, #136]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	2380      	movs	r3, #128	@ 0x80
 8005ad0:	049b      	lsls	r3, r3, #18
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	d1f0      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ada:	220f      	movs	r2, #15
 8005adc:	4393      	bics	r3, r2
 8005ade:	0019      	movs	r1, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005aea:	4b1a      	ldr	r3, [pc, #104]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	4a1e      	ldr	r2, [pc, #120]	@ (8005b68 <HAL_RCC_OscConfig+0x690>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	0019      	movs	r1, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afc:	431a      	orrs	r2, r3
 8005afe:	4b15      	ldr	r3, [pc, #84]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005b00:	430a      	orrs	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b04:	4b13      	ldr	r3, [pc, #76]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	4b12      	ldr	r3, [pc, #72]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005b0a:	2180      	movs	r1, #128	@ 0x80
 8005b0c:	0449      	lsls	r1, r1, #17
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b12:	f7fe fc89 	bl	8004428 <HAL_GetTick>
 8005b16:	0003      	movs	r3, r0
 8005b18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b1c:	f7fe fc84 	bl	8004428 <HAL_GetTick>
 8005b20:	0002      	movs	r2, r0
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e054      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b2e:	4b09      	ldr	r3, [pc, #36]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	2380      	movs	r3, #128	@ 0x80
 8005b34:	049b      	lsls	r3, r3, #18
 8005b36:	4013      	ands	r3, r2
 8005b38:	d0f0      	beq.n	8005b1c <HAL_RCC_OscConfig+0x644>
 8005b3a:	e04c      	b.n	8005bd6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b3c:	4b05      	ldr	r3, [pc, #20]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	4b04      	ldr	r3, [pc, #16]	@ (8005b54 <HAL_RCC_OscConfig+0x67c>)
 8005b42:	4908      	ldr	r1, [pc, #32]	@ (8005b64 <HAL_RCC_OscConfig+0x68c>)
 8005b44:	400a      	ands	r2, r1
 8005b46:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b48:	f7fe fc6e 	bl	8004428 <HAL_GetTick>
 8005b4c:	0003      	movs	r3, r0
 8005b4e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b50:	e015      	b.n	8005b7e <HAL_RCC_OscConfig+0x6a6>
 8005b52:	46c0      	nop			@ (mov r8, r8)
 8005b54:	40021000 	.word	0x40021000
 8005b58:	00001388 	.word	0x00001388
 8005b5c:	efffffff 	.word	0xefffffff
 8005b60:	fffeffff 	.word	0xfffeffff
 8005b64:	feffffff 	.word	0xfeffffff
 8005b68:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b6c:	f7fe fc5c 	bl	8004428 <HAL_GetTick>
 8005b70:	0002      	movs	r2, r0
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e02c      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b7e:	4b18      	ldr	r3, [pc, #96]	@ (8005be0 <HAL_RCC_OscConfig+0x708>)
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	2380      	movs	r3, #128	@ 0x80
 8005b84:	049b      	lsls	r3, r3, #18
 8005b86:	4013      	ands	r3, r2
 8005b88:	d1f0      	bne.n	8005b6c <HAL_RCC_OscConfig+0x694>
 8005b8a:	e024      	b.n	8005bd6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e01f      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005b98:	4b11      	ldr	r3, [pc, #68]	@ (8005be0 <HAL_RCC_OscConfig+0x708>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005b9e:	4b10      	ldr	r3, [pc, #64]	@ (8005be0 <HAL_RCC_OscConfig+0x708>)
 8005ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	23c0      	movs	r3, #192	@ 0xc0
 8005ba8:	025b      	lsls	r3, r3, #9
 8005baa:	401a      	ands	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d10e      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	220f      	movs	r2, #15
 8005bb8:	401a      	ands	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d107      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005bc2:	697a      	ldr	r2, [r7, #20]
 8005bc4:	23f0      	movs	r3, #240	@ 0xf0
 8005bc6:	039b      	lsls	r3, r3, #14
 8005bc8:	401a      	ands	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d001      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e000      	b.n	8005bd8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	0018      	movs	r0, r3
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	b008      	add	sp, #32
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40021000 	.word	0x40021000

08005be4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e0bf      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bf8:	4b61      	ldr	r3, [pc, #388]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	4013      	ands	r3, r2
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d911      	bls.n	8005c2a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c06:	4b5e      	ldr	r3, [pc, #376]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	4393      	bics	r3, r2
 8005c0e:	0019      	movs	r1, r3
 8005c10:	4b5b      	ldr	r3, [pc, #364]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	430a      	orrs	r2, r1
 8005c16:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c18:	4b59      	ldr	r3, [pc, #356]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	4013      	ands	r3, r2
 8005c20:	683a      	ldr	r2, [r7, #0]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d001      	beq.n	8005c2a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e0a6      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	4013      	ands	r3, r2
 8005c32:	d015      	beq.n	8005c60 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2204      	movs	r2, #4
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d006      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005c3e:	4b51      	ldr	r3, [pc, #324]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	4b50      	ldr	r3, [pc, #320]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005c44:	21e0      	movs	r1, #224	@ 0xe0
 8005c46:	00c9      	lsls	r1, r1, #3
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c4c:	4b4d      	ldr	r3, [pc, #308]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	22f0      	movs	r2, #240	@ 0xf0
 8005c52:	4393      	bics	r3, r2
 8005c54:	0019      	movs	r1, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	4b4a      	ldr	r3, [pc, #296]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2201      	movs	r2, #1
 8005c66:	4013      	ands	r3, r2
 8005c68:	d04c      	beq.n	8005d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d107      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c72:	4b44      	ldr	r3, [pc, #272]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	2380      	movs	r3, #128	@ 0x80
 8005c78:	029b      	lsls	r3, r3, #10
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	d120      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e07a      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d107      	bne.n	8005c9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c8a:	4b3e      	ldr	r3, [pc, #248]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	2380      	movs	r3, #128	@ 0x80
 8005c90:	049b      	lsls	r3, r3, #18
 8005c92:	4013      	ands	r3, r2
 8005c94:	d114      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e06e      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b03      	cmp	r3, #3
 8005ca0:	d107      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005ca2:	4b38      	ldr	r3, [pc, #224]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005ca4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ca6:	2380      	movs	r3, #128	@ 0x80
 8005ca8:	029b      	lsls	r3, r3, #10
 8005caa:	4013      	ands	r3, r2
 8005cac:	d108      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e062      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cb2:	4b34      	ldr	r3, [pc, #208]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	4013      	ands	r3, r2
 8005cba:	d101      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e05b      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cc0:	4b30      	ldr	r3, [pc, #192]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	2203      	movs	r2, #3
 8005cc6:	4393      	bics	r3, r2
 8005cc8:	0019      	movs	r1, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	4b2d      	ldr	r3, [pc, #180]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cd4:	f7fe fba8 	bl	8004428 <HAL_GetTick>
 8005cd8:	0003      	movs	r3, r0
 8005cda:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cdc:	e009      	b.n	8005cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cde:	f7fe fba3 	bl	8004428 <HAL_GetTick>
 8005ce2:	0002      	movs	r2, r0
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	4a27      	ldr	r2, [pc, #156]	@ (8005d88 <HAL_RCC_ClockConfig+0x1a4>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e042      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cf2:	4b24      	ldr	r3, [pc, #144]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	220c      	movs	r2, #12
 8005cf8:	401a      	ands	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d1ec      	bne.n	8005cde <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d04:	4b1e      	ldr	r3, [pc, #120]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d211      	bcs.n	8005d36 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d12:	4b1b      	ldr	r3, [pc, #108]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2201      	movs	r2, #1
 8005d18:	4393      	bics	r3, r2
 8005d1a:	0019      	movs	r1, r3
 8005d1c:	4b18      	ldr	r3, [pc, #96]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d24:	4b16      	ldr	r3, [pc, #88]	@ (8005d80 <HAL_RCC_ClockConfig+0x19c>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d001      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e020      	b.n	8005d78 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2204      	movs	r2, #4
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	d009      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005d40:	4b10      	ldr	r3, [pc, #64]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	4a11      	ldr	r2, [pc, #68]	@ (8005d8c <HAL_RCC_ClockConfig+0x1a8>)
 8005d46:	4013      	ands	r3, r2
 8005d48:	0019      	movs	r1, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005d50:	430a      	orrs	r2, r1
 8005d52:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d54:	f000 f820 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 8005d58:	0001      	movs	r1, r0
 8005d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d84 <HAL_RCC_ClockConfig+0x1a0>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	091b      	lsrs	r3, r3, #4
 8005d60:	220f      	movs	r2, #15
 8005d62:	4013      	ands	r3, r2
 8005d64:	4a0a      	ldr	r2, [pc, #40]	@ (8005d90 <HAL_RCC_ClockConfig+0x1ac>)
 8005d66:	5cd3      	ldrb	r3, [r2, r3]
 8005d68:	000a      	movs	r2, r1
 8005d6a:	40da      	lsrs	r2, r3
 8005d6c:	4b09      	ldr	r3, [pc, #36]	@ (8005d94 <HAL_RCC_ClockConfig+0x1b0>)
 8005d6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005d70:	2000      	movs	r0, #0
 8005d72:	f7fe fb13 	bl	800439c <HAL_InitTick>
  
  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	0018      	movs	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b004      	add	sp, #16
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	40022000 	.word	0x40022000
 8005d84:	40021000 	.word	0x40021000
 8005d88:	00001388 	.word	0x00001388
 8005d8c:	fffff8ff 	.word	0xfffff8ff
 8005d90:	08009ab0 	.word	0x08009ab0
 8005d94:	20000028 	.word	0x20000028

08005d98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	2300      	movs	r3, #0
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	2300      	movs	r3, #0
 8005da8:	617b      	str	r3, [r7, #20]
 8005daa:	2300      	movs	r3, #0
 8005dac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005dae:	2300      	movs	r3, #0
 8005db0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005db2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e68 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	220c      	movs	r2, #12
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	2b0c      	cmp	r3, #12
 8005dc0:	d046      	beq.n	8005e50 <HAL_RCC_GetSysClockFreq+0xb8>
 8005dc2:	d848      	bhi.n	8005e56 <HAL_RCC_GetSysClockFreq+0xbe>
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d002      	beq.n	8005dce <HAL_RCC_GetSysClockFreq+0x36>
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	d003      	beq.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x3c>
 8005dcc:	e043      	b.n	8005e56 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005dce:	4b27      	ldr	r3, [pc, #156]	@ (8005e6c <HAL_RCC_GetSysClockFreq+0xd4>)
 8005dd0:	613b      	str	r3, [r7, #16]
      break;
 8005dd2:	e043      	b.n	8005e5c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	0c9b      	lsrs	r3, r3, #18
 8005dd8:	220f      	movs	r2, #15
 8005dda:	4013      	ands	r3, r2
 8005ddc:	4a24      	ldr	r2, [pc, #144]	@ (8005e70 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005dde:	5cd3      	ldrb	r3, [r2, r3]
 8005de0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005de2:	4b21      	ldr	r3, [pc, #132]	@ (8005e68 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de6:	220f      	movs	r2, #15
 8005de8:	4013      	ands	r3, r2
 8005dea:	4a22      	ldr	r2, [pc, #136]	@ (8005e74 <HAL_RCC_GetSysClockFreq+0xdc>)
 8005dec:	5cd3      	ldrb	r3, [r2, r3]
 8005dee:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	23c0      	movs	r3, #192	@ 0xc0
 8005df4:	025b      	lsls	r3, r3, #9
 8005df6:	401a      	ands	r2, r3
 8005df8:	2380      	movs	r3, #128	@ 0x80
 8005dfa:	025b      	lsls	r3, r3, #9
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d109      	bne.n	8005e14 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e00:	68b9      	ldr	r1, [r7, #8]
 8005e02:	481a      	ldr	r0, [pc, #104]	@ (8005e6c <HAL_RCC_GetSysClockFreq+0xd4>)
 8005e04:	f7fa f988 	bl	8000118 <__udivsi3>
 8005e08:	0003      	movs	r3, r0
 8005e0a:	001a      	movs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4353      	muls	r3, r2
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	e01a      	b.n	8005e4a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	23c0      	movs	r3, #192	@ 0xc0
 8005e18:	025b      	lsls	r3, r3, #9
 8005e1a:	401a      	ands	r2, r3
 8005e1c:	23c0      	movs	r3, #192	@ 0xc0
 8005e1e:	025b      	lsls	r3, r3, #9
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d109      	bne.n	8005e38 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e24:	68b9      	ldr	r1, [r7, #8]
 8005e26:	4814      	ldr	r0, [pc, #80]	@ (8005e78 <HAL_RCC_GetSysClockFreq+0xe0>)
 8005e28:	f7fa f976 	bl	8000118 <__udivsi3>
 8005e2c:	0003      	movs	r3, r0
 8005e2e:	001a      	movs	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4353      	muls	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]
 8005e36:	e008      	b.n	8005e4a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e38:	68b9      	ldr	r1, [r7, #8]
 8005e3a:	480c      	ldr	r0, [pc, #48]	@ (8005e6c <HAL_RCC_GetSysClockFreq+0xd4>)
 8005e3c:	f7fa f96c 	bl	8000118 <__udivsi3>
 8005e40:	0003      	movs	r3, r0
 8005e42:	001a      	movs	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4353      	muls	r3, r2
 8005e48:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	613b      	str	r3, [r7, #16]
      break;
 8005e4e:	e005      	b.n	8005e5c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8005e50:	4b09      	ldr	r3, [pc, #36]	@ (8005e78 <HAL_RCC_GetSysClockFreq+0xe0>)
 8005e52:	613b      	str	r3, [r7, #16]
      break;
 8005e54:	e002      	b.n	8005e5c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e56:	4b05      	ldr	r3, [pc, #20]	@ (8005e6c <HAL_RCC_GetSysClockFreq+0xd4>)
 8005e58:	613b      	str	r3, [r7, #16]
      break;
 8005e5a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005e5c:	693b      	ldr	r3, [r7, #16]
}
 8005e5e:	0018      	movs	r0, r3
 8005e60:	46bd      	mov	sp, r7
 8005e62:	b006      	add	sp, #24
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	46c0      	nop			@ (mov r8, r8)
 8005e68:	40021000 	.word	0x40021000
 8005e6c:	007a1200 	.word	0x007a1200
 8005e70:	08009ac8 	.word	0x08009ac8
 8005e74:	08009ad8 	.word	0x08009ad8
 8005e78:	02dc6c00 	.word	0x02dc6c00

08005e7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e80:	4b02      	ldr	r3, [pc, #8]	@ (8005e8c <HAL_RCC_GetHCLKFreq+0x10>)
 8005e82:	681b      	ldr	r3, [r3, #0]
}
 8005e84:	0018      	movs	r0, r3
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	46c0      	nop			@ (mov r8, r8)
 8005e8c:	20000028 	.word	0x20000028

08005e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005e94:	f7ff fff2 	bl	8005e7c <HAL_RCC_GetHCLKFreq>
 8005e98:	0001      	movs	r1, r0
 8005e9a:	4b06      	ldr	r3, [pc, #24]	@ (8005eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	0a1b      	lsrs	r3, r3, #8
 8005ea0:	2207      	movs	r2, #7
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	4a04      	ldr	r2, [pc, #16]	@ (8005eb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ea6:	5cd3      	ldrb	r3, [r2, r3]
 8005ea8:	40d9      	lsrs	r1, r3
 8005eaa:	000b      	movs	r3, r1
}    
 8005eac:	0018      	movs	r0, r3
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	46c0      	nop			@ (mov r8, r8)
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	08009ac0 	.word	0x08009ac0

08005ebc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	2380      	movs	r3, #128	@ 0x80
 8005ed2:	025b      	lsls	r3, r3, #9
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	d100      	bne.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005ed8:	e08e      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005eda:	2017      	movs	r0, #23
 8005edc:	183b      	adds	r3, r7, r0
 8005ede:	2200      	movs	r2, #0
 8005ee0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ee2:	4b6e      	ldr	r3, [pc, #440]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ee4:	69da      	ldr	r2, [r3, #28]
 8005ee6:	2380      	movs	r3, #128	@ 0x80
 8005ee8:	055b      	lsls	r3, r3, #21
 8005eea:	4013      	ands	r3, r2
 8005eec:	d110      	bne.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005eee:	4b6b      	ldr	r3, [pc, #428]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ef0:	69da      	ldr	r2, [r3, #28]
 8005ef2:	4b6a      	ldr	r3, [pc, #424]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ef4:	2180      	movs	r1, #128	@ 0x80
 8005ef6:	0549      	lsls	r1, r1, #21
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	61da      	str	r2, [r3, #28]
 8005efc:	4b67      	ldr	r3, [pc, #412]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005efe:	69da      	ldr	r2, [r3, #28]
 8005f00:	2380      	movs	r3, #128	@ 0x80
 8005f02:	055b      	lsls	r3, r3, #21
 8005f04:	4013      	ands	r3, r2
 8005f06:	60bb      	str	r3, [r7, #8]
 8005f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f0a:	183b      	adds	r3, r7, r0
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f10:	4b63      	ldr	r3, [pc, #396]	@ (80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	2380      	movs	r3, #128	@ 0x80
 8005f16:	005b      	lsls	r3, r3, #1
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d11a      	bne.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f1c:	4b60      	ldr	r3, [pc, #384]	@ (80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	4b5f      	ldr	r3, [pc, #380]	@ (80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005f22:	2180      	movs	r1, #128	@ 0x80
 8005f24:	0049      	lsls	r1, r1, #1
 8005f26:	430a      	orrs	r2, r1
 8005f28:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f2a:	f7fe fa7d 	bl	8004428 <HAL_GetTick>
 8005f2e:	0003      	movs	r3, r0
 8005f30:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f32:	e008      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f34:	f7fe fa78 	bl	8004428 <HAL_GetTick>
 8005f38:	0002      	movs	r2, r0
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b64      	cmp	r3, #100	@ 0x64
 8005f40:	d901      	bls.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e0a6      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f46:	4b56      	ldr	r3, [pc, #344]	@ (80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	2380      	movs	r3, #128	@ 0x80
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	4013      	ands	r3, r2
 8005f50:	d0f0      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f52:	4b52      	ldr	r3, [pc, #328]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f54:	6a1a      	ldr	r2, [r3, #32]
 8005f56:	23c0      	movs	r3, #192	@ 0xc0
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d034      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	23c0      	movs	r3, #192	@ 0xc0
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d02c      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f74:	4b49      	ldr	r3, [pc, #292]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	4a4a      	ldr	r2, [pc, #296]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f7e:	4b47      	ldr	r3, [pc, #284]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f80:	6a1a      	ldr	r2, [r3, #32]
 8005f82:	4b46      	ldr	r3, [pc, #280]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f84:	2180      	movs	r1, #128	@ 0x80
 8005f86:	0249      	lsls	r1, r1, #9
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f8c:	4b43      	ldr	r3, [pc, #268]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f8e:	6a1a      	ldr	r2, [r3, #32]
 8005f90:	4b42      	ldr	r3, [pc, #264]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f92:	4945      	ldr	r1, [pc, #276]	@ (80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005f94:	400a      	ands	r2, r1
 8005f96:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f98:	4b40      	ldr	r3, [pc, #256]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	d013      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fa6:	f7fe fa3f 	bl	8004428 <HAL_GetTick>
 8005faa:	0003      	movs	r3, r0
 8005fac:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fae:	e009      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb0:	f7fe fa3a 	bl	8004428 <HAL_GetTick>
 8005fb4:	0002      	movs	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	4a3c      	ldr	r2, [pc, #240]	@ (80060ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e067      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fc4:	4b35      	ldr	r3, [pc, #212]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	4013      	ands	r3, r2
 8005fcc:	d0f0      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fce:	4b33      	ldr	r3, [pc, #204]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	4a34      	ldr	r2, [pc, #208]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	0019      	movs	r1, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	4b2f      	ldr	r3, [pc, #188]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005fe2:	2317      	movs	r3, #23
 8005fe4:	18fb      	adds	r3, r7, r3
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d105      	bne.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fec:	4b2b      	ldr	r3, [pc, #172]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005fee:	69da      	ldr	r2, [r3, #28]
 8005ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ff2:	492f      	ldr	r1, [pc, #188]	@ (80060b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005ff4:	400a      	ands	r2, r1
 8005ff6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	4013      	ands	r3, r2
 8006000:	d009      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006002:	4b26      	ldr	r3, [pc, #152]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006006:	2203      	movs	r2, #3
 8006008:	4393      	bics	r3, r2
 800600a:	0019      	movs	r1, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	4b22      	ldr	r3, [pc, #136]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006012:	430a      	orrs	r2, r1
 8006014:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2202      	movs	r2, #2
 800601c:	4013      	ands	r3, r2
 800601e:	d009      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006020:	4b1e      	ldr	r3, [pc, #120]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006024:	4a23      	ldr	r2, [pc, #140]	@ (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006026:	4013      	ands	r3, r2
 8006028:	0019      	movs	r1, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	4b1b      	ldr	r3, [pc, #108]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006030:	430a      	orrs	r2, r1
 8006032:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	2380      	movs	r3, #128	@ 0x80
 800603a:	02db      	lsls	r3, r3, #11
 800603c:	4013      	ands	r3, r2
 800603e:	d009      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006040:	4b16      	ldr	r3, [pc, #88]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006044:	4a1c      	ldr	r2, [pc, #112]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006046:	4013      	ands	r3, r2
 8006048:	0019      	movs	r1, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691a      	ldr	r2, [r3, #16]
 800604e:	4b13      	ldr	r3, [pc, #76]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006050:	430a      	orrs	r2, r1
 8006052:	631a      	str	r2, [r3, #48]	@ 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2220      	movs	r2, #32
 800605a:	4013      	ands	r3, r2
 800605c:	d009      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800605e:	4b0f      	ldr	r3, [pc, #60]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006062:	2210      	movs	r2, #16
 8006064:	4393      	bics	r3, r2
 8006066:	0019      	movs	r1, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	695a      	ldr	r2, [r3, #20]
 800606c:	4b0b      	ldr	r3, [pc, #44]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800606e:	430a      	orrs	r2, r1
 8006070:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	2380      	movs	r3, #128	@ 0x80
 8006078:	00db      	lsls	r3, r3, #3
 800607a:	4013      	ands	r3, r2
 800607c:	d009      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800607e:	4b07      	ldr	r3, [pc, #28]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006082:	2240      	movs	r2, #64	@ 0x40
 8006084:	4393      	bics	r3, r2
 8006086:	0019      	movs	r1, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699a      	ldr	r2, [r3, #24]
 800608c:	4b03      	ldr	r3, [pc, #12]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800608e:	430a      	orrs	r2, r1
 8006090:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	0018      	movs	r0, r3
 8006096:	46bd      	mov	sp, r7
 8006098:	b006      	add	sp, #24
 800609a:	bd80      	pop	{r7, pc}
 800609c:	40021000 	.word	0x40021000
 80060a0:	40007000 	.word	0x40007000
 80060a4:	fffffcff 	.word	0xfffffcff
 80060a8:	fffeffff 	.word	0xfffeffff
 80060ac:	00001388 	.word	0x00001388
 80060b0:	efffffff 	.word	0xefffffff
 80060b4:	fffcffff 	.word	0xfffcffff
 80060b8:	fff3ffff 	.word	0xfff3ffff

080060bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e042      	b.n	8006154 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	223d      	movs	r2, #61	@ 0x3d
 80060d2:	5c9b      	ldrb	r3, [r3, r2]
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d107      	bne.n	80060ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	223c      	movs	r2, #60	@ 0x3c
 80060de:	2100      	movs	r1, #0
 80060e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	0018      	movs	r0, r3
 80060e6:	f7fe f811 	bl	800410c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	223d      	movs	r2, #61	@ 0x3d
 80060ee:	2102      	movs	r1, #2
 80060f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	3304      	adds	r3, #4
 80060fa:	0019      	movs	r1, r3
 80060fc:	0010      	movs	r0, r2
 80060fe:	f000 fc55 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2246      	movs	r2, #70	@ 0x46
 8006106:	2101      	movs	r1, #1
 8006108:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	223e      	movs	r2, #62	@ 0x3e
 800610e:	2101      	movs	r1, #1
 8006110:	5499      	strb	r1, [r3, r2]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	223f      	movs	r2, #63	@ 0x3f
 8006116:	2101      	movs	r1, #1
 8006118:	5499      	strb	r1, [r3, r2]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2240      	movs	r2, #64	@ 0x40
 800611e:	2101      	movs	r1, #1
 8006120:	5499      	strb	r1, [r3, r2]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2241      	movs	r2, #65	@ 0x41
 8006126:	2101      	movs	r1, #1
 8006128:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2242      	movs	r2, #66	@ 0x42
 800612e:	2101      	movs	r1, #1
 8006130:	5499      	strb	r1, [r3, r2]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2243      	movs	r2, #67	@ 0x43
 8006136:	2101      	movs	r1, #1
 8006138:	5499      	strb	r1, [r3, r2]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2244      	movs	r2, #68	@ 0x44
 800613e:	2101      	movs	r1, #1
 8006140:	5499      	strb	r1, [r3, r2]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2245      	movs	r2, #69	@ 0x45
 8006146:	2101      	movs	r1, #1
 8006148:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	223d      	movs	r2, #61	@ 0x3d
 800614e:	2101      	movs	r1, #1
 8006150:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	0018      	movs	r0, r3
 8006156:	46bd      	mov	sp, r7
 8006158:	b002      	add	sp, #8
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e042      	b.n	80061f4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	223d      	movs	r2, #61	@ 0x3d
 8006172:	5c9b      	ldrb	r3, [r3, r2]
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d107      	bne.n	800618a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	223c      	movs	r2, #60	@ 0x3c
 800617e:	2100      	movs	r1, #0
 8006180:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	0018      	movs	r0, r3
 8006186:	f000 f839 	bl	80061fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	223d      	movs	r2, #61	@ 0x3d
 800618e:	2102      	movs	r1, #2
 8006190:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	3304      	adds	r3, #4
 800619a:	0019      	movs	r1, r3
 800619c:	0010      	movs	r0, r2
 800619e:	f000 fc05 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2246      	movs	r2, #70	@ 0x46
 80061a6:	2101      	movs	r1, #1
 80061a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	223e      	movs	r2, #62	@ 0x3e
 80061ae:	2101      	movs	r1, #1
 80061b0:	5499      	strb	r1, [r3, r2]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	223f      	movs	r2, #63	@ 0x3f
 80061b6:	2101      	movs	r1, #1
 80061b8:	5499      	strb	r1, [r3, r2]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2240      	movs	r2, #64	@ 0x40
 80061be:	2101      	movs	r1, #1
 80061c0:	5499      	strb	r1, [r3, r2]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2241      	movs	r2, #65	@ 0x41
 80061c6:	2101      	movs	r1, #1
 80061c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2242      	movs	r2, #66	@ 0x42
 80061ce:	2101      	movs	r1, #1
 80061d0:	5499      	strb	r1, [r3, r2]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2243      	movs	r2, #67	@ 0x43
 80061d6:	2101      	movs	r1, #1
 80061d8:	5499      	strb	r1, [r3, r2]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2244      	movs	r2, #68	@ 0x44
 80061de:	2101      	movs	r1, #1
 80061e0:	5499      	strb	r1, [r3, r2]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2245      	movs	r2, #69	@ 0x45
 80061e6:	2101      	movs	r1, #1
 80061e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	223d      	movs	r2, #61	@ 0x3d
 80061ee:	2101      	movs	r1, #1
 80061f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	0018      	movs	r0, r3
 80061f6:	46bd      	mov	sp, r7
 80061f8:	b002      	add	sp, #8
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006204:	46c0      	nop			@ (mov r8, r8)
 8006206:	46bd      	mov	sp, r7
 8006208:	b002      	add	sp, #8
 800620a:	bd80      	pop	{r7, pc}

0800620c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b082      	sub	sp, #8
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e042      	b.n	80062a4 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	223d      	movs	r2, #61	@ 0x3d
 8006222:	5c9b      	ldrb	r3, [r3, r2]
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d107      	bne.n	800623a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	223c      	movs	r2, #60	@ 0x3c
 800622e:	2100      	movs	r1, #0
 8006230:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	0018      	movs	r0, r3
 8006236:	f7fd ff13 	bl	8004060 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	223d      	movs	r2, #61	@ 0x3d
 800623e:	2102      	movs	r1, #2
 8006240:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	3304      	adds	r3, #4
 800624a:	0019      	movs	r1, r3
 800624c:	0010      	movs	r0, r2
 800624e:	f000 fbad 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2246      	movs	r2, #70	@ 0x46
 8006256:	2101      	movs	r1, #1
 8006258:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	223e      	movs	r2, #62	@ 0x3e
 800625e:	2101      	movs	r1, #1
 8006260:	5499      	strb	r1, [r3, r2]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	223f      	movs	r2, #63	@ 0x3f
 8006266:	2101      	movs	r1, #1
 8006268:	5499      	strb	r1, [r3, r2]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2240      	movs	r2, #64	@ 0x40
 800626e:	2101      	movs	r1, #1
 8006270:	5499      	strb	r1, [r3, r2]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2241      	movs	r2, #65	@ 0x41
 8006276:	2101      	movs	r1, #1
 8006278:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2242      	movs	r2, #66	@ 0x42
 800627e:	2101      	movs	r1, #1
 8006280:	5499      	strb	r1, [r3, r2]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2243      	movs	r2, #67	@ 0x43
 8006286:	2101      	movs	r1, #1
 8006288:	5499      	strb	r1, [r3, r2]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2244      	movs	r2, #68	@ 0x44
 800628e:	2101      	movs	r1, #1
 8006290:	5499      	strb	r1, [r3, r2]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2245      	movs	r2, #69	@ 0x45
 8006296:	2101      	movs	r1, #1
 8006298:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	223d      	movs	r2, #61	@ 0x3d
 800629e:	2101      	movs	r1, #1
 80062a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	0018      	movs	r0, r3
 80062a6:	46bd      	mov	sp, r7
 80062a8:	b002      	add	sp, #8
 80062aa:	bd80      	pop	{r7, pc}

080062ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	2202      	movs	r2, #2
 80062c8:	4013      	ands	r3, r2
 80062ca:	d021      	beq.n	8006310 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2202      	movs	r2, #2
 80062d0:	4013      	ands	r3, r2
 80062d2:	d01d      	beq.n	8006310 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2203      	movs	r2, #3
 80062da:	4252      	negs	r2, r2
 80062dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	699b      	ldr	r3, [r3, #24]
 80062ea:	2203      	movs	r2, #3
 80062ec:	4013      	ands	r3, r2
 80062ee:	d004      	beq.n	80062fa <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	0018      	movs	r0, r3
 80062f4:	f7fc f888 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 80062f8:	e007      	b.n	800630a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	0018      	movs	r0, r3
 80062fe:	f000 fb3d 	bl	800697c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	0018      	movs	r0, r3
 8006306:	f000 fb41 	bl	800698c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2204      	movs	r2, #4
 8006314:	4013      	ands	r3, r2
 8006316:	d022      	beq.n	800635e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2204      	movs	r2, #4
 800631c:	4013      	ands	r3, r2
 800631e:	d01e      	beq.n	800635e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2205      	movs	r2, #5
 8006326:	4252      	negs	r2, r2
 8006328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2202      	movs	r2, #2
 800632e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	699a      	ldr	r2, [r3, #24]
 8006336:	23c0      	movs	r3, #192	@ 0xc0
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4013      	ands	r3, r2
 800633c:	d004      	beq.n	8006348 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	0018      	movs	r0, r3
 8006342:	f7fc f861 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 8006346:	e007      	b.n	8006358 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	0018      	movs	r0, r3
 800634c:	f000 fb16 	bl	800697c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	0018      	movs	r0, r3
 8006354:	f000 fb1a 	bl	800698c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2208      	movs	r2, #8
 8006362:	4013      	ands	r3, r2
 8006364:	d021      	beq.n	80063aa <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2208      	movs	r2, #8
 800636a:	4013      	ands	r3, r2
 800636c:	d01d      	beq.n	80063aa <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2209      	movs	r2, #9
 8006374:	4252      	negs	r2, r2
 8006376:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2204      	movs	r2, #4
 800637c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	2203      	movs	r2, #3
 8006386:	4013      	ands	r3, r2
 8006388:	d004      	beq.n	8006394 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	0018      	movs	r0, r3
 800638e:	f7fc f83b 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 8006392:	e007      	b.n	80063a4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	0018      	movs	r0, r3
 8006398:	f000 faf0 	bl	800697c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	0018      	movs	r0, r3
 80063a0:	f000 faf4 	bl	800698c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	2210      	movs	r2, #16
 80063ae:	4013      	ands	r3, r2
 80063b0:	d022      	beq.n	80063f8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2210      	movs	r2, #16
 80063b6:	4013      	ands	r3, r2
 80063b8:	d01e      	beq.n	80063f8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2211      	movs	r2, #17
 80063c0:	4252      	negs	r2, r2
 80063c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2208      	movs	r2, #8
 80063c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	69da      	ldr	r2, [r3, #28]
 80063d0:	23c0      	movs	r3, #192	@ 0xc0
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	4013      	ands	r3, r2
 80063d6:	d004      	beq.n	80063e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	0018      	movs	r0, r3
 80063dc:	f7fc f814 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 80063e0:	e007      	b.n	80063f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	0018      	movs	r0, r3
 80063e6:	f000 fac9 	bl	800697c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	0018      	movs	r0, r3
 80063ee:	f000 facd 	bl	800698c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2201      	movs	r2, #1
 80063fc:	4013      	ands	r3, r2
 80063fe:	d00c      	beq.n	800641a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2201      	movs	r2, #1
 8006404:	4013      	ands	r3, r2
 8006406:	d008      	beq.n	800641a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2202      	movs	r2, #2
 800640e:	4252      	negs	r2, r2
 8006410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	0018      	movs	r0, r3
 8006416:	f000 faa9 	bl	800696c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2280      	movs	r2, #128	@ 0x80
 800641e:	4013      	ands	r3, r2
 8006420:	d00c      	beq.n	800643c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2280      	movs	r2, #128	@ 0x80
 8006426:	4013      	ands	r3, r2
 8006428:	d008      	beq.n	800643c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2281      	movs	r2, #129	@ 0x81
 8006430:	4252      	negs	r2, r2
 8006432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	0018      	movs	r0, r3
 8006438:	f000 ff66 	bl	8007308 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2240      	movs	r2, #64	@ 0x40
 8006440:	4013      	ands	r3, r2
 8006442:	d00c      	beq.n	800645e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2240      	movs	r2, #64	@ 0x40
 8006448:	4013      	ands	r3, r2
 800644a:	d008      	beq.n	800645e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2241      	movs	r2, #65	@ 0x41
 8006452:	4252      	negs	r2, r2
 8006454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	0018      	movs	r0, r3
 800645a:	f000 fa9f 	bl	800699c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	2220      	movs	r2, #32
 8006462:	4013      	ands	r3, r2
 8006464:	d00c      	beq.n	8006480 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2220      	movs	r2, #32
 800646a:	4013      	ands	r3, r2
 800646c:	d008      	beq.n	8006480 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2221      	movs	r2, #33	@ 0x21
 8006474:	4252      	negs	r2, r2
 8006476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	0018      	movs	r0, r3
 800647c:	f000 ff3c 	bl	80072f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006480:	46c0      	nop			@ (mov r8, r8)
 8006482:	46bd      	mov	sp, r7
 8006484:	b004      	add	sp, #16
 8006486:	bd80      	pop	{r7, pc}

08006488 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006494:	2317      	movs	r3, #23
 8006496:	18fb      	adds	r3, r7, r3
 8006498:	2200      	movs	r2, #0
 800649a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	223c      	movs	r2, #60	@ 0x3c
 80064a0:	5c9b      	ldrb	r3, [r3, r2]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d101      	bne.n	80064aa <HAL_TIM_IC_ConfigChannel+0x22>
 80064a6:	2302      	movs	r3, #2
 80064a8:	e08c      	b.n	80065c4 <HAL_TIM_IC_ConfigChannel+0x13c>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	223c      	movs	r2, #60	@ 0x3c
 80064ae:	2101      	movs	r1, #1
 80064b0:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d11b      	bne.n	80064f0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80064c8:	f000 fcfa 	bl	8006ec0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699a      	ldr	r2, [r3, #24]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	210c      	movs	r1, #12
 80064d8:	438a      	bics	r2, r1
 80064da:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	6999      	ldr	r1, [r3, #24]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	689a      	ldr	r2, [r3, #8]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	619a      	str	r2, [r3, #24]
 80064ee:	e062      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2b04      	cmp	r3, #4
 80064f4:	d11c      	bne.n	8006530 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006506:	f000 fd65 	bl	8006fd4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	699a      	ldr	r2, [r3, #24]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	492d      	ldr	r1, [pc, #180]	@ (80065cc <HAL_TIM_IC_ConfigChannel+0x144>)
 8006516:	400a      	ands	r2, r1
 8006518:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6999      	ldr	r1, [r3, #24]
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	021a      	lsls	r2, r3, #8
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	430a      	orrs	r2, r1
 800652c:	619a      	str	r2, [r3, #24]
 800652e:	e042      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b08      	cmp	r3, #8
 8006534:	d11b      	bne.n	800656e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006546:	f000 fdb9 	bl	80070bc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	210c      	movs	r1, #12
 8006556:	438a      	bics	r2, r1
 8006558:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69d9      	ldr	r1, [r3, #28]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	689a      	ldr	r2, [r3, #8]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	61da      	str	r2, [r3, #28]
 800656c:	e023      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b0c      	cmp	r3, #12
 8006572:	d11c      	bne.n	80065ae <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006584:	f000 fdda 	bl	800713c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	69da      	ldr	r2, [r3, #28]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	490e      	ldr	r1, [pc, #56]	@ (80065cc <HAL_TIM_IC_ConfigChannel+0x144>)
 8006594:	400a      	ands	r2, r1
 8006596:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	69d9      	ldr	r1, [r3, #28]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	021a      	lsls	r2, r3, #8
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	61da      	str	r2, [r3, #28]
 80065ac:	e003      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 80065ae:	2317      	movs	r3, #23
 80065b0:	18fb      	adds	r3, r7, r3
 80065b2:	2201      	movs	r2, #1
 80065b4:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	223c      	movs	r2, #60	@ 0x3c
 80065ba:	2100      	movs	r1, #0
 80065bc:	5499      	strb	r1, [r3, r2]

  return status;
 80065be:	2317      	movs	r3, #23
 80065c0:	18fb      	adds	r3, r7, r3
 80065c2:	781b      	ldrb	r3, [r3, #0]
}
 80065c4:	0018      	movs	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	b006      	add	sp, #24
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	fffff3ff 	.word	0xfffff3ff

080065d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065dc:	2317      	movs	r3, #23
 80065de:	18fb      	adds	r3, r7, r3
 80065e0:	2200      	movs	r2, #0
 80065e2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	223c      	movs	r2, #60	@ 0x3c
 80065e8:	5c9b      	ldrb	r3, [r3, r2]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d101      	bne.n	80065f2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80065ee:	2302      	movs	r3, #2
 80065f0:	e0ad      	b.n	800674e <HAL_TIM_PWM_ConfigChannel+0x17e>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	223c      	movs	r2, #60	@ 0x3c
 80065f6:	2101      	movs	r1, #1
 80065f8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b0c      	cmp	r3, #12
 80065fe:	d100      	bne.n	8006602 <HAL_TIM_PWM_ConfigChannel+0x32>
 8006600:	e076      	b.n	80066f0 <HAL_TIM_PWM_ConfigChannel+0x120>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2b0c      	cmp	r3, #12
 8006606:	d900      	bls.n	800660a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006608:	e095      	b.n	8006736 <HAL_TIM_PWM_ConfigChannel+0x166>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2b08      	cmp	r3, #8
 800660e:	d04e      	beq.n	80066ae <HAL_TIM_PWM_ConfigChannel+0xde>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b08      	cmp	r3, #8
 8006614:	d900      	bls.n	8006618 <HAL_TIM_PWM_ConfigChannel+0x48>
 8006616:	e08e      	b.n	8006736 <HAL_TIM_PWM_ConfigChannel+0x166>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_TIM_PWM_ConfigChannel+0x56>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b04      	cmp	r3, #4
 8006622:	d021      	beq.n	8006668 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006624:	e087      	b.n	8006736 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68ba      	ldr	r2, [r7, #8]
 800662c:	0011      	movs	r1, r2
 800662e:	0018      	movs	r0, r3
 8006630:	f000 fa4a 	bl	8006ac8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699a      	ldr	r2, [r3, #24]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2108      	movs	r1, #8
 8006640:	430a      	orrs	r2, r1
 8006642:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	699a      	ldr	r2, [r3, #24]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2104      	movs	r1, #4
 8006650:	438a      	bics	r2, r1
 8006652:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6999      	ldr	r1, [r3, #24]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	691a      	ldr	r2, [r3, #16]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	619a      	str	r2, [r3, #24]
      break;
 8006666:	e06b      	b.n	8006740 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	0011      	movs	r1, r2
 8006670:	0018      	movs	r0, r3
 8006672:	f000 fab1 	bl	8006bd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	699a      	ldr	r2, [r3, #24]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2180      	movs	r1, #128	@ 0x80
 8006682:	0109      	lsls	r1, r1, #4
 8006684:	430a      	orrs	r2, r1
 8006686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	699a      	ldr	r2, [r3, #24]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4931      	ldr	r1, [pc, #196]	@ (8006758 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006694:	400a      	ands	r2, r1
 8006696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6999      	ldr	r1, [r3, #24]
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	021a      	lsls	r2, r3, #8
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	430a      	orrs	r2, r1
 80066aa:	619a      	str	r2, [r3, #24]
      break;
 80066ac:	e048      	b.n	8006740 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	0011      	movs	r1, r2
 80066b6:	0018      	movs	r0, r3
 80066b8:	f000 fb12 	bl	8006ce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	69da      	ldr	r2, [r3, #28]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2108      	movs	r1, #8
 80066c8:	430a      	orrs	r2, r1
 80066ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	69da      	ldr	r2, [r3, #28]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2104      	movs	r1, #4
 80066d8:	438a      	bics	r2, r1
 80066da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	69d9      	ldr	r1, [r3, #28]
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	691a      	ldr	r2, [r3, #16]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	61da      	str	r2, [r3, #28]
      break;
 80066ee:	e027      	b.n	8006740 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	0011      	movs	r1, r2
 80066f8:	0018      	movs	r0, r3
 80066fa:	f000 fb77 	bl	8006dec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	69da      	ldr	r2, [r3, #28]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2180      	movs	r1, #128	@ 0x80
 800670a:	0109      	lsls	r1, r1, #4
 800670c:	430a      	orrs	r2, r1
 800670e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	69da      	ldr	r2, [r3, #28]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	490f      	ldr	r1, [pc, #60]	@ (8006758 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800671c:	400a      	ands	r2, r1
 800671e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69d9      	ldr	r1, [r3, #28]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	021a      	lsls	r2, r3, #8
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	430a      	orrs	r2, r1
 8006732:	61da      	str	r2, [r3, #28]
      break;
 8006734:	e004      	b.n	8006740 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8006736:	2317      	movs	r3, #23
 8006738:	18fb      	adds	r3, r7, r3
 800673a:	2201      	movs	r2, #1
 800673c:	701a      	strb	r2, [r3, #0]
      break;
 800673e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	223c      	movs	r2, #60	@ 0x3c
 8006744:	2100      	movs	r1, #0
 8006746:	5499      	strb	r1, [r3, r2]

  return status;
 8006748:	2317      	movs	r3, #23
 800674a:	18fb      	adds	r3, r7, r3
 800674c:	781b      	ldrb	r3, [r3, #0]
}
 800674e:	0018      	movs	r0, r3
 8006750:	46bd      	mov	sp, r7
 8006752:	b006      	add	sp, #24
 8006754:	bd80      	pop	{r7, pc}
 8006756:	46c0      	nop			@ (mov r8, r8)
 8006758:	fffffbff 	.word	0xfffffbff

0800675c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006766:	230f      	movs	r3, #15
 8006768:	18fb      	adds	r3, r7, r3
 800676a:	2200      	movs	r2, #0
 800676c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	223c      	movs	r2, #60	@ 0x3c
 8006772:	5c9b      	ldrb	r3, [r3, r2]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d101      	bne.n	800677c <HAL_TIM_ConfigClockSource+0x20>
 8006778:	2302      	movs	r3, #2
 800677a:	e0bc      	b.n	80068f6 <HAL_TIM_ConfigClockSource+0x19a>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	223c      	movs	r2, #60	@ 0x3c
 8006780:	2101      	movs	r1, #1
 8006782:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	223d      	movs	r2, #61	@ 0x3d
 8006788:	2102      	movs	r1, #2
 800678a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	2277      	movs	r2, #119	@ 0x77
 8006798:	4393      	bics	r3, r2
 800679a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	4a58      	ldr	r2, [pc, #352]	@ (8006900 <HAL_TIM_ConfigClockSource+0x1a4>)
 80067a0:	4013      	ands	r3, r2
 80067a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2280      	movs	r2, #128	@ 0x80
 80067b2:	0192      	lsls	r2, r2, #6
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d040      	beq.n	800683a <HAL_TIM_ConfigClockSource+0xde>
 80067b8:	2280      	movs	r2, #128	@ 0x80
 80067ba:	0192      	lsls	r2, r2, #6
 80067bc:	4293      	cmp	r3, r2
 80067be:	d900      	bls.n	80067c2 <HAL_TIM_ConfigClockSource+0x66>
 80067c0:	e088      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067c2:	2280      	movs	r2, #128	@ 0x80
 80067c4:	0152      	lsls	r2, r2, #5
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d100      	bne.n	80067cc <HAL_TIM_ConfigClockSource+0x70>
 80067ca:	e088      	b.n	80068de <HAL_TIM_ConfigClockSource+0x182>
 80067cc:	2280      	movs	r2, #128	@ 0x80
 80067ce:	0152      	lsls	r2, r2, #5
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d900      	bls.n	80067d6 <HAL_TIM_ConfigClockSource+0x7a>
 80067d4:	e07e      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067d6:	2b70      	cmp	r3, #112	@ 0x70
 80067d8:	d018      	beq.n	800680c <HAL_TIM_ConfigClockSource+0xb0>
 80067da:	d900      	bls.n	80067de <HAL_TIM_ConfigClockSource+0x82>
 80067dc:	e07a      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067de:	2b60      	cmp	r3, #96	@ 0x60
 80067e0:	d04f      	beq.n	8006882 <HAL_TIM_ConfigClockSource+0x126>
 80067e2:	d900      	bls.n	80067e6 <HAL_TIM_ConfigClockSource+0x8a>
 80067e4:	e076      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067e6:	2b50      	cmp	r3, #80	@ 0x50
 80067e8:	d03b      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0x106>
 80067ea:	d900      	bls.n	80067ee <HAL_TIM_ConfigClockSource+0x92>
 80067ec:	e072      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067ee:	2b40      	cmp	r3, #64	@ 0x40
 80067f0:	d057      	beq.n	80068a2 <HAL_TIM_ConfigClockSource+0x146>
 80067f2:	d900      	bls.n	80067f6 <HAL_TIM_ConfigClockSource+0x9a>
 80067f4:	e06e      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067f6:	2b30      	cmp	r3, #48	@ 0x30
 80067f8:	d063      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x166>
 80067fa:	d86b      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d060      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x166>
 8006800:	d868      	bhi.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
 8006802:	2b00      	cmp	r3, #0
 8006804:	d05d      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x166>
 8006806:	2b10      	cmp	r3, #16
 8006808:	d05b      	beq.n	80068c2 <HAL_TIM_ConfigClockSource+0x166>
 800680a:	e063      	b.n	80068d4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800681c:	f000 fcee 	bl	80071fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2277      	movs	r2, #119	@ 0x77
 800682c:	4313      	orrs	r3, r2
 800682e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	609a      	str	r2, [r3, #8]
      break;
 8006838:	e052      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800684a:	f000 fcd7 	bl	80071fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689a      	ldr	r2, [r3, #8]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2180      	movs	r1, #128	@ 0x80
 800685a:	01c9      	lsls	r1, r1, #7
 800685c:	430a      	orrs	r2, r1
 800685e:	609a      	str	r2, [r3, #8]
      break;
 8006860:	e03e      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800686e:	001a      	movs	r2, r3
 8006870:	f000 fb82 	bl	8006f78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2150      	movs	r1, #80	@ 0x50
 800687a:	0018      	movs	r0, r3
 800687c:	f000 fca4 	bl	80071c8 <TIM_ITRx_SetConfig>
      break;
 8006880:	e02e      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800688e:	001a      	movs	r2, r3
 8006890:	f000 fbe2 	bl	8007058 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2160      	movs	r1, #96	@ 0x60
 800689a:	0018      	movs	r0, r3
 800689c:	f000 fc94 	bl	80071c8 <TIM_ITRx_SetConfig>
      break;
 80068a0:	e01e      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ae:	001a      	movs	r2, r3
 80068b0:	f000 fb62 	bl	8006f78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2140      	movs	r1, #64	@ 0x40
 80068ba:	0018      	movs	r0, r3
 80068bc:	f000 fc84 	bl	80071c8 <TIM_ITRx_SetConfig>
      break;
 80068c0:	e00e      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	0019      	movs	r1, r3
 80068cc:	0010      	movs	r0, r2
 80068ce:	f000 fc7b 	bl	80071c8 <TIM_ITRx_SetConfig>
      break;
 80068d2:	e005      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80068d4:	230f      	movs	r3, #15
 80068d6:	18fb      	adds	r3, r7, r3
 80068d8:	2201      	movs	r2, #1
 80068da:	701a      	strb	r2, [r3, #0]
      break;
 80068dc:	e000      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80068de:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	223d      	movs	r2, #61	@ 0x3d
 80068e4:	2101      	movs	r1, #1
 80068e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	223c      	movs	r2, #60	@ 0x3c
 80068ec:	2100      	movs	r1, #0
 80068ee:	5499      	strb	r1, [r3, r2]

  return status;
 80068f0:	230f      	movs	r3, #15
 80068f2:	18fb      	adds	r3, r7, r3
 80068f4:	781b      	ldrb	r3, [r3, #0]
}
 80068f6:	0018      	movs	r0, r3
 80068f8:	46bd      	mov	sp, r7
 80068fa:	b004      	add	sp, #16
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	46c0      	nop			@ (mov r8, r8)
 8006900:	ffff00ff 	.word	0xffff00ff

08006904 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	2b0c      	cmp	r3, #12
 8006916:	d01e      	beq.n	8006956 <HAL_TIM_ReadCapturedValue+0x52>
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	2b0c      	cmp	r3, #12
 800691c:	d820      	bhi.n	8006960 <HAL_TIM_ReadCapturedValue+0x5c>
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b08      	cmp	r3, #8
 8006922:	d013      	beq.n	800694c <HAL_TIM_ReadCapturedValue+0x48>
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	2b08      	cmp	r3, #8
 8006928:	d81a      	bhi.n	8006960 <HAL_TIM_ReadCapturedValue+0x5c>
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d003      	beq.n	8006938 <HAL_TIM_ReadCapturedValue+0x34>
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	2b04      	cmp	r3, #4
 8006934:	d005      	beq.n	8006942 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8006936:	e013      	b.n	8006960 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800693e:	60fb      	str	r3, [r7, #12]
      break;
 8006940:	e00f      	b.n	8006962 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	60fb      	str	r3, [r7, #12]
      break;
 800694a:	e00a      	b.n	8006962 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006952:	60fb      	str	r3, [r7, #12]
      break;
 8006954:	e005      	b.n	8006962 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695c:	60fb      	str	r3, [r7, #12]
      break;
 800695e:	e000      	b.n	8006962 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8006960:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 8006962:	68fb      	ldr	r3, [r7, #12]
}
 8006964:	0018      	movs	r0, r3
 8006966:	46bd      	mov	sp, r7
 8006968:	b004      	add	sp, #16
 800696a:	bd80      	pop	{r7, pc}

0800696c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006974:	46c0      	nop			@ (mov r8, r8)
 8006976:	46bd      	mov	sp, r7
 8006978:	b002      	add	sp, #8
 800697a:	bd80      	pop	{r7, pc}

0800697c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006984:	46c0      	nop			@ (mov r8, r8)
 8006986:	46bd      	mov	sp, r7
 8006988:	b002      	add	sp, #8
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006994:	46c0      	nop			@ (mov r8, r8)
 8006996:	46bd      	mov	sp, r7
 8006998:	b002      	add	sp, #8
 800699a:	bd80      	pop	{r7, pc}

0800699c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069a4:	46c0      	nop			@ (mov r8, r8)
 80069a6:	46bd      	mov	sp, r7
 80069a8:	b002      	add	sp, #8
 80069aa:	bd80      	pop	{r7, pc}

080069ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a3b      	ldr	r2, [pc, #236]	@ (8006aac <TIM_Base_SetConfig+0x100>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d008      	beq.n	80069d6 <TIM_Base_SetConfig+0x2a>
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	2380      	movs	r3, #128	@ 0x80
 80069c8:	05db      	lsls	r3, r3, #23
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d003      	beq.n	80069d6 <TIM_Base_SetConfig+0x2a>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a37      	ldr	r2, [pc, #220]	@ (8006ab0 <TIM_Base_SetConfig+0x104>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d108      	bne.n	80069e8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2270      	movs	r2, #112	@ 0x70
 80069da:	4393      	bics	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a30      	ldr	r2, [pc, #192]	@ (8006aac <TIM_Base_SetConfig+0x100>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d018      	beq.n	8006a22 <TIM_Base_SetConfig+0x76>
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	2380      	movs	r3, #128	@ 0x80
 80069f4:	05db      	lsls	r3, r3, #23
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d013      	beq.n	8006a22 <TIM_Base_SetConfig+0x76>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a2c      	ldr	r2, [pc, #176]	@ (8006ab0 <TIM_Base_SetConfig+0x104>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00f      	beq.n	8006a22 <TIM_Base_SetConfig+0x76>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a2b      	ldr	r2, [pc, #172]	@ (8006ab4 <TIM_Base_SetConfig+0x108>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d00b      	beq.n	8006a22 <TIM_Base_SetConfig+0x76>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ab8 <TIM_Base_SetConfig+0x10c>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d007      	beq.n	8006a22 <TIM_Base_SetConfig+0x76>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a29      	ldr	r2, [pc, #164]	@ (8006abc <TIM_Base_SetConfig+0x110>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d003      	beq.n	8006a22 <TIM_Base_SetConfig+0x76>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a28      	ldr	r2, [pc, #160]	@ (8006ac0 <TIM_Base_SetConfig+0x114>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d108      	bne.n	8006a34 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4a27      	ldr	r2, [pc, #156]	@ (8006ac4 <TIM_Base_SetConfig+0x118>)
 8006a26:	4013      	ands	r3, r2
 8006a28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2280      	movs	r2, #128	@ 0x80
 8006a38:	4393      	bics	r3, r2
 8006a3a:	001a      	movs	r2, r3
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	689a      	ldr	r2, [r3, #8]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a13      	ldr	r2, [pc, #76]	@ (8006aac <TIM_Base_SetConfig+0x100>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00b      	beq.n	8006a7a <TIM_Base_SetConfig+0xce>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a14      	ldr	r2, [pc, #80]	@ (8006ab8 <TIM_Base_SetConfig+0x10c>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d007      	beq.n	8006a7a <TIM_Base_SetConfig+0xce>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a13      	ldr	r2, [pc, #76]	@ (8006abc <TIM_Base_SetConfig+0x110>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d003      	beq.n	8006a7a <TIM_Base_SetConfig+0xce>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a12      	ldr	r2, [pc, #72]	@ (8006ac0 <TIM_Base_SetConfig+0x114>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d103      	bne.n	8006a82 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	691a      	ldr	r2, [r3, #16]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	4013      	ands	r3, r2
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d106      	bne.n	8006aa2 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	4393      	bics	r3, r2
 8006a9c:	001a      	movs	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	611a      	str	r2, [r3, #16]
  }
}
 8006aa2:	46c0      	nop			@ (mov r8, r8)
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	b004      	add	sp, #16
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	46c0      	nop			@ (mov r8, r8)
 8006aac:	40012c00 	.word	0x40012c00
 8006ab0:	40000400 	.word	0x40000400
 8006ab4:	40002000 	.word	0x40002000
 8006ab8:	40014000 	.word	0x40014000
 8006abc:	40014400 	.word	0x40014400
 8006ac0:	40014800 	.word	0x40014800
 8006ac4:	fffffcff 	.word	0xfffffcff

08006ac8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a1b      	ldr	r3, [r3, #32]
 8006adc:	2201      	movs	r2, #1
 8006ade:	4393      	bics	r3, r2
 8006ae0:	001a      	movs	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2270      	movs	r2, #112	@ 0x70
 8006af6:	4393      	bics	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2203      	movs	r2, #3
 8006afe:	4393      	bics	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	4393      	bics	r3, r2
 8006b12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a27      	ldr	r2, [pc, #156]	@ (8006bc0 <TIM_OC1_SetConfig+0xf8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d00b      	beq.n	8006b3e <TIM_OC1_SetConfig+0x76>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a26      	ldr	r2, [pc, #152]	@ (8006bc4 <TIM_OC1_SetConfig+0xfc>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d007      	beq.n	8006b3e <TIM_OC1_SetConfig+0x76>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a25      	ldr	r2, [pc, #148]	@ (8006bc8 <TIM_OC1_SetConfig+0x100>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d003      	beq.n	8006b3e <TIM_OC1_SetConfig+0x76>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a24      	ldr	r2, [pc, #144]	@ (8006bcc <TIM_OC1_SetConfig+0x104>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d10c      	bne.n	8006b58 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2208      	movs	r2, #8
 8006b42:	4393      	bics	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	2204      	movs	r2, #4
 8006b54:	4393      	bics	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a19      	ldr	r2, [pc, #100]	@ (8006bc0 <TIM_OC1_SetConfig+0xf8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d00b      	beq.n	8006b78 <TIM_OC1_SetConfig+0xb0>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a18      	ldr	r2, [pc, #96]	@ (8006bc4 <TIM_OC1_SetConfig+0xfc>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d007      	beq.n	8006b78 <TIM_OC1_SetConfig+0xb0>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a17      	ldr	r2, [pc, #92]	@ (8006bc8 <TIM_OC1_SetConfig+0x100>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d003      	beq.n	8006b78 <TIM_OC1_SetConfig+0xb0>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a16      	ldr	r2, [pc, #88]	@ (8006bcc <TIM_OC1_SetConfig+0x104>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d111      	bne.n	8006b9c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	4a15      	ldr	r2, [pc, #84]	@ (8006bd0 <TIM_OC1_SetConfig+0x108>)
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	4a14      	ldr	r2, [pc, #80]	@ (8006bd4 <TIM_OC1_SetConfig+0x10c>)
 8006b84:	4013      	ands	r3, r2
 8006b86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	693a      	ldr	r2, [r7, #16]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	621a      	str	r2, [r3, #32]
}
 8006bb6:	46c0      	nop			@ (mov r8, r8)
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	b006      	add	sp, #24
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	46c0      	nop			@ (mov r8, r8)
 8006bc0:	40012c00 	.word	0x40012c00
 8006bc4:	40014000 	.word	0x40014000
 8006bc8:	40014400 	.word	0x40014400
 8006bcc:	40014800 	.word	0x40014800
 8006bd0:	fffffeff 	.word	0xfffffeff
 8006bd4:	fffffdff 	.word	0xfffffdff

08006bd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b086      	sub	sp, #24
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a1b      	ldr	r3, [r3, #32]
 8006bec:	2210      	movs	r2, #16
 8006bee:	4393      	bics	r3, r2
 8006bf0:	001a      	movs	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	4a2e      	ldr	r2, [pc, #184]	@ (8006cc0 <TIM_OC2_SetConfig+0xe8>)
 8006c06:	4013      	ands	r3, r2
 8006c08:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc4 <TIM_OC2_SetConfig+0xec>)
 8006c0e:	4013      	ands	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	021b      	lsls	r3, r3, #8
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2220      	movs	r2, #32
 8006c22:	4393      	bics	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	011b      	lsls	r3, r3, #4
 8006c2c:	697a      	ldr	r2, [r7, #20]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a24      	ldr	r2, [pc, #144]	@ (8006cc8 <TIM_OC2_SetConfig+0xf0>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d10d      	bne.n	8006c56 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	2280      	movs	r2, #128	@ 0x80
 8006c3e:	4393      	bics	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	011b      	lsls	r3, r3, #4
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2240      	movs	r2, #64	@ 0x40
 8006c52:	4393      	bics	r3, r2
 8006c54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a1b      	ldr	r2, [pc, #108]	@ (8006cc8 <TIM_OC2_SetConfig+0xf0>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d00b      	beq.n	8006c76 <TIM_OC2_SetConfig+0x9e>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a1a      	ldr	r2, [pc, #104]	@ (8006ccc <TIM_OC2_SetConfig+0xf4>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d007      	beq.n	8006c76 <TIM_OC2_SetConfig+0x9e>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a19      	ldr	r2, [pc, #100]	@ (8006cd0 <TIM_OC2_SetConfig+0xf8>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d003      	beq.n	8006c76 <TIM_OC2_SetConfig+0x9e>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a18      	ldr	r2, [pc, #96]	@ (8006cd4 <TIM_OC2_SetConfig+0xfc>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d113      	bne.n	8006c9e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	4a17      	ldr	r2, [pc, #92]	@ (8006cd8 <TIM_OC2_SetConfig+0x100>)
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	4a16      	ldr	r2, [pc, #88]	@ (8006cdc <TIM_OC2_SetConfig+0x104>)
 8006c82:	4013      	ands	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	621a      	str	r2, [r3, #32]
}
 8006cb8:	46c0      	nop			@ (mov r8, r8)
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	b006      	add	sp, #24
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	ffff8fff 	.word	0xffff8fff
 8006cc4:	fffffcff 	.word	0xfffffcff
 8006cc8:	40012c00 	.word	0x40012c00
 8006ccc:	40014000 	.word	0x40014000
 8006cd0:	40014400 	.word	0x40014400
 8006cd4:	40014800 	.word	0x40014800
 8006cd8:	fffffbff 	.word	0xfffffbff
 8006cdc:	fffff7ff 	.word	0xfffff7ff

08006ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	4a33      	ldr	r2, [pc, #204]	@ (8006dc4 <TIM_OC3_SetConfig+0xe4>)
 8006cf6:	401a      	ands	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2270      	movs	r2, #112	@ 0x70
 8006d0c:	4393      	bics	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2203      	movs	r2, #3
 8006d14:	4393      	bics	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	4a28      	ldr	r2, [pc, #160]	@ (8006dc8 <TIM_OC3_SetConfig+0xe8>)
 8006d26:	4013      	ands	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	021b      	lsls	r3, r3, #8
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a24      	ldr	r2, [pc, #144]	@ (8006dcc <TIM_OC3_SetConfig+0xec>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d10d      	bne.n	8006d5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	4a23      	ldr	r2, [pc, #140]	@ (8006dd0 <TIM_OC3_SetConfig+0xf0>)
 8006d42:	4013      	ands	r3, r2
 8006d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	021b      	lsls	r3, r3, #8
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	4a1f      	ldr	r2, [pc, #124]	@ (8006dd4 <TIM_OC3_SetConfig+0xf4>)
 8006d56:	4013      	ands	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006dcc <TIM_OC3_SetConfig+0xec>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d00b      	beq.n	8006d7a <TIM_OC3_SetConfig+0x9a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a1c      	ldr	r2, [pc, #112]	@ (8006dd8 <TIM_OC3_SetConfig+0xf8>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d007      	beq.n	8006d7a <TIM_OC3_SetConfig+0x9a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8006ddc <TIM_OC3_SetConfig+0xfc>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d003      	beq.n	8006d7a <TIM_OC3_SetConfig+0x9a>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a1a      	ldr	r2, [pc, #104]	@ (8006de0 <TIM_OC3_SetConfig+0x100>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d113      	bne.n	8006da2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	4a19      	ldr	r2, [pc, #100]	@ (8006de4 <TIM_OC3_SetConfig+0x104>)
 8006d7e:	4013      	ands	r3, r2
 8006d80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	4a18      	ldr	r2, [pc, #96]	@ (8006de8 <TIM_OC3_SetConfig+0x108>)
 8006d86:	4013      	ands	r3, r2
 8006d88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	011b      	lsls	r3, r3, #4
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	621a      	str	r2, [r3, #32]
}
 8006dbc:	46c0      	nop			@ (mov r8, r8)
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	b006      	add	sp, #24
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	fffffeff 	.word	0xfffffeff
 8006dc8:	fffffdff 	.word	0xfffffdff
 8006dcc:	40012c00 	.word	0x40012c00
 8006dd0:	fffff7ff 	.word	0xfffff7ff
 8006dd4:	fffffbff 	.word	0xfffffbff
 8006dd8:	40014000 	.word	0x40014000
 8006ddc:	40014400 	.word	0x40014400
 8006de0:	40014800 	.word	0x40014800
 8006de4:	ffffefff 	.word	0xffffefff
 8006de8:	ffffdfff 	.word	0xffffdfff

08006dec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b086      	sub	sp, #24
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	4a26      	ldr	r2, [pc, #152]	@ (8006e9c <TIM_OC4_SetConfig+0xb0>)
 8006e02:	401a      	ands	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	69db      	ldr	r3, [r3, #28]
 8006e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	4a22      	ldr	r2, [pc, #136]	@ (8006ea0 <TIM_OC4_SetConfig+0xb4>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	4a21      	ldr	r2, [pc, #132]	@ (8006ea4 <TIM_OC4_SetConfig+0xb8>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	021b      	lsls	r3, r3, #8
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea8 <TIM_OC4_SetConfig+0xbc>)
 8006e34:	4013      	ands	r3, r2
 8006e36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	031b      	lsls	r3, r3, #12
 8006e3e:	693a      	ldr	r2, [r7, #16]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a19      	ldr	r2, [pc, #100]	@ (8006eac <TIM_OC4_SetConfig+0xc0>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d00b      	beq.n	8006e64 <TIM_OC4_SetConfig+0x78>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	@ (8006eb0 <TIM_OC4_SetConfig+0xc4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d007      	beq.n	8006e64 <TIM_OC4_SetConfig+0x78>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a17      	ldr	r2, [pc, #92]	@ (8006eb4 <TIM_OC4_SetConfig+0xc8>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d003      	beq.n	8006e64 <TIM_OC4_SetConfig+0x78>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a16      	ldr	r2, [pc, #88]	@ (8006eb8 <TIM_OC4_SetConfig+0xcc>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d109      	bne.n	8006e78 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	4a15      	ldr	r2, [pc, #84]	@ (8006ebc <TIM_OC4_SetConfig+0xd0>)
 8006e68:	4013      	ands	r3, r2
 8006e6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	019b      	lsls	r3, r3, #6
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	697a      	ldr	r2, [r7, #20]
 8006e7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	685a      	ldr	r2, [r3, #4]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	621a      	str	r2, [r3, #32]
}
 8006e92:	46c0      	nop			@ (mov r8, r8)
 8006e94:	46bd      	mov	sp, r7
 8006e96:	b006      	add	sp, #24
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	46c0      	nop			@ (mov r8, r8)
 8006e9c:	ffffefff 	.word	0xffffefff
 8006ea0:	ffff8fff 	.word	0xffff8fff
 8006ea4:	fffffcff 	.word	0xfffffcff
 8006ea8:	ffffdfff 	.word	0xffffdfff
 8006eac:	40012c00 	.word	0x40012c00
 8006eb0:	40014000 	.word	0x40014000
 8006eb4:	40014400 	.word	0x40014400
 8006eb8:	40014800 	.word	0x40014800
 8006ebc:	ffffbfff 	.word	0xffffbfff

08006ec0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
 8006ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	4393      	bics	r3, r2
 8006edc:	001a      	movs	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4a20      	ldr	r2, [pc, #128]	@ (8006f6c <TIM_TI1_SetConfig+0xac>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00c      	beq.n	8006f0a <TIM_TI1_SetConfig+0x4a>
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	2380      	movs	r3, #128	@ 0x80
 8006ef4:	05db      	lsls	r3, r3, #23
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d007      	beq.n	8006f0a <TIM_TI1_SetConfig+0x4a>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	4a1c      	ldr	r2, [pc, #112]	@ (8006f70 <TIM_TI1_SetConfig+0xb0>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d003      	beq.n	8006f0a <TIM_TI1_SetConfig+0x4a>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	4a1b      	ldr	r2, [pc, #108]	@ (8006f74 <TIM_TI1_SetConfig+0xb4>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d101      	bne.n	8006f0e <TIM_TI1_SetConfig+0x4e>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e000      	b.n	8006f10 <TIM_TI1_SetConfig+0x50>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d008      	beq.n	8006f26 <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	2203      	movs	r2, #3
 8006f18:	4393      	bics	r3, r2
 8006f1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]
 8006f24:	e003      	b.n	8006f2e <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	22f0      	movs	r2, #240	@ 0xf0
 8006f32:	4393      	bics	r3, r2
 8006f34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	22ff      	movs	r2, #255	@ 0xff
 8006f3c:	4013      	ands	r3, r2
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	220a      	movs	r2, #10
 8006f48:	4393      	bics	r3, r2
 8006f4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	220a      	movs	r2, #10
 8006f50:	4013      	ands	r3, r2
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	621a      	str	r2, [r3, #32]
}
 8006f64:	46c0      	nop			@ (mov r8, r8)
 8006f66:	46bd      	mov	sp, r7
 8006f68:	b006      	add	sp, #24
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	40012c00 	.word	0x40012c00
 8006f70:	40000400 	.word	0x40000400
 8006f74:	40014000 	.word	0x40014000

08006f78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6a1b      	ldr	r3, [r3, #32]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	4393      	bics	r3, r2
 8006f92:	001a      	movs	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	22f0      	movs	r2, #240	@ 0xf0
 8006fa2:	4393      	bics	r3, r2
 8006fa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	011b      	lsls	r3, r3, #4
 8006faa:	693a      	ldr	r2, [r7, #16]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	220a      	movs	r2, #10
 8006fb4:	4393      	bics	r3, r2
 8006fb6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fb8:	697a      	ldr	r2, [r7, #20]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	697a      	ldr	r2, [r7, #20]
 8006fca:	621a      	str	r2, [r3, #32]
}
 8006fcc:	46c0      	nop			@ (mov r8, r8)
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	b006      	add	sp, #24
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]
 8006fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6a1b      	ldr	r3, [r3, #32]
 8006fec:	2210      	movs	r2, #16
 8006fee:	4393      	bics	r3, r2
 8006ff0:	001a      	movs	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	699b      	ldr	r3, [r3, #24]
 8006ffa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	4a14      	ldr	r2, [pc, #80]	@ (8007050 <TIM_TI2_SetConfig+0x7c>)
 8007000:	4013      	ands	r3, r2
 8007002:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	021b      	lsls	r3, r3, #8
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	4313      	orrs	r3, r2
 800700c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	4a10      	ldr	r2, [pc, #64]	@ (8007054 <TIM_TI2_SetConfig+0x80>)
 8007012:	4013      	ands	r3, r2
 8007014:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	031b      	lsls	r3, r3, #12
 800701a:	041b      	lsls	r3, r3, #16
 800701c:	0c1b      	lsrs	r3, r3, #16
 800701e:	693a      	ldr	r2, [r7, #16]
 8007020:	4313      	orrs	r3, r2
 8007022:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	22a0      	movs	r2, #160	@ 0xa0
 8007028:	4393      	bics	r3, r2
 800702a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	011b      	lsls	r3, r3, #4
 8007030:	22a0      	movs	r2, #160	@ 0xa0
 8007032:	4013      	ands	r3, r2
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	4313      	orrs	r3, r2
 8007038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	697a      	ldr	r2, [r7, #20]
 8007044:	621a      	str	r2, [r3, #32]
}
 8007046:	46c0      	nop			@ (mov r8, r8)
 8007048:	46bd      	mov	sp, r7
 800704a:	b006      	add	sp, #24
 800704c:	bd80      	pop	{r7, pc}
 800704e:	46c0      	nop			@ (mov r8, r8)
 8007050:	fffffcff 	.word	0xfffffcff
 8007054:	ffff0fff 	.word	0xffff0fff

08007058 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	2210      	movs	r2, #16
 8007070:	4393      	bics	r3, r2
 8007072:	001a      	movs	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	4a0d      	ldr	r2, [pc, #52]	@ (80070b8 <TIM_TI2_ConfigInputStage+0x60>)
 8007082:	4013      	ands	r3, r2
 8007084:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	031b      	lsls	r3, r3, #12
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	4313      	orrs	r3, r2
 800708e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	22a0      	movs	r2, #160	@ 0xa0
 8007094:	4393      	bics	r3, r2
 8007096:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	011b      	lsls	r3, r3, #4
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	4313      	orrs	r3, r2
 80070a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	697a      	ldr	r2, [r7, #20]
 80070ac:	621a      	str	r2, [r3, #32]
}
 80070ae:	46c0      	nop			@ (mov r8, r8)
 80070b0:	46bd      	mov	sp, r7
 80070b2:	b006      	add	sp, #24
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	46c0      	nop			@ (mov r8, r8)
 80070b8:	ffff0fff 	.word	0xffff0fff

080070bc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b086      	sub	sp, #24
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	607a      	str	r2, [r7, #4]
 80070c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	4a17      	ldr	r2, [pc, #92]	@ (8007134 <TIM_TI3_SetConfig+0x78>)
 80070d6:	401a      	ands	r2, r3
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	69db      	ldr	r3, [r3, #28]
 80070e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	2203      	movs	r2, #3
 80070e6:	4393      	bics	r3, r2
 80070e8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	22f0      	movs	r2, #240	@ 0xf0
 80070f6:	4393      	bics	r3, r2
 80070f8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	011b      	lsls	r3, r3, #4
 80070fe:	22ff      	movs	r2, #255	@ 0xff
 8007100:	4013      	ands	r3, r2
 8007102:	693a      	ldr	r2, [r7, #16]
 8007104:	4313      	orrs	r3, r2
 8007106:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	4a0b      	ldr	r2, [pc, #44]	@ (8007138 <TIM_TI3_SetConfig+0x7c>)
 800710c:	4013      	ands	r3, r2
 800710e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	021a      	lsls	r2, r3, #8
 8007114:	23a0      	movs	r3, #160	@ 0xa0
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	4013      	ands	r3, r2
 800711a:	697a      	ldr	r2, [r7, #20]
 800711c:	4313      	orrs	r3, r2
 800711e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	693a      	ldr	r2, [r7, #16]
 8007124:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	697a      	ldr	r2, [r7, #20]
 800712a:	621a      	str	r2, [r3, #32]
}
 800712c:	46c0      	nop			@ (mov r8, r8)
 800712e:	46bd      	mov	sp, r7
 8007130:	b006      	add	sp, #24
 8007132:	bd80      	pop	{r7, pc}
 8007134:	fffffeff 	.word	0xfffffeff
 8007138:	fffff5ff 	.word	0xfffff5ff

0800713c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
 8007148:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6a1b      	ldr	r3, [r3, #32]
 8007154:	4a18      	ldr	r2, [pc, #96]	@ (80071b8 <TIM_TI4_SetConfig+0x7c>)
 8007156:	401a      	ands	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	69db      	ldr	r3, [r3, #28]
 8007160:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	4a15      	ldr	r2, [pc, #84]	@ (80071bc <TIM_TI4_SetConfig+0x80>)
 8007166:	4013      	ands	r3, r2
 8007168:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	021b      	lsls	r3, r3, #8
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	4313      	orrs	r3, r2
 8007172:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	4a12      	ldr	r2, [pc, #72]	@ (80071c0 <TIM_TI4_SetConfig+0x84>)
 8007178:	4013      	ands	r3, r2
 800717a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	031b      	lsls	r3, r3, #12
 8007180:	041b      	lsls	r3, r3, #16
 8007182:	0c1b      	lsrs	r3, r3, #16
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	4313      	orrs	r3, r2
 8007188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	4a0d      	ldr	r2, [pc, #52]	@ (80071c4 <TIM_TI4_SetConfig+0x88>)
 800718e:	4013      	ands	r3, r2
 8007190:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	031a      	lsls	r2, r3, #12
 8007196:	23a0      	movs	r3, #160	@ 0xa0
 8007198:	021b      	lsls	r3, r3, #8
 800719a:	4013      	ands	r3, r2
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	4313      	orrs	r3, r2
 80071a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	697a      	ldr	r2, [r7, #20]
 80071ac:	621a      	str	r2, [r3, #32]
}
 80071ae:	46c0      	nop			@ (mov r8, r8)
 80071b0:	46bd      	mov	sp, r7
 80071b2:	b006      	add	sp, #24
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	46c0      	nop			@ (mov r8, r8)
 80071b8:	ffffefff 	.word	0xffffefff
 80071bc:	fffffcff 	.word	0xfffffcff
 80071c0:	ffff0fff 	.word	0xffff0fff
 80071c4:	ffff5fff 	.word	0xffff5fff

080071c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2270      	movs	r2, #112	@ 0x70
 80071dc:	4393      	bics	r3, r2
 80071de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071e0:	683a      	ldr	r2, [r7, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	2207      	movs	r2, #7
 80071e8:	4313      	orrs	r3, r2
 80071ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	68fa      	ldr	r2, [r7, #12]
 80071f0:	609a      	str	r2, [r3, #8]
}
 80071f2:	46c0      	nop			@ (mov r8, r8)
 80071f4:	46bd      	mov	sp, r7
 80071f6:	b004      	add	sp, #16
 80071f8:	bd80      	pop	{r7, pc}
	...

080071fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b086      	sub	sp, #24
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	60b9      	str	r1, [r7, #8]
 8007206:	607a      	str	r2, [r7, #4]
 8007208:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	4a09      	ldr	r2, [pc, #36]	@ (8007238 <TIM_ETR_SetConfig+0x3c>)
 8007214:	4013      	ands	r3, r2
 8007216:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	021a      	lsls	r2, r3, #8
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	431a      	orrs	r2, r3
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	4313      	orrs	r3, r2
 8007224:	697a      	ldr	r2, [r7, #20]
 8007226:	4313      	orrs	r3, r2
 8007228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	697a      	ldr	r2, [r7, #20]
 800722e:	609a      	str	r2, [r3, #8]
}
 8007230:	46c0      	nop			@ (mov r8, r8)
 8007232:	46bd      	mov	sp, r7
 8007234:	b006      	add	sp, #24
 8007236:	bd80      	pop	{r7, pc}
 8007238:	ffff00ff 	.word	0xffff00ff

0800723c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	223c      	movs	r2, #60	@ 0x3c
 800724a:	5c9b      	ldrb	r3, [r3, r2]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d101      	bne.n	8007254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007250:	2302      	movs	r3, #2
 8007252:	e047      	b.n	80072e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	223c      	movs	r2, #60	@ 0x3c
 8007258:	2101      	movs	r1, #1
 800725a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	223d      	movs	r2, #61	@ 0x3d
 8007260:	2102      	movs	r1, #2
 8007262:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2270      	movs	r2, #112	@ 0x70
 8007278:	4393      	bics	r3, r2
 800727a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	4313      	orrs	r3, r2
 8007284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a16      	ldr	r2, [pc, #88]	@ (80072ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d00f      	beq.n	80072b8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	2380      	movs	r3, #128	@ 0x80
 800729e:	05db      	lsls	r3, r3, #23
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d009      	beq.n	80072b8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a11      	ldr	r2, [pc, #68]	@ (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d004      	beq.n	80072b8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a10      	ldr	r2, [pc, #64]	@ (80072f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d10c      	bne.n	80072d2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2280      	movs	r2, #128	@ 0x80
 80072bc:	4393      	bics	r3, r2
 80072be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	223d      	movs	r2, #61	@ 0x3d
 80072d6:	2101      	movs	r1, #1
 80072d8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	223c      	movs	r2, #60	@ 0x3c
 80072de:	2100      	movs	r1, #0
 80072e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	0018      	movs	r0, r3
 80072e6:	46bd      	mov	sp, r7
 80072e8:	b004      	add	sp, #16
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	40012c00 	.word	0x40012c00
 80072f0:	40000400 	.word	0x40000400
 80072f4:	40014000 	.word	0x40014000

080072f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007300:	46c0      	nop			@ (mov r8, r8)
 8007302:	46bd      	mov	sp, r7
 8007304:	b002      	add	sp, #8
 8007306:	bd80      	pop	{r7, pc}

08007308 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007310:	46c0      	nop			@ (mov r8, r8)
 8007312:	46bd      	mov	sp, r7
 8007314:	b002      	add	sp, #8
 8007316:	bd80      	pop	{r7, pc}

08007318 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e044      	b.n	80073b4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800732e:	2b00      	cmp	r3, #0
 8007330:	d107      	bne.n	8007342 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2278      	movs	r2, #120	@ 0x78
 8007336:	2100      	movs	r1, #0
 8007338:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	0018      	movs	r0, r3
 800733e:	f7fc ff41 	bl	80041c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2224      	movs	r2, #36	@ 0x24
 8007346:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2101      	movs	r1, #1
 8007354:	438a      	bics	r2, r1
 8007356:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735c:	2b00      	cmp	r3, #0
 800735e:	d003      	beq.n	8007368 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	0018      	movs	r0, r3
 8007364:	f000 fa14 	bl	8007790 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	0018      	movs	r0, r3
 800736c:	f000 f828 	bl	80073c0 <UART_SetConfig>
 8007370:	0003      	movs	r3, r0
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e01c      	b.n	80073b4 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685a      	ldr	r2, [r3, #4]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	490d      	ldr	r1, [pc, #52]	@ (80073bc <HAL_UART_Init+0xa4>)
 8007386:	400a      	ands	r2, r1
 8007388:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689a      	ldr	r2, [r3, #8]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	212a      	movs	r1, #42	@ 0x2a
 8007396:	438a      	bics	r2, r1
 8007398:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2101      	movs	r1, #1
 80073a6:	430a      	orrs	r2, r1
 80073a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	0018      	movs	r0, r3
 80073ae:	f000 faa3 	bl	80078f8 <UART_CheckIdleState>
 80073b2:	0003      	movs	r3, r0
}
 80073b4:	0018      	movs	r0, r3
 80073b6:	46bd      	mov	sp, r7
 80073b8:	b002      	add	sp, #8
 80073ba:	bd80      	pop	{r7, pc}
 80073bc:	ffffb7ff 	.word	0xffffb7ff

080073c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b088      	sub	sp, #32
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073c8:	231e      	movs	r3, #30
 80073ca:	18fb      	adds	r3, r7, r3
 80073cc:	2200      	movs	r2, #0
 80073ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689a      	ldr	r2, [r3, #8]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	431a      	orrs	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	431a      	orrs	r2, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4abe      	ldr	r2, [pc, #760]	@ (80076e8 <UART_SetConfig+0x328>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	0019      	movs	r1, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	697a      	ldr	r2, [r7, #20]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	4ab9      	ldr	r2, [pc, #740]	@ (80076ec <UART_SetConfig+0x32c>)
 8007406:	4013      	ands	r3, r2
 8007408:	0019      	movs	r1, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68da      	ldr	r2, [r3, #12]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a1b      	ldr	r3, [r3, #32]
 8007420:	697a      	ldr	r2, [r7, #20]
 8007422:	4313      	orrs	r3, r2
 8007424:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	4ab0      	ldr	r2, [pc, #704]	@ (80076f0 <UART_SetConfig+0x330>)
 800742e:	4013      	ands	r3, r2
 8007430:	0019      	movs	r1, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	430a      	orrs	r2, r1
 800743a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4aac      	ldr	r2, [pc, #688]	@ (80076f4 <UART_SetConfig+0x334>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d127      	bne.n	8007496 <UART_SetConfig+0xd6>
 8007446:	4bac      	ldr	r3, [pc, #688]	@ (80076f8 <UART_SetConfig+0x338>)
 8007448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744a:	2203      	movs	r2, #3
 800744c:	4013      	ands	r3, r2
 800744e:	2b03      	cmp	r3, #3
 8007450:	d00d      	beq.n	800746e <UART_SetConfig+0xae>
 8007452:	d81b      	bhi.n	800748c <UART_SetConfig+0xcc>
 8007454:	2b02      	cmp	r3, #2
 8007456:	d014      	beq.n	8007482 <UART_SetConfig+0xc2>
 8007458:	d818      	bhi.n	800748c <UART_SetConfig+0xcc>
 800745a:	2b00      	cmp	r3, #0
 800745c:	d002      	beq.n	8007464 <UART_SetConfig+0xa4>
 800745e:	2b01      	cmp	r3, #1
 8007460:	d00a      	beq.n	8007478 <UART_SetConfig+0xb8>
 8007462:	e013      	b.n	800748c <UART_SetConfig+0xcc>
 8007464:	231f      	movs	r3, #31
 8007466:	18fb      	adds	r3, r7, r3
 8007468:	2200      	movs	r2, #0
 800746a:	701a      	strb	r2, [r3, #0]
 800746c:	e0bd      	b.n	80075ea <UART_SetConfig+0x22a>
 800746e:	231f      	movs	r3, #31
 8007470:	18fb      	adds	r3, r7, r3
 8007472:	2202      	movs	r2, #2
 8007474:	701a      	strb	r2, [r3, #0]
 8007476:	e0b8      	b.n	80075ea <UART_SetConfig+0x22a>
 8007478:	231f      	movs	r3, #31
 800747a:	18fb      	adds	r3, r7, r3
 800747c:	2204      	movs	r2, #4
 800747e:	701a      	strb	r2, [r3, #0]
 8007480:	e0b3      	b.n	80075ea <UART_SetConfig+0x22a>
 8007482:	231f      	movs	r3, #31
 8007484:	18fb      	adds	r3, r7, r3
 8007486:	2208      	movs	r2, #8
 8007488:	701a      	strb	r2, [r3, #0]
 800748a:	e0ae      	b.n	80075ea <UART_SetConfig+0x22a>
 800748c:	231f      	movs	r3, #31
 800748e:	18fb      	adds	r3, r7, r3
 8007490:	2210      	movs	r2, #16
 8007492:	701a      	strb	r2, [r3, #0]
 8007494:	e0a9      	b.n	80075ea <UART_SetConfig+0x22a>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a98      	ldr	r2, [pc, #608]	@ (80076fc <UART_SetConfig+0x33c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d134      	bne.n	800750a <UART_SetConfig+0x14a>
 80074a0:	4b95      	ldr	r3, [pc, #596]	@ (80076f8 <UART_SetConfig+0x338>)
 80074a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074a4:	23c0      	movs	r3, #192	@ 0xc0
 80074a6:	029b      	lsls	r3, r3, #10
 80074a8:	4013      	ands	r3, r2
 80074aa:	22c0      	movs	r2, #192	@ 0xc0
 80074ac:	0292      	lsls	r2, r2, #10
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d017      	beq.n	80074e2 <UART_SetConfig+0x122>
 80074b2:	22c0      	movs	r2, #192	@ 0xc0
 80074b4:	0292      	lsls	r2, r2, #10
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d822      	bhi.n	8007500 <UART_SetConfig+0x140>
 80074ba:	2280      	movs	r2, #128	@ 0x80
 80074bc:	0292      	lsls	r2, r2, #10
 80074be:	4293      	cmp	r3, r2
 80074c0:	d019      	beq.n	80074f6 <UART_SetConfig+0x136>
 80074c2:	2280      	movs	r2, #128	@ 0x80
 80074c4:	0292      	lsls	r2, r2, #10
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d81a      	bhi.n	8007500 <UART_SetConfig+0x140>
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d004      	beq.n	80074d8 <UART_SetConfig+0x118>
 80074ce:	2280      	movs	r2, #128	@ 0x80
 80074d0:	0252      	lsls	r2, r2, #9
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00a      	beq.n	80074ec <UART_SetConfig+0x12c>
 80074d6:	e013      	b.n	8007500 <UART_SetConfig+0x140>
 80074d8:	231f      	movs	r3, #31
 80074da:	18fb      	adds	r3, r7, r3
 80074dc:	2200      	movs	r2, #0
 80074de:	701a      	strb	r2, [r3, #0]
 80074e0:	e083      	b.n	80075ea <UART_SetConfig+0x22a>
 80074e2:	231f      	movs	r3, #31
 80074e4:	18fb      	adds	r3, r7, r3
 80074e6:	2202      	movs	r2, #2
 80074e8:	701a      	strb	r2, [r3, #0]
 80074ea:	e07e      	b.n	80075ea <UART_SetConfig+0x22a>
 80074ec:	231f      	movs	r3, #31
 80074ee:	18fb      	adds	r3, r7, r3
 80074f0:	2204      	movs	r2, #4
 80074f2:	701a      	strb	r2, [r3, #0]
 80074f4:	e079      	b.n	80075ea <UART_SetConfig+0x22a>
 80074f6:	231f      	movs	r3, #31
 80074f8:	18fb      	adds	r3, r7, r3
 80074fa:	2208      	movs	r2, #8
 80074fc:	701a      	strb	r2, [r3, #0]
 80074fe:	e074      	b.n	80075ea <UART_SetConfig+0x22a>
 8007500:	231f      	movs	r3, #31
 8007502:	18fb      	adds	r3, r7, r3
 8007504:	2210      	movs	r2, #16
 8007506:	701a      	strb	r2, [r3, #0]
 8007508:	e06f      	b.n	80075ea <UART_SetConfig+0x22a>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a7c      	ldr	r2, [pc, #496]	@ (8007700 <UART_SetConfig+0x340>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d134      	bne.n	800757e <UART_SetConfig+0x1be>
 8007514:	4b78      	ldr	r3, [pc, #480]	@ (80076f8 <UART_SetConfig+0x338>)
 8007516:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007518:	23c0      	movs	r3, #192	@ 0xc0
 800751a:	031b      	lsls	r3, r3, #12
 800751c:	4013      	ands	r3, r2
 800751e:	22c0      	movs	r2, #192	@ 0xc0
 8007520:	0312      	lsls	r2, r2, #12
 8007522:	4293      	cmp	r3, r2
 8007524:	d017      	beq.n	8007556 <UART_SetConfig+0x196>
 8007526:	22c0      	movs	r2, #192	@ 0xc0
 8007528:	0312      	lsls	r2, r2, #12
 800752a:	4293      	cmp	r3, r2
 800752c:	d822      	bhi.n	8007574 <UART_SetConfig+0x1b4>
 800752e:	2280      	movs	r2, #128	@ 0x80
 8007530:	0312      	lsls	r2, r2, #12
 8007532:	4293      	cmp	r3, r2
 8007534:	d019      	beq.n	800756a <UART_SetConfig+0x1aa>
 8007536:	2280      	movs	r2, #128	@ 0x80
 8007538:	0312      	lsls	r2, r2, #12
 800753a:	4293      	cmp	r3, r2
 800753c:	d81a      	bhi.n	8007574 <UART_SetConfig+0x1b4>
 800753e:	2b00      	cmp	r3, #0
 8007540:	d004      	beq.n	800754c <UART_SetConfig+0x18c>
 8007542:	2280      	movs	r2, #128	@ 0x80
 8007544:	02d2      	lsls	r2, r2, #11
 8007546:	4293      	cmp	r3, r2
 8007548:	d00a      	beq.n	8007560 <UART_SetConfig+0x1a0>
 800754a:	e013      	b.n	8007574 <UART_SetConfig+0x1b4>
 800754c:	231f      	movs	r3, #31
 800754e:	18fb      	adds	r3, r7, r3
 8007550:	2200      	movs	r2, #0
 8007552:	701a      	strb	r2, [r3, #0]
 8007554:	e049      	b.n	80075ea <UART_SetConfig+0x22a>
 8007556:	231f      	movs	r3, #31
 8007558:	18fb      	adds	r3, r7, r3
 800755a:	2202      	movs	r2, #2
 800755c:	701a      	strb	r2, [r3, #0]
 800755e:	e044      	b.n	80075ea <UART_SetConfig+0x22a>
 8007560:	231f      	movs	r3, #31
 8007562:	18fb      	adds	r3, r7, r3
 8007564:	2204      	movs	r2, #4
 8007566:	701a      	strb	r2, [r3, #0]
 8007568:	e03f      	b.n	80075ea <UART_SetConfig+0x22a>
 800756a:	231f      	movs	r3, #31
 800756c:	18fb      	adds	r3, r7, r3
 800756e:	2208      	movs	r2, #8
 8007570:	701a      	strb	r2, [r3, #0]
 8007572:	e03a      	b.n	80075ea <UART_SetConfig+0x22a>
 8007574:	231f      	movs	r3, #31
 8007576:	18fb      	adds	r3, r7, r3
 8007578:	2210      	movs	r2, #16
 800757a:	701a      	strb	r2, [r3, #0]
 800757c:	e035      	b.n	80075ea <UART_SetConfig+0x22a>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a60      	ldr	r2, [pc, #384]	@ (8007704 <UART_SetConfig+0x344>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d104      	bne.n	8007592 <UART_SetConfig+0x1d2>
 8007588:	231f      	movs	r3, #31
 800758a:	18fb      	adds	r3, r7, r3
 800758c:	2200      	movs	r2, #0
 800758e:	701a      	strb	r2, [r3, #0]
 8007590:	e02b      	b.n	80075ea <UART_SetConfig+0x22a>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a5c      	ldr	r2, [pc, #368]	@ (8007708 <UART_SetConfig+0x348>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d104      	bne.n	80075a6 <UART_SetConfig+0x1e6>
 800759c:	231f      	movs	r3, #31
 800759e:	18fb      	adds	r3, r7, r3
 80075a0:	2200      	movs	r2, #0
 80075a2:	701a      	strb	r2, [r3, #0]
 80075a4:	e021      	b.n	80075ea <UART_SetConfig+0x22a>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a58      	ldr	r2, [pc, #352]	@ (800770c <UART_SetConfig+0x34c>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d104      	bne.n	80075ba <UART_SetConfig+0x1fa>
 80075b0:	231f      	movs	r3, #31
 80075b2:	18fb      	adds	r3, r7, r3
 80075b4:	2200      	movs	r2, #0
 80075b6:	701a      	strb	r2, [r3, #0]
 80075b8:	e017      	b.n	80075ea <UART_SetConfig+0x22a>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a54      	ldr	r2, [pc, #336]	@ (8007710 <UART_SetConfig+0x350>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d104      	bne.n	80075ce <UART_SetConfig+0x20e>
 80075c4:	231f      	movs	r3, #31
 80075c6:	18fb      	adds	r3, r7, r3
 80075c8:	2200      	movs	r2, #0
 80075ca:	701a      	strb	r2, [r3, #0]
 80075cc:	e00d      	b.n	80075ea <UART_SetConfig+0x22a>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a50      	ldr	r2, [pc, #320]	@ (8007714 <UART_SetConfig+0x354>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d104      	bne.n	80075e2 <UART_SetConfig+0x222>
 80075d8:	231f      	movs	r3, #31
 80075da:	18fb      	adds	r3, r7, r3
 80075dc:	2200      	movs	r2, #0
 80075de:	701a      	strb	r2, [r3, #0]
 80075e0:	e003      	b.n	80075ea <UART_SetConfig+0x22a>
 80075e2:	231f      	movs	r3, #31
 80075e4:	18fb      	adds	r3, r7, r3
 80075e6:	2210      	movs	r2, #16
 80075e8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	69da      	ldr	r2, [r3, #28]
 80075ee:	2380      	movs	r3, #128	@ 0x80
 80075f0:	021b      	lsls	r3, r3, #8
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d15c      	bne.n	80076b0 <UART_SetConfig+0x2f0>
  {
    switch (clocksource)
 80075f6:	231f      	movs	r3, #31
 80075f8:	18fb      	adds	r3, r7, r3
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	2b08      	cmp	r3, #8
 80075fe:	d015      	beq.n	800762c <UART_SetConfig+0x26c>
 8007600:	dc18      	bgt.n	8007634 <UART_SetConfig+0x274>
 8007602:	2b04      	cmp	r3, #4
 8007604:	d00d      	beq.n	8007622 <UART_SetConfig+0x262>
 8007606:	dc15      	bgt.n	8007634 <UART_SetConfig+0x274>
 8007608:	2b00      	cmp	r3, #0
 800760a:	d002      	beq.n	8007612 <UART_SetConfig+0x252>
 800760c:	2b02      	cmp	r3, #2
 800760e:	d005      	beq.n	800761c <UART_SetConfig+0x25c>
 8007610:	e010      	b.n	8007634 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007612:	f7fe fc3d 	bl	8005e90 <HAL_RCC_GetPCLK1Freq>
 8007616:	0003      	movs	r3, r0
 8007618:	61bb      	str	r3, [r7, #24]
        break;
 800761a:	e012      	b.n	8007642 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800761c:	4b3e      	ldr	r3, [pc, #248]	@ (8007718 <UART_SetConfig+0x358>)
 800761e:	61bb      	str	r3, [r7, #24]
        break;
 8007620:	e00f      	b.n	8007642 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007622:	f7fe fbb9 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 8007626:	0003      	movs	r3, r0
 8007628:	61bb      	str	r3, [r7, #24]
        break;
 800762a:	e00a      	b.n	8007642 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800762c:	2380      	movs	r3, #128	@ 0x80
 800762e:	021b      	lsls	r3, r3, #8
 8007630:	61bb      	str	r3, [r7, #24]
        break;
 8007632:	e006      	b.n	8007642 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007638:	231e      	movs	r3, #30
 800763a:	18fb      	adds	r3, r7, r3
 800763c:	2201      	movs	r2, #1
 800763e:	701a      	strb	r2, [r3, #0]
        break;
 8007640:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d100      	bne.n	800764a <UART_SetConfig+0x28a>
 8007648:	e095      	b.n	8007776 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	005a      	lsls	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	085b      	lsrs	r3, r3, #1
 8007654:	18d2      	adds	r2, r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	0019      	movs	r1, r3
 800765c:	0010      	movs	r0, r2
 800765e:	f7f8 fd5b 	bl	8000118 <__udivsi3>
 8007662:	0003      	movs	r3, r0
 8007664:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	2b0f      	cmp	r3, #15
 800766a:	d91c      	bls.n	80076a6 <UART_SetConfig+0x2e6>
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	2380      	movs	r3, #128	@ 0x80
 8007670:	025b      	lsls	r3, r3, #9
 8007672:	429a      	cmp	r2, r3
 8007674:	d217      	bcs.n	80076a6 <UART_SetConfig+0x2e6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	b29a      	uxth	r2, r3
 800767a:	200e      	movs	r0, #14
 800767c:	183b      	adds	r3, r7, r0
 800767e:	210f      	movs	r1, #15
 8007680:	438a      	bics	r2, r1
 8007682:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	085b      	lsrs	r3, r3, #1
 8007688:	b29b      	uxth	r3, r3
 800768a:	2207      	movs	r2, #7
 800768c:	4013      	ands	r3, r2
 800768e:	b299      	uxth	r1, r3
 8007690:	183b      	adds	r3, r7, r0
 8007692:	183a      	adds	r2, r7, r0
 8007694:	8812      	ldrh	r2, [r2, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	183a      	adds	r2, r7, r0
 80076a0:	8812      	ldrh	r2, [r2, #0]
 80076a2:	60da      	str	r2, [r3, #12]
 80076a4:	e067      	b.n	8007776 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80076a6:	231e      	movs	r3, #30
 80076a8:	18fb      	adds	r3, r7, r3
 80076aa:	2201      	movs	r2, #1
 80076ac:	701a      	strb	r2, [r3, #0]
 80076ae:	e062      	b.n	8007776 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076b0:	231f      	movs	r3, #31
 80076b2:	18fb      	adds	r3, r7, r3
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	2b08      	cmp	r3, #8
 80076b8:	d030      	beq.n	800771c <UART_SetConfig+0x35c>
 80076ba:	dc33      	bgt.n	8007724 <UART_SetConfig+0x364>
 80076bc:	2b04      	cmp	r3, #4
 80076be:	d00d      	beq.n	80076dc <UART_SetConfig+0x31c>
 80076c0:	dc30      	bgt.n	8007724 <UART_SetConfig+0x364>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d002      	beq.n	80076cc <UART_SetConfig+0x30c>
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d005      	beq.n	80076d6 <UART_SetConfig+0x316>
 80076ca:	e02b      	b.n	8007724 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076cc:	f7fe fbe0 	bl	8005e90 <HAL_RCC_GetPCLK1Freq>
 80076d0:	0003      	movs	r3, r0
 80076d2:	61bb      	str	r3, [r7, #24]
        break;
 80076d4:	e02d      	b.n	8007732 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076d6:	4b10      	ldr	r3, [pc, #64]	@ (8007718 <UART_SetConfig+0x358>)
 80076d8:	61bb      	str	r3, [r7, #24]
        break;
 80076da:	e02a      	b.n	8007732 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076dc:	f7fe fb5c 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 80076e0:	0003      	movs	r3, r0
 80076e2:	61bb      	str	r3, [r7, #24]
        break;
 80076e4:	e025      	b.n	8007732 <UART_SetConfig+0x372>
 80076e6:	46c0      	nop			@ (mov r8, r8)
 80076e8:	efff69f3 	.word	0xefff69f3
 80076ec:	ffffcfff 	.word	0xffffcfff
 80076f0:	fffff4ff 	.word	0xfffff4ff
 80076f4:	40013800 	.word	0x40013800
 80076f8:	40021000 	.word	0x40021000
 80076fc:	40004400 	.word	0x40004400
 8007700:	40004800 	.word	0x40004800
 8007704:	40004c00 	.word	0x40004c00
 8007708:	40005000 	.word	0x40005000
 800770c:	40011400 	.word	0x40011400
 8007710:	40011800 	.word	0x40011800
 8007714:	40011c00 	.word	0x40011c00
 8007718:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800771c:	2380      	movs	r3, #128	@ 0x80
 800771e:	021b      	lsls	r3, r3, #8
 8007720:	61bb      	str	r3, [r7, #24]
        break;
 8007722:	e006      	b.n	8007732 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8007724:	2300      	movs	r3, #0
 8007726:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007728:	231e      	movs	r3, #30
 800772a:	18fb      	adds	r3, r7, r3
 800772c:	2201      	movs	r2, #1
 800772e:	701a      	strb	r2, [r3, #0]
        break;
 8007730:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d01e      	beq.n	8007776 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	085a      	lsrs	r2, r3, #1
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	18d2      	adds	r2, r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	0019      	movs	r1, r3
 8007748:	0010      	movs	r0, r2
 800774a:	f7f8 fce5 	bl	8000118 <__udivsi3>
 800774e:	0003      	movs	r3, r0
 8007750:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	2b0f      	cmp	r3, #15
 8007756:	d90a      	bls.n	800776e <UART_SetConfig+0x3ae>
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	2380      	movs	r3, #128	@ 0x80
 800775c:	025b      	lsls	r3, r3, #9
 800775e:	429a      	cmp	r2, r3
 8007760:	d205      	bcs.n	800776e <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	b29a      	uxth	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	60da      	str	r2, [r3, #12]
 800776c:	e003      	b.n	8007776 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 800776e:	231e      	movs	r3, #30
 8007770:	18fb      	adds	r3, r7, r3
 8007772:	2201      	movs	r2, #1
 8007774:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007782:	231e      	movs	r3, #30
 8007784:	18fb      	adds	r3, r7, r3
 8007786:	781b      	ldrb	r3, [r3, #0]
}
 8007788:	0018      	movs	r0, r3
 800778a:	46bd      	mov	sp, r7
 800778c:	b008      	add	sp, #32
 800778e:	bd80      	pop	{r7, pc}

08007790 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800779c:	2208      	movs	r2, #8
 800779e:	4013      	ands	r3, r2
 80077a0:	d00b      	beq.n	80077ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	4a4a      	ldr	r2, [pc, #296]	@ (80078d4 <UART_AdvFeatureConfig+0x144>)
 80077aa:	4013      	ands	r3, r2
 80077ac:	0019      	movs	r1, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077be:	2201      	movs	r2, #1
 80077c0:	4013      	ands	r3, r2
 80077c2:	d00b      	beq.n	80077dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	4a43      	ldr	r2, [pc, #268]	@ (80078d8 <UART_AdvFeatureConfig+0x148>)
 80077cc:	4013      	ands	r3, r2
 80077ce:	0019      	movs	r1, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077e0:	2202      	movs	r2, #2
 80077e2:	4013      	ands	r3, r2
 80077e4:	d00b      	beq.n	80077fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	4a3b      	ldr	r2, [pc, #236]	@ (80078dc <UART_AdvFeatureConfig+0x14c>)
 80077ee:	4013      	ands	r3, r2
 80077f0:	0019      	movs	r1, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007802:	2204      	movs	r2, #4
 8007804:	4013      	ands	r3, r2
 8007806:	d00b      	beq.n	8007820 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	4a34      	ldr	r2, [pc, #208]	@ (80078e0 <UART_AdvFeatureConfig+0x150>)
 8007810:	4013      	ands	r3, r2
 8007812:	0019      	movs	r1, r3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007824:	2210      	movs	r2, #16
 8007826:	4013      	ands	r3, r2
 8007828:	d00b      	beq.n	8007842 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	4a2c      	ldr	r2, [pc, #176]	@ (80078e4 <UART_AdvFeatureConfig+0x154>)
 8007832:	4013      	ands	r3, r2
 8007834:	0019      	movs	r1, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007846:	2220      	movs	r2, #32
 8007848:	4013      	ands	r3, r2
 800784a:	d00b      	beq.n	8007864 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	4a25      	ldr	r2, [pc, #148]	@ (80078e8 <UART_AdvFeatureConfig+0x158>)
 8007854:	4013      	ands	r3, r2
 8007856:	0019      	movs	r1, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	430a      	orrs	r2, r1
 8007862:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007868:	2240      	movs	r2, #64	@ 0x40
 800786a:	4013      	ands	r3, r2
 800786c:	d01d      	beq.n	80078aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	4a1d      	ldr	r2, [pc, #116]	@ (80078ec <UART_AdvFeatureConfig+0x15c>)
 8007876:	4013      	ands	r3, r2
 8007878:	0019      	movs	r1, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	430a      	orrs	r2, r1
 8007884:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800788a:	2380      	movs	r3, #128	@ 0x80
 800788c:	035b      	lsls	r3, r3, #13
 800788e:	429a      	cmp	r2, r3
 8007890:	d10b      	bne.n	80078aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	4a15      	ldr	r2, [pc, #84]	@ (80078f0 <UART_AdvFeatureConfig+0x160>)
 800789a:	4013      	ands	r3, r2
 800789c:	0019      	movs	r1, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ae:	2280      	movs	r2, #128	@ 0x80
 80078b0:	4013      	ands	r3, r2
 80078b2:	d00b      	beq.n	80078cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	4a0e      	ldr	r2, [pc, #56]	@ (80078f4 <UART_AdvFeatureConfig+0x164>)
 80078bc:	4013      	ands	r3, r2
 80078be:	0019      	movs	r1, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	605a      	str	r2, [r3, #4]
  }
}
 80078cc:	46c0      	nop			@ (mov r8, r8)
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b002      	add	sp, #8
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	ffff7fff 	.word	0xffff7fff
 80078d8:	fffdffff 	.word	0xfffdffff
 80078dc:	fffeffff 	.word	0xfffeffff
 80078e0:	fffbffff 	.word	0xfffbffff
 80078e4:	ffffefff 	.word	0xffffefff
 80078e8:	ffffdfff 	.word	0xffffdfff
 80078ec:	ffefffff 	.word	0xffefffff
 80078f0:	ff9fffff 	.word	0xff9fffff
 80078f4:	fff7ffff 	.word	0xfff7ffff

080078f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b092      	sub	sp, #72	@ 0x48
 80078fc:	af02      	add	r7, sp, #8
 80078fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2284      	movs	r2, #132	@ 0x84
 8007904:	2100      	movs	r1, #0
 8007906:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007908:	f7fc fd8e 	bl	8004428 <HAL_GetTick>
 800790c:	0003      	movs	r3, r0
 800790e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2208      	movs	r2, #8
 8007918:	4013      	ands	r3, r2
 800791a:	2b08      	cmp	r3, #8
 800791c:	d12c      	bne.n	8007978 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800791e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007920:	2280      	movs	r2, #128	@ 0x80
 8007922:	0391      	lsls	r1, r2, #14
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	4a46      	ldr	r2, [pc, #280]	@ (8007a40 <UART_CheckIdleState+0x148>)
 8007928:	9200      	str	r2, [sp, #0]
 800792a:	2200      	movs	r2, #0
 800792c:	f000 f88c 	bl	8007a48 <UART_WaitOnFlagUntilTimeout>
 8007930:	1e03      	subs	r3, r0, #0
 8007932:	d021      	beq.n	8007978 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007934:	f3ef 8310 	mrs	r3, PRIMASK
 8007938:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800793a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800793c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800793e:	2301      	movs	r3, #1
 8007940:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007944:	f383 8810 	msr	PRIMASK, r3
}
 8007948:	46c0      	nop			@ (mov r8, r8)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2180      	movs	r1, #128	@ 0x80
 8007956:	438a      	bics	r2, r1
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800795e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007960:	f383 8810 	msr	PRIMASK, r3
}
 8007964:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2278      	movs	r2, #120	@ 0x78
 8007970:	2100      	movs	r1, #0
 8007972:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007974:	2303      	movs	r3, #3
 8007976:	e05f      	b.n	8007a38 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2204      	movs	r2, #4
 8007980:	4013      	ands	r3, r2
 8007982:	2b04      	cmp	r3, #4
 8007984:	d146      	bne.n	8007a14 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007988:	2280      	movs	r2, #128	@ 0x80
 800798a:	03d1      	lsls	r1, r2, #15
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	4a2c      	ldr	r2, [pc, #176]	@ (8007a40 <UART_CheckIdleState+0x148>)
 8007990:	9200      	str	r2, [sp, #0]
 8007992:	2200      	movs	r2, #0
 8007994:	f000 f858 	bl	8007a48 <UART_WaitOnFlagUntilTimeout>
 8007998:	1e03      	subs	r3, r0, #0
 800799a:	d03b      	beq.n	8007a14 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800799c:	f3ef 8310 	mrs	r3, PRIMASK
 80079a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80079a2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079a6:	2301      	movs	r3, #1
 80079a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	f383 8810 	msr	PRIMASK, r3
}
 80079b0:	46c0      	nop			@ (mov r8, r8)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4921      	ldr	r1, [pc, #132]	@ (8007a44 <UART_CheckIdleState+0x14c>)
 80079be:	400a      	ands	r2, r1
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f383 8810 	msr	PRIMASK, r3
}
 80079cc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079ce:	f3ef 8310 	mrs	r3, PRIMASK
 80079d2:	61bb      	str	r3, [r7, #24]
  return(result);
 80079d4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80079d8:	2301      	movs	r3, #1
 80079da:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	f383 8810 	msr	PRIMASK, r3
}
 80079e2:	46c0      	nop			@ (mov r8, r8)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	689a      	ldr	r2, [r3, #8]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2101      	movs	r1, #1
 80079f0:	438a      	bics	r2, r1
 80079f2:	609a      	str	r2, [r3, #8]
 80079f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	f383 8810 	msr	PRIMASK, r3
}
 80079fe:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2280      	movs	r2, #128	@ 0x80
 8007a04:	2120      	movs	r1, #32
 8007a06:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2278      	movs	r2, #120	@ 0x78
 8007a0c:	2100      	movs	r1, #0
 8007a0e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a10:	2303      	movs	r3, #3
 8007a12:	e011      	b.n	8007a38 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2220      	movs	r2, #32
 8007a18:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2280      	movs	r2, #128	@ 0x80
 8007a1e:	2120      	movs	r1, #32
 8007a20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2278      	movs	r2, #120	@ 0x78
 8007a32:	2100      	movs	r1, #0
 8007a34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	0018      	movs	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	b010      	add	sp, #64	@ 0x40
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	01ffffff 	.word	0x01ffffff
 8007a44:	fffffedf 	.word	0xfffffedf

08007a48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	1dfb      	adds	r3, r7, #7
 8007a56:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a58:	e051      	b.n	8007afe <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	d04e      	beq.n	8007afe <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a60:	f7fc fce2 	bl	8004428 <HAL_GetTick>
 8007a64:	0002      	movs	r2, r0
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	1ad3      	subs	r3, r2, r3
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d302      	bcc.n	8007a76 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d101      	bne.n	8007a7a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007a76:	2303      	movs	r3, #3
 8007a78:	e051      	b.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2204      	movs	r2, #4
 8007a82:	4013      	ands	r3, r2
 8007a84:	d03b      	beq.n	8007afe <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	2b80      	cmp	r3, #128	@ 0x80
 8007a8a:	d038      	beq.n	8007afe <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	2b40      	cmp	r3, #64	@ 0x40
 8007a90:	d035      	beq.n	8007afe <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	2208      	movs	r2, #8
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	2b08      	cmp	r3, #8
 8007a9e:	d111      	bne.n	8007ac4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2208      	movs	r2, #8
 8007aa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	0018      	movs	r0, r3
 8007aac:	f000 f83c 	bl	8007b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2284      	movs	r2, #132	@ 0x84
 8007ab4:	2108      	movs	r1, #8
 8007ab6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2278      	movs	r2, #120	@ 0x78
 8007abc:	2100      	movs	r1, #0
 8007abe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e02c      	b.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	69da      	ldr	r2, [r3, #28]
 8007aca:	2380      	movs	r3, #128	@ 0x80
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	401a      	ands	r2, r3
 8007ad0:	2380      	movs	r3, #128	@ 0x80
 8007ad2:	011b      	lsls	r3, r3, #4
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d112      	bne.n	8007afe <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2280      	movs	r2, #128	@ 0x80
 8007ade:	0112      	lsls	r2, r2, #4
 8007ae0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	0018      	movs	r0, r3
 8007ae6:	f000 f81f 	bl	8007b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2284      	movs	r2, #132	@ 0x84
 8007aee:	2120      	movs	r1, #32
 8007af0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2278      	movs	r2, #120	@ 0x78
 8007af6:	2100      	movs	r1, #0
 8007af8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e00f      	b.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	4013      	ands	r3, r2
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	425a      	negs	r2, r3
 8007b0e:	4153      	adcs	r3, r2
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	001a      	movs	r2, r3
 8007b14:	1dfb      	adds	r3, r7, #7
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d09e      	beq.n	8007a5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	0018      	movs	r0, r3
 8007b20:	46bd      	mov	sp, r7
 8007b22:	b004      	add	sp, #16
 8007b24:	bd80      	pop	{r7, pc}
	...

08007b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b08e      	sub	sp, #56	@ 0x38
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b30:	f3ef 8310 	mrs	r3, PRIMASK
 8007b34:	617b      	str	r3, [r7, #20]
  return(result);
 8007b36:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	f383 8810 	msr	PRIMASK, r3
}
 8007b44:	46c0      	nop			@ (mov r8, r8)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4926      	ldr	r1, [pc, #152]	@ (8007bec <UART_EndRxTransfer+0xc4>)
 8007b52:	400a      	ands	r2, r1
 8007b54:	601a      	str	r2, [r3, #0]
 8007b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	f383 8810 	msr	PRIMASK, r3
}
 8007b60:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b62:	f3ef 8310 	mrs	r3, PRIMASK
 8007b66:	623b      	str	r3, [r7, #32]
  return(result);
 8007b68:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	f383 8810 	msr	PRIMASK, r3
}
 8007b76:	46c0      	nop			@ (mov r8, r8)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	689a      	ldr	r2, [r3, #8]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	2101      	movs	r1, #1
 8007b84:	438a      	bics	r2, r1
 8007b86:	609a      	str	r2, [r3, #8]
 8007b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8e:	f383 8810 	msr	PRIMASK, r3
}
 8007b92:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d118      	bne.n	8007bce <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8007ba0:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ba2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f383 8810 	msr	PRIMASK, r3
}
 8007bb0:	46c0      	nop			@ (mov r8, r8)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2110      	movs	r1, #16
 8007bbe:	438a      	bics	r2, r1
 8007bc0:	601a      	str	r2, [r3, #0]
 8007bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	f383 8810 	msr	PRIMASK, r3
}
 8007bcc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2280      	movs	r2, #128	@ 0x80
 8007bd2:	2120      	movs	r1, #32
 8007bd4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2200      	movs	r2, #0
 8007be0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007be2:	46c0      	nop			@ (mov r8, r8)
 8007be4:	46bd      	mov	sp, r7
 8007be6:	b00e      	add	sp, #56	@ 0x38
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	46c0      	nop			@ (mov r8, r8)
 8007bec:	fffffedf 	.word	0xfffffedf

08007bf0 <sniprintf>:
 8007bf0:	b40c      	push	{r2, r3}
 8007bf2:	b530      	push	{r4, r5, lr}
 8007bf4:	4b18      	ldr	r3, [pc, #96]	@ (8007c58 <sniprintf+0x68>)
 8007bf6:	000c      	movs	r4, r1
 8007bf8:	681d      	ldr	r5, [r3, #0]
 8007bfa:	b09d      	sub	sp, #116	@ 0x74
 8007bfc:	2900      	cmp	r1, #0
 8007bfe:	da08      	bge.n	8007c12 <sniprintf+0x22>
 8007c00:	238b      	movs	r3, #139	@ 0x8b
 8007c02:	2001      	movs	r0, #1
 8007c04:	602b      	str	r3, [r5, #0]
 8007c06:	4240      	negs	r0, r0
 8007c08:	b01d      	add	sp, #116	@ 0x74
 8007c0a:	bc30      	pop	{r4, r5}
 8007c0c:	bc08      	pop	{r3}
 8007c0e:	b002      	add	sp, #8
 8007c10:	4718      	bx	r3
 8007c12:	2382      	movs	r3, #130	@ 0x82
 8007c14:	466a      	mov	r2, sp
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	8293      	strh	r3, [r2, #20]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	9002      	str	r0, [sp, #8]
 8007c1e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007c20:	9006      	str	r0, [sp, #24]
 8007c22:	4299      	cmp	r1, r3
 8007c24:	d000      	beq.n	8007c28 <sniprintf+0x38>
 8007c26:	1e4b      	subs	r3, r1, #1
 8007c28:	9304      	str	r3, [sp, #16]
 8007c2a:	9307      	str	r3, [sp, #28]
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	466a      	mov	r2, sp
 8007c30:	425b      	negs	r3, r3
 8007c32:	82d3      	strh	r3, [r2, #22]
 8007c34:	0028      	movs	r0, r5
 8007c36:	ab21      	add	r3, sp, #132	@ 0x84
 8007c38:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007c3a:	a902      	add	r1, sp, #8
 8007c3c:	9301      	str	r3, [sp, #4]
 8007c3e:	f000 f99d 	bl	8007f7c <_svfiprintf_r>
 8007c42:	1c43      	adds	r3, r0, #1
 8007c44:	da01      	bge.n	8007c4a <sniprintf+0x5a>
 8007c46:	238b      	movs	r3, #139	@ 0x8b
 8007c48:	602b      	str	r3, [r5, #0]
 8007c4a:	2c00      	cmp	r4, #0
 8007c4c:	d0dc      	beq.n	8007c08 <sniprintf+0x18>
 8007c4e:	2200      	movs	r2, #0
 8007c50:	9b02      	ldr	r3, [sp, #8]
 8007c52:	701a      	strb	r2, [r3, #0]
 8007c54:	e7d8      	b.n	8007c08 <sniprintf+0x18>
 8007c56:	46c0      	nop			@ (mov r8, r8)
 8007c58:	20000034 	.word	0x20000034

08007c5c <memset>:
 8007c5c:	0003      	movs	r3, r0
 8007c5e:	1882      	adds	r2, r0, r2
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d100      	bne.n	8007c66 <memset+0xa>
 8007c64:	4770      	bx	lr
 8007c66:	7019      	strb	r1, [r3, #0]
 8007c68:	3301      	adds	r3, #1
 8007c6a:	e7f9      	b.n	8007c60 <memset+0x4>

08007c6c <__errno>:
 8007c6c:	4b01      	ldr	r3, [pc, #4]	@ (8007c74 <__errno+0x8>)
 8007c6e:	6818      	ldr	r0, [r3, #0]
 8007c70:	4770      	bx	lr
 8007c72:	46c0      	nop			@ (mov r8, r8)
 8007c74:	20000034 	.word	0x20000034

08007c78 <__libc_init_array>:
 8007c78:	b570      	push	{r4, r5, r6, lr}
 8007c7a:	2600      	movs	r6, #0
 8007c7c:	4c0c      	ldr	r4, [pc, #48]	@ (8007cb0 <__libc_init_array+0x38>)
 8007c7e:	4d0d      	ldr	r5, [pc, #52]	@ (8007cb4 <__libc_init_array+0x3c>)
 8007c80:	1b64      	subs	r4, r4, r5
 8007c82:	10a4      	asrs	r4, r4, #2
 8007c84:	42a6      	cmp	r6, r4
 8007c86:	d109      	bne.n	8007c9c <__libc_init_array+0x24>
 8007c88:	2600      	movs	r6, #0
 8007c8a:	f000 fc61 	bl	8008550 <_init>
 8007c8e:	4c0a      	ldr	r4, [pc, #40]	@ (8007cb8 <__libc_init_array+0x40>)
 8007c90:	4d0a      	ldr	r5, [pc, #40]	@ (8007cbc <__libc_init_array+0x44>)
 8007c92:	1b64      	subs	r4, r4, r5
 8007c94:	10a4      	asrs	r4, r4, #2
 8007c96:	42a6      	cmp	r6, r4
 8007c98:	d105      	bne.n	8007ca6 <__libc_init_array+0x2e>
 8007c9a:	bd70      	pop	{r4, r5, r6, pc}
 8007c9c:	00b3      	lsls	r3, r6, #2
 8007c9e:	58eb      	ldr	r3, [r5, r3]
 8007ca0:	4798      	blx	r3
 8007ca2:	3601      	adds	r6, #1
 8007ca4:	e7ee      	b.n	8007c84 <__libc_init_array+0xc>
 8007ca6:	00b3      	lsls	r3, r6, #2
 8007ca8:	58eb      	ldr	r3, [r5, r3]
 8007caa:	4798      	blx	r3
 8007cac:	3601      	adds	r6, #1
 8007cae:	e7f2      	b.n	8007c96 <__libc_init_array+0x1e>
 8007cb0:	08009b1c 	.word	0x08009b1c
 8007cb4:	08009b1c 	.word	0x08009b1c
 8007cb8:	08009b20 	.word	0x08009b20
 8007cbc:	08009b1c 	.word	0x08009b1c

08007cc0 <__retarget_lock_acquire_recursive>:
 8007cc0:	4770      	bx	lr

08007cc2 <__retarget_lock_release_recursive>:
 8007cc2:	4770      	bx	lr

08007cc4 <_free_r>:
 8007cc4:	b570      	push	{r4, r5, r6, lr}
 8007cc6:	0005      	movs	r5, r0
 8007cc8:	1e0c      	subs	r4, r1, #0
 8007cca:	d010      	beq.n	8007cee <_free_r+0x2a>
 8007ccc:	3c04      	subs	r4, #4
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	da00      	bge.n	8007cd6 <_free_r+0x12>
 8007cd4:	18e4      	adds	r4, r4, r3
 8007cd6:	0028      	movs	r0, r5
 8007cd8:	f000 f8e0 	bl	8007e9c <__malloc_lock>
 8007cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8007d54 <_free_r+0x90>)
 8007cde:	6813      	ldr	r3, [r2, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d105      	bne.n	8007cf0 <_free_r+0x2c>
 8007ce4:	6063      	str	r3, [r4, #4]
 8007ce6:	6014      	str	r4, [r2, #0]
 8007ce8:	0028      	movs	r0, r5
 8007cea:	f000 f8df 	bl	8007eac <__malloc_unlock>
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	42a3      	cmp	r3, r4
 8007cf2:	d908      	bls.n	8007d06 <_free_r+0x42>
 8007cf4:	6820      	ldr	r0, [r4, #0]
 8007cf6:	1821      	adds	r1, r4, r0
 8007cf8:	428b      	cmp	r3, r1
 8007cfa:	d1f3      	bne.n	8007ce4 <_free_r+0x20>
 8007cfc:	6819      	ldr	r1, [r3, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	1809      	adds	r1, r1, r0
 8007d02:	6021      	str	r1, [r4, #0]
 8007d04:	e7ee      	b.n	8007ce4 <_free_r+0x20>
 8007d06:	001a      	movs	r2, r3
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <_free_r+0x4e>
 8007d0e:	42a3      	cmp	r3, r4
 8007d10:	d9f9      	bls.n	8007d06 <_free_r+0x42>
 8007d12:	6811      	ldr	r1, [r2, #0]
 8007d14:	1850      	adds	r0, r2, r1
 8007d16:	42a0      	cmp	r0, r4
 8007d18:	d10b      	bne.n	8007d32 <_free_r+0x6e>
 8007d1a:	6820      	ldr	r0, [r4, #0]
 8007d1c:	1809      	adds	r1, r1, r0
 8007d1e:	1850      	adds	r0, r2, r1
 8007d20:	6011      	str	r1, [r2, #0]
 8007d22:	4283      	cmp	r3, r0
 8007d24:	d1e0      	bne.n	8007ce8 <_free_r+0x24>
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	1841      	adds	r1, r0, r1
 8007d2c:	6011      	str	r1, [r2, #0]
 8007d2e:	6053      	str	r3, [r2, #4]
 8007d30:	e7da      	b.n	8007ce8 <_free_r+0x24>
 8007d32:	42a0      	cmp	r0, r4
 8007d34:	d902      	bls.n	8007d3c <_free_r+0x78>
 8007d36:	230c      	movs	r3, #12
 8007d38:	602b      	str	r3, [r5, #0]
 8007d3a:	e7d5      	b.n	8007ce8 <_free_r+0x24>
 8007d3c:	6820      	ldr	r0, [r4, #0]
 8007d3e:	1821      	adds	r1, r4, r0
 8007d40:	428b      	cmp	r3, r1
 8007d42:	d103      	bne.n	8007d4c <_free_r+0x88>
 8007d44:	6819      	ldr	r1, [r3, #0]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	1809      	adds	r1, r1, r0
 8007d4a:	6021      	str	r1, [r4, #0]
 8007d4c:	6063      	str	r3, [r4, #4]
 8007d4e:	6054      	str	r4, [r2, #4]
 8007d50:	e7ca      	b.n	8007ce8 <_free_r+0x24>
 8007d52:	46c0      	nop			@ (mov r8, r8)
 8007d54:	20000798 	.word	0x20000798

08007d58 <sbrk_aligned>:
 8007d58:	b570      	push	{r4, r5, r6, lr}
 8007d5a:	4e0f      	ldr	r6, [pc, #60]	@ (8007d98 <sbrk_aligned+0x40>)
 8007d5c:	000d      	movs	r5, r1
 8007d5e:	6831      	ldr	r1, [r6, #0]
 8007d60:	0004      	movs	r4, r0
 8007d62:	2900      	cmp	r1, #0
 8007d64:	d102      	bne.n	8007d6c <sbrk_aligned+0x14>
 8007d66:	f000 fb95 	bl	8008494 <_sbrk_r>
 8007d6a:	6030      	str	r0, [r6, #0]
 8007d6c:	0029      	movs	r1, r5
 8007d6e:	0020      	movs	r0, r4
 8007d70:	f000 fb90 	bl	8008494 <_sbrk_r>
 8007d74:	1c43      	adds	r3, r0, #1
 8007d76:	d103      	bne.n	8007d80 <sbrk_aligned+0x28>
 8007d78:	2501      	movs	r5, #1
 8007d7a:	426d      	negs	r5, r5
 8007d7c:	0028      	movs	r0, r5
 8007d7e:	bd70      	pop	{r4, r5, r6, pc}
 8007d80:	2303      	movs	r3, #3
 8007d82:	1cc5      	adds	r5, r0, #3
 8007d84:	439d      	bics	r5, r3
 8007d86:	42a8      	cmp	r0, r5
 8007d88:	d0f8      	beq.n	8007d7c <sbrk_aligned+0x24>
 8007d8a:	1a29      	subs	r1, r5, r0
 8007d8c:	0020      	movs	r0, r4
 8007d8e:	f000 fb81 	bl	8008494 <_sbrk_r>
 8007d92:	3001      	adds	r0, #1
 8007d94:	d1f2      	bne.n	8007d7c <sbrk_aligned+0x24>
 8007d96:	e7ef      	b.n	8007d78 <sbrk_aligned+0x20>
 8007d98:	20000794 	.word	0x20000794

08007d9c <_malloc_r>:
 8007d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d9e:	2203      	movs	r2, #3
 8007da0:	1ccb      	adds	r3, r1, #3
 8007da2:	4393      	bics	r3, r2
 8007da4:	3308      	adds	r3, #8
 8007da6:	0005      	movs	r5, r0
 8007da8:	001f      	movs	r7, r3
 8007daa:	2b0c      	cmp	r3, #12
 8007dac:	d234      	bcs.n	8007e18 <_malloc_r+0x7c>
 8007dae:	270c      	movs	r7, #12
 8007db0:	42b9      	cmp	r1, r7
 8007db2:	d833      	bhi.n	8007e1c <_malloc_r+0x80>
 8007db4:	0028      	movs	r0, r5
 8007db6:	f000 f871 	bl	8007e9c <__malloc_lock>
 8007dba:	4e37      	ldr	r6, [pc, #220]	@ (8007e98 <_malloc_r+0xfc>)
 8007dbc:	6833      	ldr	r3, [r6, #0]
 8007dbe:	001c      	movs	r4, r3
 8007dc0:	2c00      	cmp	r4, #0
 8007dc2:	d12f      	bne.n	8007e24 <_malloc_r+0x88>
 8007dc4:	0039      	movs	r1, r7
 8007dc6:	0028      	movs	r0, r5
 8007dc8:	f7ff ffc6 	bl	8007d58 <sbrk_aligned>
 8007dcc:	0004      	movs	r4, r0
 8007dce:	1c43      	adds	r3, r0, #1
 8007dd0:	d15f      	bne.n	8007e92 <_malloc_r+0xf6>
 8007dd2:	6834      	ldr	r4, [r6, #0]
 8007dd4:	9400      	str	r4, [sp, #0]
 8007dd6:	9b00      	ldr	r3, [sp, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d14a      	bne.n	8007e72 <_malloc_r+0xd6>
 8007ddc:	2c00      	cmp	r4, #0
 8007dde:	d052      	beq.n	8007e86 <_malloc_r+0xea>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	0028      	movs	r0, r5
 8007de4:	18e3      	adds	r3, r4, r3
 8007de6:	9900      	ldr	r1, [sp, #0]
 8007de8:	9301      	str	r3, [sp, #4]
 8007dea:	f000 fb53 	bl	8008494 <_sbrk_r>
 8007dee:	9b01      	ldr	r3, [sp, #4]
 8007df0:	4283      	cmp	r3, r0
 8007df2:	d148      	bne.n	8007e86 <_malloc_r+0xea>
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	0028      	movs	r0, r5
 8007df8:	1aff      	subs	r7, r7, r3
 8007dfa:	0039      	movs	r1, r7
 8007dfc:	f7ff ffac 	bl	8007d58 <sbrk_aligned>
 8007e00:	3001      	adds	r0, #1
 8007e02:	d040      	beq.n	8007e86 <_malloc_r+0xea>
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	19db      	adds	r3, r3, r7
 8007e08:	6023      	str	r3, [r4, #0]
 8007e0a:	6833      	ldr	r3, [r6, #0]
 8007e0c:	685a      	ldr	r2, [r3, #4]
 8007e0e:	2a00      	cmp	r2, #0
 8007e10:	d133      	bne.n	8007e7a <_malloc_r+0xde>
 8007e12:	9b00      	ldr	r3, [sp, #0]
 8007e14:	6033      	str	r3, [r6, #0]
 8007e16:	e019      	b.n	8007e4c <_malloc_r+0xb0>
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	dac9      	bge.n	8007db0 <_malloc_r+0x14>
 8007e1c:	230c      	movs	r3, #12
 8007e1e:	602b      	str	r3, [r5, #0]
 8007e20:	2000      	movs	r0, #0
 8007e22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007e24:	6821      	ldr	r1, [r4, #0]
 8007e26:	1bc9      	subs	r1, r1, r7
 8007e28:	d420      	bmi.n	8007e6c <_malloc_r+0xd0>
 8007e2a:	290b      	cmp	r1, #11
 8007e2c:	d90a      	bls.n	8007e44 <_malloc_r+0xa8>
 8007e2e:	19e2      	adds	r2, r4, r7
 8007e30:	6027      	str	r7, [r4, #0]
 8007e32:	42a3      	cmp	r3, r4
 8007e34:	d104      	bne.n	8007e40 <_malloc_r+0xa4>
 8007e36:	6032      	str	r2, [r6, #0]
 8007e38:	6863      	ldr	r3, [r4, #4]
 8007e3a:	6011      	str	r1, [r2, #0]
 8007e3c:	6053      	str	r3, [r2, #4]
 8007e3e:	e005      	b.n	8007e4c <_malloc_r+0xb0>
 8007e40:	605a      	str	r2, [r3, #4]
 8007e42:	e7f9      	b.n	8007e38 <_malloc_r+0x9c>
 8007e44:	6862      	ldr	r2, [r4, #4]
 8007e46:	42a3      	cmp	r3, r4
 8007e48:	d10e      	bne.n	8007e68 <_malloc_r+0xcc>
 8007e4a:	6032      	str	r2, [r6, #0]
 8007e4c:	0028      	movs	r0, r5
 8007e4e:	f000 f82d 	bl	8007eac <__malloc_unlock>
 8007e52:	0020      	movs	r0, r4
 8007e54:	2207      	movs	r2, #7
 8007e56:	300b      	adds	r0, #11
 8007e58:	1d23      	adds	r3, r4, #4
 8007e5a:	4390      	bics	r0, r2
 8007e5c:	1ac2      	subs	r2, r0, r3
 8007e5e:	4298      	cmp	r0, r3
 8007e60:	d0df      	beq.n	8007e22 <_malloc_r+0x86>
 8007e62:	1a1b      	subs	r3, r3, r0
 8007e64:	50a3      	str	r3, [r4, r2]
 8007e66:	e7dc      	b.n	8007e22 <_malloc_r+0x86>
 8007e68:	605a      	str	r2, [r3, #4]
 8007e6a:	e7ef      	b.n	8007e4c <_malloc_r+0xb0>
 8007e6c:	0023      	movs	r3, r4
 8007e6e:	6864      	ldr	r4, [r4, #4]
 8007e70:	e7a6      	b.n	8007dc0 <_malloc_r+0x24>
 8007e72:	9c00      	ldr	r4, [sp, #0]
 8007e74:	6863      	ldr	r3, [r4, #4]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	e7ad      	b.n	8007dd6 <_malloc_r+0x3a>
 8007e7a:	001a      	movs	r2, r3
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	42a3      	cmp	r3, r4
 8007e80:	d1fb      	bne.n	8007e7a <_malloc_r+0xde>
 8007e82:	2300      	movs	r3, #0
 8007e84:	e7da      	b.n	8007e3c <_malloc_r+0xa0>
 8007e86:	230c      	movs	r3, #12
 8007e88:	0028      	movs	r0, r5
 8007e8a:	602b      	str	r3, [r5, #0]
 8007e8c:	f000 f80e 	bl	8007eac <__malloc_unlock>
 8007e90:	e7c6      	b.n	8007e20 <_malloc_r+0x84>
 8007e92:	6007      	str	r7, [r0, #0]
 8007e94:	e7da      	b.n	8007e4c <_malloc_r+0xb0>
 8007e96:	46c0      	nop			@ (mov r8, r8)
 8007e98:	20000798 	.word	0x20000798

08007e9c <__malloc_lock>:
 8007e9c:	b510      	push	{r4, lr}
 8007e9e:	4802      	ldr	r0, [pc, #8]	@ (8007ea8 <__malloc_lock+0xc>)
 8007ea0:	f7ff ff0e 	bl	8007cc0 <__retarget_lock_acquire_recursive>
 8007ea4:	bd10      	pop	{r4, pc}
 8007ea6:	46c0      	nop			@ (mov r8, r8)
 8007ea8:	20000790 	.word	0x20000790

08007eac <__malloc_unlock>:
 8007eac:	b510      	push	{r4, lr}
 8007eae:	4802      	ldr	r0, [pc, #8]	@ (8007eb8 <__malloc_unlock+0xc>)
 8007eb0:	f7ff ff07 	bl	8007cc2 <__retarget_lock_release_recursive>
 8007eb4:	bd10      	pop	{r4, pc}
 8007eb6:	46c0      	nop			@ (mov r8, r8)
 8007eb8:	20000790 	.word	0x20000790

08007ebc <__ssputs_r>:
 8007ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ebe:	688e      	ldr	r6, [r1, #8]
 8007ec0:	b085      	sub	sp, #20
 8007ec2:	001f      	movs	r7, r3
 8007ec4:	000c      	movs	r4, r1
 8007ec6:	680b      	ldr	r3, [r1, #0]
 8007ec8:	9002      	str	r0, [sp, #8]
 8007eca:	9203      	str	r2, [sp, #12]
 8007ecc:	42be      	cmp	r6, r7
 8007ece:	d830      	bhi.n	8007f32 <__ssputs_r+0x76>
 8007ed0:	210c      	movs	r1, #12
 8007ed2:	5e62      	ldrsh	r2, [r4, r1]
 8007ed4:	2190      	movs	r1, #144	@ 0x90
 8007ed6:	00c9      	lsls	r1, r1, #3
 8007ed8:	420a      	tst	r2, r1
 8007eda:	d028      	beq.n	8007f2e <__ssputs_r+0x72>
 8007edc:	2003      	movs	r0, #3
 8007ede:	6921      	ldr	r1, [r4, #16]
 8007ee0:	1a5b      	subs	r3, r3, r1
 8007ee2:	9301      	str	r3, [sp, #4]
 8007ee4:	6963      	ldr	r3, [r4, #20]
 8007ee6:	4343      	muls	r3, r0
 8007ee8:	9801      	ldr	r0, [sp, #4]
 8007eea:	0fdd      	lsrs	r5, r3, #31
 8007eec:	18ed      	adds	r5, r5, r3
 8007eee:	1c7b      	adds	r3, r7, #1
 8007ef0:	181b      	adds	r3, r3, r0
 8007ef2:	106d      	asrs	r5, r5, #1
 8007ef4:	42ab      	cmp	r3, r5
 8007ef6:	d900      	bls.n	8007efa <__ssputs_r+0x3e>
 8007ef8:	001d      	movs	r5, r3
 8007efa:	0552      	lsls	r2, r2, #21
 8007efc:	d528      	bpl.n	8007f50 <__ssputs_r+0x94>
 8007efe:	0029      	movs	r1, r5
 8007f00:	9802      	ldr	r0, [sp, #8]
 8007f02:	f7ff ff4b 	bl	8007d9c <_malloc_r>
 8007f06:	1e06      	subs	r6, r0, #0
 8007f08:	d02c      	beq.n	8007f64 <__ssputs_r+0xa8>
 8007f0a:	9a01      	ldr	r2, [sp, #4]
 8007f0c:	6921      	ldr	r1, [r4, #16]
 8007f0e:	f000 fade 	bl	80084ce <memcpy>
 8007f12:	89a2      	ldrh	r2, [r4, #12]
 8007f14:	4b18      	ldr	r3, [pc, #96]	@ (8007f78 <__ssputs_r+0xbc>)
 8007f16:	401a      	ands	r2, r3
 8007f18:	2380      	movs	r3, #128	@ 0x80
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	81a3      	strh	r3, [r4, #12]
 8007f1e:	9b01      	ldr	r3, [sp, #4]
 8007f20:	6126      	str	r6, [r4, #16]
 8007f22:	18f6      	adds	r6, r6, r3
 8007f24:	6026      	str	r6, [r4, #0]
 8007f26:	003e      	movs	r6, r7
 8007f28:	6165      	str	r5, [r4, #20]
 8007f2a:	1aed      	subs	r5, r5, r3
 8007f2c:	60a5      	str	r5, [r4, #8]
 8007f2e:	42be      	cmp	r6, r7
 8007f30:	d900      	bls.n	8007f34 <__ssputs_r+0x78>
 8007f32:	003e      	movs	r6, r7
 8007f34:	0032      	movs	r2, r6
 8007f36:	9903      	ldr	r1, [sp, #12]
 8007f38:	6820      	ldr	r0, [r4, #0]
 8007f3a:	f000 fa99 	bl	8008470 <memmove>
 8007f3e:	2000      	movs	r0, #0
 8007f40:	68a3      	ldr	r3, [r4, #8]
 8007f42:	1b9b      	subs	r3, r3, r6
 8007f44:	60a3      	str	r3, [r4, #8]
 8007f46:	6823      	ldr	r3, [r4, #0]
 8007f48:	199b      	adds	r3, r3, r6
 8007f4a:	6023      	str	r3, [r4, #0]
 8007f4c:	b005      	add	sp, #20
 8007f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f50:	002a      	movs	r2, r5
 8007f52:	9802      	ldr	r0, [sp, #8]
 8007f54:	f000 fac4 	bl	80084e0 <_realloc_r>
 8007f58:	1e06      	subs	r6, r0, #0
 8007f5a:	d1e0      	bne.n	8007f1e <__ssputs_r+0x62>
 8007f5c:	6921      	ldr	r1, [r4, #16]
 8007f5e:	9802      	ldr	r0, [sp, #8]
 8007f60:	f7ff feb0 	bl	8007cc4 <_free_r>
 8007f64:	230c      	movs	r3, #12
 8007f66:	2001      	movs	r0, #1
 8007f68:	9a02      	ldr	r2, [sp, #8]
 8007f6a:	4240      	negs	r0, r0
 8007f6c:	6013      	str	r3, [r2, #0]
 8007f6e:	89a2      	ldrh	r2, [r4, #12]
 8007f70:	3334      	adds	r3, #52	@ 0x34
 8007f72:	4313      	orrs	r3, r2
 8007f74:	81a3      	strh	r3, [r4, #12]
 8007f76:	e7e9      	b.n	8007f4c <__ssputs_r+0x90>
 8007f78:	fffffb7f 	.word	0xfffffb7f

08007f7c <_svfiprintf_r>:
 8007f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f7e:	b0a1      	sub	sp, #132	@ 0x84
 8007f80:	9003      	str	r0, [sp, #12]
 8007f82:	001d      	movs	r5, r3
 8007f84:	898b      	ldrh	r3, [r1, #12]
 8007f86:	000f      	movs	r7, r1
 8007f88:	0016      	movs	r6, r2
 8007f8a:	061b      	lsls	r3, r3, #24
 8007f8c:	d511      	bpl.n	8007fb2 <_svfiprintf_r+0x36>
 8007f8e:	690b      	ldr	r3, [r1, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d10e      	bne.n	8007fb2 <_svfiprintf_r+0x36>
 8007f94:	2140      	movs	r1, #64	@ 0x40
 8007f96:	f7ff ff01 	bl	8007d9c <_malloc_r>
 8007f9a:	6038      	str	r0, [r7, #0]
 8007f9c:	6138      	str	r0, [r7, #16]
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	d105      	bne.n	8007fae <_svfiprintf_r+0x32>
 8007fa2:	230c      	movs	r3, #12
 8007fa4:	9a03      	ldr	r2, [sp, #12]
 8007fa6:	6013      	str	r3, [r2, #0]
 8007fa8:	2001      	movs	r0, #1
 8007faa:	4240      	negs	r0, r0
 8007fac:	e0cf      	b.n	800814e <_svfiprintf_r+0x1d2>
 8007fae:	2340      	movs	r3, #64	@ 0x40
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	ac08      	add	r4, sp, #32
 8007fb6:	6163      	str	r3, [r4, #20]
 8007fb8:	3320      	adds	r3, #32
 8007fba:	7663      	strb	r3, [r4, #25]
 8007fbc:	3310      	adds	r3, #16
 8007fbe:	76a3      	strb	r3, [r4, #26]
 8007fc0:	9507      	str	r5, [sp, #28]
 8007fc2:	0035      	movs	r5, r6
 8007fc4:	782b      	ldrb	r3, [r5, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d001      	beq.n	8007fce <_svfiprintf_r+0x52>
 8007fca:	2b25      	cmp	r3, #37	@ 0x25
 8007fcc:	d148      	bne.n	8008060 <_svfiprintf_r+0xe4>
 8007fce:	1bab      	subs	r3, r5, r6
 8007fd0:	9305      	str	r3, [sp, #20]
 8007fd2:	42b5      	cmp	r5, r6
 8007fd4:	d00b      	beq.n	8007fee <_svfiprintf_r+0x72>
 8007fd6:	0032      	movs	r2, r6
 8007fd8:	0039      	movs	r1, r7
 8007fda:	9803      	ldr	r0, [sp, #12]
 8007fdc:	f7ff ff6e 	bl	8007ebc <__ssputs_r>
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	d100      	bne.n	8007fe6 <_svfiprintf_r+0x6a>
 8007fe4:	e0ae      	b.n	8008144 <_svfiprintf_r+0x1c8>
 8007fe6:	6963      	ldr	r3, [r4, #20]
 8007fe8:	9a05      	ldr	r2, [sp, #20]
 8007fea:	189b      	adds	r3, r3, r2
 8007fec:	6163      	str	r3, [r4, #20]
 8007fee:	782b      	ldrb	r3, [r5, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d100      	bne.n	8007ff6 <_svfiprintf_r+0x7a>
 8007ff4:	e0a6      	b.n	8008144 <_svfiprintf_r+0x1c8>
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	4252      	negs	r2, r2
 8007ffc:	6062      	str	r2, [r4, #4]
 8007ffe:	a904      	add	r1, sp, #16
 8008000:	3254      	adds	r2, #84	@ 0x54
 8008002:	1852      	adds	r2, r2, r1
 8008004:	1c6e      	adds	r6, r5, #1
 8008006:	6023      	str	r3, [r4, #0]
 8008008:	60e3      	str	r3, [r4, #12]
 800800a:	60a3      	str	r3, [r4, #8]
 800800c:	7013      	strb	r3, [r2, #0]
 800800e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008010:	4b54      	ldr	r3, [pc, #336]	@ (8008164 <_svfiprintf_r+0x1e8>)
 8008012:	2205      	movs	r2, #5
 8008014:	0018      	movs	r0, r3
 8008016:	7831      	ldrb	r1, [r6, #0]
 8008018:	9305      	str	r3, [sp, #20]
 800801a:	f000 fa4d 	bl	80084b8 <memchr>
 800801e:	1c75      	adds	r5, r6, #1
 8008020:	2800      	cmp	r0, #0
 8008022:	d11f      	bne.n	8008064 <_svfiprintf_r+0xe8>
 8008024:	6822      	ldr	r2, [r4, #0]
 8008026:	06d3      	lsls	r3, r2, #27
 8008028:	d504      	bpl.n	8008034 <_svfiprintf_r+0xb8>
 800802a:	2353      	movs	r3, #83	@ 0x53
 800802c:	a904      	add	r1, sp, #16
 800802e:	185b      	adds	r3, r3, r1
 8008030:	2120      	movs	r1, #32
 8008032:	7019      	strb	r1, [r3, #0]
 8008034:	0713      	lsls	r3, r2, #28
 8008036:	d504      	bpl.n	8008042 <_svfiprintf_r+0xc6>
 8008038:	2353      	movs	r3, #83	@ 0x53
 800803a:	a904      	add	r1, sp, #16
 800803c:	185b      	adds	r3, r3, r1
 800803e:	212b      	movs	r1, #43	@ 0x2b
 8008040:	7019      	strb	r1, [r3, #0]
 8008042:	7833      	ldrb	r3, [r6, #0]
 8008044:	2b2a      	cmp	r3, #42	@ 0x2a
 8008046:	d016      	beq.n	8008076 <_svfiprintf_r+0xfa>
 8008048:	0035      	movs	r5, r6
 800804a:	2100      	movs	r1, #0
 800804c:	200a      	movs	r0, #10
 800804e:	68e3      	ldr	r3, [r4, #12]
 8008050:	782a      	ldrb	r2, [r5, #0]
 8008052:	1c6e      	adds	r6, r5, #1
 8008054:	3a30      	subs	r2, #48	@ 0x30
 8008056:	2a09      	cmp	r2, #9
 8008058:	d950      	bls.n	80080fc <_svfiprintf_r+0x180>
 800805a:	2900      	cmp	r1, #0
 800805c:	d111      	bne.n	8008082 <_svfiprintf_r+0x106>
 800805e:	e017      	b.n	8008090 <_svfiprintf_r+0x114>
 8008060:	3501      	adds	r5, #1
 8008062:	e7af      	b.n	8007fc4 <_svfiprintf_r+0x48>
 8008064:	9b05      	ldr	r3, [sp, #20]
 8008066:	6822      	ldr	r2, [r4, #0]
 8008068:	1ac0      	subs	r0, r0, r3
 800806a:	2301      	movs	r3, #1
 800806c:	4083      	lsls	r3, r0
 800806e:	4313      	orrs	r3, r2
 8008070:	002e      	movs	r6, r5
 8008072:	6023      	str	r3, [r4, #0]
 8008074:	e7cc      	b.n	8008010 <_svfiprintf_r+0x94>
 8008076:	9b07      	ldr	r3, [sp, #28]
 8008078:	1d19      	adds	r1, r3, #4
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	9107      	str	r1, [sp, #28]
 800807e:	2b00      	cmp	r3, #0
 8008080:	db01      	blt.n	8008086 <_svfiprintf_r+0x10a>
 8008082:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008084:	e004      	b.n	8008090 <_svfiprintf_r+0x114>
 8008086:	425b      	negs	r3, r3
 8008088:	60e3      	str	r3, [r4, #12]
 800808a:	2302      	movs	r3, #2
 800808c:	4313      	orrs	r3, r2
 800808e:	6023      	str	r3, [r4, #0]
 8008090:	782b      	ldrb	r3, [r5, #0]
 8008092:	2b2e      	cmp	r3, #46	@ 0x2e
 8008094:	d10c      	bne.n	80080b0 <_svfiprintf_r+0x134>
 8008096:	786b      	ldrb	r3, [r5, #1]
 8008098:	2b2a      	cmp	r3, #42	@ 0x2a
 800809a:	d134      	bne.n	8008106 <_svfiprintf_r+0x18a>
 800809c:	9b07      	ldr	r3, [sp, #28]
 800809e:	3502      	adds	r5, #2
 80080a0:	1d1a      	adds	r2, r3, #4
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	9207      	str	r2, [sp, #28]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	da01      	bge.n	80080ae <_svfiprintf_r+0x132>
 80080aa:	2301      	movs	r3, #1
 80080ac:	425b      	negs	r3, r3
 80080ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80080b0:	4e2d      	ldr	r6, [pc, #180]	@ (8008168 <_svfiprintf_r+0x1ec>)
 80080b2:	2203      	movs	r2, #3
 80080b4:	0030      	movs	r0, r6
 80080b6:	7829      	ldrb	r1, [r5, #0]
 80080b8:	f000 f9fe 	bl	80084b8 <memchr>
 80080bc:	2800      	cmp	r0, #0
 80080be:	d006      	beq.n	80080ce <_svfiprintf_r+0x152>
 80080c0:	2340      	movs	r3, #64	@ 0x40
 80080c2:	1b80      	subs	r0, r0, r6
 80080c4:	4083      	lsls	r3, r0
 80080c6:	6822      	ldr	r2, [r4, #0]
 80080c8:	3501      	adds	r5, #1
 80080ca:	4313      	orrs	r3, r2
 80080cc:	6023      	str	r3, [r4, #0]
 80080ce:	7829      	ldrb	r1, [r5, #0]
 80080d0:	2206      	movs	r2, #6
 80080d2:	4826      	ldr	r0, [pc, #152]	@ (800816c <_svfiprintf_r+0x1f0>)
 80080d4:	1c6e      	adds	r6, r5, #1
 80080d6:	7621      	strb	r1, [r4, #24]
 80080d8:	f000 f9ee 	bl	80084b8 <memchr>
 80080dc:	2800      	cmp	r0, #0
 80080de:	d038      	beq.n	8008152 <_svfiprintf_r+0x1d6>
 80080e0:	4b23      	ldr	r3, [pc, #140]	@ (8008170 <_svfiprintf_r+0x1f4>)
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d122      	bne.n	800812c <_svfiprintf_r+0x1b0>
 80080e6:	2207      	movs	r2, #7
 80080e8:	9b07      	ldr	r3, [sp, #28]
 80080ea:	3307      	adds	r3, #7
 80080ec:	4393      	bics	r3, r2
 80080ee:	3308      	adds	r3, #8
 80080f0:	9307      	str	r3, [sp, #28]
 80080f2:	6963      	ldr	r3, [r4, #20]
 80080f4:	9a04      	ldr	r2, [sp, #16]
 80080f6:	189b      	adds	r3, r3, r2
 80080f8:	6163      	str	r3, [r4, #20]
 80080fa:	e762      	b.n	8007fc2 <_svfiprintf_r+0x46>
 80080fc:	4343      	muls	r3, r0
 80080fe:	0035      	movs	r5, r6
 8008100:	2101      	movs	r1, #1
 8008102:	189b      	adds	r3, r3, r2
 8008104:	e7a4      	b.n	8008050 <_svfiprintf_r+0xd4>
 8008106:	2300      	movs	r3, #0
 8008108:	200a      	movs	r0, #10
 800810a:	0019      	movs	r1, r3
 800810c:	3501      	adds	r5, #1
 800810e:	6063      	str	r3, [r4, #4]
 8008110:	782a      	ldrb	r2, [r5, #0]
 8008112:	1c6e      	adds	r6, r5, #1
 8008114:	3a30      	subs	r2, #48	@ 0x30
 8008116:	2a09      	cmp	r2, #9
 8008118:	d903      	bls.n	8008122 <_svfiprintf_r+0x1a6>
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0c8      	beq.n	80080b0 <_svfiprintf_r+0x134>
 800811e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008120:	e7c6      	b.n	80080b0 <_svfiprintf_r+0x134>
 8008122:	4341      	muls	r1, r0
 8008124:	0035      	movs	r5, r6
 8008126:	2301      	movs	r3, #1
 8008128:	1889      	adds	r1, r1, r2
 800812a:	e7f1      	b.n	8008110 <_svfiprintf_r+0x194>
 800812c:	aa07      	add	r2, sp, #28
 800812e:	9200      	str	r2, [sp, #0]
 8008130:	0021      	movs	r1, r4
 8008132:	003a      	movs	r2, r7
 8008134:	4b0f      	ldr	r3, [pc, #60]	@ (8008174 <_svfiprintf_r+0x1f8>)
 8008136:	9803      	ldr	r0, [sp, #12]
 8008138:	e000      	b.n	800813c <_svfiprintf_r+0x1c0>
 800813a:	bf00      	nop
 800813c:	9004      	str	r0, [sp, #16]
 800813e:	9b04      	ldr	r3, [sp, #16]
 8008140:	3301      	adds	r3, #1
 8008142:	d1d6      	bne.n	80080f2 <_svfiprintf_r+0x176>
 8008144:	89bb      	ldrh	r3, [r7, #12]
 8008146:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008148:	065b      	lsls	r3, r3, #25
 800814a:	d500      	bpl.n	800814e <_svfiprintf_r+0x1d2>
 800814c:	e72c      	b.n	8007fa8 <_svfiprintf_r+0x2c>
 800814e:	b021      	add	sp, #132	@ 0x84
 8008150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008152:	aa07      	add	r2, sp, #28
 8008154:	9200      	str	r2, [sp, #0]
 8008156:	0021      	movs	r1, r4
 8008158:	003a      	movs	r2, r7
 800815a:	4b06      	ldr	r3, [pc, #24]	@ (8008174 <_svfiprintf_r+0x1f8>)
 800815c:	9803      	ldr	r0, [sp, #12]
 800815e:	f000 f87b 	bl	8008258 <_printf_i>
 8008162:	e7eb      	b.n	800813c <_svfiprintf_r+0x1c0>
 8008164:	08009ae8 	.word	0x08009ae8
 8008168:	08009aee 	.word	0x08009aee
 800816c:	08009af2 	.word	0x08009af2
 8008170:	00000000 	.word	0x00000000
 8008174:	08007ebd 	.word	0x08007ebd

08008178 <_printf_common>:
 8008178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800817a:	0016      	movs	r6, r2
 800817c:	9301      	str	r3, [sp, #4]
 800817e:	688a      	ldr	r2, [r1, #8]
 8008180:	690b      	ldr	r3, [r1, #16]
 8008182:	000c      	movs	r4, r1
 8008184:	9000      	str	r0, [sp, #0]
 8008186:	4293      	cmp	r3, r2
 8008188:	da00      	bge.n	800818c <_printf_common+0x14>
 800818a:	0013      	movs	r3, r2
 800818c:	0022      	movs	r2, r4
 800818e:	6033      	str	r3, [r6, #0]
 8008190:	3243      	adds	r2, #67	@ 0x43
 8008192:	7812      	ldrb	r2, [r2, #0]
 8008194:	2a00      	cmp	r2, #0
 8008196:	d001      	beq.n	800819c <_printf_common+0x24>
 8008198:	3301      	adds	r3, #1
 800819a:	6033      	str	r3, [r6, #0]
 800819c:	6823      	ldr	r3, [r4, #0]
 800819e:	069b      	lsls	r3, r3, #26
 80081a0:	d502      	bpl.n	80081a8 <_printf_common+0x30>
 80081a2:	6833      	ldr	r3, [r6, #0]
 80081a4:	3302      	adds	r3, #2
 80081a6:	6033      	str	r3, [r6, #0]
 80081a8:	6822      	ldr	r2, [r4, #0]
 80081aa:	2306      	movs	r3, #6
 80081ac:	0015      	movs	r5, r2
 80081ae:	401d      	ands	r5, r3
 80081b0:	421a      	tst	r2, r3
 80081b2:	d027      	beq.n	8008204 <_printf_common+0x8c>
 80081b4:	0023      	movs	r3, r4
 80081b6:	3343      	adds	r3, #67	@ 0x43
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	1e5a      	subs	r2, r3, #1
 80081bc:	4193      	sbcs	r3, r2
 80081be:	6822      	ldr	r2, [r4, #0]
 80081c0:	0692      	lsls	r2, r2, #26
 80081c2:	d430      	bmi.n	8008226 <_printf_common+0xae>
 80081c4:	0022      	movs	r2, r4
 80081c6:	9901      	ldr	r1, [sp, #4]
 80081c8:	9800      	ldr	r0, [sp, #0]
 80081ca:	9d08      	ldr	r5, [sp, #32]
 80081cc:	3243      	adds	r2, #67	@ 0x43
 80081ce:	47a8      	blx	r5
 80081d0:	3001      	adds	r0, #1
 80081d2:	d025      	beq.n	8008220 <_printf_common+0xa8>
 80081d4:	2206      	movs	r2, #6
 80081d6:	6823      	ldr	r3, [r4, #0]
 80081d8:	2500      	movs	r5, #0
 80081da:	4013      	ands	r3, r2
 80081dc:	2b04      	cmp	r3, #4
 80081de:	d105      	bne.n	80081ec <_printf_common+0x74>
 80081e0:	6833      	ldr	r3, [r6, #0]
 80081e2:	68e5      	ldr	r5, [r4, #12]
 80081e4:	1aed      	subs	r5, r5, r3
 80081e6:	43eb      	mvns	r3, r5
 80081e8:	17db      	asrs	r3, r3, #31
 80081ea:	401d      	ands	r5, r3
 80081ec:	68a3      	ldr	r3, [r4, #8]
 80081ee:	6922      	ldr	r2, [r4, #16]
 80081f0:	4293      	cmp	r3, r2
 80081f2:	dd01      	ble.n	80081f8 <_printf_common+0x80>
 80081f4:	1a9b      	subs	r3, r3, r2
 80081f6:	18ed      	adds	r5, r5, r3
 80081f8:	2600      	movs	r6, #0
 80081fa:	42b5      	cmp	r5, r6
 80081fc:	d120      	bne.n	8008240 <_printf_common+0xc8>
 80081fe:	2000      	movs	r0, #0
 8008200:	e010      	b.n	8008224 <_printf_common+0xac>
 8008202:	3501      	adds	r5, #1
 8008204:	68e3      	ldr	r3, [r4, #12]
 8008206:	6832      	ldr	r2, [r6, #0]
 8008208:	1a9b      	subs	r3, r3, r2
 800820a:	42ab      	cmp	r3, r5
 800820c:	ddd2      	ble.n	80081b4 <_printf_common+0x3c>
 800820e:	0022      	movs	r2, r4
 8008210:	2301      	movs	r3, #1
 8008212:	9901      	ldr	r1, [sp, #4]
 8008214:	9800      	ldr	r0, [sp, #0]
 8008216:	9f08      	ldr	r7, [sp, #32]
 8008218:	3219      	adds	r2, #25
 800821a:	47b8      	blx	r7
 800821c:	3001      	adds	r0, #1
 800821e:	d1f0      	bne.n	8008202 <_printf_common+0x8a>
 8008220:	2001      	movs	r0, #1
 8008222:	4240      	negs	r0, r0
 8008224:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008226:	2030      	movs	r0, #48	@ 0x30
 8008228:	18e1      	adds	r1, r4, r3
 800822a:	3143      	adds	r1, #67	@ 0x43
 800822c:	7008      	strb	r0, [r1, #0]
 800822e:	0021      	movs	r1, r4
 8008230:	1c5a      	adds	r2, r3, #1
 8008232:	3145      	adds	r1, #69	@ 0x45
 8008234:	7809      	ldrb	r1, [r1, #0]
 8008236:	18a2      	adds	r2, r4, r2
 8008238:	3243      	adds	r2, #67	@ 0x43
 800823a:	3302      	adds	r3, #2
 800823c:	7011      	strb	r1, [r2, #0]
 800823e:	e7c1      	b.n	80081c4 <_printf_common+0x4c>
 8008240:	0022      	movs	r2, r4
 8008242:	2301      	movs	r3, #1
 8008244:	9901      	ldr	r1, [sp, #4]
 8008246:	9800      	ldr	r0, [sp, #0]
 8008248:	9f08      	ldr	r7, [sp, #32]
 800824a:	321a      	adds	r2, #26
 800824c:	47b8      	blx	r7
 800824e:	3001      	adds	r0, #1
 8008250:	d0e6      	beq.n	8008220 <_printf_common+0xa8>
 8008252:	3601      	adds	r6, #1
 8008254:	e7d1      	b.n	80081fa <_printf_common+0x82>
	...

08008258 <_printf_i>:
 8008258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800825a:	b08b      	sub	sp, #44	@ 0x2c
 800825c:	9206      	str	r2, [sp, #24]
 800825e:	000a      	movs	r2, r1
 8008260:	3243      	adds	r2, #67	@ 0x43
 8008262:	9307      	str	r3, [sp, #28]
 8008264:	9005      	str	r0, [sp, #20]
 8008266:	9203      	str	r2, [sp, #12]
 8008268:	7e0a      	ldrb	r2, [r1, #24]
 800826a:	000c      	movs	r4, r1
 800826c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800826e:	2a78      	cmp	r2, #120	@ 0x78
 8008270:	d809      	bhi.n	8008286 <_printf_i+0x2e>
 8008272:	2a62      	cmp	r2, #98	@ 0x62
 8008274:	d80b      	bhi.n	800828e <_printf_i+0x36>
 8008276:	2a00      	cmp	r2, #0
 8008278:	d100      	bne.n	800827c <_printf_i+0x24>
 800827a:	e0ba      	b.n	80083f2 <_printf_i+0x19a>
 800827c:	497a      	ldr	r1, [pc, #488]	@ (8008468 <_printf_i+0x210>)
 800827e:	9104      	str	r1, [sp, #16]
 8008280:	2a58      	cmp	r2, #88	@ 0x58
 8008282:	d100      	bne.n	8008286 <_printf_i+0x2e>
 8008284:	e08e      	b.n	80083a4 <_printf_i+0x14c>
 8008286:	0025      	movs	r5, r4
 8008288:	3542      	adds	r5, #66	@ 0x42
 800828a:	702a      	strb	r2, [r5, #0]
 800828c:	e022      	b.n	80082d4 <_printf_i+0x7c>
 800828e:	0010      	movs	r0, r2
 8008290:	3863      	subs	r0, #99	@ 0x63
 8008292:	2815      	cmp	r0, #21
 8008294:	d8f7      	bhi.n	8008286 <_printf_i+0x2e>
 8008296:	f7f7 ff35 	bl	8000104 <__gnu_thumb1_case_shi>
 800829a:	0016      	.short	0x0016
 800829c:	fff6001f 	.word	0xfff6001f
 80082a0:	fff6fff6 	.word	0xfff6fff6
 80082a4:	001ffff6 	.word	0x001ffff6
 80082a8:	fff6fff6 	.word	0xfff6fff6
 80082ac:	fff6fff6 	.word	0xfff6fff6
 80082b0:	0036009f 	.word	0x0036009f
 80082b4:	fff6007e 	.word	0xfff6007e
 80082b8:	00b0fff6 	.word	0x00b0fff6
 80082bc:	0036fff6 	.word	0x0036fff6
 80082c0:	fff6fff6 	.word	0xfff6fff6
 80082c4:	0082      	.short	0x0082
 80082c6:	0025      	movs	r5, r4
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	3542      	adds	r5, #66	@ 0x42
 80082cc:	1d11      	adds	r1, r2, #4
 80082ce:	6019      	str	r1, [r3, #0]
 80082d0:	6813      	ldr	r3, [r2, #0]
 80082d2:	702b      	strb	r3, [r5, #0]
 80082d4:	2301      	movs	r3, #1
 80082d6:	e09e      	b.n	8008416 <_printf_i+0x1be>
 80082d8:	6818      	ldr	r0, [r3, #0]
 80082da:	6809      	ldr	r1, [r1, #0]
 80082dc:	1d02      	adds	r2, r0, #4
 80082de:	060d      	lsls	r5, r1, #24
 80082e0:	d50b      	bpl.n	80082fa <_printf_i+0xa2>
 80082e2:	6806      	ldr	r6, [r0, #0]
 80082e4:	601a      	str	r2, [r3, #0]
 80082e6:	2e00      	cmp	r6, #0
 80082e8:	da03      	bge.n	80082f2 <_printf_i+0x9a>
 80082ea:	232d      	movs	r3, #45	@ 0x2d
 80082ec:	9a03      	ldr	r2, [sp, #12]
 80082ee:	4276      	negs	r6, r6
 80082f0:	7013      	strb	r3, [r2, #0]
 80082f2:	4b5d      	ldr	r3, [pc, #372]	@ (8008468 <_printf_i+0x210>)
 80082f4:	270a      	movs	r7, #10
 80082f6:	9304      	str	r3, [sp, #16]
 80082f8:	e018      	b.n	800832c <_printf_i+0xd4>
 80082fa:	6806      	ldr	r6, [r0, #0]
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	0649      	lsls	r1, r1, #25
 8008300:	d5f1      	bpl.n	80082e6 <_printf_i+0x8e>
 8008302:	b236      	sxth	r6, r6
 8008304:	e7ef      	b.n	80082e6 <_printf_i+0x8e>
 8008306:	6808      	ldr	r0, [r1, #0]
 8008308:	6819      	ldr	r1, [r3, #0]
 800830a:	c940      	ldmia	r1!, {r6}
 800830c:	0605      	lsls	r5, r0, #24
 800830e:	d402      	bmi.n	8008316 <_printf_i+0xbe>
 8008310:	0640      	lsls	r0, r0, #25
 8008312:	d500      	bpl.n	8008316 <_printf_i+0xbe>
 8008314:	b2b6      	uxth	r6, r6
 8008316:	6019      	str	r1, [r3, #0]
 8008318:	4b53      	ldr	r3, [pc, #332]	@ (8008468 <_printf_i+0x210>)
 800831a:	270a      	movs	r7, #10
 800831c:	9304      	str	r3, [sp, #16]
 800831e:	2a6f      	cmp	r2, #111	@ 0x6f
 8008320:	d100      	bne.n	8008324 <_printf_i+0xcc>
 8008322:	3f02      	subs	r7, #2
 8008324:	0023      	movs	r3, r4
 8008326:	2200      	movs	r2, #0
 8008328:	3343      	adds	r3, #67	@ 0x43
 800832a:	701a      	strb	r2, [r3, #0]
 800832c:	6863      	ldr	r3, [r4, #4]
 800832e:	60a3      	str	r3, [r4, #8]
 8008330:	2b00      	cmp	r3, #0
 8008332:	db06      	blt.n	8008342 <_printf_i+0xea>
 8008334:	2104      	movs	r1, #4
 8008336:	6822      	ldr	r2, [r4, #0]
 8008338:	9d03      	ldr	r5, [sp, #12]
 800833a:	438a      	bics	r2, r1
 800833c:	6022      	str	r2, [r4, #0]
 800833e:	4333      	orrs	r3, r6
 8008340:	d00c      	beq.n	800835c <_printf_i+0x104>
 8008342:	9d03      	ldr	r5, [sp, #12]
 8008344:	0030      	movs	r0, r6
 8008346:	0039      	movs	r1, r7
 8008348:	f7f7 ff6c 	bl	8000224 <__aeabi_uidivmod>
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	3d01      	subs	r5, #1
 8008350:	5c5b      	ldrb	r3, [r3, r1]
 8008352:	702b      	strb	r3, [r5, #0]
 8008354:	0033      	movs	r3, r6
 8008356:	0006      	movs	r6, r0
 8008358:	429f      	cmp	r7, r3
 800835a:	d9f3      	bls.n	8008344 <_printf_i+0xec>
 800835c:	2f08      	cmp	r7, #8
 800835e:	d109      	bne.n	8008374 <_printf_i+0x11c>
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	07db      	lsls	r3, r3, #31
 8008364:	d506      	bpl.n	8008374 <_printf_i+0x11c>
 8008366:	6862      	ldr	r2, [r4, #4]
 8008368:	6923      	ldr	r3, [r4, #16]
 800836a:	429a      	cmp	r2, r3
 800836c:	dc02      	bgt.n	8008374 <_printf_i+0x11c>
 800836e:	2330      	movs	r3, #48	@ 0x30
 8008370:	3d01      	subs	r5, #1
 8008372:	702b      	strb	r3, [r5, #0]
 8008374:	9b03      	ldr	r3, [sp, #12]
 8008376:	1b5b      	subs	r3, r3, r5
 8008378:	6123      	str	r3, [r4, #16]
 800837a:	9b07      	ldr	r3, [sp, #28]
 800837c:	0021      	movs	r1, r4
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	9805      	ldr	r0, [sp, #20]
 8008382:	9b06      	ldr	r3, [sp, #24]
 8008384:	aa09      	add	r2, sp, #36	@ 0x24
 8008386:	f7ff fef7 	bl	8008178 <_printf_common>
 800838a:	3001      	adds	r0, #1
 800838c:	d148      	bne.n	8008420 <_printf_i+0x1c8>
 800838e:	2001      	movs	r0, #1
 8008390:	4240      	negs	r0, r0
 8008392:	b00b      	add	sp, #44	@ 0x2c
 8008394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008396:	2220      	movs	r2, #32
 8008398:	6809      	ldr	r1, [r1, #0]
 800839a:	430a      	orrs	r2, r1
 800839c:	6022      	str	r2, [r4, #0]
 800839e:	2278      	movs	r2, #120	@ 0x78
 80083a0:	4932      	ldr	r1, [pc, #200]	@ (800846c <_printf_i+0x214>)
 80083a2:	9104      	str	r1, [sp, #16]
 80083a4:	0021      	movs	r1, r4
 80083a6:	3145      	adds	r1, #69	@ 0x45
 80083a8:	700a      	strb	r2, [r1, #0]
 80083aa:	6819      	ldr	r1, [r3, #0]
 80083ac:	6822      	ldr	r2, [r4, #0]
 80083ae:	c940      	ldmia	r1!, {r6}
 80083b0:	0610      	lsls	r0, r2, #24
 80083b2:	d402      	bmi.n	80083ba <_printf_i+0x162>
 80083b4:	0650      	lsls	r0, r2, #25
 80083b6:	d500      	bpl.n	80083ba <_printf_i+0x162>
 80083b8:	b2b6      	uxth	r6, r6
 80083ba:	6019      	str	r1, [r3, #0]
 80083bc:	07d3      	lsls	r3, r2, #31
 80083be:	d502      	bpl.n	80083c6 <_printf_i+0x16e>
 80083c0:	2320      	movs	r3, #32
 80083c2:	4313      	orrs	r3, r2
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	2e00      	cmp	r6, #0
 80083c8:	d001      	beq.n	80083ce <_printf_i+0x176>
 80083ca:	2710      	movs	r7, #16
 80083cc:	e7aa      	b.n	8008324 <_printf_i+0xcc>
 80083ce:	2220      	movs	r2, #32
 80083d0:	6823      	ldr	r3, [r4, #0]
 80083d2:	4393      	bics	r3, r2
 80083d4:	6023      	str	r3, [r4, #0]
 80083d6:	e7f8      	b.n	80083ca <_printf_i+0x172>
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	680d      	ldr	r5, [r1, #0]
 80083dc:	1d10      	adds	r0, r2, #4
 80083de:	6949      	ldr	r1, [r1, #20]
 80083e0:	6018      	str	r0, [r3, #0]
 80083e2:	6813      	ldr	r3, [r2, #0]
 80083e4:	062e      	lsls	r6, r5, #24
 80083e6:	d501      	bpl.n	80083ec <_printf_i+0x194>
 80083e8:	6019      	str	r1, [r3, #0]
 80083ea:	e002      	b.n	80083f2 <_printf_i+0x19a>
 80083ec:	066d      	lsls	r5, r5, #25
 80083ee:	d5fb      	bpl.n	80083e8 <_printf_i+0x190>
 80083f0:	8019      	strh	r1, [r3, #0]
 80083f2:	2300      	movs	r3, #0
 80083f4:	9d03      	ldr	r5, [sp, #12]
 80083f6:	6123      	str	r3, [r4, #16]
 80083f8:	e7bf      	b.n	800837a <_printf_i+0x122>
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	1d11      	adds	r1, r2, #4
 80083fe:	6019      	str	r1, [r3, #0]
 8008400:	6815      	ldr	r5, [r2, #0]
 8008402:	2100      	movs	r1, #0
 8008404:	0028      	movs	r0, r5
 8008406:	6862      	ldr	r2, [r4, #4]
 8008408:	f000 f856 	bl	80084b8 <memchr>
 800840c:	2800      	cmp	r0, #0
 800840e:	d001      	beq.n	8008414 <_printf_i+0x1bc>
 8008410:	1b40      	subs	r0, r0, r5
 8008412:	6060      	str	r0, [r4, #4]
 8008414:	6863      	ldr	r3, [r4, #4]
 8008416:	6123      	str	r3, [r4, #16]
 8008418:	2300      	movs	r3, #0
 800841a:	9a03      	ldr	r2, [sp, #12]
 800841c:	7013      	strb	r3, [r2, #0]
 800841e:	e7ac      	b.n	800837a <_printf_i+0x122>
 8008420:	002a      	movs	r2, r5
 8008422:	6923      	ldr	r3, [r4, #16]
 8008424:	9906      	ldr	r1, [sp, #24]
 8008426:	9805      	ldr	r0, [sp, #20]
 8008428:	9d07      	ldr	r5, [sp, #28]
 800842a:	47a8      	blx	r5
 800842c:	3001      	adds	r0, #1
 800842e:	d0ae      	beq.n	800838e <_printf_i+0x136>
 8008430:	6823      	ldr	r3, [r4, #0]
 8008432:	079b      	lsls	r3, r3, #30
 8008434:	d415      	bmi.n	8008462 <_printf_i+0x20a>
 8008436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008438:	68e0      	ldr	r0, [r4, #12]
 800843a:	4298      	cmp	r0, r3
 800843c:	daa9      	bge.n	8008392 <_printf_i+0x13a>
 800843e:	0018      	movs	r0, r3
 8008440:	e7a7      	b.n	8008392 <_printf_i+0x13a>
 8008442:	0022      	movs	r2, r4
 8008444:	2301      	movs	r3, #1
 8008446:	9906      	ldr	r1, [sp, #24]
 8008448:	9805      	ldr	r0, [sp, #20]
 800844a:	9e07      	ldr	r6, [sp, #28]
 800844c:	3219      	adds	r2, #25
 800844e:	47b0      	blx	r6
 8008450:	3001      	adds	r0, #1
 8008452:	d09c      	beq.n	800838e <_printf_i+0x136>
 8008454:	3501      	adds	r5, #1
 8008456:	68e3      	ldr	r3, [r4, #12]
 8008458:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800845a:	1a9b      	subs	r3, r3, r2
 800845c:	42ab      	cmp	r3, r5
 800845e:	dcf0      	bgt.n	8008442 <_printf_i+0x1ea>
 8008460:	e7e9      	b.n	8008436 <_printf_i+0x1de>
 8008462:	2500      	movs	r5, #0
 8008464:	e7f7      	b.n	8008456 <_printf_i+0x1fe>
 8008466:	46c0      	nop			@ (mov r8, r8)
 8008468:	08009af9 	.word	0x08009af9
 800846c:	08009b0a 	.word	0x08009b0a

08008470 <memmove>:
 8008470:	b510      	push	{r4, lr}
 8008472:	4288      	cmp	r0, r1
 8008474:	d902      	bls.n	800847c <memmove+0xc>
 8008476:	188b      	adds	r3, r1, r2
 8008478:	4298      	cmp	r0, r3
 800847a:	d308      	bcc.n	800848e <memmove+0x1e>
 800847c:	2300      	movs	r3, #0
 800847e:	429a      	cmp	r2, r3
 8008480:	d007      	beq.n	8008492 <memmove+0x22>
 8008482:	5ccc      	ldrb	r4, [r1, r3]
 8008484:	54c4      	strb	r4, [r0, r3]
 8008486:	3301      	adds	r3, #1
 8008488:	e7f9      	b.n	800847e <memmove+0xe>
 800848a:	5c8b      	ldrb	r3, [r1, r2]
 800848c:	5483      	strb	r3, [r0, r2]
 800848e:	3a01      	subs	r2, #1
 8008490:	d2fb      	bcs.n	800848a <memmove+0x1a>
 8008492:	bd10      	pop	{r4, pc}

08008494 <_sbrk_r>:
 8008494:	2300      	movs	r3, #0
 8008496:	b570      	push	{r4, r5, r6, lr}
 8008498:	4d06      	ldr	r5, [pc, #24]	@ (80084b4 <_sbrk_r+0x20>)
 800849a:	0004      	movs	r4, r0
 800849c:	0008      	movs	r0, r1
 800849e:	602b      	str	r3, [r5, #0]
 80084a0:	f7fb ff02 	bl	80042a8 <_sbrk>
 80084a4:	1c43      	adds	r3, r0, #1
 80084a6:	d103      	bne.n	80084b0 <_sbrk_r+0x1c>
 80084a8:	682b      	ldr	r3, [r5, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d000      	beq.n	80084b0 <_sbrk_r+0x1c>
 80084ae:	6023      	str	r3, [r4, #0]
 80084b0:	bd70      	pop	{r4, r5, r6, pc}
 80084b2:	46c0      	nop			@ (mov r8, r8)
 80084b4:	2000078c 	.word	0x2000078c

080084b8 <memchr>:
 80084b8:	b2c9      	uxtb	r1, r1
 80084ba:	1882      	adds	r2, r0, r2
 80084bc:	4290      	cmp	r0, r2
 80084be:	d101      	bne.n	80084c4 <memchr+0xc>
 80084c0:	2000      	movs	r0, #0
 80084c2:	4770      	bx	lr
 80084c4:	7803      	ldrb	r3, [r0, #0]
 80084c6:	428b      	cmp	r3, r1
 80084c8:	d0fb      	beq.n	80084c2 <memchr+0xa>
 80084ca:	3001      	adds	r0, #1
 80084cc:	e7f6      	b.n	80084bc <memchr+0x4>

080084ce <memcpy>:
 80084ce:	2300      	movs	r3, #0
 80084d0:	b510      	push	{r4, lr}
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d100      	bne.n	80084d8 <memcpy+0xa>
 80084d6:	bd10      	pop	{r4, pc}
 80084d8:	5ccc      	ldrb	r4, [r1, r3]
 80084da:	54c4      	strb	r4, [r0, r3]
 80084dc:	3301      	adds	r3, #1
 80084de:	e7f8      	b.n	80084d2 <memcpy+0x4>

080084e0 <_realloc_r>:
 80084e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084e2:	0006      	movs	r6, r0
 80084e4:	000c      	movs	r4, r1
 80084e6:	0015      	movs	r5, r2
 80084e8:	2900      	cmp	r1, #0
 80084ea:	d105      	bne.n	80084f8 <_realloc_r+0x18>
 80084ec:	0011      	movs	r1, r2
 80084ee:	f7ff fc55 	bl	8007d9c <_malloc_r>
 80084f2:	0004      	movs	r4, r0
 80084f4:	0020      	movs	r0, r4
 80084f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80084f8:	2a00      	cmp	r2, #0
 80084fa:	d103      	bne.n	8008504 <_realloc_r+0x24>
 80084fc:	f7ff fbe2 	bl	8007cc4 <_free_r>
 8008500:	002c      	movs	r4, r5
 8008502:	e7f7      	b.n	80084f4 <_realloc_r+0x14>
 8008504:	f000 f81c 	bl	8008540 <_malloc_usable_size_r>
 8008508:	0007      	movs	r7, r0
 800850a:	4285      	cmp	r5, r0
 800850c:	d802      	bhi.n	8008514 <_realloc_r+0x34>
 800850e:	0843      	lsrs	r3, r0, #1
 8008510:	42ab      	cmp	r3, r5
 8008512:	d3ef      	bcc.n	80084f4 <_realloc_r+0x14>
 8008514:	0029      	movs	r1, r5
 8008516:	0030      	movs	r0, r6
 8008518:	f7ff fc40 	bl	8007d9c <_malloc_r>
 800851c:	9001      	str	r0, [sp, #4]
 800851e:	2800      	cmp	r0, #0
 8008520:	d101      	bne.n	8008526 <_realloc_r+0x46>
 8008522:	9c01      	ldr	r4, [sp, #4]
 8008524:	e7e6      	b.n	80084f4 <_realloc_r+0x14>
 8008526:	002a      	movs	r2, r5
 8008528:	42bd      	cmp	r5, r7
 800852a:	d900      	bls.n	800852e <_realloc_r+0x4e>
 800852c:	003a      	movs	r2, r7
 800852e:	0021      	movs	r1, r4
 8008530:	9801      	ldr	r0, [sp, #4]
 8008532:	f7ff ffcc 	bl	80084ce <memcpy>
 8008536:	0021      	movs	r1, r4
 8008538:	0030      	movs	r0, r6
 800853a:	f7ff fbc3 	bl	8007cc4 <_free_r>
 800853e:	e7f0      	b.n	8008522 <_realloc_r+0x42>

08008540 <_malloc_usable_size_r>:
 8008540:	1f0b      	subs	r3, r1, #4
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	1f18      	subs	r0, r3, #4
 8008546:	2b00      	cmp	r3, #0
 8008548:	da01      	bge.n	800854e <_malloc_usable_size_r+0xe>
 800854a:	580b      	ldr	r3, [r1, r0]
 800854c:	18c0      	adds	r0, r0, r3
 800854e:	4770      	bx	lr

08008550 <_init>:
 8008550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008552:	46c0      	nop			@ (mov r8, r8)
 8008554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008556:	bc08      	pop	{r3}
 8008558:	469e      	mov	lr, r3
 800855a:	4770      	bx	lr

0800855c <_fini>:
 800855c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800855e:	46c0      	nop			@ (mov r8, r8)
 8008560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008562:	bc08      	pop	{r3}
 8008564:	469e      	mov	lr, r3
 8008566:	4770      	bx	lr
