Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:53:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_imp_drc.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: paj_boundtop_hierarchy_no_mem
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 21
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 20         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net boundcont01/enablenear_reg_i_1_n_0 is a gated clock net sourced by a combinational pin boundcont01/enablenear_reg_i_1/O, cell boundcont01/enablenear_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net boundcont01/next_state__0 is a gated clock net sourced by a combinational pin boundcont01/FSM_onehot_next_state_reg[19]_i_2/O, cell boundcont01/FSM_onehot_next_state_reg[19]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net boundcont01/raygroupwe_reg_i_1_n_0 is a gated clock net sourced by a combinational pin boundcont01/raygroupwe_reg_i_1/O, cell boundcont01/raygroupwe_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net boundcont01/temp_addr_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin boundcont01/temp_addr_reg[11]_i_2/O, cell boundcont01/temp_addr_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net boundcont01/temp_cts_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin boundcont01/temp_cts_reg_i_2__0/O, cell boundcont01/temp_cts_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net boundcont01/temp_passCTSout_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin boundcont01/temp_passCTSout_reg_i_2__0/O, cell boundcont01/temp_passCTSout_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net boundcont10/enablenear_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin boundcont10/enablenear_reg_i_1__0/O, cell boundcont10/enablenear_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net boundcont10/next_state__0 is a gated clock net sourced by a combinational pin boundcont10/FSM_onehot_next_state_reg[19]_i_2__0/O, cell boundcont10/FSM_onehot_next_state_reg[19]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net boundcont10/raygroupwe_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin boundcont10/raygroupwe_reg_i_1__0/O, cell boundcont10/raygroupwe_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net boundcont10/temp_addr_reg[11]_i_2__0_n_0 is a gated clock net sourced by a combinational pin boundcont10/temp_addr_reg[11]_i_2__0/O, cell boundcont10/temp_addr_reg[11]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net boundcont10/temp_cts_reg_i_2_n_0 is a gated clock net sourced by a combinational pin boundcont10/temp_cts_reg_i_2/O, cell boundcont10/temp_cts_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net boundcont10/temp_passCTSout_reg_i_2_n_0 is a gated clock net sourced by a combinational pin boundcont10/temp_passCTSout_reg_i_2/O, cell boundcont10/temp_passCTSout_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net offsettable/want_addr_reg_i_2_n_0 is a gated clock net sourced by a combinational pin offsettable/want_addr_reg_i_2/O, cell offsettable/want_addr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net ri/next_state is a gated clock net sourced by a combinational pin ri/FSM_sequential_next_state_reg[3]_i_2/O, cell ri/FSM_sequential_next_state_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net ri/temp_resultID_reg[1]_i_1_n_0 is a gated clock net sourced by a combinational pin ri/temp_resultID_reg[1]_i_1/O, cell ri/temp_resultID_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net trilist/temp_waddress_reg[17]_i_2_n_0 is a gated clock net sourced by a combinational pin trilist/temp_waddress_reg[17]_i_2/O, cell trilist/temp_waddress_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net trilist/tm3_sram_addr_reg[17]_i_2_n_0 is a gated clock net sourced by a combinational pin trilist/tm3_sram_addr_reg[17]_i_2/O, cell trilist/tm3_sram_addr_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net trilist/tm3_sram_adsp_reg_i_2_n_0 is a gated clock net sourced by a combinational pin trilist/tm3_sram_adsp_reg_i_2/O, cell trilist/tm3_sram_adsp_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net trilist/tm3_sram_we_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin trilist/tm3_sram_we_reg[7]_i_2/O, cell trilist/tm3_sram_we_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net trilist/want_addr_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin trilist/want_addr_reg_i_2__0/O, cell trilist/want_addr_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


