
---------- Begin Simulation Statistics ----------
final_tick                                 9851171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101551                       # Simulator instruction rate (inst/s)
host_mem_usage                                8687856                       # Number of bytes of host memory used
host_op_rate                                   191044                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.32                       # Real time elapsed on the host
host_tick_rate                               81065132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20693944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008781                       # Number of seconds simulated
sim_ticks                                  8781001000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13475369                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8447375                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.756200                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.756200                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            364311                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           226908                       # number of floating regfile writes
system.switch_cpus.idleCycles                  918162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       617223                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2947236                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.710792                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5972832                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2152361                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2011998                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4616523                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1412                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        45277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2684744                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36000272                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3820471                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1125136                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30044926                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        476673                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         514384                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        479231                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4848                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       386636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       230587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          32762403                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29487235                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.642300                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21043289                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.679036                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29774516                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         41014856                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23778674                       # number of integer regfile writes
system.switch_cpus.ipc                       0.569411                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.569411                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       765328      2.46%      2.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23984355     76.95%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        18095      0.06%     79.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2187      0.01%     79.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        14029      0.05%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          894      0.00%     79.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19292      0.06%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8253      0.03%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35314      0.11%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           54      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           14      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3881273     12.45%     92.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2043504      6.56%     98.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       164603      0.53%     99.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       232846      0.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31170062                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          535551                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1026640                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       453295                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       905090                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              707670                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022704                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          596320     84.27%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     84.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            924      0.13%     84.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     84.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             91      0.01%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            19      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            8      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32081      4.53%     88.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         29041      4.10%     93.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        41094      5.81%     98.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8092      1.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       30576853                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     78898929                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29033940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     52232090                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35995128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31170062                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         5144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     17132345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       233935                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2920                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     20282391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16643840                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.872769                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.433932                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8764920     52.66%     52.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1182500      7.10%     59.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1155266      6.94%     66.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1161190      6.98%     73.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1244614      7.48%     81.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1004846      6.04%     87.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1065107      6.40%     93.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       723044      4.34%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       342353      2.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16643840                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.774858                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       205300                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       268533                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4616523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2684744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13303165                       # number of misc regfile reads
system.switch_cpus.numCycles                 17562002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   72135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       253272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          998                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            999                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4842091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4842091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4871111                       # number of overall hits
system.cpu.dcache.overall_hits::total         4871111                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        66236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        68116                       # number of overall misses
system.cpu.dcache.overall_misses::total         68116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1771727499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1771727499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1771727499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1771727499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4908327                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4908327                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4939227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4939227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.013495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.013791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26748.709146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26748.709146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26010.445402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26010.445402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2842                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.051852                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          194                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37737                       # number of writebacks
system.cpu.dcache.writebacks::total             37737                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        17127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        17127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        49109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        49775                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49775                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1429502999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1429502999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1471263499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1471263499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010077                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29108.778411                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29108.778411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29558.282250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29558.282250                       # average overall mshr miss latency
system.cpu.dcache.replacements                  49542                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3479165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3479165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    922043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    922043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3529713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3529713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18240.949197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18240.949197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        34061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    604784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    604784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17755.923197                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17755.923197                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1362926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1362926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    849683999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    849683999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54161.397183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54161.397183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    824718499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    824718499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54805.854532                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54805.854532                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        29020                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         29020                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1880                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1880                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30900                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30900                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          666                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          666                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     41760500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     41760500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.021553                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.021553                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 62703.453453                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62703.453453                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5078904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50566                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.441087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    39.499918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   984.500082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.038574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.961426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9927996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9927996                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3329583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3329583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3329583                       # number of overall hits
system.cpu.icache.overall_hits::total         3329583                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       229333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         229333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       229333                       # number of overall misses
system.cpu.icache.overall_misses::total        229333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3399152991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3399152991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3399152991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3399152991                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3558916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3558916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3558916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3558916                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.064439                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064439                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.064439                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064439                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14821.909586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14821.909586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14821.909586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14821.909586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5492                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               182                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.175824                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       203661                       # number of writebacks
system.cpu.icache.writebacks::total            203661                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        25492                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25492                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        25492                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25492                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       203841                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       203841                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       203841                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       203841                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2955119491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2955119491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2955119491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2955119491                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.057276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.057276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14497.179130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14497.179130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14497.179130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14497.179130                       # average overall mshr miss latency
system.cpu.icache.replacements                 203661                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3329583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3329583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       229333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        229333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3399152991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3399152991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3558916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3558916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.064439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14821.909586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14821.909586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        25492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       203841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       203841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2955119491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2955119491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.057276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14497.179130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14497.179130                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.615495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3832179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            204855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.706788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    38.079606                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   985.535890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.037187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.962437                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7321672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7321672                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8781001000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       196730                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        37052                       # number of demand (read+write) hits
system.l2.demand_hits::total                   233782                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       196730                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        37052                       # number of overall hits
system.l2.overall_hits::total                  233782                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6861                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12490                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19351                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6861                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12490                       # number of overall misses
system.l2.overall_misses::total                 19351                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    570144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1000628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1570772000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    570144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1000628000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1570772000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       203591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        49542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       203591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        49542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.033700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.252109                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076446                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.033700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.252109                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076446                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83099.256668                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80114.331465                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81172.652576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83099.256668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80114.331465                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81172.652576                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10004                       # number of writebacks
system.l2.writebacks::total                     10004                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19350                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    501466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    875728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1377194000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    501466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    875728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1377194000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.033695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.252109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.033695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.252109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076442                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70114.331465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71172.816537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70114.331465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71172.816537                       # average overall mshr miss latency
system.l2.replacements                          19930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37737                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37737                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       203524                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           203524                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       203524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       203524                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  229                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.017167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.017167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        76500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        76500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.017167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.017167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19125                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9508                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    743240500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     743240500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.641090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78170.014724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78170.014724                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    648160500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    648160500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.641090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.641090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68170.014724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68170.014724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       196730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             196730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    570144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    570144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       203591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         203591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.033700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83099.256668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83099.256668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    501466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    501466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.033695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73100                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    257387500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    257387500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        34711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.085909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86313.715627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86313.715627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    227567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    227567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.085909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76313.715627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76313.715627                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.678690                       # Cycle average of tags in use
system.l2.tags.total_refs                      526952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.738070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     188.496585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1183.462771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       959.206382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2508.776556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3347.736396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.117091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.306247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.408659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999472                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5943                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4071454                       # Number of tag accesses
system.l2.tags.data_accesses                  4071454                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000371369750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10004                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19350                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10004                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19350                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.354027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.011299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.243023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.34%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           151     25.34%     25.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           216     36.24%     61.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           123     20.64%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      7.55%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      3.69%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      1.68%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      1.68%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             8      1.34%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.84%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.738255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.708310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              383     64.26%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.34%     65.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              184     30.87%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      3.36%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1238400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               640256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    141.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8780450500                       # Total gap between requests
system.mem_ctrls.avgGap                     299122.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       439040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       796288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       638464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 49998855.483560472727                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 90683055.382865801454                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 72709705.875218555331                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6860                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12490                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10004                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    219072750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    364580750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 209260558500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31934.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29189.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20917688.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       439040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       799360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1238400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       439040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       439040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       640256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       640256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6860                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10004                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10004                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     49998855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     91032902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        141031757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     49998855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     49998855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     72913783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        72913783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     72913783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     49998855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     91032902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       213945540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19302                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9976                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          777                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               221741000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              96510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          583653500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11487.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30237.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13233                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6273                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.764176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.794728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.466087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4875     49.90%     49.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2647     27.09%     76.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          900      9.21%     86.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          441      4.51%     90.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          226      2.31%     93.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          157      1.61%     94.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          104      1.06%     95.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           82      0.84%     96.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          338      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1235328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             638464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              140.681911                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               72.709706                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        34000680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18064200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       67694340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26100000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 692699280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2502907620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1264186080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4605652200                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.501956                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3260371000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    293020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5227610000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        35771400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19012950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       70121940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      25974720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 692699280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2445146670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1312801920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4601528880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.032383                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3387150000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    293020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5100831000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10004                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9141                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9508                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        57849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        57849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  57849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1878656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1878656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1878656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19354                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            81812500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103273500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5212869                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3834027                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       560501                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2811794                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1890213                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     67.224448                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          218708                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          265                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       469935                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        68336                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       401599                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        50360                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     17027389                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       504781                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     14186352                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.330006                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.245700                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8623358     60.79%     60.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1641589     11.57%     72.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       832207      5.87%     78.22% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1145275      8.07%     86.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       529715      3.73%     90.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       269681      1.90%     91.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       177111      1.25%     93.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       143160      1.01%     94.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       824256      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     14186352                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765847                       # Number of memory references committed
system.switch_cpus.commit.loads               2387393                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106050                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647055                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859429     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358859     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867927                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       824256                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          6212114                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3617552                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5884174                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        415611                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         514384                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1809921                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         61659                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       41897305                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        240838                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3821754                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             2153546                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 26633                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2563                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      7035764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               24005024                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5212869                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2177257                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               8997058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1147592                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         4210                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        32326                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          686                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3558921                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        221690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     16643840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.712766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.479382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          9550911     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           377152      2.27%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           322969      1.94%     61.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           377395      2.27%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           542071      3.26%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           575276      3.46%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           441594      2.65%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           350440      2.11%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4106032     24.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     16643840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.296827                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.366873                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3565706                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 40957                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              234881                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2229130                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         3910                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4848                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1306290                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         8025                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   9851171000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         514384                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          6564244                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2625279                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            4                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5902246                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1037678                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       39962457                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          8978                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          60922                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           7076                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         923432                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     43679446                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            97081607                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         57554788                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            530638                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         22338453                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            621584                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 49183052                       # The number of ROB reads
system.switch_cpus.rob.writes                74261680                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867927                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            238551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       203661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             233                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        203841                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34711                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       611092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       149092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                760184                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     26064064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5585856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               31649920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20180                       # Total snoops (count)
system.tol2bus.snoopTraffic                    656256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           273546                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006419                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079909                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 271791     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1754      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             273546                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9851171000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          494807500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         305779960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74448462                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
