-- VHDL Entity Poetic_test.poetic_tester.interface
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 14:14:53 02.07.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY poetic_tester IS
    GENERIC( 
        adcBitNb   : integer  := 12;
        phaseBitNb : positive := 16;
        pidBitNb   : positive := 12
    );
    PORT( 
        Setval    : OUT    std_ulogic_vector (pidBitNb-1 DOWNTO 0);
        clock     : OUT    std_logic;
        enable    : OUT    std_ulogic;
        notenable : OUT    std_ulogic;
        reset     : OUT    std_logic
    );

-- Declarations

END poetic_tester ;

