[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of INA219BIDR production of TEXAS INSTRUMENTS from the text:/c180 Power Register\nCurrent RegisterI C-/SMBUS-\nCompatible\nInterface2\nVoltage RegisterVIN+VIN-VS\n(Supply Voltage)\nA0\nA1Data\nCLK\nADC PGAINA219\nGND\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\nINA219 Zerø-Drift,Bidirectional Current/Power Monitor WithI2CInterface\n1Features 3Description\nThe INA219 isacurrent shunt and power monitor\n1•Senses BusVoltages from 0to26V\nwith anI2C-orSMBUS-compatible interface. The•Reports Current, Voltage, andPowerdevice monitors both shunt voltage drop and bus\n•16Programmable Addresses supply voltage, with programmable conversion times\nand filtering. Aprogrammable calibration value, •High Accuracy: 0.5% (Maximum) Over\ncombined with aninternal multiplier, enables direct Temperature (INA219B)\nreadouts ofcurrent inamperes. An additional•Filtering Optionsmultiplying register calculates power inwatts. The\n•Calibration Registers I2C-orSMBUS-compatible interface features 16\nprogrammable addresses. •SOT23-8 andSOIC-8 Packages\nThe INA219 isavailable intwogrades: Aand B.The2Applications Bgrade version has higher accuracy and higher\nprecision specifications. •Servers\n•Telecom Equipment The INA219 senses across shunts onbuses thatcan\nvary from 0to26V.The device uses asingle 3-to •Notebook Computers\n5.5-V supply, drawing amaximum of1mAofsupply•Power Managementcurrent. TheINA219 operates from –40°Cto125°C.\n•Battery Chargers\nDevice Information(1)•Welding Equipment\nPART NUMBER PACKAGE BODY SIZE (NOM) •Power Supplies\nSOIC (8) 3.91 mm×4.90 mm•Test EquipmentINA219\nSOT-23 (8) 1.63 mm×2.90 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n8.3 Feature Description ................................................... 9 1Features .................................................................. 1\n8.4 Device Functional Modes ........................................ 11 2Applications ........................................................... 1\n8.5 Programming ........................................................... 123Description ............................................................. 1\n8.6 Register Maps ........................................................ 184Revision History ..................................................... 2\n9Application andImplementation ........................ 255Related Products ................................................... 3\n9.1 Application Information ............................................ 256PinConfiguration andFunctions ......................... 39.2 Typical Application ................................................. 257Specifications ......................................................... 410Power Supply Recommendations ..................... 277.1 Absolute Maximum Ratings ...................................... 4\n11Layout ................................................................... 277.2 ESD Ratings .............................................................. 4\n11.1 Layout Guidelines ................................................. 277.3 Recommended Operating Conditions ....................... 4\n11.2 Layout Example .................................................... 277.4 Thermal Information .................................................. 4\n12Device andDocumentation Support ................. 287.5 Electrical Characteristics: .......................................... 5\n12.1 Community Resources .......................................... 287.6 BusTiming Diagram Definitions ................................ 6\n12.2 Trademarks ........................................................... 287.7 Typical Characteristics .............................................. 7\n12.3 Electrostatic Discharge Caution ............................ 288Detailed Description .............................................. 9\n12.4 Glossary ................................................................ 288.1 Overview ................................................................... 9\n13Mechanical, Packaging, andOrderable8.2 Functional Block Diagram ......................................... 9Information ........................................................... 28\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(September 2011) toRevision G Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Updated BusTiming Diagram Definitions table. I2Ctiming table values were previously based onsimulation andnot\ncharacterized .......................................................................................................................................................................... 6\nChanges from Revision E(September 2010) toRevision F Page\n•Changed step 5andstep 6values inTable 8...................................................................................................................... 26\nChanges from Revision D(September 2010) toRevision E Page\n•Updated Packaging Information table .................................................................................................................................... 3\n2 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\n1\n2\n3\n48\n7\n6\n5IN+\nIN–\nGND\nVSA1\nA0\nSDA\nSCL\n1\n2\n3\n48\n7\n6\n5A1\nA0\nSDA\nSCLIN+\nIN–\nGND\nVS\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n5Related Products\nDEVICE DESCRIPTION\nINA209 Current/power monitor with watchdog, peak-hold, andfastcomparator functions\nINA210 ,INA211 ,INA212 ,INA213 ,INA214 Zerø-drift, low-cost, analog current shunt monitor series insmall package\n6PinConfiguration andFunctions\nDCN PackageDPackage8-Pin SOT-238-Pin SOICTopViewTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME SOT-23 SOIC\nAnalogIN+ 1 8 Positive differential shunt voltage. Connect topositive side ofshunt resistor.Input\nAnalog Negative differential shunt voltage. Connect tonegative side ofshunt resistor. Busvoltage isIN– 2 7Input measured from thispintoground.\nGND 3 6 Analog Ground\nVS 4 5 Analog Power supply, 3to5.5V\nDigitalSCL 5 4 Serial busclock lineInput\nDigitalSDA 6 3 Serial busdata lineI/O\nDigitalA0 7 2 Address pin.Table 1shows pinsettings andcorresponding addresses.Input\nDigitalA1 8 1 Address pin.Table 1shows pinsettings andcorresponding addresses.Input\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVS Supply voltage 6 V\nDifferential (VIN+–VIN–)(2)–26 26 V Analog Inputs\nIN+, IN– Common-mode(V IN++VIN–)/2 -0.3 26 V\nSDA GND –0.3 6 V\nSCL GND –0.3 VS+0.3 V\nInput current intoanypin 5 mA\nOpen-drain digital output current 10 mA\nOperating temperature –40 125 °C\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) VIN+andVIN–may have adifferential voltage of–26to26V;however, thevoltage atthese pins must notexceed therange –0.3to26V.\n7.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±4000\nElectrostaticV(ESD) Charged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)±750 Vdischarge\nMachine Model (MM) ±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVCM 12 V\nVS 3.3 V\nTA –25 85 ºC\n7.4 Thermal Information\nINA219\nTHERMAL METRIC(1)D(SOIC) DCN (SOT) UNIT\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 111.3 135.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 55.9 68.1 °C/W\nRθJB Junction-to-board thermal resistance 52 48.9 °C/W\nψJT Junction-to-top characterization parameter 10.7 9.9 °C/W\nψJB Junction-to-board characterization parameter 51.5 48.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n7.5 Electrical Characteristics:\nAtTA=25°C,VS=3.3V,VIN+=12V, VSHUNT =(VIN+–VIN–)=32mV, PGA =/1,andBRNG(1)=1,unless otherwise noted.\nINA219A INA219B\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX MIN TYP MAX\nINPUT\nPGA =/1 0 ±40 0 ±40 mV\nPGA =/2 0 ±80 0 ±80 mVFull-scale current sense (input) voltageVSHUNTrange PGA =/4 0 ±160 0 ±160 mV\nPGA =/8 0 ±320 0 ±320 mV\nBRNG =1 0 32 0 32 V\nBusvoltage (input voltage) range(2)\nBRNG =0 0 16 0 16 V\nCMRR Common-mode rejection VIN+=0to26V 100 120 100 120 dB\nPGA =/1 ±10 ±100 ±10 ±50(4)μV\nPGA =/2 ±20 ±125 ±20 ±75(4)μV\nOffset voltage, RTI(3)\nVOS PGA =/4 ±30 ±150 ±30 ±75(4)μV\nPGA =/8 ±40 ±200 ±40 ±100(4)μV\nvsTemperature TA=–25°Cto85°C 0.1 0.1 μV/°C\nPSRR vsPower Supply VS=3to5.5V 10 10 μV/V\nCurrent sense gain error ±40 ±40 m%\nvsTemperature TA=–25°Cto85°C 1 1 m%/°C\nIN+pininput bias current Active mode 20 20 μA\nIN–pininput bias current ||VIN–pininput μA||Active mode 20||320 20||320impedance kΩ\nIN+pininput leakage(5)Power-down mode 0.1 ±0.5 0.1 ±0.5μA\nIN–pininput leakage(5)Power-down mode 0.1 ±0.5 0.1 ±0.5μA\nDCACCURACY\nADC basic resolution 12 12 bits\nShunt voltage, 1LSB step size 10 10 μV\nBusvoltage, 1LSB step size 4 4 mV\n±0.3%(\nCurrent measurement error ±0.2% ±0.5% ±0.2% 4)\n±0.5%(\nover Temperature TA=–25°Cto85°C ±1% 4)\nBusvoltage measurement error ±0.2% ±0.5% ±0.2% ±0.5%\nover Temperature TA=–25°Cto85°C ±1% ±1%\nDifferential nonlinearity ±0.1 ±0.1 LSB\nADC TIMING\n12bit 532 586 532 586μs\n11bit 276 304 276 304μs\nADC conversion time\n10bit 148 163 148 163μs\n9bit 84 93 84 93μs\nMinimum convert input lowtime 4 4 μs\nSMBus\nSMBus timeout(6)28 35 28 35 ms\nDIGITAL INPUTS (SDA asInput, SCL, A0,A1)\nInput capacitance 3 3 pF\nLeakage input current 0≤VIN≤VS 0.1 1 0.1 1μA\nVIHinput logic level 0.7(VS) 60.7(VS) 6 V\nVILinput logic level –0.3 0.3(VS) –0.3 0.3(VS) V\n(1) BRNG isbit13oftheConfiguration register 00hinFigure 19.\n(2) This parameter only expresses thefull-scale range oftheADC scaling. Innoevent should more than 26Vbeapplied tothisdevice.\n(3) Referred-to-input (RTI)\n(4) Indicates improved specifications oftheINA219B.\n(5) Input leakage ispositive (current flowing intothepin)fortheconditions shown atthetopofthetable. Negative leakage currents can\noccur under different input conditions.\n(6) SMBus timeout intheINA219 resets theinterface anytime SCL orSDA islowforover 28ms.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: INA219\nSCL\nSDAt(LOW)tRtF t(HDSTA)\nt(HDSTA)\nt(HDDAT)\nt(BUF)t(SUDAT)t(HIGH) t(SUSTA)t(SUSTO)\nP S S P\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nElectrical Characteristics: (continued)\nAtTA=25°C,VS=3.3V,VIN+=12V, VSHUNT =(VIN+–VIN–)=32mV, PGA =/1,andBRNG(1)=1,unless otherwise noted.\nINA219A INA219B\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX MIN TYP MAX\nHysteresis 500 500 mV\nOPEN-DRAIN DIGITAL OUTPUTS (SDA)\nLogic 0output level ISINK=3mA 0.15 0.4 0.15 0.4 V\nHigh-level output leakage current VOUT=VS 0.1 1 0.1 1μA\nPOWER SUPPLY\nOperating supply range 3 5.5 3 5.5 V\nQuiescent current 0.7 1 0.7 1 mA\nQuiescent current, power-down mode 6 15 6 15μA\nPower-on reset threshold 2 2 V\n7.6 BusTiming Diagram Definitions(1)\nFAST MODE HIGH-SPEED MODE\nUNIT\nMIN MAX MIN MAX\nƒ(SCL) SCL operating frequency 0.001 0.4 0.001 2.56 MHz\nBusfreetime between STOP andSTARTt(BUF) 1300 160 nscondition\nHold time after repeated START condition.t(HDSTA) 600 160 nsAfter thisperiod, thefirstclock isgenerated.\nt(SUSTA) Repeated START condition setup time 600 160 ns\nt(SUSTO) STOP condition setup time 600 160 ns\nt(HDDAT) Data hold time 0 900 0 90 ns\nt(SUDAT) Data setup time 100 10 ns\nt(LOW) SCL clock LOW period 1300 250 ns\nt(HIGH) SCL clock HIGH period 600 60 ns\ntFDA Data falltime 300 150 ns\ntFCL Clock falltime 300 40 ns\ntRCL Clock risetime 300 40 ns\ntRCL Clock risetime forSCLK≤100kHz 1000 ns\n(1) Values based onastatistical analysis ofaone-time sample ofdevices. Minimum andmaximum values arenotensured andnot\nproduction tested.\nFigure 1.BusTiming Diagram\n6 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\n/c4540 /c4525 0 25 50 75 100 125100\n80\n60\n40\n20\n0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100Gain□Error□(m%)\nT emperature□( C) /c17632V16V\n20\n15\n10\n5\n0\n/c455\n/c4510\n/c4515\n/c4520\n/c450.4 /c450.3 /c450.2 /c450.1 0 0.1 0.2 0.3INL□( V)/c109\nInput□Voltage□(V)0.4\n100\n80\n60\n40\n20\n0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c4540 /c4525 0 25 50 75 100Gain□Error□(m%)\nT emperature□( C) /c176125320mV□Range 160mV□Range\n80mV□Range 40mV□Range\n50\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0\n/c4540 /c4525 0 25 50 75 100Offset□(mV)\nT emperature□( C) /c17612532V□Range 16V□Range\n0\n/c4510\n/c4520\n/c4530\n/c4540\n/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n10 100 1k 10k 100k 1MGain□(dB)\nInput□Frequency□(Hz)\n100\n80\n60\n40\n20\n0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c4540 /c4525 0 25 50 75 100Offset□( V)/c109\nT emperature□( C) /c176125160mV□Range320mV□Range\n80mV□Range 40mV□Range\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n7.7 Typical Characteristics\nAtTA=25°C,VS=3.3V,VIN+=12V,VSHUNT =(VIN+–VIN–)=32mV, PGA =/1,andBRNG =1,unless otherwise noted.\nFigure 2.Frequency Response Figure 3.ADC Shunt Offset vsTemperature\nFigure 4.ADC Shunt Gain Error vsTemperature Figure 5.ADC BusVoltage Offset vsTemperature\nFigure 7.Integral Nonlinearity vsInput Voltage Figure 6.ADC BusGain Error vsTemperature\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: INA219\n300\n250\n200\n150\n100\n50\n0\n1k 10k 100k 1M 10MI ( A)Q/c109\nSCL□Frequency□(Hz)V =□5VS\nV =□3VS\n1.0\n0.9\n0.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n1k 10k 100k 1M 10MIQ(mA)\nSCL□Frequency□(Hz)V =□5VS\nV =S3V\n16\n14\n12\n10\n8\n6\n4\n2\n0\n/c4540/c4525 0 25 125I ( A)/c109\nQ\nT emperature□( C) /c176V =□5VS\nV =□3VS\n50 75 100\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n/c4540 /c4525 0 25 50 75 100I (mA)Q\nT emperature□( C) /c176125V =□3VSV =□5VS\n2.0\n1.5\n1.0\n0.5\n0\n/c450.5\n/c451.0\n/c451.5\n0 5 10 15 20 25Input□Currents□(mA)\nV Voltage□(V)IN/c4530VS+=□5V\nV 5VS+=VS+=□3V\nV 3VS+=\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nAtTA=25°C,VS=3.3V,VIN+=12V,VSHUNT =(VIN+–VIN–)=32mV, PGA =/1,andBRNG =1,unless otherwise noted.\nFigure 8.Input Currents With Large Differential Figure 9.Active IQvsTemperature\nVoltages(V IN+at12V,Sweep OfVIN–)\nFigure 10.Shutdown IQvsTemperature Figure 11.Active IQvsI2CClock Frequency\nFigure 12.Shutdown IQvsI2CClock Frequency\n8 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nADC\n/c180/c180\nShunt□Voltage\nChannel\nBus□Voltage\nChannel\nPGA\n(In□Configuration□Register)Shunt□Voltage(1)\nData□RegistersFull-Scale□Calibration(2)Current(1)Bus□Voltage(1)Power(1)\nNOTES:\n(1)□Read-only\n(2)□Read/write\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n8Detailed Description\n8.1 Overview\nThe INA219 isadigital current sense amplifier with anI2C-and SMBus-compatible interface. Itprovides digital\ncurrent, voltage, and power readings necessary foraccurate decision-making inprecisely-controlled systems.\nProgrammable registers allow flexible configuration formeasurement resolution aswell ascontinuous-versus-\ntriggered operation. Detailed register information appears attheend ofthisdata sheet, beginning with Table 2.\nSee theFunctional Block Diagram section forablock diagram oftheINA219 device.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Basic ADC Functions\nThe twoanalog inputs totheINA219, IN+andIN–,connect toashunt resistor inthebusofinterest. The INA219\nistypically powered byaseparate supply from 3to5.5V.The bus being sensed can vary from 0to\n26V.There arenospecial considerations forpower-supply sequencing (forexample, abus voltage can be\npresent with thesupply voltage off,and vice-versa). The INA219 senses thesmall drop across theshunt for\nshunt voltage, andsenses thevoltage with respect toground from IN–forthebusvoltage. Figure 13shows this\noperation.\nWhen theINA219 isinthenormal operating mode (that is,MODE bitsoftheConfiguration register aresetto\n111), itcontinuously converts theshunt voltage uptothenumber setintheshunt voltage averaging function\n(Configuration register, SADC bits). The device then converts thebusvoltage uptothenumber setinthebus\nvoltage averaging (Configuration register, BADC bits). The Mode control intheConfiguration register also\npermits selecting modes toconvert only voltage orcurrent, either continuously orinresponse toanevent\n(triggered).\nAllcurrent and power calculations areperformed inthebackground and donotcontribute toconversion time;\nconversion times shown intheElectrical Characteristics: canbeused todetermine theactual conversion time.\nPower-Down mode reduces thequiescent current and turns offcurrent into theINA219 inputs, avoiding any\nsupply drain. Fullrecovery from Power-Down requires 40μs.ADC Offmode (set bytheConfiguration register,\nMODE bits) stops allconversions.\nWriting anyofthetriggered convert modes intotheConfiguration register (even ifthedesired mode isalready\nprogrammed intotheregister) triggers asingle-shot conversion. Table 6liststhetriggered convert mode settings.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: INA219\nV = V - GNDBUS IN-\nRange of 0V to 26V\nTypical Application 12VData (SDA)3.3V Supply\nClock (SCL)/c180 Power Register\nCurrent RegisterI C-/SMBUS-\nCompatible\nInterface2\nVoltage RegisterVIN+ VIN-\nADC PGAINA219\nGNDA0\nA1V = V - VSHUNT IN+ IN-\nTypically < 50mV\nSupply Load- +\nINA219 Power-Supply Voltage\n3V to 5.5V\nVSRSHUNT\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\nFigure 13.INA219 Configured forShunt andBusVoltage Measurement\nAlthough theINA219 can beread atany time, and thedata from thelast conversion remain available, the\nconversion ready bit(Status register, CNVR bit)isprovided tohelp coordinate one-shot ortriggered conversions.\nTheconversion ready bitissetafter allconversions, averaging, andmultiplication operations arecomplete.\nTheconversion ready bitclears under anyofthese conditions:\n•Writing totheConfiguration register, except when configuring theMODE bitsforpower down orADC off\n(disable) modes\n•Reading theStatus register\n•Triggering asingle-shot conversion with theconvert pin\n8.3.1.1 Power Measurement\nCurrent and bus voltage areconverted atdifferent points intime, depending ontheresolution and averaging\nmode settings. Forinstance, when configured for12-bit and128sample averaging, upto68msintime between\nsampling these twovalues ispossible. Again, these calculations areperformed inthebackground anddonotadd\ntotheoverall conversion time.\n8.3.1.2 PGA Function\nIflarger full-scale shunt voltages aredesired, theINA219 provides aPGA function that increases thefull-scale\nrange upto2,4,or8times (320 mV). Additionally, thebusvoltage measurement hastwofull-scale ranges: 16or\n32V.\n8.3.1.3 Compatibility With TIHotSwap Controllers\nThe INA219 isdesigned forcompatibility with hotswap controllers such theTITPS2490 .The TPS2490 uses a\nhigh-side shunt with alimit at50mV; theINA219 full-scale range of40mVenables theuseofthesame shunt for\ncurrent sensing below thislimit. When sensing isrequired at(orthrough) the50-mV sense point oftheTPS2490,\nthePGA oftheINA219 canbesetto/2toprovide an80-mV full-scale range.\n10 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nSupply Load\nR 10 /c87FILTER R 10 /c87FILTER\n0.1 F to 1 F/c109 /c109\nCeramic Capacitor\nData (SDA)3.3V Supply\nClock (SCL)/c180 Power Register\nCurrent RegisterI C-/SMBUS-\nCompatible\nInterface2\nVoltage RegisterVIN+VIN-\nADC PGAINA219\nGNDA0\nA1Supply Voltage\nVSRSHUNT\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n8.4 Device Functional Modes\n8.4.1 Filtering andInput Considerations\nMeasuring current isoften noisy, andsuch noise canbedifficult todefine. The INA219 offers several options for\nfiltering bychoosing resolution and averaging intheConfiguration register. These filtering options can beset\nindependently foreither voltage orcurrent measurement.\nThe internal ADC isbased onadelta-sigma (ΔΣ)front-end with a500-kHz (±30%) typical sampling rate. This\narchitecture hasgood inherent noise rejection; however, transients that occur atorvery close tothesampling\nrate harmonics cancause problems. Because these signals areat1MHz andhigher, they canbedealt with by\nincorporating filtering attheinput oftheINA219. Thehigh frequency enables theuseoflow-value series resistors\nonthefilter fornegligible effects onmeasurement accuracy. Ingeneral, filtering theINA219 input isonly\nnecessary ifthere aretransients atexact harmonics ofthe500-kHz (±30%) sampling rate (>1MHz). Filter using\nthelowest possible series resistance and ceramic capacitor. Recommended values are0.1to1μF.Figure 14\nshows theINA219 with anadditional filter added attheinput.\nFigure 14.INA219 With Input Filtering\nOverload conditions areanother consideration fortheINA219 inputs. The INA219 inputs arespecified totolerate\n26Vacross theinputs. Alarge differential scenario might beashort toground ontheload side oftheshunt. This\ntype ofevent can result infullpower-supply voltage across theshunt (aslong thepower supply orenergy\nstorage capacitors support it).Itmust beremembered that removing ashort toground can result ininductive\nkickbacks that could exceed the26-V differential and common-mode rating oftheINA219. Inductive kickback\nvoltages arebest dealt with byzener-type transient-absorbing devices combined with sufficient energy storage\ncapacitance.\nInapplications that donothave large energy storage electrolytics onone orboth sides oftheshunt, aninput\noverstress condition may result from anexcessive dV/dt ofthevoltage applied totheinput. Ahard physical short\nisthemost likely cause ofthisevent, particularly inapplications with nolarge electrolytics present. This problem\noccurs because anexcessive dV/dt can activate theESD protection intheINA219 insystems where large\ncurrents areavailable. Testing hasdemonstrated that theaddition of10-Ωresistors inseries with each input of\ntheINA219 sufficiently protects theinputs against dV/dt failure uptothe26-V rating oftheINA219. These\nresistors have nosignificant effect onaccuracy.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: INA219\nCurrent Register Bus Voltage RegisterPower Register5000/c180/c61\nShunt Voltage Register Calibration RegisterCurrent Register4096/c180/c61\nPower_LSB = 20 Current_LSB\nMaximum Expected Current\n215 Current_LSB =\nCal =  trunc0.04096\nCurrent_LSB R /c180SHUNT\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\n8.5 Programming\nAnimportant aspect oftheINA219 device isthat itmeasure current orpower ifitisprogrammed based onthe\nsystem. The device measures both thedifferential voltage applied between theIN+and IN-input pins and the\nvoltage atIN-pin.Inorder forthedevice toreport both current and power values, theuser must program the\nresolution oftheCurrent Register (04h) andthevalue oftheshunt resistor (RSHUNT )present intheapplication to\ndevelop thedifferential voltage applied between theinput pins. Both theCurrent_LSB and shunt resistor value\nareused inthecalculation oftheCalibration Register value that thedevice uses tocalculate thecorresponding\ncurrent andpower values based onthemeasured shunt andbusvoltages.\nAfter programming theCalibration Register, theCurrent Register (04h) and Power Register (03h) update\naccordingly based onthecorresponding shunt voltage and bus voltage measurements. Until theCalibration\nRegister isprogrammed, theCurrent Register (04h) andPower Register (03h) remain atzero.\n8.5.1 Programming theCalibration Register\nThe Calibration Register iscalculated based onEquation 1.This equation includes theterm Current_LSB, which\nistheprogrammed value fortheLSB fortheCurrent Register (04h). The user uses thisvalue toconvert the\nvalue intheCurrent Register (04h) totheactual current inamperes. The highest resolution fortheCurrent\nRegister (04h) canbeobtained byusing thesmallest allowable Current_LSB based onthemaximum expected\ncurrent asshown inEquation 2.While thisvalue yields thehighest resolution, itiscommon toselect avalue for\ntheCurrent_LSB tothenearest round number above thisvalue tosimplify theconversion oftheCurrent Register\n(04h) andPower Register (03h) toamperes andwatts respectively. The RSHUNT term isthevalue oftheexternal\nshunt used todevelop thedifferential voltage across theinput pins. The Power Register (03h) isinternally setto\nbe20times theprogrammed Current_LSB seeEquation 3.\nwhere\n•0.04096 isaninternal fixed value used toensure scaling ismaintained properly (1)\n(2)\n(3)\nShunt voltage iscalculated bymultiplying theShunt Voltage Register contents with theShunt Voltage LSB of10\nµV.\nTheBusVoltage register bitsarenotright-aligned. Inorder tocompute thevalue oftheBusVoltage, BusVoltage\nRegister contents must beshifted right bythree bits. This shift puts theBD0 bitintheLSB position sothat the\ncontents canbemultiplied bytheBusVoltage LSB of4-mV tocompute thebusvoltage measured bythedevice.\nAfter programming theCalibration Register, thevalue expected intheCurrent Register (04h) canbecalculated\nbymultiplying theShunt Voltage register contents bytheCalibration Register and then dividing by4096 as\nshown inEquation 4.Toobtain avalue inamperes theCurrent register value ismultiplied bytheprogrammed\nCurrent_LSB.\n(4)\nThe value expected inthePower register (03h) canbecalculated bymultiplying theCurrent register value bythe\nBus Voltage register value and then dividing by5000 asshown inEquation 5.Power Register content is\nmultiplied byPower LSB which is20times theCurrent_LSB forapower value inwatts.\n(5)\n12 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nCorrected_Full_Scale_Cal = truncCal MeasShuntCurrent\nINA219_Current/c180\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\nProgramming (continued)\n8.5.2 Programming thePower Measurement Engine\n8.5.2.1 Calibration Register andScaling\nThe Calibration Register enables theuser toscale theCurrent Register (04h) and Power Register (03h) tothe\nmost useful value foragiven application. Forexample, settheCalibration Register such thatthelargest possible\nnumber isgenerated intheCurrent Register (04h) orPower Register (03h) attheexpected full-scale point. This\napproach yields thehighest resolution using thepreviously calculated minimum Current_LSB intheequation for\ntheCalibration Register. The Calibration Register canalso beselected toprovide values intheCurrent Register\n(04h) and Power Register (03h) that either provide direct decimal equivalents ofthevalues being measured, or\nyield around LSB value foreach corresponding register. After these choices have been made, theCalibration\nRegister also offers possibilities forend user system-level calibration. After determining theexact current by\nusing anexternal ammeter, thevalue oftheCalibration Register canthen beadjusted based onthemeasured\ncurrent result oftheINA219 tocancel thetotal system error asshown inEquation 6.\n(6)\n8.5.3 Simple Current Shunt Monitor Usage (NoProgramming Necessary)\nThe INA219 canbeused without anyprogramming ifitisonly necessary toread ashunt voltage drop and bus\nvoltage with thedefault 12-bit resolution, 320-mV shunt full-scale range (PGA =/8),32-V busfull-scale range,\nandcontinuous conversion ofshunt andbusvoltage.\nWithout programming, current ismeasured byreading theshunt voltage. TheCurrent register andPower register\nareonly available iftheCalibration register contains aprogrammed value.\n8.5.4 Default Settings\nThe default power-up states oftheregisters areshown intheRegister Details section ofthisdata sheet. These\nregisters arevolatile, and ifprogrammed toother than default values, must bere-programmed atevery device\npower-up. Detailed information onprogramming theCalibration register specifically isgiven inthesection,\nProgramming theCalibration Register .\n8.5.5 BusOverview\nThe INA219 offers compatibility with both I2Cand SMBus interfaces. The I2Cand SMBus protocols are\nessentially compatible with oneanother.\nThe I2Cinterface isused throughout thisdata sheet astheprimary example, with SMBus protocol specified only\nwhen adifference between thetwosystems isbeing addressed. Two bidirectional lines, SCL andSDA, connect\ntheINA219 tothebus. Both SCL andSDA areopen-drain connections.\nThe device thatinitiates thetransfer iscalled amaster ,andthedevices controlled bythemaster areslaves .The\nbusmust becontrolled byamaster device that generates theserial clock (SCL), controls thebusaccess, and\ngenerates START andSTOP conditions.\nToaddress aspecific device, themaster initiates aSTART condition bypulling thedata signal line(SDA) from a\nHIGH toaLOW logic level while SCL isHIGH. Allslaves onthebusshift intheslave address byte ontherising\nedge ofSCL, with thelastbitindicating whether aread orwrite operation isintended. During theninth clock\npulse, theslave being addressed responds tothemaster bygenerating anAcknowledge andpulling SDA LOW.\nData transfer isthen initiated and eight bits ofdata aresent, followed byanAcknowledge bit.During data\ntransfer, SDA must remain stable while SCL isHIGH. Any change inSDA while SCL isHIGH isinterpreted asa\nSTART orSTOP condition.\nOnce alldata have been transferred, themaster generates aSTOP condition, indicated bypulling SDA from\nLOW toHIGH while SCL isHIGH. The INA219 includes a28-ms timeout onitsinterface toprevent locking upan\nSMBus.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nProgramming (continued)\n8.5.5.1 Serial Bus Address\nTocommunicate with theINA219, themaster must firstaddress slave devices through aslave address byte. The\nslave address byte consists ofseven address bits, andadirection bitindicating theintent ofexecuting aread or\nwrite operation.\nThe INA219 hastwoaddress pins, A0andA1.Table 1describes thepinlogic levels foreach ofthe16possible\naddresses. The state ofpins A0and A1issampled onevery buscommunication and should besetbefore any\nactivity ontheinterface occurs. Theaddress pins areread atthestart ofeach communication event.\nTable 1.INA219 Address Pins andSlave Addresses\nA1 A0 SLAVE ADDRESS\nGND GND 1000000\nGND VS+ 1000001\nGND SDA 1000010\nGND SCL 1000011\nVS+ GND 1000100\nVS+ VS+ 1000101\nVS+ SDA 1000110\nVS+ SCL 1000111\nSDA GND 1001000\nSDA VS+ 1001001\nSDA SDA 1001010\nSDA SCL 1001011\nSCL GND 1001100\nSCL VS+ 1001101\nSCL SDA 1001110\nSCL SCL 1001111\n8.5.5.2 Serial Interface\nThe INA219 operates only asaslave device ontheI2Cbus and SMBus. Connections tothebus aremade\nthrough theopen-drain I/Olines SDA and SCL. The SDA and SCL pins feature integrated spike suppression\nfilters and Schmitt triggers tominimize theeffects ofinput spikes and bus noise. The INA219 supports the\ntransmission protocol forfast (1-to400-kHz) and high-speed (1-kHz to2.56-MHz) modes. Alldata bytes are\ntransmitted most significant byte first.\n8.5.6 Writing toandReading from theINA219\nAccessing aparticular register ontheINA219 isaccomplished bywriting theappropriate value totheregister\npointer. Refer toTable 2foracomplete listofregisters andcorresponding addresses. The value fortheregister\npointer asshown inFigure 18isthefirstbyte transferred after theslave address byte with theR/WbitLOW.\nEvery write operation totheINA219 requires avalue fortheregister pointer.\nWriting toaregister begins with thefirstbyte transmitted bythemaster. This byte istheslave address, with the\nR/WbitLOW. The INA219 then acknowledges receipt ofavalid address. The next byte transmitted bythe\nmaster istheaddress oftheregister towhich data willbewritten. This register address value updates the\nregister pointer tothedesired register. The next twobytes arewritten totheregister addressed bytheregister\npointer. The INA219 acknowledges receipt ofeach data byte. The master may terminate data transfer by\ngenerating aSTART orSTOP condition.\nWhen reading from theINA219, thelastvalue stored intheregister pointer byawrite operation determines\nwhich register isread during aread operation. Tochange theregister pointer foraread operation, anew value\nmust bewritten totheregister pointer. This write isaccomplished byissuing aslave address byte with theR/W\nbitLOW, followed bytheregister pointer byte. Noadditional data arerequired. The master then generates a\nSTART condition and sends theslave address byte with theR/WbitHIGH toinitiate theread command. The\nnext byte istransmitted bytheslave and isthemost significant byte oftheregister indicated bytheregister\n14 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\npointer. This byte isfollowed byanAcknowledge from themaster; then theslave transmits theleast significant\nbyte. Themaster acknowledges receipt ofthedata byte. Themaster may terminate data transfer bygenerating a\nNot-Acknowledge after receiving any data byte, orgenerating aSTART orSTOP condition. Ifrepeated reads\nfrom thesame register aredesired, itisnotnecessary tocontinually send theregister pointer bytes; theINA219\nretains theregister pointer value until itischanged bythenext write operation.\nFigure 15and Figure 16show write and read operation timing diagrams, respectively. Note that register bytes\naresent most-significant byte first, followed bytheleast significant byte. Figure 17shows thetiming diagram for\ntheSMBus Alert response operation. Figure 18shows atypical register pointer configuration.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: INA219\nFrame 1 Two-Wire Slave Address Byte(1)Frame 2 Data MSByte(2)1\nStart By\nMasterACK By\nINA219ACK By\nMasterFrom\nINA2191 9 1 9\nSDASCL\n0 0 A3 R/ W D15 D14 D13 D12 D11 D10 D9 D8 A2 A1 A0\nFrame 3 Data LSByte(2)Stop NoACK By(3)\nMasterFrom\nINA2191 9\nD7 D6 D5 D4 D3 D2 D1 D0\nNOTES: (1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins.\nRefer to Table 1.\n(2) Read data is from the last register pointer location. If a new register is desired, the register\npointer must be updated. See Figure 19.\n(3) ACK by Master can also be sent.\nFrame 1 Two-Wire Slave Address Byte(1)Frame 2 Register Pointer ByteStart By\nMasterACK By\nINA219ACK By\nINA2191 9 1\nACK By\nINA2191\nD15 D14 D13 D12 D11 D10 D9 D89 9\nSDASCL\n1 0 0 A3 A2 A1 A0 R/ W P7 P6 P5 P4 P3 P2 P1 P0\nNOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins.   Refer to Table 1.Frame 4 Data LSByte Frame 3 Data MSByteACK By\nINA219Stop By\nMaster1\nD7 D6 D5 D4 D3 D2 D1 D09\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nFigure 15.Timing Diagram forWrite Word Format\nFigure 16.Timing Diagram forRead Word Format\n16 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nFrame□1□Two-Wire□Slave□Address□Byte(1)Frame□2□Register□Pointer□Byte1\nStart□By\nMasterACK□By\nINA219ACK□By\nINA2191 9 1 9\nSDASCL\n0 0 A3 A2 A1 A0 R/ W P7 P6 P5 P4 P3 P2 P1 P0 Stop/c188\nNOTE□(1):□The□value□of□the□Slave□Address□Byte□is□determined□by□the□settings□of□the□A0□and□A1□pins.□Refer□to□T able□1.\nFrame□1□SMBus□ALERT□Response□Address□Byte Frame□2□Slave□Address□Byte(1)Start□By\nMasterACK□By\nINA219From\nINA219NACK□By\nMasterStop□By\nMaster1 9 1 9\nSDASCLALERT\n0 0 0 1 1 0 0 R/ W 1 0 0 A3 A2 A1 A0 0\nNOTE□(1):□The□value□of□the□Slave□Address□Byte□is□determined□by□the□settings□of□the□A0□and□A1□pins.□Refer□to□T able□1.\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\nFigure 17.Timing Diagram forSMBus Alert\nFigure 18.Typical Register Pointer Set\n8.5.6.1 High-Speed I2CMode\nWhen thebusisidle, both theSDA andSCL lines arepulled high bythepull-up devices. The master generates\nastart condition followed byavalid serial byte containing high-speed (HS) master code 00001XXX .This\ntransmission ismade infast (400 kbps) orstandard (100 kbps) (F/S) mode atnomore than 400 kbps. The\nINA219 does notacknowledge theHSmaster code, butdoes recognize itand switches itsinternal filters to\nsupport 2.56 Mbps operation.\nThemaster then generates arepeated start condition (arepeated start condition hasthesame timing asthestart\ncondition). After thisrepeated start condition, theprotocol isthesame asF/Smode, except that transmission\nspeeds upto2.56 Mbps areallowed. Instead ofusing astop condition, repeated start conditions should beused\ntosecure thebus inHS-mode. Astop condition ends theHS-mode and switches alltheinternal filters ofthe\nINA219 tosupport theF/Smode. Forbustiming, seeBusTiming Diagram Definitions(1)andFigure 1.\n8.5.6.2 Power-Up Conditions\nPower-up conditions apply toasoftware reset through theRST bit(bit15)intheConfiguration register, ortheI2C\nbusGeneral CallReset.\n(1) Values based onastatistical analysis ofaone-time sample ofdevices. Minimum andmaximum values arenotensured andnot\nproduction tested.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\n8.6 Register Maps\n8.6.1 Register Information\nTheINA219 uses abank ofregisters forholding configuration settings, measurement results, maximum/minimum\nlimits, and status information. Table 2summarizes theINA219 registers; Functional Block Diagram shows\nregisters.\nRegister contents areupdated 4μsafter completion ofthewrite command. Therefore, a4-μsdelay isrequired\nbetween completion ofawrite toagiven register and asubsequent read ofthat register (without changing the\npointer) when using SCL frequencies inexcess of1MHz.\nTable 2.Summary ofRegister Set\nPOINTERPOWER-ON RESETADDRESS REGISTER NAME FUNCTION TYPE(1)\nHEX BINARY HEX\nAll-register reset, settings forbus\n00 Configuration voltage range, PGA Gain, ADC 00111001 10011111 399F R/W\nresolution/averaging.\n01 Shunt voltage Shunt voltage measurement data. Shunt voltage — R\n02 Busvoltage Busvoltage measurement data. Busvoltage — R\n03 Power(2)Power measurement data. 00000000 00000000 0000 R\nContains thevalue ofthecurrent flowing04 Current(2)00000000 00000000 0000 Rthrough theshunt resistor.\nSets full-scale range andLSB ofcurrent\n05 Calibration andpower measurements. Overall 00000000 00000000 0000 R/W\nsystem calibration.\n(1) Type: R=Read only, R/W=Read/Write.\n(2) ThePower register andCurrent register default to0because theCalibration register defaults to0,yielding azero current value until the\nCalibration register isprogrammed.\n18 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n8.6.2 Register Details\nAllINA219 16-bit registers areactually two8-bit bytes through theI2Cinterface.\n8.6.2.1 Configuration Register (address =00h) [reset =399Fh]\nFigure 19.Configuration Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nBADC BADC BADC BADC SADC SADC SADC SADC MODE MODE MODERST — BRNG PG1 PG04 3 2 1 4 3 2 1 3 2 1\nR/W-0 R/W-0 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 3.BitDescriptions\nRST: Reset Bit\nBit15 Setting thisbitto\'1\'generates asystem reset thatisthesame aspower-on reset. Resets allregisters todefault\nvalues; thisbitself-clears.\nBRNG: BusVoltage Range\nBit13 0=16V FSR\n1=32V FSR (default value)\nPG: PGA (Shunt Voltage Only)\nBits11,12 Sets PGA gain andrange. Note thatthePGA defaults to÷8(320mV range). Table 4shows thegain andrange for\nthevarious product gain settings.\nTable 4.PGBitSettings(1)\nPG1 PG0 GAIN Range\n0 0 1 ±40mV\n0 1 /2 ±80mV\n1 0 /4 ±160mV\n1 1 /8 ±320mV\n(1) Shaded values aredefault.\nBADC: BADC BusADC Resolution/Averaging\nBits7–10 These bitsadjust theBusADC resolution (9-,10-,11-,or12-bit) orsetthenumber ofsamples used when\naveraging results fortheBusVoltage Register (02h).\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nSADC: SADC Shunt ADC Resolution/Averaging\nBits3–6 These bitsadjust theShunt ADC resolution (9-,10-,11-,or12-bit) orsetthenumber ofsamples used when\naveraging results fortheShunt Voltage Register (01h).\nBADC (Bus) andSADC (Shunt) ADC resolution/averaging andconversion time settings areshown inTable 5.\nTable 5.ADC Settings(1)\nADC4 ADC3 ADC2 ADC1 Mode/Samples Conversion Time\n0 X(2)0 0 9bit 84μs\n0 X(2)0 1 10bit 148μs\n0 X(2)1 0 11bit 276μs\n0 X(2)1 1 12bit 532μs\n1 0 0 0 12bit 532μs\n1 0 0 1 2 1.06 ms\n1 0 1 0 4 2.13 ms\n1 0 1 1 8 4.26 ms\n1 1 0 0 16 8.51 ms\n1 1 0 1 32 17.02 ms\n1 1 1 0 64 34.05 ms\n1 1 1 1 128 68.10 ms\n(1) Shaded values aredefault.\n(2) X=Don\'tcare\nMODE: Operating Mode\nBits0–2 Selects continuous, triggered, orpower-down mode ofoperation. These bitsdefault tocontinuous shunt andbus\nmeasurement mode. Themode settings areshown inTable 6.\nTable 6.Mode Settings(1)\nMODE3 MODE2 MODE1 MODE\n0 0 0 Power-down\n0 0 1 Shunt voltage, triggered\n0 1 0 Busvoltage, triggered\n0 1 1 Shunt andbus, triggered\n1 0 0 ADC off(disabled)\n1 0 1 Shunt voltage, continuous\n1 1 0 Busvoltage, continuous\n1 1 1 Shunt andbus, continuous\n(1) Shaded values aredefault.\n8.6.3 Data Output Registers\n8.6.3.1 Shunt Voltage Register (address =01h)\nThe Shunt Voltage register stores thecurrent shunt voltage reading, VSHUNT .Shunt Voltage register bits are\nshifted according tothePGA setting selected intheConfiguration register (00h). When multiple sign bitsare\npresent, they willallbethesame value. Negative numbers arerepresented in2\'scomplement format. Generate\nthe2\'scomplement ofanegative number bycomplementing theabsolute value binary number and adding 1.\nExtend thesign, denoting anegative number bysetting theMSB =1.Extend thesign toanyadditional sign bits\ntoform the16-bit word.\nExample: Foravalue ofVSHUNT =–320mV:\n1.Take theabsolute value (include accuracy to0.01 mV)→320.00\n2.Translate thisnumber toawhole decimal number→32000\n3.Convert ittobinary→1111101 0000 0000\n20 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n4.Complement thebinary result :0000010 1111 1111\n5.Add 1totheComplement tocreate theTwo’sComplement formatted result→0000011 0000 0000\n6.Extend thesign andcreate the16-bit word: 1000 0011 0000 0000 =8300h (Remember toextend thesign to\nallsign-bits, asnecessary based onthePGA setting.)\nAtPGA =/8,full-scale range =±320mV(decimal =32000). ForVSHUNT =+320 mV, Value =7D00h; ForVSHUNT\n=–320mV, Value =8300h; andLSB =10µV.\nFigure 20.Shunt Voltage Register atPGA =/8\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSD14_ SD13_ SD12_ SD11_ SD10_SIGN SD9_8 SD8_8 SD7_8 SD6_8 SD5_8 SD4_8 SD3_8 SD2_8 SD1_8 SD0_88 8 8 8 8\nAtPGA =/4,full-scale range =±160mV(decimal =16000). ForVSHUNT =+160 mV, Value =3E80h; ForVSHUNT\n=–160mV, Value =C180h; andLSB =10µV.\nFigure 21.Shunt Voltage Register atPGA =/4\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSD13_ SD12_ SD11_ SD10_SIGN SIGN SD9_4 SD8_4 SD7_4 SD6_4 SD5_4 SD4_4 SD3_4 SD2_4 SD1_4 SD0_44 4 4 4\nAtPGA =/2,full-scale range =±80mV(decimal =8000). ForVSHUNT =+80 mV, Value =1F40h; ForVSHUNT =\n–80mV; Value =E0C0h; andLSB =10µV.\nFigure 22.Shunt Voltage Register atPGA =/2\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSD12_ SD11_ SD10_SIGN SIGN SIGN SD9_2 SD8_2 SD7_2 SD6_2 SD5_2 SD4_2 SD3_2 SD2_2 SD1_2 SD0_22 2 2\nAtPGA =/1,full-scale range =±40mV(decimal =4000). ForVSHUNT =+40 mV, Value =0FA0h; ForVSHUNT =\n–40mV, Value =F060h; andLSB =10µV.\nFigure 23.Shunt Voltage Register atPGA =/1\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSD11_ SD10_SIGN SIGN SIGN SIGN SD9_1 SD8_1 SD7_1 SD6_1 SD5_1 SD4_1 SD3_1 SD2_1 SD1_1 SD0_11 1\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nTable 7.Shunt Voltage Register Format(1)\nVSHUNT Decimal PGA =/8 PGA =/4 PGA =/2 PGA =/1\nReading (mV) Value (D15:D0) (D15:D0) (D15:D0) (D15:D0)\n320.02 32002 0111 1101 0000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n320.01 32001 0111 1101 0000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n320.00 32000 0111 1101 0000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n319.99 31999 0111 1100 1111 1111 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n319.98 31998 0111 1100 1111 1110 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n160.02 16002 0011 1110 1000 0010 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n160.01 16001 0011 1110 1000 0001 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n160.00 16000 0011 1110 1000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000\n159.99 15999 0011 1110 0111 1111 0011 1110 0111 1111 0001 1111 0100 0000 0000 1111 1010 0000\n159.98 15998 0011 1110 0111 1110 0011 1110 0111 1110 0001 1111 0100 0000 0000 1111 1010 0000\n80.02 8002 0001 1111 0100 0010 0001 1111 0100 0010 0001 1111 0100 0000 0000 1111 1010 0000\n80.01 8001 0001 1111 0100 0001 0001 1111 0100 0001 0001 1111 0100 0000 0000 1111 1010 0000\n80.00 8000 0001 1111 0100 0000 0001 1111 0100 0000 0001 1111 0100 0000 0000 1111 1010 0000\n79.99 7999 0001 1111 0011 1111 0001 1111 0011 1111 0001 1111 0011 1111 0000 1111 1010 0000\n79.98 7998 0001 1111 0011 1110 0001 1111 0011 1110 0001 1111 0011 1110 0000 1111 1010 0000\n40.02 4002 0000 1111 1010 0010 0000 1111 1010 0010 0000 1111 1010 0010 0000 1111 1010 0000\n40.01 4001 0000 1111 1010 0001 0000 1111 1010 0001 0000 1111 1010 0001 0000 1111 1010 0000\n40.00 4000 0000 1111 1010 0000 0000 1111 1010 0000 0000 1111 1010 0000 0000 1111 1010 0000\n39.99 3999 0000 1111 1001 1111 0000 1111 1001 1111 0000 1111 1001 1111 0000 1111 1001 1111\n39.98 3998 0000 1111 1001 1110 0000 1111 1001 1110 0000 1111 1001 1110 0000 1111 1001 1110\n0.02 2 0000 0000 0000 0010 0000 0000 0000 0010 0000 0000 0000 0010 0000 0000 0000 0010\n0.01 1 0000 0000 0000 0001 0000 0000 0000 0001 0000 0000 0000 0001 0000 0000 0000 0001\n0 0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000\n–0.01 –1 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111\n–0.02 –2 1111 1111 1111 1110 1111 1111 1111 1110 1111 1111 1111 1110 1111 1111 1111 1110\n–39.98 –3998 1111 0000 0110 0010 1111 0000 0110 0010 1111 0000 0110 0010 1111 0000 0110 0010\n–39.99 –3999 1111 0000 0110 0001 1111 0000 0110 0001 1111 0000 0110 0001 1111 0000 0110 0001\n–40.00 –4000 1111 0000 0110 0000 1111 0000 0110 0000 1111 0000 0110 0000 1111 0000 0110 0000\n–40.01 –4001 1111 0000 0101 1111 1111 0000 0101 1111 1111 0000 0101 1111 1111 0000 0110 0000\n–40.02 –4002 1111 0000 0101 1110 1111 0000 0101 1110 1111 0000 0101 1110 1111 0000 0110 0000\n–79.98 –7998 1110 0000 1100 0010 1110 0000 1100 0010 1110 0000 1100 0010 1111 0000 0110 0000\n–79.99 –7999 1110 0000 1100 0001 1110 0000 1100 0001 1110 0000 1100 0001 1111 0000 0110 0000\n–80.00 –8000 1110 0000 1100 0000 1110 0000 1100 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–80.01 –8001 1110 0000 1011 1111 1110 0000 1011 1111 1110 0000 1100 0000 1111 0000 0110 0000\n–80.02 –8002 1110 0000 1011 1110 1110 0000 1011 1110 1110 0000 1100 0000 1111 0000 0110 0000\n–159.98 –15998 1100 0001 1000 0010 1100 0001 1000 0010 1110 0000 1100 0000 1111 0000 0110 0000\n–159.99 –15999 1100 0001 1000 0001 1100 0001 1000 0001 1110 0000 1100 0000 1111 0000 0110 0000\n–160.00 –16000 1100 0001 1000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–160.01 –16001 1100 0001 0111 1111 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–160.02 –16002 1100 0001 0111 1110 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–319.98 –31998 1000 0011 0000 0010 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–319.99 –31999 1000 0011 0000 0001 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–320.00 –32000 1000 0011 0000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–320.01 –32001 1000 0011 0000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n–320.02 –32002 1000 0011 0000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000\n(1) Out-of-range values areshown ingray shading.\n22 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n8.6.3.2 Bus Voltage Register (address =02h)\nTheBusVoltage register stores themost recent busvoltage reading, VBUS.\nAtfull-scale range =32V(decimal =8000, hex=1F40), andLSB =4mV.\nFigure 24.BusVoltage Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nBD12 BD11 BD10 BD9 BD8 BD7 BD6 BD5 BD4 BD3 BD2 BD1 BD0 — CNVR OVF\nAtfull-scale range =16V(decimal =4000, hex=0FA0), andLSB =4mV.\nCNVR: Conversion Ready\nBit1 Although thedata from thelastconversion canberead atanytime, theINA219 Conversion Ready bit(CNVR)\nindicates when data from aconversion isavailable inthedata output registers. TheCNVR bitissetafter all\nconversions, averaging, andmultiplications arecomplete. CNVR willclear under thefollowing conditions:\n1.)Writing anew mode into theOperating Mode bitsintheConfiguration Register (except forPower-Down or\nDisable)\n2.)Reading thePower Register\nOVF: Math Overflow Flag\nBit0 TheMath Overflow Flag (OVF) issetwhen thePower orCurrent calculations areoutofrange. Itindicates that\ncurrent andpower data may bemeaningless.\n8.6.3.3 Power Register (address =03h) [reset =00h]\nFull-scale range andLSB aresetbytheCalibration register. See theProgramming theCalibration Register .\nFigure 25.Power Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0\nR-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nThe Power register records power inwatts bymultiplying thevalues ofthecurrent with thevalue ofthebus\nvoltage according totheequation Equation 5:\n8.6.3.4 Current Register (address =04h) [reset =00h]\nFull-scale range and LSB depend onthevalue entered intheCalibration register. See Programming the\nCalibration Register formore information. Negative values arestored in2\'scomplement format.\nFigure 26.Current Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nCSIGN CD14 CD13 CD12 CD11 CD10 CD9 CD8 CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0\nR-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nThe value oftheCurrent register iscalculated bymultiplying thevalue intheShunt Voltage register with the\nvalue intheCalibration register according totheEquation 4:\n8.6.4 Calibration Register\n8.6.4.1 Calibration Register (address =05h) [reset =00h]\nCurrent and power calibration aresetbybitsFS15 toFS1 oftheCalibration register. Note that bitFS0 isnot\nused inthecalculation. This register sets thecurrent thatcorresponds toafull-scale drop across theshunt. Full-\nscale range and theLSB ofthecurrent and power measurement depend onthevalue entered inthisregister.\nSee theProgramming theCalibration Register .This register issuitable foruseinoverall system calibration. Note\nthatthe0POR values arealldefault.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nFigure 27.Calibration Register(1)\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFS15 FS14 FS13 FS12 FS11 FS10 FS9 FS8 FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0\nR/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n(1) FS0 isavoid bitandwillalways be0.Itisnotpossible towrite a1toFS0. CALIBRATION isthevalue stored inFS15:FS1.\n24 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nCBYPASS\n0.1 F\n(typical)/c109Supply Voltage\n(INA219 Power Supply Range is\n3V to 5.5V)\nData (SDA)\nClock (SCL)/c180 Power Register\nCurrent RegisterI C\nInterface2\nVoltage RegisterVIN+RF1 RF2\nRPULLUP\n3.3k\n(typical)/c87RPULLUP\n3.3k\n(typical)/c87VIN-\nADC PGAINA219\nGNDPower Bus\n(0V to 26V)Load\nCF\nA0\nA1SDA\nSCLRSHUNT\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe INA219 isacurrent shunt and power monitor with anI2C-and SMBus-compatible interface. The device\nmonitors both ashunt voltage drop and bussupply voltage. Programmable calibration value, combined with an\ninternal multiplier, enable readouts ofcurrent andpower.\n9.2 Typical Application\nFigure 28shows atypical application circuit fortheINA219. Use a0.1-μFceramic capacitor forpower-supply\nbypassing, placed asclosely aspossible tothesupply andground pins.\nThe input filter circuit consisting ofRF1,RF2,andCFisnotnecessary inmost applications. Iftheneed forfiltering\nisunknown, reserve board space forthecomponents and install 0-Ωresistors forRF1and RF2and leave CF\nunpopulated, unless afilter isneeded (see Filtering andInput Considerations ).\nThe pull-up resistors shown ontheSDA and SCL lines arenotneeded ifthere arepullup resistors onthese\nsame lines elsewhere inthesystem. Resistor values shown aretypical: consult either theI2CorSMBus\nspecification todetermine theacceptable minimum ormaximum values and also refer totheSpecifications for\nOutput Current Limitations.\nFigure 28.Typical Application Circuit\n9.2.1 Design Requirements\nThe INA219 measures thevoltage across acurrent-sensing resistor (RSHUNT )when current passes through the\nresistor. The device also measures thebussupply voltage, and calculates power when calibrated. This section\ngoes through thesteps toprogram thedevice forpower measurements, andshows theregister results Table 8.\nThe Conditions fortheexample circuit is:Maximum expected load current =15A,Nominal load current =10A,\nVCM=12V,RSHUNT =2mΩ,VSHUNT FSR =40mV(PGA =/1),andBRNG =0(VBUS range =16V).\n9.2.2 Detailed Design Procedure\nFigure 29shows anominal 10-A load thatcreates adifferential voltage of20mVacross a2-mΩshunt resistor.\nThe common mode isat12volts and thevoltage present attheIN–pinisequal tothecommon-mode voltage\nminus thedifferential drop across theresistor.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: INA219\nR\n2m/c87SHUNT\n10A\nLoad+12V\nVCM\nGNDV\nIVIN+\nVIN-Power Register\nI C-/\nSMBUS-\nCompatible\nInterface2\nCurrent Register\nVoltage RegisterSDA\nSCL\nA0\nA10.1µF 10µF+3.3V to +5V\nV (Supply Voltage)S\n/c180\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\nTypical Application (continued)\nForthisexample, theminimum-current LSB iscalculated tobe457.78 µA/bit, assuming amaximum expected\ncurrent of15Ausing Equation 2.This value isrounded upto1mA/bit andischosen forthecurrent LSB. Setting\nthecurrent LSB tothisvalue allows forsufficient precision while serving tosimplify themath aswell. Using\nEquation 1results inacalibration value of20480 (5000h). This value isthen programmed intotheCalibration\nregister.\nFigure 29.Example Circuit Configuration\nThe busvoltage isinternally measured attheIN–pintocalculate thevoltage level delivered totheload. The Bus\nVoltage register bitsarenotright-aligned; therefore, they must beshifted right bythree bits. Multiply theshifted\ncontents bythe4-mV LSB tocompute thebusvoltage measured bythedevice involts. The shifted value ofthe\nBus Voltage register contents isequal toBB3h, thedecimal equivalent of2995. This value of2995 ismultiplied\nbythe4-mV LSB, and results inavalue of11.98 V.Asshown, thevoltage attheIN–pinis11.98 V.Fora40-\nmV, full-scale range, thissmall difference isnotasignificant deviation from the12-V common-mode voltage.\nHowever, atlarger full-scale ranges, thisdeviation canbemuch larger.\nThe Current register content isinternally calculated using Equation 4,and theresult of10000 (2710h) is\nautomatically loaded intotheregister. Current inamperes isequal to1mA/bit times 10000, andresults ina10-A\nload current.\nThe Power register content isinternally calculated using Equation 5and the result of5990 (1766h) is\nautomatically loaded intotheregister. Multiplying thisresult bythePower register LSB 20×10–3(20times 1×\n10–3current LSB using Equation 3),results inapower calculation of5990 ×20mW/bit, and equals 119.8 W.\nThis result matches what isexpected forthisregister. Acalculation forthepower delivered totheload uses\n11.98 V(12VCM –20-mV shunt drop) multiplied bytheload current of10Atogive a119.8-W result.\n9.2.2.1 Register Results fortheExample Circuit\nTable 8shows theregister readings fortheCalibration example.\nTable 8.Register Results(1)\nREGISTER NAME ADDRESS CONTENTS ADJ DEC LSB VALUE\nConfiguration 00h 019Fh\nShunt 01h 07D0h 2000 10µV 20mV\nBus 02h 5D98h 0BB3 2995 4mV 11.98 V\nCalibration 05h 5000h 20480\nCurrent 04h 2710h 10000 1mA 10.0 A\nPower 03h 1766h 5990 20mW 119.8 W\n(1) Conditions: load =10A,VCM=12V,RSHUNT =2mΩ,VSHUNT FSR =40mV, andVBUS=VIN-,BRNG =0(VBUS range =16V).\n26 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nSupply bypass \ncapacitorA0A1\nSDAIN+\nIN±\nGND\nSCL VS I2C - / \nSMBUS - \ncompatible \ninterface\nVia to Ground Plane\nVia to Power PlaneSense/Shunt \nResistor\nINA219\nwww.ti.com SBOS448G –AUGUST 2008 –REVISED DECEMBER 2015\n10Power Supply Recommendations\nThe input circuitry ofthedevice canaccurately measure signals oncommon-mode voltages beyond itspower\nsupply voltage, VS.Forexample, thevoltage applied totheVSpower supply terminal canbe5V,whereas the\nload power-supply voltage being monitored (the common-mode voltage) canbeashigh as26V.Note also that\nthedevice canwithstand thefull0-Vto26-V range attheinput terminals, regardless ofwhether thedevice has\npower applied ornot.\nPlace therequired power-supply bypass capacitors asclose aspossible tothesupply and ground terminals of\nthedevice toensure stability. Atypical value forthissupply bypass capacitor is0.1μF.Applications with noisy or\nhigh-impedance power supplies may require additional decoupling capacitors toreject power-supply noise.\n11Layout\n11.1 Layout Guidelines\nConnect theinput pins (IN+ and IN–)tothesensing resistor using aKelvin connection ora4-wire connection.\nThese connection techniques ensure that only thecurrent-sensing resistor impedance isdetected between the\ninput pins. Poor routing ofthecurrent-sensing resistor commonly results inadditional resistance present between\ntheinput pins. Given thevery lowohmic value ofthecurrent-sensing resistor, anyadditional high-current carrying\nimpedance causes significant measurement errors. Place thepower-supply bypass capacitor asclose as\npossible tothesupply andground pins.\n11.2 Layout Example\nFigure 30.Recommended Layout\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: INA219\nINA219\nSBOS448G –AUGUST 2008 –REVISED DECEMBER 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n28 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: INA219\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nINA219AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I219A\nINA219AIDCNR ACTIVE SOT-23 DCN 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 A219\nINA219AIDCNT ACTIVE SOT-23 DCN 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 A219\nINA219AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I219A\nINA219BID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I219B\nINA219BIDCNR ACTIVE SOT-23 DCN 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 B219\nINA219BIDCNT ACTIVE SOT-23 DCN 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 B219\nINA219BIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I219B\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nINA219AIDCNR SOT-23 DCN 83000 179.0 8.43.23.21.44.08.0 Q3\nINA219AIDCNT SOT-23 DCN 8250 179.0 8.43.23.21.44.08.0 Q3\nINA219AIDR SOIC D82500 330.0 12.5 6.45.22.18.012.0 Q1\nINA219BIDCNR SOT-23 DCN 83000 179.0 8.43.23.21.44.08.0 Q3\nINA219BIDCNT SOT-23 DCN 8250 179.0 8.43.23.21.44.08.0 Q3\nINA219BIDR SOIC D82500 330.0 12.5 6.45.22.18.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nINA219AIDCNR SOT-23 DCN 83000 213.0 191.0 35.0\nINA219AIDCNT SOT-23 DCN 8250 213.0 191.0 35.0\nINA219AIDR SOIC D 82500 340.5 336.1 25.0\nINA219BIDCNR SOT-23 DCN 83000 213.0 191.0 35.0\nINA219BIDCNT SOT-23 DCN 8250 213.0 191.0 35.0\nINA219BIDR SOIC D 82500 340.5 336.1 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nINA219AID D SOIC 8 75 507 8 3940 4.32\nINA219BID D SOIC 8 75 507 8 3940 4.32PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: INA219BIDR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Bus Voltage Range: 0 to 26V
  - Supply Voltage (VS): 3 to 5.5V

- **Current Ratings:**
  - Maximum Input Current: 5 mA (per pin)
  - Full-scale current sense voltage: ±40 mV (PGA = 1)

- **Power Consumption:**
  - Quiescent Current: 1 mA (typical)
  - Power-down mode: 6 to 15 µA

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - SOIC-8 (D) and SOT-23-8 (DCN)

- **Special Features:**
  - I2C and SMBus compatible interface
  - High accuracy: ±0.5% (maximum) over temperature for INA219B
  - Programmable calibration and filtering options
  - 16 programmable addresses

- **Moisture Sensitive Level (MSL):**
  - Level 1 (SOIC) and Level 2 (SOT-23) per JEDEC J-STD-020E

#### Description:
The INA219 is a high-side current shunt monitor with an I2C-compatible interface. It is designed to measure both the shunt voltage drop across a current-sensing resistor and the bus supply voltage. The device provides digital readouts of current, voltage, and power, making it suitable for applications requiring precise power management and monitoring.

#### Typical Applications:
- **Power Management:** Used in systems to monitor power consumption and efficiency.
- **Battery Chargers:** Helps in monitoring the charging current and voltage.
- **Telecom Equipment:** Monitors power usage in telecom systems.
- **Servers and Notebook Computers:** Used for power monitoring in computing devices.
- **Welding Equipment and Test Equipment:** Monitors current and voltage in industrial applications.

The INA219 is particularly useful in applications where accurate current and power measurements are critical, allowing for better energy management and system efficiency.