<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" width="400" src="https://arterisip.atlassian.net/wiki/download/thumbnails/16154948/Important-Announcement.png?version=2&amp;modificationDate=1646738433570&amp;cacheVersion=1&amp;api=v2&amp;width=400&amp;height=128" data-image-src="https://arterisip.atlassian.net/wiki/download/thumbnails/16154948/Important-Announcement.png?version=2&amp;modificationDate=1646738433570&amp;cacheVersion=1&amp;api=v2&amp;width=400&amp;height=128" loading="lazy"></span></p><p>Documents now relocated and updated on <strong><a class="external-link" href="https://arteris.sharepoint.com/marketing/Standards/Forms/AllItems.aspx" rel="nofollow" style="color: rgb(255,102,0);">SharePoint</a></strong><span class="legacy-color-text-orange2"><span class="legacy-color-text-default">.</span></span></p><p><em>Please contact <span><span><a class="confluence-userlink user-mention" data-account-id="6091d926a56f2f006f2b0908" href="https://arterisip.atlassian.net/wiki/people/6091d926a56f2f006f2b0908?ref=confluence" target="_blank" data-linked-resource-id="327738" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Guillaume Boillet</a></span></span><span> </span>for more info.</em></p><p><br/></p><p><h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160520/Accellera+IEEE+SystemC+and+TLM+Specifications" data-linked-resource-id="16160520" data-linked-resource-version="2" data-linked-resource-type="page">Accellera / IEEE SystemC and TLM Specifications</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166626/Accellera+Soft+IP+Tagging+Specification" data-linked-resource-id="16166626" data-linked-resource-version="1" data-linked-resource-type="page">Accellera Soft IP Tagging Specification</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172035/Advanced+Interface+Bus+AIB" data-linked-resource-id="16172035" data-linked-resource-version="2" data-linked-resource-type="page">Advanced Interface Bus (AIB)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158474/Arm+CMN-600AE+to+FlexNoC+Integration+from+Arm+July+2019" data-linked-resource-id="16158474" data-linked-resource-version="2" data-linked-resource-type="page">Arm CMN-600AE to FlexNoC Integration (from Arm, July 2019)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163630/PCIe+Specifications" data-linked-resource-id="16163630" data-linked-resource-version="5" data-linked-resource-type="page">PCIe Specifications</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167029/CCIX+Specifications" data-linked-resource-id="16167029" data-linked-resource-version="5" data-linked-resource-type="page">CCIX Specifications</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161125/CXL+Specification" data-linked-resource-id="16161125" data-linked-resource-version="3" data-linked-resource-type="page">CXL Specification</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172039/Die-to-Die+D2D+Chip-to-Chip+C2C+IP+and+Standards" data-linked-resource-id="16172039" data-linked-resource-version="11" data-linked-resource-type="page">Die-to-Die (D2D) &amp; Chip-to-Chip (C2C) IP and Standards</a></h2>
<ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172043/2020-02-18-Meeting+Notes+Synopsys+Arteris+IP+D2D+HBI+and+XSR" data-linked-resource-id="16172043" data-linked-resource-version="1" data-linked-resource-type="page">2020-02-18-Meeting Notes: Synopsys / Arteris IP D2D (HBI and XSR)</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/260571186/Synopsys+UCIE+controller+presentation" data-linked-resource-id="260571186" data-linked-resource-version="1" data-linked-resource-type="page">Synopsys UCIE controller presentation</a></li></ul><h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163991/FlexNet+Publisher+formerly+known+as+FLEXlm" data-linked-resource-id="16163991" data-linked-resource-version="6" data-linked-resource-type="page">FlexNet Publisher (formerly known as FLEXlm)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159070/IATF+16949+2016+Standard" data-linked-resource-id="16159070" data-linked-resource-version="1" data-linked-resource-type="page">IATF 16949:2016 Standard</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166615/IEEE+Standards+Downloads+links+and+download" data-linked-resource-id="16166615" data-linked-resource-version="12" data-linked-resource-type="page">IEEE Standards Downloads (links and download)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167319/IP-XACT+IEEE+1685-2009" data-linked-resource-id="16167319" data-linked-resource-version="2" data-linked-resource-type="page">IP-XACT (IEEE 1685-2009)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166574/IP-XACT+IEEE+1685-2014" data-linked-resource-id="16166574" data-linked-resource-version="5" data-linked-resource-type="page">IP-XACT (IEEE 1685-2014)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16330048/ISO+26262+2011+Specification" data-linked-resource-id="16330048" data-linked-resource-version="2" data-linked-resource-type="page">ISO 26262:2011 Specification</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167039/ISO+26262+2018+Specification" data-linked-resource-id="16167039" data-linked-resource-version="6" data-linked-resource-type="page">ISO 26262:2018 Specification</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168699/JASPAR+-+Japan+Automotive+Software+Platform+and+Architecture+Documents" data-linked-resource-id="16168699" data-linked-resource-version="3" data-linked-resource-type="page">JASPAR - Japan Automotive Software Platform and Architecture Documents</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169614/JEDEC+Specifications+HBM2+DDR5+LPDDR5+GDDR6+WideIO+2+LPDDR4" data-linked-resource-id="16169614" data-linked-resource-version="11" data-linked-resource-type="page">JEDEC Specifications (HBM2, DDR5, LPDDR5, GDDR6, WideIO 2, LPDDR4)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications" data-linked-resource-id="16154948" data-linked-resource-version="212" data-linked-resource-type="page">[Now on Airtable] Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155859/SiFive+TileLink+Specification+WD+OmniXtend" data-linked-resource-id="16155859" data-linked-resource-version="6" data-linked-resource-type="page">SiFive TileLink Specification (&amp; WD OmniXtend)</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329959/SmartFlow+Compliance+documentation" data-linked-resource-id="16329959" data-linked-resource-version="2" data-linked-resource-type="page">SmartFlow Compliance documentation</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171248/Synopsys+LPDDR5+Memory+Controller" data-linked-resource-id="16171248" data-linked-resource-version="1" data-linked-resource-type="page">Synopsys LPDDR5 Memory Controller</a></h2>
<h2><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169999/Synopsys+Specs+Roadmaps" data-linked-resource-id="16169999" data-linked-resource-version="5" data-linked-resource-type="page">Synopsys Specs &amp; Roadmaps</a></h2>
<ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159398/2020-04-28+Meeting+notes" data-linked-resource-id="16159398" data-linked-resource-version="1" data-linked-resource-type="page">2020-04-28 Meeting notes</a></li></ul></p>