#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000114a470 .scope module, "Board" "Board" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "In0"
    .port_info 3 /INPUT 4 "In1"
    .port_info 4 /INPUT 4 "In2"
    .port_info 5 /OUTPUT 1 "C"
    .port_info 6 /OUTPUT 1 "Z"
    .port_info 7 /OUTPUT 4 "Out0"
    .port_info 8 /OUTPUT 4 "Out1"
    .port_info 9 /OUTPUT 4 "Out2"
    .port_info 10 /OUTPUT 4 "Accu"
P_000000000118bf40 .param/l "N" 0 2 15, +C4<00000000000000000000000000000100>;
L_000000000114edc0 .functor NOT 1, L_00000000011eb090, C4<0>, C4<0>, C4<0>;
L_000000000114ee30 .functor NOT 1, L_00000000011ebb30, C4<0>, C4<0>, C4<0>;
L_000000000114e8f0 .functor NOT 1, L_00000000011ec850, C4<0>, C4<0>, C4<0>;
L_000000000114e9d0 .functor NOT 1, L_00000000011ec670, C4<0>, C4<0>, C4<0>;
L_000000000114f3e0 .functor NOT 1, L_00000000011ec7b0, C4<0>, C4<0>, C4<0>;
L_000000000114f1b0 .functor NOT 1, L_00000000011ec8f0, C4<0>, C4<0>, C4<0>;
L_000000000114f610 .functor NOT 1, L_00000000011eca30, C4<0>, C4<0>, C4<0>;
v00000000011ea020_0 .net "ALUR", 3 0, v0000000001180a40_0;  1 drivers
v00000000011e9300_0 .var "Accu", 3 0;
v00000000011e9080_0 .net "Aout", 3 0, v00000000011675e0_0;  1 drivers
v00000000011ea7a0_0 .var "C", 0 0;
v00000000011ea200_0 .net "CarryZero", 1 0, L_00000000011ece90;  1 drivers
o0000000001194ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000011e9d00_0 .net "In0", 3 0, o0000000001194ae8;  0 drivers
o0000000001194c08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000011ea340_0 .net "In1", 3 0, o0000000001194c08;  0 drivers
o0000000001194d28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000011ea840_0 .net "In2", 3 0, o0000000001194d28;  0 drivers
v00000000011ea8e0_0 .net "Out0", 3 0, v00000000011e6820_0;  1 drivers
v00000000011e9120_0 .net "Out1", 3 0, v00000000011e6c80_0;  1 drivers
v00000000011e9da0_0 .net "Out2", 3 0, v00000000011e94e0_0;  1 drivers
v00000000011ea980_0 .var "Z", 0 0;
v00000000011eaa20_0 .net *"_s1", 0 0, L_00000000011eb090;  1 drivers
v00000000011e9f80_0 .net *"_s16", 3 0, L_00000000011eba90;  1 drivers
v00000000011ea2a0_0 .net *"_s23", 0 0, L_00000000011ebb30;  1 drivers
v00000000011e9e40_0 .net *"_s38", 0 0, L_00000000011ec850;  1 drivers
v00000000011ea3e0_0 .net *"_s42", 0 0, L_00000000011ec670;  1 drivers
v00000000011eaac0_0 .net *"_s46", 0 0, L_00000000011ec7b0;  1 drivers
v00000000011eaca0_0 .net *"_s50", 0 0, L_00000000011ec8f0;  1 drivers
v00000000011eab60_0 .net *"_s54", 0 0, L_00000000011eca30;  1 drivers
v00000000011eac00_0 .net "address", 11 0, v00000000011e9620_0;  1 drivers
o00000000011947b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011ead40_0 .net "clk", 0 0, o00000000011947b8;  0 drivers
v00000000011e91c0_0 .net "control", 15 0, v00000000011e9c60_0;  1 drivers
RS_0000000001194338 .resolv tri, L_00000000011ecb70, L_00000000011ec5d0, L_00000000011ebe50, L_00000000011ec3f0, L_00000000011eb4f0, L_00000000011eb8b0;
v00000000011e9260_0 .net8 "databus", 3 0, RS_0000000001194338;  6 drivers
v00000000011ebef0_0 .net "inputE", 15 0, v00000000011e6640_0;  1 drivers
v00000000011eb3b0_0 .net "loadAdd", 11 0, L_00000000011ec0d0;  1 drivers
v00000000011ecad0_0 .net "operand", 3 0, L_00000000011ebdb0;  1 drivers
v00000000011ecdf0_0 .net "outputE", 15 0, v00000000011e5ec0_0;  1 drivers
v00000000011ec990_0 .net "progbyte", 7 0, L_00000000011ec530;  1 drivers
o0000000001194218 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011ebd10_0 .net "reset", 0 0, o0000000001194218;  0 drivers
v00000000011ebc70_0 .net "uRomAddress", 6 0, L_00000000011eccb0;  1 drivers
L_00000000011eb090 .part v00000000011e9c60_0, 14, 1;
L_00000000011ec710 .part v00000000011e9c60_0, 15, 1;
L_00000000011eb630 .part v00000000011e9c60_0, 12, 1;
L_00000000011eb9f0 .part L_00000000011eccb0, 0, 1;
L_00000000011eccb0 .concat8 [ 1 2 4 0], v00000000011e99e0_0, v00000000011e5600_0, L_00000000011eba90;
L_00000000011eba90 .part v00000000011e5ba0_0, 4, 4;
L_00000000011ebdb0 .part v00000000011e5ba0_0, 0, 4;
L_00000000011ebb30 .part v00000000011e9c60_0, 1, 1;
L_00000000011eb590 .part v00000000011e9c60_0, 13, 1;
L_00000000011eb450 .part v00000000011e9c60_0, 6, 5;
L_00000000011ec2b0 .part v00000000011e9c60_0, 11, 1;
L_00000000011ece90 .concat8 [ 1 1 0 0], v00000000011e56a0_0, v00000000011809a0_0;
L_00000000011ec850 .part v00000000011e9c60_0, 3, 1;
L_00000000011ec670 .part v00000000011e9c60_0, 4, 1;
L_00000000011ec7b0 .part v00000000011e9c60_0, 5, 1;
L_00000000011ec8f0 .part v00000000011e9c60_0, 0, 1;
L_00000000011eca30 .part v00000000011e9c60_0, 2, 1;
L_00000000011eb6d0 .part v00000000011e6640_0, 0, 1;
L_00000000011eb810 .part v00000000011e6640_0, 1, 1;
L_00000000011ecc10 .part v00000000011e6640_0, 2, 1;
L_00000000011ebf90 .part v00000000011e5ec0_0, 0, 1;
L_00000000011ec350 .part v00000000011e5ec0_0, 1, 1;
L_00000000011ec030 .part v00000000011e5ec0_0, 2, 1;
L_00000000011ec0d0 .concat [ 8 4 0 0], L_00000000011ec530, L_00000000011ebdb0;
S_000000000114a6b0 .scope module, "A" "FFD4" 2 42, 3 34 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_000000000118be00 .param/l "N" 0 3 34, +C4<00000000000000000000000000000100>;
v0000000001168120_0 .net "D", 3 0, v0000000001180a40_0;  alias, 1 drivers
v00000000011675e0_0 .var "Q", 3 0;
v0000000001167f40_0 .net "clk", 0 0, L_00000000011eb590;  1 drivers
v0000000001181440_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118b940 .event posedge, v0000000001181440_0, v0000000001167f40_0;
S_0000000001144380 .scope module, "ALU" "ALU" 2 44, 4 6 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_000000000118c080 .param/l "N" 0 4 6, +C4<00000000000000000000000000000100>;
v00000000011820c0_0 .net "A", 3 0, v00000000011675e0_0;  alias, 1 drivers
v00000000011825c0_0 .var "Ans", 4 0;
v0000000001182700_0 .net8 "B", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011809a0_0 .var "Cout", 0 0;
v0000000001180a40_0 .var "Result", 3 0;
v00000000011e5560_0 .net "S", 4 0, L_00000000011eb450;  1 drivers
v00000000011e56a0_0 .var "eq", 0 0;
v00000000011e6320_0 .net "nCin", 0 0, L_00000000011ec2b0;  1 drivers
E_000000000118b4c0 .event edge, v00000000011e5560_0, v00000000011675e0_0, v0000000001182700_0, v00000000011825c0_0;
S_0000000001144500 .scope module, "CZ" "FFD2" 2 32, 3 47 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_000000000118b640 .param/l "N" 0 3 47, +C4<00000000000000000000000000000010>;
v00000000011e5060_0 .net "D", 1 0, L_00000000011ece90;  alias, 1 drivers
v00000000011e5600_0 .var "Q", 1 0;
v00000000011e5f60_0 .net "clk", 0 0, L_00000000011eb630;  1 drivers
v00000000011e6e60_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118b840 .event posedge, v0000000001181440_0, v00000000011e5f60_0;
S_0000000001102970 .scope module, "DRAM" "RAM" 2 48, 5 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /INPUT 12 "address"
    .port_info 4 /INOUT 4 "data"
P_0000000001154b40 .param/l "M" 0 5 7, +C4<00000000000000000000000000000100>;
P_0000000001154b78 .param/l "N" 0 5 7, +C4<00000000000000000000000000001100>;
L_000000000114e960 .functor AND 1, L_000000000114f3e0, L_00000000011eb130, C4<1>, C4<1>;
L_000000000114ef10 .functor NOT 1, o00000000011947b8, C4<0>, C4<0>, C4<0>;
v00000000011e6a00_0 .net *"_s1", 0 0, L_00000000011eb130;  1 drivers
v00000000011e5ce0_0 .net *"_s2", 0 0, L_000000000114e960;  1 drivers
o0000000001194728 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000011e60a0_0 name=_s4
v00000000011e6460_0 .net *"_s9", 0 0, L_000000000114ef10;  1 drivers
v00000000011e6f00_0 .net "address", 11 0, L_00000000011ec0d0;  alias, 1 drivers
v00000000011e6500_0 .net "clk", 0 0, o00000000011947b8;  alias, 0 drivers
v00000000011e6140_0 .net "cs", 0 0, L_000000000114f3e0;  1 drivers
v00000000011e6d20_0 .net8 "data", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e6dc0_0 .var "data_out", 3 0;
v00000000011e5740 .array "memory", 4000 0, 3 0;
v00000000011e57e0_0 .net "we", 0 0, L_000000000114e9d0;  1 drivers
E_000000000118b700 .event posedge, L_000000000114ef10;
L_00000000011eb130 .reduce/nor L_000000000114e9d0;
L_00000000011ebe50 .functor MUXZ 4, o0000000001194728, v00000000011e6dc0_0, L_000000000114e960, C4<>;
S_0000000001102af0 .scope module, "Fetch" "FFD8" 2 38, 3 21 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_000000000118b600 .param/l "N" 0 3 21, +C4<00000000000000000000000000001000>;
v00000000011e6780_0 .net "D", 7 0, L_00000000011ec530;  alias, 1 drivers
v00000000011e5ba0_0 .var "Q", 7 0;
v00000000011e5100_0 .net "clk", 0 0, L_00000000011eb9f0;  1 drivers
v00000000011e63c0_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118b5c0 .event posedge, v0000000001181440_0, v00000000011e5100_0;
S_0000000001138c00 .scope module, "Input0" "TristateB" 2 54, 6 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_000000000118b780 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o0000000001194ab8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000011e5c40_0 name=_s0
v00000000011e51a0_0 .net "entrada", 3 0, o0000000001194ae8;  alias, 0 drivers
v00000000011e5a60_0 .net8 "salida", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e61e0_0 .net "tri_en", 0 0, L_00000000011eb6d0;  1 drivers
L_00000000011ec3f0 .functor MUXZ 4, o0000000001194ab8, o0000000001194ae8, L_00000000011eb6d0, C4<>;
S_0000000001138d80 .scope module, "Input1" "TristateB" 2 56, 6 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_000000000118bb40 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o0000000001194bd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000011e5d80_0 name=_s0
v00000000011e5880_0 .net "entrada", 3 0, o0000000001194c08;  alias, 0 drivers
v00000000011e5240_0 .net8 "salida", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e52e0_0 .net "tri_en", 0 0, L_00000000011eb810;  1 drivers
L_00000000011eb4f0 .functor MUXZ 4, o0000000001194bd8, o0000000001194c08, L_00000000011eb810, C4<>;
S_000000000113d060 .scope module, "Input2" "TristateB" 2 58, 6 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_000000000118b180 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o0000000001194cf8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000011e5920_0 name=_s0
v00000000011e5380_0 .net "entrada", 3 0, o0000000001194d28;  alias, 0 drivers
v00000000011e5e20_0 .net8 "salida", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e65a0_0 .net "tri_en", 0 0, L_00000000011ecc10;  1 drivers
L_00000000011eb8b0 .functor MUXZ 4, o0000000001194cf8, o0000000001194d28, L_00000000011ecc10, C4<>;
S_000000000113d1e0 .scope module, "InputDecode" "Decoder" 2 52, 7 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 4 "binary"
    .port_info 2 /OUTPUT 16 "onehot"
P_00000000011542c0 .param/l "M" 0 7 7, +C4<00000000000000000000000000010000>;
P_00000000011542f8 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
v00000000011e5420_0 .net "binary", 3 0, L_00000000011ebdb0;  alias, 1 drivers
v00000000011e54c0_0 .net "load", 0 0, L_000000000114f610;  1 drivers
v00000000011e6640_0 .var "onehot", 15 0;
E_000000000118bbc0 .event edge, v00000000011e54c0_0, v00000000011e5420_0;
S_0000000001140750 .scope module, "Oper" "TristateB" 2 40, 6 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_000000000118c0c0 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o0000000001194f38 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000011e6aa0_0 name=_s0
v00000000011e59c0_0 .net "entrada", 3 0, L_00000000011ebdb0;  alias, 1 drivers
v00000000011e6b40_0 .net8 "salida", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e6280_0 .net "tri_en", 0 0, L_000000000114ee30;  1 drivers
L_00000000011ecb70 .functor MUXZ 4, o0000000001194f38, L_00000000011ebdb0, L_000000000114ee30, C4<>;
S_00000000011408d0 .scope module, "OutDecode" "Decoder" 2 50, 7 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 4 "binary"
    .port_info 2 /OUTPUT 16 "onehot"
P_0000000001153940 .param/l "M" 0 7 7, +C4<00000000000000000000000000010000>;
P_0000000001153978 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
v00000000011e5b00_0 .net "binary", 3 0, L_00000000011ebdb0;  alias, 1 drivers
v00000000011e66e0_0 .net "load", 0 0, L_000000000114f1b0;  1 drivers
v00000000011e5ec0_0 .var "onehot", 15 0;
E_000000000118bcc0 .event edge, v00000000011e66e0_0, v00000000011e5420_0;
S_00000000011508c0 .scope module, "Output0" "FFD4" 2 60, 3 34 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_000000000118bd40 .param/l "N" 0 3 34, +C4<00000000000000000000000000000100>;
v00000000011e6000_0 .net8 "D", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e6820_0 .var "Q", 3 0;
v00000000011e68c0_0 .net "clk", 0 0, L_00000000011ebf90;  1 drivers
v00000000011e6960_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118bec0 .event posedge, v0000000001181440_0, v00000000011e68c0_0;
S_0000000001150a40 .scope module, "Output1" "FFD4" 2 62, 3 34 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_000000000118bf00 .param/l "N" 0 3 34, +C4<00000000000000000000000000000100>;
v00000000011e6be0_0 .net8 "D", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e6c80_0 .var "Q", 3 0;
v00000000011e9440_0 .net "clk", 0 0, L_00000000011ec350;  1 drivers
v00000000011ea660_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118c100 .event posedge, v0000000001181440_0, v00000000011e9440_0;
S_0000000001145cd0 .scope module, "Output2" "FFD4" 2 64, 3 34 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_000000000118c140 .param/l "N" 0 3 34, +C4<00000000000000000000000000000100>;
v00000000011ea700_0 .net8 "D", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e94e0_0 .var "Q", 3 0;
v00000000011e9b20_0 .net "clk", 0 0, L_00000000011ec030;  1 drivers
v00000000011e9ee0_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118b1c0 .event posedge, v0000000001181440_0, v00000000011e9b20_0;
S_0000000001156db0 .scope module, "Phase" "FFT" 2 30, 3 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v00000000011e99e0_0 .var "Q", 0 0;
L_00000000029090a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000011e9800_0 .net "T", 0 0, L_00000000029090a8;  1 drivers
v00000000011e9580_0 .net "clk", 0 0, o00000000011947b8;  alias, 0 drivers
v00000000011ea480_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
E_000000000118b200 .event posedge, v0000000001181440_0, v00000000011e6500_0;
S_0000000001156f30 .scope module, "ProgCounter" "PC" 2 28, 8 8 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_000000000118b300 .param/l "N" 0 8 8, +C4<00000000000000000000000000001100>;
v00000000011e9620_0 .var "INS", 11 0;
v00000000011e96c0_0 .net "LOAD", 11 0, L_00000000011ec0d0;  alias, 1 drivers
v00000000011e9a80_0 .net "clk", 0 0, o00000000011947b8;  alias, 0 drivers
v00000000011ea5c0_0 .net "incPC", 0 0, L_00000000011ec710;  1 drivers
v00000000011eae80_0 .net "loadE", 0 0, L_000000000114edc0;  1 drivers
v00000000011e9760_0 .net "reset", 0 0, o0000000001194218;  alias, 0 drivers
S_0000000002908860 .scope module, "TriALU" "TristateB" 2 46, 6 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_000000000118b340 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o0000000001195748 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000011e98a0_0 name=_s0
v00000000011e9bc0_0 .net "entrada", 3 0, v0000000001180a40_0;  alias, 1 drivers
v00000000011e9940_0 .net8 "salida", 3 0, RS_0000000001194338;  alias, 6 drivers
v00000000011e93a0_0 .net "tri_en", 0 0, L_000000000114e8f0;  1 drivers
L_00000000011ec5d0 .functor MUXZ 4, o0000000001195748, v0000000001180a40_0, L_000000000114e8f0, C4<>;
S_00000000029083e0 .scope module, "pROM" "ProgROM" 2 36, 9 7 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_0000000001154bc0 .param/l "M" 0 9 7, +C4<00000000000000000000000000001000>;
P_0000000001154bf8 .param/l "N" 0 9 7, +C4<00000000000000000000000000001100>;
v00000000011ea0c0_0 .net "ProgOut", 7 0, L_00000000011ec530;  alias, 1 drivers
v00000000011ea160_0 .net *"_s0", 11 0, L_00000000011eb770;  1 drivers
v00000000011eade0_0 .net "address", 11 0, v00000000011e9620_0;  alias, 1 drivers
v00000000011eaf20 .array "memory", 100 0, 11 0;
L_00000000011eb770 .array/port v00000000011eaf20, v00000000011e9620_0;
L_00000000011ec530 .part L_00000000011eb770, 0, 8;
S_00000000029080e0 .scope module, "uROM" "ControlROM" 2 34, 9 18 0, S_000000000114a470;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_0000000001154c40 .param/l "M" 0 9 18, +C4<00000000000000000000000000010000>;
P_0000000001154c78 .param/l "N" 0 9 18, +C4<00000000000000000000000000000111>;
v00000000011e9c60_0 .var "ProgOut", 15 0;
v00000000011ea520_0 .net "address", 6 0, L_00000000011eccb0;  alias, 1 drivers
E_000000000118b400 .event edge, v00000000011ea520_0;
    .scope S_0000000001156f30;
T_0 ;
    %wait E_000000000118b200;
    %load/vec4 v00000000011e9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000011e9620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011eae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000011e96c0_0;
    %assign/vec4 v00000000011e9620_0, 0;
T_0.2 ;
    %load/vec4 v00000000011ea5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000011e9620_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000011e9620_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001156db0;
T_1 ;
    %wait E_000000000118b200;
    %load/vec4 v00000000011e9800_0;
    %load/vec4 v00000000011e9580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000011e99e0_0;
    %inv;
    %store/vec4 v00000000011e99e0_0, 0, 1;
T_1.0 ;
    %load/vec4 v00000000011ea480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e99e0_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001144500;
T_2 ;
    %wait E_000000000118b840;
    %load/vec4 v00000000011e6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011e5600_0, 0;
T_2.0 ;
    %load/vec4 v00000000011e5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000011e5060_0;
    %assign/vec4 v00000000011e5600_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000029080e0;
T_3 ;
    %wait E_000000000118b400;
    %load/vec4 v00000000011ea520_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v00000000011e9c60_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000029083e0;
T_4 ;
    %vpi_call/w 9 14 "$readmemb", "CodeROM.list", v00000000011eaf20 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000001102af0;
T_5 ;
    %wait E_000000000118b5c0;
    %load/vec4 v00000000011e63c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011e5ba0_0, 0;
T_5.0 ;
    %load/vec4 v00000000011e5100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000011e6780_0;
    %assign/vec4 v00000000011e5ba0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000114a6b0;
T_6 ;
    %wait E_000000000118b940;
    %load/vec4 v0000000001181440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011675e0_0, 0;
T_6.0 ;
    %load/vec4 v0000000001167f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000001168120_0;
    %assign/vec4 v00000000011675e0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001144380;
T_7 ;
    %wait E_000000000118b4c0;
    %load/vec4 v00000000011e5560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000011825c0_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000011820c0_0;
    %pad/u 5;
    %assign/vec4 v00000000011825c0_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000011820c0_0;
    %pad/u 5;
    %load/vec4 v0000000001182700_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000011825c0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0000000001182700_0;
    %pad/u 5;
    %assign/vec4 v00000000011825c0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000011820c0_0;
    %pad/u 5;
    %load/vec4 v0000000001182700_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000011825c0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000011820c0_0;
    %pad/u 5;
    %load/vec4 v0000000001182700_0;
    %pad/u 5;
    %nor;
    %assign/vec4 v00000000011825c0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000011825c0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000000011809a0_0, 0, 1;
    %load/vec4 v00000000011825c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000001180a40_0, 0;
    %load/vec4 v00000000011825c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011e56a0_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011e56a0_0, 0, 1;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001102970;
T_8 ;
    %wait E_000000000118b700;
    %load/vec4 v00000000011e6140_0;
    %load/vec4 v00000000011e57e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000011e6d20_0;
    %load/vec4 v00000000011e6f00_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011e5740, 0, 4;
T_8.0 ;
    %load/vec4 v00000000011e6140_0;
    %load/vec4 v00000000011e57e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000011e6f00_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000000011e5740, 4;
    %assign/vec4 v00000000011e6dc0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000011408d0;
T_9 ;
    %wait E_000000000118bcc0;
    %load/vec4 v00000000011e66e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000011e5b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.2 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.3 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.4 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.5 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.6 ;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.7 ;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.8 ;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.9 ;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %load/vec4 v00000000011e66e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000011e5ec0_0, 0, 16;
T_9.20 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000113d1e0;
T_10 ;
    %wait E_000000000118bbc0;
    %load/vec4 v00000000011e54c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000011e5420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %load/vec4 v00000000011e54c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000011e6640_0, 0, 16;
T_10.20 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000011508c0;
T_11 ;
    %wait E_000000000118bec0;
    %load/vec4 v00000000011e6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011e6820_0, 0;
T_11.0 ;
    %load/vec4 v00000000011e68c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000011e6000_0;
    %assign/vec4 v00000000011e6820_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001150a40;
T_12 ;
    %wait E_000000000118c100;
    %load/vec4 v00000000011ea660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011e6c80_0, 0;
T_12.0 ;
    %load/vec4 v00000000011e9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000000011e6be0_0;
    %assign/vec4 v00000000011e6c80_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001145cd0;
T_13 ;
    %wait E_000000000118b1c0;
    %load/vec4 v00000000011e9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011e94e0_0, 0;
T_13.0 ;
    %load/vec4 v00000000011e9b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000000011ea700_0;
    %assign/vec4 v00000000011e94e0_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./RAM.sv";
    "./TristateBuffer.sv";
    "./DecoderIO.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
