; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %10 = and i32 %9, 31, !dbg !11
  %11 = lshr i32 %9, 5, !dbg !11
  %12 = shl i32 %9, 2, !dbg !11
  %13 = and i32 %12, 252, !dbg !11
  %14 = shl i32 %8, 8, !dbg !12
  %15 = or disjoint i32 %14, %13, !dbg !13
  %16 = sext i32 %15 to i64, !dbg !14
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !14
  %18 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %17, i1 true) #5, !dbg !15
  %19 = extractvalue { i32, i32, i32, i32 } %18, 0, !dbg !15
  %20 = extractvalue { i32, i32, i32, i32 } %18, 1, !dbg !15
  %21 = extractvalue { i32, i32, i32, i32 } %18, 2, !dbg !15
  %22 = extractvalue { i32, i32, i32, i32 } %18, 3, !dbg !15
  %23 = bitcast i32 %19 to float, !dbg !15
  %24 = bitcast i32 %20 to float, !dbg !15
  %25 = bitcast i32 %21 to float, !dbg !15
  %26 = bitcast i32 %22 to float, !dbg !15
  %27 = fadd float %23, %24, !dbg !16
  %28 = fadd float %27, %25, !dbg !16
  %29 = fadd float %28, %26, !dbg !16
  %30 = bitcast float %29 to i32, !dbg !21
  %31 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %30, i32 16, i32 31), !dbg !21
  %32 = bitcast i32 %31 to float, !dbg !21
  %33 = fadd float %29, %32, !dbg !16
  %34 = bitcast float %33 to i32, !dbg !21
  %35 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %34, i32 8, i32 31), !dbg !21
  %36 = bitcast i32 %35 to float, !dbg !21
  %37 = fadd float %33, %36, !dbg !16
  %38 = bitcast float %37 to i32, !dbg !21
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 4, i32 31), !dbg !21
  %40 = bitcast i32 %39 to float, !dbg !21
  %41 = fadd float %37, %40, !dbg !16
  %42 = bitcast float %41 to i32, !dbg !21
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 2, i32 31), !dbg !21
  %44 = bitcast i32 %43 to float, !dbg !21
  %45 = fadd float %41, %44, !dbg !16
  %46 = bitcast float %45 to i32, !dbg !21
  %47 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %46, i32 1, i32 31), !dbg !21
  %48 = bitcast i32 %47 to float, !dbg !21
  %49 = fadd float %45, %48, !dbg !16
  %50 = icmp eq i32 %10, 0, !dbg !21
  %51 = and i32 %11, 1, !dbg !21
  %52 = getelementptr float, ptr addrspace(3) @global_smem, i32 %51, !dbg !21
  %53 = bitcast float %49 to <1 x i32>, !dbg !21
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %52, <1 x i32> %53, i1 %50) #5, !dbg !21
  tail call void @llvm.nvvm.barrier0(), !dbg !21
  %54 = icmp slt i32 %9, 2, !dbg !21
  %55 = getelementptr float, ptr addrspace(3) @global_smem, i32 %9, !dbg !21
  %56 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %55, i1 %54) #5, !dbg !21
  %57 = bitcast i32 %56 to float, !dbg !21
  %58 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 1, i32 31), !dbg !21
  %59 = bitcast i32 %58 to float, !dbg !21
  %60 = fadd float %57, %59, !dbg !16
  %61 = and i32 %9, 1, !dbg !21
  %62 = icmp eq i32 %61, 0, !dbg !21
  %63 = and i1 %54, %62, !dbg !21
  %64 = bitcast float %60 to <1 x i32>, !dbg !21
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %55, <1 x i32> %64, i1 %63) #5, !dbg !21
  tail call void @llvm.nvvm.barrier0(), !dbg !21
  %65 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !21
  %66 = fadd float %65, 0.000000e+00, !dbg !22
  %67 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %66, float 2.560000e+02) #5, !dbg !26
  %68 = fsub float %23, %67, !dbg !27
  %69 = fsub float %24, %67, !dbg !27
  %70 = fsub float %25, %67, !dbg !27
  %71 = fsub float %26, %67, !dbg !27
  %72 = fmul float %68, %68, !dbg !28
  %73 = fmul float %69, %69, !dbg !28
  %74 = fmul float %70, %70, !dbg !28
  %75 = fmul float %71, %71, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %76 = fadd float %72, %73, !dbg !31
  %77 = fadd float %74, %76, !dbg !31
  %78 = fadd float %75, %77, !dbg !31
  %79 = bitcast float %78 to i32, !dbg !29
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %79, i32 16, i32 31), !dbg !29
  %81 = bitcast i32 %80 to float, !dbg !29
  %82 = fadd float %78, %81, !dbg !31
  %83 = bitcast float %82 to i32, !dbg !29
  %84 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %83, i32 8, i32 31), !dbg !29
  %85 = bitcast i32 %84 to float, !dbg !29
  %86 = fadd float %82, %85, !dbg !31
  %87 = bitcast float %86 to i32, !dbg !29
  %88 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %87, i32 4, i32 31), !dbg !29
  %89 = bitcast i32 %88 to float, !dbg !29
  %90 = fadd float %86, %89, !dbg !31
  %91 = bitcast float %90 to i32, !dbg !29
  %92 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %91, i32 2, i32 31), !dbg !29
  %93 = bitcast i32 %92 to float, !dbg !29
  %94 = fadd float %90, %93, !dbg !31
  %95 = bitcast float %94 to i32, !dbg !29
  %96 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %95, i32 1, i32 31), !dbg !29
  %97 = bitcast i32 %96 to float, !dbg !29
  %98 = fadd float %94, %97, !dbg !31
  %99 = bitcast float %98 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %52, <1 x i32> %99, i1 %50) #5, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %100 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %55, i1 %54) #5, !dbg !29
  %101 = bitcast i32 %100 to float, !dbg !29
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %100, i32 1, i32 31), !dbg !29
  %103 = bitcast i32 %102 to float, !dbg !29
  %104 = fadd float %101, %103, !dbg !31
  %105 = bitcast float %104 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %55, <1 x i32> %105, i1 %63) #5, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %106 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !29
  %107 = fadd float %106, 0.000000e+00, !dbg !32
  %108 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %107, float 2.560000e+02) #5, !dbg !34
  %109 = fadd float %108, 0x3EE4F8B580000000, !dbg !35
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %.not.i = icmp eq i32 %110, 0, !dbg !36
  br i1 %.not.i, label %113, label %111, !dbg !36

111:                                              ; preds = %7
  %112 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %109), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

113:                                              ; preds = %7
  %114 = tail call float @llvm.nvvm.rsqrt.approx.f(float %109), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

__nv_rsqrtf.exit:                                 ; preds = %111, %113
  %.0.i = phi float [ %112, %111 ], [ %114, %113 ], !dbg !36
  %.frozen = freeze i32 %8, !dbg !37
  %115 = sdiv i32 %.frozen, 128, !dbg !37
  %116 = mul i32 %115, 128, !dbg !38
  %.decomposed = sub i32 %.frozen, %116, !dbg !38
  %117 = fmul float %68, %.0.i, !dbg !39
  %118 = fmul float %69, %.0.i, !dbg !39
  %119 = fmul float %70, %.0.i, !dbg !39
  %120 = fmul float %71, %.0.i, !dbg !39
  %121 = fcmp ogt float %117, 0.000000e+00, !dbg !40
  %122 = fcmp ogt float %118, 0.000000e+00, !dbg !40
  %123 = fcmp ogt float %119, 0.000000e+00, !dbg !40
  %124 = fcmp ogt float %120, 0.000000e+00, !dbg !40
  %125 = fmul float %117, 0x3FC99999A0000000, !dbg !41
  %126 = fmul float %118, 0x3FC99999A0000000, !dbg !41
  %127 = fmul float %119, 0x3FC99999A0000000, !dbg !41
  %128 = fmul float %120, 0x3FC99999A0000000, !dbg !41
  %129 = select i1 %121, float %117, float %125, !dbg !42
  %130 = select i1 %122, float %118, float %126, !dbg !42
  %131 = select i1 %123, float %119, float %127, !dbg !42
  %132 = select i1 %124, float %120, float %128, !dbg !42
  %133 = getelementptr float, ptr addrspace(1) %2, i64 %16, !dbg !43
  %134 = bitcast float %129 to i32, !dbg !44
  %135 = bitcast float %130 to i32, !dbg !44
  %136 = bitcast float %131 to i32, !dbg !44
  %137 = bitcast float %132 to i32, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %134, i32 %135, i32 %136, i32 %137, ptr addrspace(1) %133, i1 true) #5, !dbg !44
  %138 = shl nsw i32 %.decomposed, 8, !dbg !45
  %139 = or disjoint i32 %138, %13, !dbg !46
  %140 = shl i32 %115, 16, !dbg !47
  %141 = add i32 %139, %140, !dbg !48
  %142 = sext i32 %141 to i64, !dbg !49
  %143 = getelementptr float, ptr addrspace(1) %3, i64 %142, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %134, i32 %135, i32 %136, i32 %137, ptr addrspace(1) %143, i1 true) #5, !dbg !50
  %144 = sext i32 %8 to i64, !dbg !51
  %145 = getelementptr float, ptr addrspace(1) %4, i64 %144, !dbg !51
  %urem = and i32 %9, 63, !dbg !52
  %146 = icmp eq i32 %urem, 0, !dbg !52
  %147 = bitcast float %.0.i to i32, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %147, ptr addrspace(1) %145, i1 %146) #5, !dbg !52
  %148 = getelementptr float, ptr addrspace(1) %1, i64 %144, !dbg !53
  %149 = bitcast float %67 to i32, !dbg !54
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %149, ptr addrspace(1) %148, i1 %146) #5, !dbg !54
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c662rqab6xx2kucc3ehz56aqls6bzphp5ytaljw7d4ie7vkcen6i.py", directory: "inductor_cache/66")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_7, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_7, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_cat_leaky_relu_7", linkageName: "triton_per_fused__native_batch_norm_legit_cat_leaky_relu_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 28, scope: !7)
!11 = !DILocation(line: 27, column: 26, scope: !7)
!12 = !DILocation(line: 34, column: 39, scope: !7)
!13 = !DILocation(line: 34, column: 35, scope: !7)
!14 = !DILocation(line: 34, column: 30, scope: !7)
!15 = !DILocation(line: 34, column: 44, scope: !7)
!16 = !DILocation(line: 256, column: 15, scope: !17, inlinedAt: !20)
!17 = distinct !DILexicalBlockFile(scope: !19, file: !18, discriminator: 0)
!18 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!19 = distinct !DILexicalBlockFile(scope: !7, file: !18, discriminator: 0)
!20 = !DILocation(line: 37, column: 57, scope: !7)
!21 = !DILocation(line: 267, column: 36, scope: !19, inlinedAt: !20)
!22 = !DILocation(line: 73, column: 15, scope: !23, inlinedAt: !25)
!23 = distinct !DILexicalBlockFile(scope: !7, file: !24, discriminator: 0)
!24 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!25 = !DILocation(line: 37, column: 44, scope: !7)
!26 = !DILocation(line: 40, column: 18, scope: !7)
!27 = !DILocation(line: 41, column: 18, scope: !7)
!28 = !DILocation(line: 42, column: 19, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !19, inlinedAt: !30)
!30 = !DILocation(line: 44, column: 59, scope: !7)
!31 = !DILocation(line: 256, column: 15, scope: !17, inlinedAt: !30)
!32 = !DILocation(line: 73, column: 15, scope: !23, inlinedAt: !33)
!33 = !DILocation(line: 44, column: 45, scope: !7)
!34 = !DILocation(line: 47, column: 20, scope: !7)
!35 = !DILocation(line: 49, column: 20, scope: !7)
!36 = !DILocation(line: 50, column: 28, scope: !7)
!37 = !DILocation(line: 33, column: 19, scope: !7)
!38 = !DILocation(line: 32, column: 19, scope: !7)
!39 = !DILocation(line: 51, column: 20, scope: !7)
!40 = !DILocation(line: 53, column: 20, scope: !7)
!41 = !DILocation(line: 55, column: 20, scope: !7)
!42 = !DILocation(line: 56, column: 35, scope: !7)
!43 = !DILocation(line: 57, column: 25, scope: !7)
!44 = !DILocation(line: 57, column: 46, scope: !7)
!45 = !DILocation(line: 58, column: 34, scope: !7)
!46 = !DILocation(line: 58, column: 30, scope: !7)
!47 = !DILocation(line: 58, column: 45, scope: !7)
!48 = !DILocation(line: 58, column: 39, scope: !7)
!49 = !DILocation(line: 58, column: 25, scope: !7)
!50 = !DILocation(line: 58, column: 57, scope: !7)
!51 = !DILocation(line: 59, column: 25, scope: !7)
!52 = !DILocation(line: 59, column: 37, scope: !7)
!53 = !DILocation(line: 60, column: 25, scope: !7)
!54 = !DILocation(line: 60, column: 36, scope: !7)
!55 = !DILocation(line: 60, column: 4, scope: !7)
