Path: news.gmane.org!not-for-mail
From: Jiang Liu <liuj97@gmail.com>
Newsgroups: gmane.linux.kernel.pci,gmane.linux.kernel
Subject: [RFC PATCH v2 32/32] PCI/rtl8192e: use PCIe capabilities access functions to simplify implementation
Date: Wed, 25 Jul 2012 00:41:17 +0800
Lines: 33
Approved: news@gmane.org
Message-ID: <1343148077-25941-9-git-send-email-jiang.liu@huawei.com>
References: <1343148077-25941-1-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1343148307 30681 80.91.229.3 (24 Jul 2012 16:45:07 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Tue, 24 Jul 2012 16:45:07 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	Jiang Liu <liuj97@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>
Original-X-From: linux-pci-owner@vger.kernel.org Tue Jul 24 18:45:02 2012
Return-path: <linux-pci-owner@vger.kernel.org>
Envelope-to: glp-linux-pci@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-pci-owner@vger.kernel.org>)
	id 1StiEH-0001Bo-Ee
	for glp-linux-pci@plane.gmane.org; Tue, 24 Jul 2012 18:45:01 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932067Ab2GXQoo (ORCPT <rfc822;glp-linux-pci@m.gmane.org>);
	Tue, 24 Jul 2012 12:44:44 -0400
Original-Received: from mail-gh0-f174.google.com ([209.85.160.174]:58608 "EHLO
	mail-gh0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932066Ab2GXQon (ORCPT
	<rfc822;linux-pci@vger.kernel.org>); Tue, 24 Jul 2012 12:44:43 -0400
Original-Received: by mail-gh0-f174.google.com with SMTP id r11so6863911ghr.19
        for <multiple recipients>; Tue, 24 Jul 2012 09:44:42 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20120113;
        h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references;
        bh=ZJ3IHSbXeX/0O/1cON10BhnlJv3upTa5vgvnWFVfOtU=;
        b=GepWZ/yqeZ2RwSIZH/meRNK26i9pcTMgICUl2lsmwWsIeO96u1eMouiyQZwyqgPsSG
         iiBk5T7QcNqAYF5W8tnWcvG6ze6kFTr9rE2z//vdyaANWXoE+MRRSdxvU3Er4tjNCgmv
         CTP+hZvIJBypYp/67qp/xOFs+IPkh4ayM/IFFrN1JJrjkhek2ypLDGtlIOriy1MBe2ds
         GTjm4f2Yo18hJbHk0MJwUsge5QqrXBepUBV9hOlIyaNdcdun2fRLnFGBhkB+OLbGpsfQ
         RvWpQMu7CZXd+p6SKWNy+fKy26PNaI/s1izUpFI4298VTBU7TrmZ2V/i7Ij/DC0dxU1D
         m7jA==
Original-Received: by 10.66.80.34 with SMTP id o2mr5948122pax.36.1343148282501;
        Tue, 24 Jul 2012 09:44:42 -0700 (PDT)
Original-Received: from localhost.localdomain ([221.221.26.244])
        by mx.google.com with ESMTPS id wk10sm7863878pbc.71.2012.07.24.09.44.32
        (version=TLSv1/SSLv3 cipher=OTHER);
        Tue, 24 Jul 2012 09:44:40 -0700 (PDT)
X-Mailer: git-send-email 1.7.9.5
In-Reply-To: <1343148077-25941-1-git-send-email-jiang.liu@huawei.com>
Original-Sender: linux-pci-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-pci.vger.kernel.org>
X-Mailing-List: linux-pci@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel.pci:16586 gmane.linux.kernel:1332452
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1332452>

From: Jiang Liu <jiang.liu@huawei.com>

Use PCIe capabilities access functions to simplify rtl8192e driver's
implementation.

Signed-off-by: Jiang Liu <liuj97@gmail.com>
---
 drivers/staging/rtl8192e/rtl8192e/rtl_pci.c |    8 +++-----
 1 file changed, 3 insertions(+), 5 deletions(-)

diff --git a/drivers/staging/rtl8192e/rtl8192e/rtl_pci.c b/drivers/staging/rtl8192e/rtl8192e/rtl_pci.c
index ddadcc3..820cc68 100644
--- a/drivers/staging/rtl8192e/rtl8192e/rtl_pci.c
+++ b/drivers/staging/rtl8192e/rtl8192e/rtl_pci.c
@@ -31,12 +31,10 @@ static void rtl8192_parse_pci_configuration(struct pci_dev *pdev,
 	struct r8192_priv *priv = (struct r8192_priv *)rtllib_priv(dev);
 
 	u8 tmp;
-	int pos;
-	u8 LinkCtrlReg;
+	u16 LinkCtrlReg;
 
-	pos = pci_find_capability(priv->pdev, PCI_CAP_ID_EXP);
-	pci_read_config_byte(priv->pdev, pos + PCI_EXP_LNKCTL, &LinkCtrlReg);
-	priv->NdisAdapter.LinkCtrlReg = LinkCtrlReg;
+	pci_pcie_capability_read_word(priv->pdev, PCI_EXP_LNKCTL, &LinkCtrlReg);
+	priv->NdisAdapter.LinkCtrlReg = (u8)LinkCtrlReg;
 
 	RT_TRACE(COMP_INIT, "Link Control Register =%x\n",
 		 priv->NdisAdapter.LinkCtrlReg);
-- 
1.7.9.5

