bram_16x8.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/bram_16x8/sim/bram_16x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
