<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>PWM Register Offset(Map)</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PWM Register Offset(Map)<div class="ingroups"><a class="el" href="group___l_p_c17xx___p_w_m___register.html">LPC17xx PWM Register</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Here is the register offset, users can get the register address via <b>PWM1_BASE + offset</b>.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8af52eb7a79ac4c9f8f188574d3a5562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga8af52eb7a79ac4c9f8f188574d3a5562">PWM_IR</a>&#160;&#160;&#160;((unsigned long) 0x00000000)</td></tr>
<tr class="separator:ga8af52eb7a79ac4c9f8f188574d3a5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dec03836948c7b0889594c1ef7414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga48dec03836948c7b0889594c1ef7414d">PWM_TCR</a>&#160;&#160;&#160;((unsigned long) 0x00000004)</td></tr>
<tr class="separator:ga48dec03836948c7b0889594c1ef7414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a39fb559342701458c1428d04bae00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gad9a39fb559342701458c1428d04bae00">PWM_TC</a>&#160;&#160;&#160;((unsigned long) 0x00000008)</td></tr>
<tr class="separator:gad9a39fb559342701458c1428d04bae00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec8e6666504287fd135fe7f0f6c43cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga7ec8e6666504287fd135fe7f0f6c43cf">PWM_PR</a>&#160;&#160;&#160;((unsigned long) 0x0000000C)</td></tr>
<tr class="separator:ga7ec8e6666504287fd135fe7f0f6c43cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58beac55076070d615486672643b5d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga58beac55076070d615486672643b5d8c">PWM_PC</a>&#160;&#160;&#160;((unsigned long) 0x00000010)</td></tr>
<tr class="separator:ga58beac55076070d615486672643b5d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8453136ef545044c5dbf6cdea4c68c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gad8453136ef545044c5dbf6cdea4c68c8">PWM_MCR</a>&#160;&#160;&#160;((unsigned long) 0x00000014)</td></tr>
<tr class="separator:gad8453136ef545044c5dbf6cdea4c68c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d4163eeb676513f51da0bb715f9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga34d4163eeb676513f51da0bb715f9e6f">PWM_MR0</a>&#160;&#160;&#160;((unsigned long) 0x00000018)</td></tr>
<tr class="separator:ga34d4163eeb676513f51da0bb715f9e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae076614dc1e98138c4812d3c5a48dfdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gae076614dc1e98138c4812d3c5a48dfdd">PWM_MR1</a>&#160;&#160;&#160;((unsigned long) 0x0000001C)</td></tr>
<tr class="separator:gae076614dc1e98138c4812d3c5a48dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866fb17eecbdd4eba7aca8ee0d0bf790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga866fb17eecbdd4eba7aca8ee0d0bf790">PWM_MR2</a>&#160;&#160;&#160;((unsigned long) 0x00000020)</td></tr>
<tr class="separator:ga866fb17eecbdd4eba7aca8ee0d0bf790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe00ea0d07b667ee8cff4491cb877031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gabe00ea0d07b667ee8cff4491cb877031">PWM_MR3</a>&#160;&#160;&#160;((unsigned long) 0x00000024)</td></tr>
<tr class="separator:gabe00ea0d07b667ee8cff4491cb877031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537e06b92cf143080e1632a417391a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga537e06b92cf143080e1632a417391a61">PWM_CCR</a>&#160;&#160;&#160;((unsigned long) 0x00000028)</td></tr>
<tr class="separator:ga537e06b92cf143080e1632a417391a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc4cab14ad67156f46c49ee4a4c3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga2dc4cab14ad67156f46c49ee4a4c3099">PWM_CR0</a>&#160;&#160;&#160;((unsigned long) 0x0000002C)</td></tr>
<tr class="separator:ga2dc4cab14ad67156f46c49ee4a4c3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951badb079fd7bd6c2f0556a268efe93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga951badb079fd7bd6c2f0556a268efe93">PWM_CR1</a>&#160;&#160;&#160;((unsigned long) 0x00000030)</td></tr>
<tr class="memdesc:ga951badb079fd7bd6c2f0556a268efe93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Register 1.  <a href="#ga951badb079fd7bd6c2f0556a268efe93">More...</a><br/></td></tr>
<tr class="separator:ga951badb079fd7bd6c2f0556a268efe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402eae5ca3d19d84548f0198920d34ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga402eae5ca3d19d84548f0198920d34ea">PWM_CR2</a>&#160;&#160;&#160;((unsigned long) 0x00000034)</td></tr>
<tr class="memdesc:ga402eae5ca3d19d84548f0198920d34ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Register 2.  <a href="#ga402eae5ca3d19d84548f0198920d34ea">More...</a><br/></td></tr>
<tr class="separator:ga402eae5ca3d19d84548f0198920d34ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd4942b7b2a3f137de7e678a5964cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gaebd4942b7b2a3f137de7e678a5964cb8">PWM_CR3</a>&#160;&#160;&#160;((unsigned long) 0x00000038)</td></tr>
<tr class="memdesc:gaebd4942b7b2a3f137de7e678a5964cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Register 3.  <a href="#gaebd4942b7b2a3f137de7e678a5964cb8">More...</a><br/></td></tr>
<tr class="separator:gaebd4942b7b2a3f137de7e678a5964cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab708dc28c24ba92c98e3c7d29e2a699b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gab708dc28c24ba92c98e3c7d29e2a699b">PWM_MR4</a>&#160;&#160;&#160;((unsigned long) 0x00000040)</td></tr>
<tr class="separator:gab708dc28c24ba92c98e3c7d29e2a699b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2c2fab2b7c66bf8ffdb0bbc676d780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga8e2c2fab2b7c66bf8ffdb0bbc676d780">PWM_MR5</a>&#160;&#160;&#160;((unsigned long) 0x00000044)</td></tr>
<tr class="separator:ga8e2c2fab2b7c66bf8ffdb0bbc676d780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4e09dd7bded5696e195e0db8335d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga5d4e09dd7bded5696e195e0db8335d86">PWM_MR6</a>&#160;&#160;&#160;((unsigned long) 0x00000048)</td></tr>
<tr class="separator:ga5d4e09dd7bded5696e195e0db8335d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7329dc17aa1a6ac595ada8b10da4952a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga7329dc17aa1a6ac595ada8b10da4952a">PWM_PCR</a>&#160;&#160;&#160;((unsigned long) 0x0000004C)</td></tr>
<tr class="separator:ga7329dc17aa1a6ac595ada8b10da4952a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21dc47150b31957dba9f641ecb40df95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga21dc47150b31957dba9f641ecb40df95">PWM_LER</a>&#160;&#160;&#160;((unsigned long) 0x00000050)</td></tr>
<tr class="separator:ga21dc47150b31957dba9f641ecb40df95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7162ead5919b2b4d1b38a51e5b756c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gae7162ead5919b2b4d1b38a51e5b756c9">PWM_CTCR</a>&#160;&#160;&#160;((unsigned long) 0x00000070)</td></tr>
<tr class="separator:gae7162ead5919b2b4d1b38a51e5b756c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Here is the register offset, users can get the register address via <b>PWM1_BASE + offset</b>. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga537e06b92cf143080e1632a417391a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CCR&#160;&#160;&#160;((unsigned long) 0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00151">151</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dc4cab14ad67156f46c49ee4a4c3099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CR0&#160;&#160;&#160;((unsigned long) 0x0000002C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CR0 Capture Register 0. CR0 is loaded with the value of the TC when there is an event on the CAPn.0 input. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00155">155</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga951badb079fd7bd6c2f0556a268efe93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CR1&#160;&#160;&#160;((unsigned long) 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture Register 1. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00158">158</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga402eae5ca3d19d84548f0198920d34ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CR2&#160;&#160;&#160;((unsigned long) 0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture Register 2. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00161">161</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaebd4942b7b2a3f137de7e678a5964cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CR3&#160;&#160;&#160;((unsigned long) 0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture Register 3. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00164">164</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7162ead5919b2b4d1b38a51e5b756c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CTCR&#160;&#160;&#160;((unsigned long) 0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00198">198</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8af52eb7a79ac4c9f8f188574d3a5562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IR&#160;&#160;&#160;((unsigned long) 0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Register. The IR can be written to clear interrupts.The IR can be read to identify which of eight possible interrupt sources are pending. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00093">93</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21dc47150b31957dba9f641ecb40df95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_LER&#160;&#160;&#160;((unsigned long) 0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Load Enable Register. Enables use of new PWM match values. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00193">193</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8453136ef545044c5dbf6cdea4c68c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MCR&#160;&#160;&#160;((unsigned long) 0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00118">118</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34d4163eeb676513f51da0bb715f9e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR0&#160;&#160;&#160;((unsigned long) 0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 0. MR0 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC. In addition, a match between this value and the TC sets any PWM output that is in single-edge mode, and sets PWM1 if it¡¯s in double-edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00125">125</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae076614dc1e98138c4812d3c5a48dfdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR1&#160;&#160;&#160;((unsigned long) 0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 1. MR1 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC.In addition, a match between this value and the TC clears PWM1 in either edge mode, and sets PWM2 if it¡¯s in double-edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00132">132</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga866fb17eecbdd4eba7aca8ee0d0bf790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR2&#160;&#160;&#160;((unsigned long) 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 2. MR2 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC. In addition, a match between this value and the TC clears PWM2 in either edge mode, and sets PWM3 if it¡¯s in double-edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00139">139</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe00ea0d07b667ee8cff4491cb877031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR3&#160;&#160;&#160;((unsigned long) 0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 3. MR3 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC. In addition, a match between this value and the TC clears PWM3 in either edge mode, and sets PWM4 if it¡¯s in double-edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00146">146</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab708dc28c24ba92c98e3c7d29e2a699b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR4&#160;&#160;&#160;((unsigned long) 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 4. MR4 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC.In addition, a match between this value and the TC clears PWM4 in either edge mode, and sets PWM5 if it¡¯s in double-edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00171">171</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e2c2fab2b7c66bf8ffdb0bbc676d780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR5&#160;&#160;&#160;((unsigned long) 0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 5. MR5 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC.In addition, a match between this value and the TC clears PWM5 in either edge mode, and sets PWM6 if it¡¯s in double-edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00178">178</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d4e09dd7bded5696e195e0db8335d86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR6&#160;&#160;&#160;((unsigned long) 0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register 6. MR6 can be enabled in the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt when it matches the TC.In addition, a match between this value and the TC clears PWM6 in either edge mode. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00184">184</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58beac55076070d615486672643b5d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PC&#160;&#160;&#160;((unsigned long) 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented. The PC is observable and controllable through the bus interface. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00113">113</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7329dc17aa1a6ac595ada8b10da4952a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PCR&#160;&#160;&#160;((unsigned long) 0x0000004C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Control Register. Enables PWM outputs and selects PWM channel types as either single edge or double edge controlled. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00189">189</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ec8e6666504287fd135fe7f0f6c43cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PR&#160;&#160;&#160;((unsigned long) 0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescale Register. The TC is incremented every PR+1 cycles of PCLK. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00107">107</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9a39fb559342701458c1428d04bae00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TC&#160;&#160;&#160;((unsigned long) 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Counter. The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00103">103</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48dec03836948c7b0889594c1ef7414d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TCR&#160;&#160;&#160;((unsigned long) 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR. </p>

<p>Definition at line <a class="el" href="xhw__pwm_8h_source.html#l00098">98</a> of file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
