### lab1

#### 1-1

1. 代码

   ```verilog
   `timescale 1ns / 1ps
   module lab1_1_1(x,y,s,m);
       output  m;
       input  x,y;
       input s;
       reg  m;
       
       always @(x or y or s)
        if (s == 1'b0)
           m = x;
        else
           m = y;
   endmodule
   
   ```

2. 原理图

   ![1544013666861](/home/alicemare/.config/Typora/typora-user-images/1544013666861.png)

#### 3-2

1. 代码

   ```verilog
   `timescale 1ns / 1ps
   module lab1_3_2(x,y,s,m);
       output [1:0] m;
       input [1:0] x,y;
       input s;
       reg [1:0] m;
       
       always @(x or y or s)
        if (s == 1'b0)
           m = x;
        else
           m = y;
   endmodule
   ```

2. 原理图

   ![1544013804209](/home/alicemare/.config/Typora/typora-user-images/1544013804209.png)

#### 4-2 

1. 代码

   ```verilog
   module bcdto7segment_dataflow(
        bcd,
        an,
        seg
       );
        
        output [7:0] an;
        input [3:0] bcd;
        output [6:0] seg;
        reg [6:0] seg;
        assign an[7:0]=8'b11111110;
       always @(bcd)
       begin
           case (bcd) //case statement
               0 : seg = 7'b1000000;
               1 : seg = 7'b1111001;
               2 : seg = 7'b0100100;
               3 : seg = 7'b0110000;
               4 : seg = 7'b0011001;
               5 : seg = 7'b0010010;
               6 : seg = 7'b0000010;
               7 : seg = 7'b1111000;
               8 : seg = 7'b0000000;
               9 : seg = 7'b0010000;
               
               default : seg = 7'b0000000; //默认全亮
           endcase
       end
       
   endmodule
   ```

2. 原理图

![1544013861898](/home/alicemare/.config/Typora/typora-user-images/1544013861898.png)

3. 下载演示



### lab2

#### 2-1

1. 源代码

   1. lab2_2_1.v

      ```verilog
      module lab2_2_1(
          v,
          seg,
          z
          );
          
          input [3:0] v;
          output [6:0] seg;
          output z;
          wire [3:0]m;
          wire [7:0] an;
          lab2_2_1_partA(v,z,m);
          bcdto7segment_dataflow light(m,an,seg);
          
      endmodule
      ```

   2. lab2_2_1_partA.v

      ```verilog
      module lab2_2_1_partA(
           v,
           z,
           m
          );
          input [3:0] v;
          output z;
          output [3:0] m;
          comp4bit compare_ten (v,9,z);
          wire [2:0]temp;
          circuitA trans (v[2:0],temp[2:0]);
          mux2to1 mux0 (v[3],0,z,m[3]);
          mux2to1 mux1 (v[2],temp[2],z,m[2]);
          mux2to1 mux2 (v[1],temp[1],z,m[1]);
          mux2to1 mux3 (v[0],temp[0],z,m[0]);
             
      endmodule
      ```

   3. bcdto7segment_dataflow.v

      ```verilog
      module bcdto7segment_dataflow(
           bcd,
           an,
           seg
          );
           output [7:0] an;
           input [3:0] bcd;
           output [6:0] seg;
           reg [6:0] seg;
       	 assign an[7:0]=8'b11111110;
      
          always @(bcd)
          begin
              case (bcd) 
                  0 : seg = 7'b1000000;
                  1 : seg = 7'b1111001;
                  2 : seg = 7'b0100100;
                  3 : seg = 7'b0110000;
                  4 : seg = 7'b0011001;
                  5 : seg = 7'b0010010;
                  6 : seg = 7'b0000010;
                  7 : seg = 7'b1111000;
                  8 : seg = 7'b0000000;
                  9 : seg = 7'b0010000;
         
                  default : seg = 7'b0000000; 
              endcase
          end
          
      endmodule
      ```

   4. circuitA.v

      ```verilog
      module circuitA(
          input [2:0]v,
          output [2:0]temp
          );
          assign temp[2] = v[2]&v[1]&~v[0]+v[2]&v[1]&v[0];
          assign temp[1] = v[2]&~v[1];
          assign temp[0] = v[1]&v[0]+v[2]&~v[1]&v[0];
      endmodule
      ```

   5. mux2o1.v

      ```verilog
      module mux2to1(
          input x,
          input y,
          input s,
          output i
          );
          assign i = s?y:x;
          
      endmodule
      
      ```

2. 仿真截图

   ![1540549017677](/home/alicemare/.config/Typora/typora-user-images/1540549017677.png)

#### 3-1

1. 代码

   ```verilog
   //1. full_adder.v
         module full_adder(
             input a,
             input b,
             input cin,
             output cout,
             output s
             );
             assign {cout,s}=a+b+cin;
         endmodule
   //2. rca_dataflow.v
         module rca_dataflow(
             input [3:0]a,
             input [3:0]b,
             input cin,
             output [3:0]s,
             output cout
             );
             wire c,d,e;
             full_adder add1(a[0],b[0],cin,c,s[0]);
             full_adder add2(a[1],b[1],c,d,s[1]);
             full_adder add3(a[2],b[2],d,e,s[2]);
             full_adder add4(a[3],b[3],e,cout,s[3]);
         endmodule
   ```

   ```
   
   ```

2. 仿真截图

   ![1540548820909](/home/alicemare/.config/Typora/typora-user-images/1540548820909.png)

### lab3

#### 1-1

1. 代码截图

   ```verilog
   `timescale 1ns / 1ps
   module decoder_3to8_dataflow(
       input [2:0] x,
       output [7:0] y
       );
       reg [7:0] y;
       always @(x)
       begin
        case(x)
           0:y=8'b00000001;
           1:y=8'b00000010;
           2:y=8'b00000100;
           3:y=8'b00001000;
           4:y=8'b00010000;
           5:y=8'b00100000;
           6:y=8'b01000000;
           7:y=8'b10000000;
           //8:y=8'b00000100;
         endcase 
       end
                                   
   endmodule
   ```

2. 仿真截图

   ![1540557190441](/home/alicemare/.config/Typora/typora-user-images/1540557190441.png)

#### 2-1

1. 代码

   ```verilog
   module eight2thre_enecoder(
       input [7:0]v,
       input en_in_n,
       output reg [2:0]y,
       output reg en_out,
       output reg gs
       );
       
       always @ (en_in_n,v)
       begin
           if(en_in_n == 1) begin
               y=3'b111;
               gs = 1;
               en_out = 1;
               end
       
       else
           begin
               gs = 0;
               en_out = 1;
               case (v)
                   8'b0xxxxxxx: y = 3'd0;
                   8'b10xxxxxx: y = 3'd1;
                   8'b110xxxxx: y = 3'd2;
                   8'b1110xxxx: y = 3'd3;
                   8'b11110xxx: y = 3'd4;
                   8'b111110xx: y = 3'd5;
                   8'b1111110x: y = 3'd6;
                   8'b11111110: y = 3'd7;
               default: begin
                   y=3'd0;
                   gs=0;
                   en_out=1;
                   end      
           endcase
       end
       end
   endmodule  
   ```

#### 3-1

1. 电路设计图

   ![1541150631182](/home/alicemare/.config/Typora/typora-user-images/1541150631182.png)

2. 代码截图

   ```verilog
   `timescale 1ns / 1ps
   module rom_comparator(
       input [1:0]a,
       input [1:0]b,
       output wire eq,
       output wire gt,
       output wire lt
       );
       
       reg [2:0] ROM [15:0];
       assign {lt,gt,eq}=ROM[{b,a}];
       initial $readmemb("memo.mem",ROM,0,15);
       
       
       
   endmodule
   
   ```

3. 仿真文件截图

   ```verilog
   `timescale 1ns / 1ps
   module comparator_th(
   
       );
       reg [1:0] a,b;
       wire lt,gt,eq;
       rom_comparator DUT (.a(a), .b(b),.lt(lt),.gt(gt),.eq(eq));
       
       integer i,j;
       initial begin
           for(i=0;i<4;i=i+1)  begin
               for (j=0;j<4;j=j+1) begin
                   #5;
                   a=i;
                   b=j;
               end
               
           end
       end    
       
   endmodule
   ```

4. 仿真截图

   ![1541150549321](/home/alicemare/.config/Typora/typora-user-images/1541150549321.png)



### lab4_5

#### 1-1

1. 仿真代码

   ```verilog
   `timescale 1ns / 1ps
   //////////////////////////////////////////////////////////////////////////////////
   // Module Name: add_two_values_task_tb
   //////////////////////////////////////////////////////////////////////////////////
   
   module add_two_values_task_tb (
       );
       
       reg [3:0] ain, bin;
       wire cout;
   	wire [3:0] sum;
   	integer k;
       
       add_two_values_task DUT (.ain(ain), .bin(bin), .cout(cout), .sum(sum));
        
       initial
       begin
         ain = 4'h6; bin = 4'ha;
   	$display("ain=%b, bin=%b, cout=%b, sum=%b at time=%t",ain, bin, cout, sum, $time);
   	for (k=0; k < 5; k=k+1)
   	begin
   		#5 ain = ain + k; bin = bin + k;
   		$display("ain=%b, bin=%b, cout=%b, sum=%b at time=%t",ain, bin, cout, sum, $time);
   	end
   	$display("Simulation Done");
       end
       
   endmodule
   ```

2. 仿真截图

   ![1541157424973](/home/alicemare/.config/Typora/typora-user-images/1541157424973.png)

#### 2-1

1. 仿真代码

   ```verilog
   `timescale 1ns / 1ps
   //////////////////////////////////////////////////////////////////////////////////
   // Module Name: add_two_values_function_tb
   //////////////////////////////////////////////////////////////////////////////////
   
   module add_two_values_function_tb (
       );
       
       reg [3:0] ain, bin;
   	wire [4:0] sum;
   	integer k;
       
       add_two_values_function DUT (.ain(ain), .bin(bin), .sum(sum));
        
       initial
       begin
         ain = 4'h6; bin = 4'ha;
   	$display("ain=%b, bin=%b, sum=%b at time=%t",ain, bin, sum, $time);
   	for (k=0; k < 5; k=k+1)
   	begin
   		#5 ain = ain + k; bin = bin + k;
   		$display("ain=%b, bin=%b, sum=%b at time=%t",ain, bin, sum, $time);
   	end
   	$display("Simulation Done");
       end
       
   endmodule
   ```

2. 仿真截图

   ![1541157940513](/home/alicemare/.config/Typora/typora-user-images/1541157940513.png)

#### 3-1

1. 仿真代码

   ```verilog
   `timescale 1ns / 1ps
   module show(
       );
       reg a,g1,g2;
       initial begin
       a=0; g1=0; g2=1;
       #40 a=1;
       #20 g1=1;
       #20 g2=0; 
       #20 a=0;
       #20 g1=0;
       #20 g2=1;
       end
   endmodule
   ```

2. 仿真截图

   ![1541159541241](/home/alicemare/.config/Typora/typora-user-images/1541159541241.png)



#### lab5_2_2

1. 仿真代码

```verilog
`timescale 1ns / 1ps
module testbench(

    );
    reg clk,D,s;
    wire Qa,Qb,Qc,Qd;
    
    SR_latch SR (clk,s,Qd);
    D_latch Dla(D,clk,Qa);
    D_ff_up DFU(D,clk,Qb);
    D_ff_down DFD(D,clk,Qc);
    always #50 clk = ~clk; 
    initial begin 
        clk=0;
        D=0;
        s=0;
    #40 D=1;
    #10 D=0;
    #10 D=1;
    #5 s=1;
    #10 D=0;
    #10 D=1;
    #15 D=0;s=0;
    #5  D=1;
    #10 D=0;
    #10 D=1;
    #5 D=0;
    #10 D=1;
    #10 s=1;
    #25 D=0;
    #10 s=0;    
    end
endmodule

```

1. 仿真截图

![1541163745127](/home/alicemare/.config/Typora/typora-user-images/1541163745127.png)



### lab6

#### 1-1

1. 代码

   ```verilog
   1. `timescale 1ns / 1ps
   
      module Register_with_synch_reset_load_behavior(
         input [3:0] D,
         input clk,
         input reset,
         input load,
         output reg [3:0]Q
          );
         always @(posedge clk)
             if(reset)
               begin
                 Q <= 4'b0;
               end
              else if (load) begin
                  Q<=D;
          end
      endmodule
   
   ```

2. 仿真

   ![1542367066156](/home/alicemare/.config/Typora/typora-user-images/1542367066156.png)

#### 2-2

1. 代码

   ```verilog
   `timescale 1ns / 1ps
   
   module eightbit_counter(
       output [7:0]Q,
       input Enable,
       input Clk,
       input Clear
       );
       wire a,b,c,d,e,f,h;
       T_FF FF0 (Enable,Clk,Clear,Q[0]);
       assign a = Enable&Q[0];
       T_FF FF1 (a,Clk,Clear,Q[1]);
       assign b = a&Q[1];
       T_FF FF2 (b,Clk,Clear,Q[2]);
       assign c = b&Q[2];
       T_FF FF3 (c,Clk,Clear,Q[3]);
       assign d = c&Q[3];
       T_FF FF4 (d,Clk,Clear,Q[4]);
       assign e = d&Q[4];
       T_FF FF5 (e,Clk,Clear,Q[5]);
       assign f = e&Q[5];
       T_FF FF6 (f,Clk,Clear,Q[6]);
       assign h = f&Q[6];
       T_FF FF7 (h,Clk,Clear,Q[7]);
   endmodule
   module D_FF(input D, input Clk, output reg Q);
       always @ (posedge Clk)
           Q <= D;
       
   endmodule
   
   module T_FF(input T,input Clk,input clear, output reg Q);
       wire a;
       assign a = ~Q&T+T&~Q;
       D_FF FF (a,Clk,Q);
   endmodule
   // T 触发器的描述
   /*module T_FF (input T,input Clk,input clear,output reg Q);
       always @ (posedge Clk)
           begin
           if(clear)
           Q <= 1'b0;
           else if (T)
           Q <= ~Q;
           else 
           Q <=Q;
           end    
   endmodule*/
   ```

   2. 仿真![1542366741934](/home/alicemare/.config/Typora/typora-user-images/1542366741934.png)

#### 2-3

1. ```verilog
   `timescale 1ns / 1ps
   
   module lab6_2_3(
       output reg[3:0] count,
       //input cnt_done,
       input Clock,
       input Clear,
       input Enable,
       input Load
       );
       wire Q;
       wire cnt_done;
       assign cnt_done = (count==4'b0000)?1:0;
       assign Q = count;
       //assign swith = Load|cnt_done;
       always @ (posedge Clock)
           if(Clear)
               count <= 0;
           else if (Enable)
               if(Load | cnt_done)
                   count <= 4'd10;
               else
               count <= count - 1;
   endmodule
   ```
   2. 仿真

   ![1542365502416](/home/alicemare/.config/Typora/typora-user-images/1542365502416.png)



   3. 原理

   ![1542365866498](/home/alicemare/.config/Typora/typora-user-images/1542365866498.png)



   ### lab8

   #### 1-1 

   代码

   ```verilog
   `timescale 1ns / 1ps
   
   module signal(
       input clk_in,//verilog 100MHz板载时钟源
       input rst_n,
       input Enable,
       output pulse
       );
       wire clk_out;
       wire locked;
       //调用IP core,100MHz clk_in, 5MHz out->clk
       clk_wiz_0 inst (.clk_in1(clk_in),.clk_out1(clk_out),.reset(rst_n),.locked(locked));
   reg [21:0] cnt;
   reg pulse;
    always@(posedge clk_out)
    begin
       if(rst_n)
       cnt<=10'd0;
       if(Enable)
           cnt<=cnt+10'd1;
    end
    always@(posedge clk_out )
         begin
            if(rst_n)
            pulse<=10'd0;
            else if(Enable)
                if(cnt==10'd2499999)
                   pulse <= ~pulse;
         end
   endmodule
   ```

#### 1-2

代码

```verilog
module display(
    input clk_in,
    input rst_n,
    input [3:0] bcd,
    output reg [7:0] an,//AN
    output reg [6:0] seg//7段数管
    );
    reg [6:0] a1,a2;//十位和个位
     always @ (*)
       begin
       if(bcd>9)begin  a1=7'b1111001;end
       else begin a1 = 7'b1000000; end
       end
    
       always @ (*)
       begin 
       case(bcd)
                       0 : a2 <= 7'b1000000; 
                       1 : a2 <= 7'b1111001;
                       2 : a2 <= 7'b0100100;
                       3 : a2 <= 7'b0110000;
                       4 : a2 <= 7'b0011001;
                       5 : a2 <= 7'b0010010;
                       6 : a2 <= 7'b0000010;
                       7 : a2 <= 7'b1111000;
                       8 : a2 <= 7'b0000000;
                       9 : a2 <= 7'b0010000;
                       10 : a2 <= 7'b1000000; 
                       11 : a2 <= 7'b1111001;
                       12 : a2 <= 7'b0100100;
                       13 : a2 <= 7'b0110000;
                       14 : a2 <= 7'b0011001;
                       15 : a2 <= 7'b0010010;
                       default: a2 <= 7'b0000000;  
       endcase
    end    
    wire clk_out;
    wire locked;
        
    clk_wiz_0 inst (.clk_in1(clk_in),.clk_out1(clk_out),.reset(rst_n),.locked(locked));  	//IP例化
    parameter update_interval = 5000;
    //f=1kHz
    reg  cursel;
    integer cnt;
    
    always @(posedge clk_out)
    begin
        cnt <= 1 + cnt;
        if(cnt == update_interval)
            begin 
            cnt <= 0;//归0    
            cursel <= cursel +1;
        end
    end
    always @(*)
    begin
        an = 8'b11111111;
        case(cursel)
            1'b0:begin seg = a1;an=8'b11111101;end
            1'b1:begin seg = a2;an=8'b11111110;end
        endcase
    end
endmodule
```



#### 2-1

代码

```verilog
`timescale 1ns / 1ps

module top(
input   clk,
input   rst,
input   sclr,
input   enable,
output  [7:0]   an,
output  [6:0]   seg
    );

wire    clk_5m;
wire    rst_n;
wire    cout;
reg     pulse_1hz;
wire    [3:0]   tens_dout;
wire    [3:0]   units_dout;
reg     [7:0]   seg_sel;
reg     [3:0]   seg_din;    
reg     [22:0]  cnt;    
clk_wiz_0   clk_wiz_0(
.clk_in1    (clk),
.clk_out1   (clk_5m),
.reset      (rst),
.locked     (rst_n)
);    

c_counter_binary_0 units(
.CLK            (clk_5m), 
.CE             (pulse_1hz & enable), 
.SCLR           (sclr),
.THRESH0        (cout), 
.Q              (units_dout)
);

c_counter_binary_0 tens(
.CLK            (clk_5m),
.SCLR           (sclr), 
.CE             (cout & pulse_1hz & enable), 
.THRESH0        (), 
.Q              (tens_dout)
);
 
bcdto7seg   ctr(
.x              (seg_din),
.sel            (seg_sel),
.an             (an),
.seg            (seg)
    ); 
 
 always@(posedge clk_5m or negedge rst_n)
 begin
    if(~rst_n)
        cnt <= 23'h0;
    else if(cnt<23'd5000000)
        cnt <= cnt + 1;
    else
        cnt <= 23'h0;
 end

 always@(posedge clk_5m or negedge rst_n)
 begin
    if(~rst_n)
        pulse_1hz   <= 1'b0;
    else if(cnt==23'd4999999)
        pulse_1hz   <= 1'b1;
    else
        pulse_1hz   <= 1'b0;
end

 always@(posedge clk_5m or negedge rst_n)
begin
    if(~rst_n)
    begin
        seg_sel <= 8'b0;
        seg_din <= 4'h0;
    end
    else case(cnt[15:14])
        2'b00:
        begin
            seg_sel <= 8'b1111_1110;
            seg_din <= units_dout;
        end
        2'b01:
        begin
            seg_sel <= 8'b1111_1101;
            seg_din <= tens_dout;
        end       
        endcase      
end
endmodule
```



### lab9

#### 1_1

1. 代码

```verilog
`timescale 1ns / 1ps

module onebitadder #(parameter ANDDEALY = 2, ORDEALY = 2, NODEALY =2, TRANS = 2)
    (
    input cin,
    input ain,
    input b,
    input trans,
    output s,
    output cout
    );
    //reg flag = trans;
    wire s_ab;
    wire c1;
    wire c2;
    reg a;
    always @(trans)
        if(trans)   begin
            #NODEALY a = ~ain; 
    end
    assign #(ANDDEALY+ORDEALY+NODEALY) s_ab=a^b;
    assign #ANDDEALY c1=a&b;
    assign #ANDDEALY c2=s_ab&cin;
    assign #(ANDDEALY+ORDEALY+NODEALY) s=s_ab^cin;
    assign #ORDEALY cout=s_ab+c2;
    
endmodule
```

2. 仿真

![1543570225990](/home/alicemare/.config/Typora/typora-user-images/1543570225990.png)

#### 2_1

```verilog
`timescale 1ns / 1ps

(* use_dsp48 = "no" *) 
module top
 #(parameter COUNT_SIZE=8) (
    input clk_in,
    input rst_n,
    input updown,
    input enable,
    output reg [COUNT_SIZE-1:0] counter
);
    wire sig;
    signal (clk_in,rst_n,enable,sig);
    always @(posedge sig)begin
    if(rst_n)
        counter=8'b00000000;
    else begin
    if(updown)
        counter = counter+1;
    else
        counter = counter-1;
    end

endmodule

module signal(
    input clk_in,//verilog 100MHz板载时钟源
    input rst_n,
    input Enable,
    output pulse
    );
    wire clk_out;
    wire locked;
    //调用IP core,100MHz clk_in, 5MHz out->clk
    clk_wiz_0 inst (.clk_in1(clk_in),.clk_out1(clk_out),.reset(rst_n),.locked(locked));
    
    reg [20:0] cnt;//计数器
     reg pulse;
     always@(posedge clk_out)
     begin
        if(rst_n)
        cnt<=10'd0;
        if(Enable)
            cnt<=cnt+10'd1;
     end
     always@(posedge clk_out )
          begin
             if(rst_n)
             pulse<=1'b0;
             else if(Enable)
                 if(cnt==10'd2499999)
                    pulse <= ~pulse;
          end
    endmodule
```

#### 3_1

1. 代码

   ```verilog
   `timescale 1ns / 1ps
   
   module seg_ctl(
       input [3:0] x,
       input dot,
       input [7:0] seg_sel,
       output [7:0] an,
       output dp,
       output [6:0] seg
       );
       reg dp;
       reg [6:0] seg;
       assign an = seg_sel;
       always @(*)
       begin
           if(dot)
               dp = 0;
           else 
               dp = 1;
       end
       always @(*)
       begin
           case(x)
                      0 : seg = 7'b1000000;
                      1 : seg = 7'b1111001;
                      2 : seg = 7'b0100100;
                      3 : seg = 7'b0110000;
                      4 : seg = 7'b0011001;
                      5 : seg = 7'b0010010;
                      6 : seg = 7'b0000010;
                      7 : seg = 7'b1111000;
                      8 : seg = 7'b0000000;
                      9 : seg = 7'b0010000;
                      
           default: seg = 7'b0110000;
           endcase
               
       end
   endmodule
   
   module top(
       input   clk,
       input   rst,
       input   enable,
       output  [7:0]   an,
       output  dp,
       output  [6:0]   seg
       );
   
   wire    clk_5m;
   wire    rst_n;
   reg     pulse_10hz;
   reg     [7:0]   seg_sel;
   reg     dot;
   reg     [3:0]   seg_din;    
   reg     [22:0]  cnt; 
   reg     [3:0]   deci_cnt;
   reg     [3:0]   sec_cnt;
   reg     [3:0]   ten_cnt;
   reg     [3:0]   min_cnt;
      
   clk_wiz_0    clk_wiz_0(.clk_in1    (clk),.clk_out1   (clk_5m),.reset      (rst),.locked(rst_n));
   seg_ctl ctrl( seg_din, dot, seg_sel, an, dp, seg);
   
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
           cnt <= 23'h0;   //清零
       else if(enable)begin
           if(cnt<23'd500000)
               cnt <= cnt + 1;
           else    
               cnt <= 23'h0;
       end
   end
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
           pulse_10hz   <= 1'b0;
       else if(cnt==23'd499999)
           pulse_10hz   <= 1'b1;
       else
           pulse_10hz   <= 1'b0;
   end
   
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
           deci_cnt    <= 4'h0;
       else if(pulse_10hz)
       begin
           if(deci_cnt>=4'h9)
               deci_cnt <= 4'h0;
           else
               deci_cnt <= deci_cnt + 4'h1;
       end
   end
   
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
           sec_cnt    <= 4'h0;
       else if(pulse_10hz && deci_cnt==9)
       begin
           if(sec_cnt>=4'h9)
               sec_cnt <= 4'h0;
           else
               sec_cnt <= sec_cnt + 1'b1;
       end
   end
   
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
           ten_cnt    <= 4'h0;
       else if(pulse_10hz && deci_cnt==9 && sec_cnt==9)
       begin
           if(ten_cnt>=4'h5)
               ten_cnt <= 4'h0;
           else
               ten_cnt <= ten_cnt + 1'b1;
       end
   end
   
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
           min_cnt    <= 4'h0;
       else if(pulse_10hz && deci_cnt==9 && sec_cnt==9 && ten_cnt ==9)
       begin
           if(min_cnt>=4'h9)
               min_cnt <= 4'h0;
           else
               min_cnt <= min_cnt + 1'b1;
       end
   end
   
       
   always@(posedge clk_5m or negedge rst_n)
   begin
       if(~rst_n)
       begin
           seg_sel <= 8'b0;
           seg_din <= 4'h0;
           dot     <= 1'b0;
       end
       else case(cnt[15:13])
           3'b000:
           begin
               seg_sel <= 8'b11111110;
               seg_din <= deci_cnt;
               dot     <= 1'b0;
           end
           3'b001:
           begin
               seg_sel <= 8'b11111101;
               seg_din <= sec_cnt;
               dot     <= 1'b1;
           end
           3'b010:
           begin
               seg_sel <= 8'b11111011;
               seg_din <= ten_cnt;
               dot     <= 1'b0;
           end        
           3'b011:
           begin
               seg_sel <= 8'b11110111;
               seg_din <= min_cnt;
               dot     <= 1'b1;
           end        
           3'b100:
           begin
               seg_sel <= 8'b11111111;
               seg_din <= 4'h0;
               dot     <= 1'b0;
           end        
           3'b101:
           begin
               seg_sel <= 8'b11111111;
               seg_din <= 4'h0;
               dot     <= 1'b0;
           end        
           3'b110:
           begin
               seg_sel <= 8'b11111111;
               seg_din <= 4'h0;
               dot     <= 1'b0;
           end        
           3'b111:  
           begin
               seg_sel <= 8'b11111111;
               seg_din <= 4'h0;
               dot     <= 1'b0;
           end        
           endcase      
   end
   endmodule
   ```

### lab10

1. moore电路

   ```verilog
   `timescale 1ns / 1ps
   
   module moore(input clk, input reset, input [1:0]x, output reg parity);
   reg [2:0] state,nextstate;
   
   parameter S0=0, //defalut 
             S1=1, //01
             S2=2, //10
             S3=3, //11
             S4=4, //0100
             S5=5, //1000
             S6=6; //1100
   always @(posedge clk or posedge reset) // always block to update state
   if (reset)
   state <= S0;
   else
   state <= nextstate;
   always @(state) // always block to compute output
   begin
   parity=0;
   case(state)
   S4: parity = 0;
   S5: parity = 1;
   S6: parity = ~parity;
   default parity = 0;
   endcase
   end
   always @(state or x) // always block to compute nextstate
   begin
   //nextstate = S0;
   case(state)  
   S1:begin 
       if(!x[1]&!x[0])
           nextstate = S4;
       else if(!x[1]&x[0])
           nextstate = S1;
       else if(x[1]&!x[0])
           nextstate = S2;
       else if(&x)
           nextstate = S3;
       end
   S2: begin 
           if(!x[1]&!x[0])
               nextstate = S5;
           else if(!x[1]&x[0])
               nextstate = S1;
           else if(x[1]&!x[0])
               nextstate = S2;
           else if(&x)
               nextstate = S3;
       end
   S3: begin 
           if(!x[1]&!x[0])
               nextstate = S6;
           else if(!x[1]&x[0])
               nextstate = S1;
           else if(x[1]&!x[0])
               nextstate = S2;
           else if(&x)
               nextstate = S3;
       end
   default begin
       if(!x[1]&x[0])
           nextstate = S1;
       else if(x[1]&!x[0])
           nextstate = S2;      
       else if(x[1]&x[0])
           nextstate = S3;
       else 
           nextstate = S0;
       end  
   endcase
   end
   endmodule
   ```

2. 仿真

   ```verilog
   `timescale 1ns / 1ps
   
   
   module tb(
   
       );
       reg clk,reset;
       reg [1:0] x;
       wire yout;
       //cao,这里yout第一次用reg不行 sim说eleborate step failed with error
       //wire [2:0]state,nstate;
    //debug 用，方便看state nextstatemoore testb(clk,reset,state,nstate,x,yout);
       moore testb(clk,reset,x,yout);
    initial begin
       clk = 0;
       reset = 1;
       x[1:0] = 00;
    end
    
    always @(*) begin
    #5 clk <= ~clk;
    end
    initial begin
    #20 reset = 0;
    #20 x[1:0] = 11;
    #10 x[1:0] = 10;
    #10 x[1:0] = 00;
    #20 x[1:0] = 10;
    #10 x[1:0] = 00;
    #10 x[1:0] = 10;
    #10 x[1:0] = 00;
    #10 x[1:0] = 01;
    #10 x[1:0] = 00;
    #10 x[1:0] = 10;
    #10 x[1:0] = 11;
    #10 x[1:0] = 00;
    #10 reset = 1;
    #10 reset = 0;
    #10 x[1:0] = 10;
    #20 x[1:0] = 00;
    end    
   endmodule
   ```

3. 仿真截图

![1543548846477](/home/alicemare/.config/Typora/typora-user-images/1543548846477.png)

