
ac_power.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031f8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08003304  08003304  00013304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003408  08003408  00013408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003410  08003410  00013410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003414  08003414  00013414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000518  20000000  08003418  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000064  20000518  08003930  00020518  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  2000057c  08003930  0002057c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020518  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025043  00000000  00000000  00020541  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004e52  00000000  00000000  00045584  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d28  00000000  00000000  0004a3d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ca8  00000000  00000000  0004b100  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007f26  00000000  00000000  0004bda8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005aaf  00000000  00000000  00053cce  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005977d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000035a8  00000000  00000000  000597fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000221c  00000000  00000000  0005cda4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  0005efc0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000518 	.word	0x20000518
 8000128:	00000000 	.word	0x00000000
 800012c:	080032ec 	.word	0x080032ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000051c 	.word	0x2000051c
 8000148:	080032ec 	.word	0x080032ec

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000666:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800066a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	021b      	lsls	r3, r3, #8
 8000676:	4313      	orrs	r3, r2
 8000678:	68fa      	ldr	r2, [r7, #12]
 800067a:	4313      	orrs	r3, r2
 800067c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	68fa      	ldr	r2, [r7, #12]
 8000682:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800068a:	68fa      	ldr	r2, [r7, #12]
 800068c:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <ADC_Init+0xa0>)
 800068e:	4013      	ands	r3, r2
 8000690:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	68da      	ldr	r2, [r3, #12]
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	795b      	ldrb	r3, [r3, #5]
 80006a0:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80006a2:	4313      	orrs	r3, r2
 80006a4:	68fa      	ldr	r2, [r7, #12]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	68fa      	ldr	r2, [r7, #12]
 80006ae:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006b4:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80006bc:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	7c1b      	ldrb	r3, [r3, #16]
 80006c2:	3b01      	subs	r3, #1
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	7afb      	ldrb	r3, [r7, #11]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 80006cc:	7afb      	ldrb	r3, [r7, #11]
 80006ce:	051b      	lsls	r3, r3, #20
 80006d0:	68fa      	ldr	r2, [r7, #12]
 80006d2:	4313      	orrs	r3, r2
 80006d4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	68fa      	ldr	r2, [r7, #12]
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	fff1f7fd 	.word	0xfff1f7fd

080006ec <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	2200      	movs	r2, #0
 80006fe:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2200      	movs	r2, #0
 8000704:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2201      	movs	r2, #1
 8000716:	741a      	strb	r2, [r3, #16]
}
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr

08000722 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000722:	b480      	push	{r7}
 8000724:	b083      	sub	sp, #12
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
 800072a:	460b      	mov	r3, r1
 800072c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800072e:	78fb      	ldrb	r3, [r7, #3]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d006      	beq.n	8000742 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	689b      	ldr	r3, [r3, #8]
 8000738:	f043 0201 	orr.w	r2, r3, #1
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 8000740:	e005      	b.n	800074e <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	689b      	ldr	r3, [r3, #8]
 8000746:	f023 0201 	bic.w	r2, r3, #1
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	609a      	str	r2, [r3, #8]
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	460b      	mov	r3, r1
 8000762:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000764:	78fb      	ldrb	r3, [r7, #3]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d006      	beq.n	8000778 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
 8000776:	e005      	b.n	8000784 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= CR2_DMA_Reset;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	609a      	str	r2, [r3, #8]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr

0800078e <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 800078e:	b480      	push	{r7}
 8000790:	b083      	sub	sp, #12
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	f043 0204 	orr.w	r2, r3, #4
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	609a      	str	r2, [r3, #8]
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007b8:	78fb      	ldrb	r3, [r7, #3]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d006      	beq.n	80007cc <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	689b      	ldr	r3, [r3, #8]
 80007c2:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 80007ca:	e005      	b.n	80007d8 <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	609a      	str	r2, [r3, #8]
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr

080007e2 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b085      	sub	sp, #20
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
 80007ea:	4608      	mov	r0, r1
 80007ec:	4611      	mov	r1, r2
 80007ee:	461a      	mov	r2, r3
 80007f0:	4603      	mov	r3, r0
 80007f2:	70fb      	strb	r3, [r7, #3]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70bb      	strb	r3, [r7, #2]
 80007f8:	4613      	mov	r3, r2
 80007fa:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	2300      	movs	r3, #0
 8000802:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000804:	78fb      	ldrb	r3, [r7, #3]
 8000806:	2b09      	cmp	r3, #9
 8000808:	d923      	bls.n	8000852 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	68db      	ldr	r3, [r3, #12]
 800080e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000810:	78fb      	ldrb	r3, [r7, #3]
 8000812:	f1a3 020a 	sub.w	r2, r3, #10
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	2207      	movs	r2, #7
 800081e:	fa02 f303 	lsl.w	r3, r2, r3
 8000822:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	43db      	mvns	r3, r3
 8000828:	68fa      	ldr	r2, [r7, #12]
 800082a:	4013      	ands	r3, r2
 800082c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800082e:	7879      	ldrb	r1, [r7, #1]
 8000830:	78fb      	ldrb	r3, [r7, #3]
 8000832:	f1a3 020a 	sub.w	r2, r3, #10
 8000836:	4613      	mov	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	4413      	add	r3, r2
 800083c:	fa01 f303 	lsl.w	r3, r1, r3
 8000840:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000842:	68fa      	ldr	r2, [r7, #12]
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	4313      	orrs	r3, r2
 8000848:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	68fa      	ldr	r2, [r7, #12]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	e01e      	b.n	8000890 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	691b      	ldr	r3, [r3, #16]
 8000856:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000858:	78fa      	ldrb	r2, [r7, #3]
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	2207      	movs	r2, #7
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	43db      	mvns	r3, r3
 800086c:	68fa      	ldr	r2, [r7, #12]
 800086e:	4013      	ands	r3, r2
 8000870:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000872:	7879      	ldrb	r1, [r7, #1]
 8000874:	78fa      	ldrb	r2, [r7, #3]
 8000876:	4613      	mov	r3, r2
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	4413      	add	r3, r2
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	4313      	orrs	r3, r2
 8000888:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	68fa      	ldr	r2, [r7, #12]
 800088e:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000890:	78bb      	ldrb	r3, [r7, #2]
 8000892:	2b06      	cmp	r3, #6
 8000894:	d821      	bhi.n	80008da <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800089a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 800089c:	78bb      	ldrb	r3, [r7, #2]
 800089e:	1e5a      	subs	r2, r3, #1
 80008a0:	4613      	mov	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	221f      	movs	r2, #31
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	43db      	mvns	r3, r3
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	4013      	ands	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80008b8:	78f9      	ldrb	r1, [r7, #3]
 80008ba:	78bb      	ldrb	r3, [r7, #2]
 80008bc:	1e5a      	subs	r2, r3, #1
 80008be:	4613      	mov	r3, r2
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	4413      	add	r3, r2
 80008c4:	fa01 f303 	lsl.w	r3, r1, r3
 80008c8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	4313      	orrs	r3, r2
 80008d0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	68fa      	ldr	r2, [r7, #12]
 80008d6:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80008d8:	e047      	b.n	800096a <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80008da:	78bb      	ldrb	r3, [r7, #2]
 80008dc:	2b0c      	cmp	r3, #12
 80008de:	d821      	bhi.n	8000924 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e4:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80008e6:	78bb      	ldrb	r3, [r7, #2]
 80008e8:	1fda      	subs	r2, r3, #7
 80008ea:	4613      	mov	r3, r2
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	4413      	add	r3, r2
 80008f0:	221f      	movs	r2, #31
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	43db      	mvns	r3, r3
 80008fc:	68fa      	ldr	r2, [r7, #12]
 80008fe:	4013      	ands	r3, r2
 8000900:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000902:	78f9      	ldrb	r1, [r7, #3]
 8000904:	78bb      	ldrb	r3, [r7, #2]
 8000906:	1fda      	subs	r2, r3, #7
 8000908:	4613      	mov	r3, r2
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	4413      	add	r3, r2
 800090e:	fa01 f303 	lsl.w	r3, r1, r3
 8000912:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000914:	68fa      	ldr	r2, [r7, #12]
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	4313      	orrs	r3, r2
 800091a:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000922:	e022      	b.n	800096a <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000928:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 800092a:	78bb      	ldrb	r3, [r7, #2]
 800092c:	f1a3 020d 	sub.w	r2, r3, #13
 8000930:	4613      	mov	r3, r2
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	4413      	add	r3, r2
 8000936:	221f      	movs	r2, #31
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	43db      	mvns	r3, r3
 8000942:	68fa      	ldr	r2, [r7, #12]
 8000944:	4013      	ands	r3, r2
 8000946:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000948:	78f9      	ldrb	r1, [r7, #3]
 800094a:	78bb      	ldrb	r3, [r7, #2]
 800094c:	f1a3 020d 	sub.w	r2, r3, #13
 8000950:	4613      	mov	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	4413      	add	r3, r2
 8000956:	fa01 f303 	lsl.w	r3, r1, r3
 800095a:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800095c:	68fa      	ldr	r2, [r7, #12]
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	4313      	orrs	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr

08000974 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800098e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000992:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	689a      	ldr	r2, [r3, #8]
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	6a1b      	ldr	r3, [r3, #32]
 800099c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80009a2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	695b      	ldr	r3, [r3, #20]
 80009a8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80009ae:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	69db      	ldr	r3, [r3, #28]
 80009b4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80009ba:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009c0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80009c2:	68fa      	ldr	r2, [r7, #12]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685a      	ldr	r2, [r3, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	60da      	str	r2, [r3, #12]
}
 80009e6:	bf00      	nop
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2200      	movs	r2, #0
 8000a02:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2200      	movs	r2, #0
 8000a26:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2200      	movs	r2, #0
 8000a32:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2200      	movs	r2, #0
 8000a38:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr

08000a44 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a50:	78fb      	ldrb	r3, [r7, #3]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d006      	beq.n	8000a64 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f043 0201 	orr.w	r2, r3, #1
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8000a62:	e006      	b.n	8000a72 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	6013      	str	r3, [r2, #0]
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr

08000a7c <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	b29b      	uxth	r3, r3
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <DMA_GetFlagStatus>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval The new state of DMAy_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d003      	beq.n	8000ab6 <DMA_GetFlagStatus+0x22>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <DMA_GetFlagStatus+0x48>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	e002      	b.n	8000abc <DMA_GetFlagStatus+0x28>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 8000ab6:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <DMA_GetFlagStatus+0x4c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 8000abc:	68ba      	ldr	r2, [r7, #8]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d002      	beq.n	8000acc <DMA_GetFlagStatus+0x38>
  {
    /* DMAy_FLAG is set */
    bitstatus = SET;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	73fb      	strb	r3, [r7, #15]
 8000aca:	e001      	b.n	8000ad0 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* DMAy_FLAG is reset */
    bitstatus = RESET;
 8000acc:	2300      	movs	r3, #0
 8000ace:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
 8000ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	40020400 	.word	0x40020400
 8000ae0:	40020000 	.word	0x40020000

08000ae4 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d003      	beq.n	8000afe <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 8000af6:	4a06      	ldr	r2, [pc, #24]	; (8000b10 <DMA_ClearFlag+0x2c>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 8000afc:	e002      	b.n	8000b04 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 8000afe:	4a05      	ldr	r2, [pc, #20]	; (8000b14 <DMA_ClearFlag+0x30>)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6053      	str	r3, [r2, #4]
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40020400 	.word	0x40020400
 8000b14:	40020000 	.word	0x40020000

08000b18 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b089      	sub	sp, #36	; 0x24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61bb      	str	r3, [r7, #24]
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	2300      	movs	r3, #0
 8000b38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	78db      	ldrb	r3, [r3, #3]
 8000b3e:	f003 030f 	and.w	r3, r3, #15
 8000b42:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	78db      	ldrb	r3, [r3, #3]
 8000b48:	f003 0310 	and.w	r3, r3, #16
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d005      	beq.n	8000b5c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	789b      	ldrb	r3, [r3, #2]
 8000b54:	461a      	mov	r2, r3
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	881b      	ldrh	r3, [r3, #0]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d044      	beq.n	8000bf0 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	e038      	b.n	8000be4 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000b72:	2201      	movs	r2, #1
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	881b      	ldrh	r3, [r3, #0]
 8000b80:	461a      	mov	r2, r3
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000b88:	693a      	ldr	r2, [r7, #16]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d126      	bne.n	8000bde <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000b96:	220f      	movs	r2, #15
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000baa:	69fa      	ldr	r2, [r7, #28]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	78db      	ldrb	r3, [r3, #3]
 8000bbc:	2b28      	cmp	r3, #40	; 0x28
 8000bbe:	d105      	bne.n	8000bcc <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	69bb      	ldr	r3, [r7, #24]
 8000bc4:	409a      	lsls	r2, r3
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	615a      	str	r2, [r3, #20]
 8000bca:	e008      	b.n	8000bde <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	78db      	ldrb	r3, [r3, #3]
 8000bd0:	2b48      	cmp	r3, #72	; 0x48
 8000bd2:	d104      	bne.n	8000bde <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	409a      	lsls	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	3301      	adds	r3, #1
 8000be2:	61bb      	str	r3, [r7, #24]
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	2b07      	cmp	r3, #7
 8000be8:	d9c3      	bls.n	8000b72 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	697a      	ldr	r2, [r7, #20]
 8000bee:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	881b      	ldrh	r3, [r3, #0]
 8000bf4:	2bff      	cmp	r3, #255	; 0xff
 8000bf6:	d946      	bls.n	8000c86 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	61bb      	str	r3, [r7, #24]
 8000c02:	e03a      	b.n	8000c7a <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	3308      	adds	r3, #8
 8000c08:	2201      	movs	r2, #1
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	881b      	ldrh	r3, [r3, #0]
 8000c14:	461a      	mov	r2, r3
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d127      	bne.n	8000c74 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000c2a:	220f      	movs	r2, #15
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	43db      	mvns	r3, r3
 8000c38:	697a      	ldr	r2, [r7, #20]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000c3e:	69fa      	ldr	r2, [r7, #28]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	697a      	ldr	r2, [r7, #20]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	78db      	ldrb	r3, [r3, #3]
 8000c50:	2b28      	cmp	r3, #40	; 0x28
 8000c52:	d105      	bne.n	8000c60 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	3308      	adds	r3, #8
 8000c58:	2201      	movs	r2, #1
 8000c5a:	409a      	lsls	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	78db      	ldrb	r3, [r3, #3]
 8000c64:	2b48      	cmp	r3, #72	; 0x48
 8000c66:	d105      	bne.n	8000c74 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	3308      	adds	r3, #8
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	409a      	lsls	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	3301      	adds	r3, #1
 8000c78:	61bb      	str	r3, [r7, #24]
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	2b07      	cmp	r3, #7
 8000c7e:	d9c1      	bls.n	8000c04 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	605a      	str	r2, [r3, #4]
  }
}
 8000c86:	bf00      	nop
 8000c88:	3724      	adds	r7, #36	; 0x24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c9e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2204      	movs	r2, #4
 8000caa:	70da      	strb	r2, [r3, #3]
}
 8000cac:	bf00      	nop
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr
	...

08000cb8 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <RCC_ADCCLKConfig+0x34>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000cd0:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000cda:	4a04      	ldr	r2, [pc, #16]	; (8000cec <RCC_ADCCLKConfig+0x34>)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	6053      	str	r3, [r2, #4]
}
 8000ce0:	bf00      	nop
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bc80      	pop	{r7}
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40021000 	.word	0x40021000

08000cf0 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b087      	sub	sp, #28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	2300      	movs	r3, #0
 8000d06:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000d08:	4b4c      	ldr	r3, [pc, #304]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f003 030c 	and.w	r3, r3, #12
 8000d10:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	2b04      	cmp	r3, #4
 8000d16:	d007      	beq.n	8000d28 <RCC_GetClocksFreq+0x38>
 8000d18:	2b08      	cmp	r3, #8
 8000d1a:	d009      	beq.n	8000d30 <RCC_GetClocksFreq+0x40>
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d133      	bne.n	8000d88 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a47      	ldr	r2, [pc, #284]	; (8000e40 <RCC_GetClocksFreq+0x150>)
 8000d24:	601a      	str	r2, [r3, #0]
      break;
 8000d26:	e033      	b.n	8000d90 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a45      	ldr	r2, [pc, #276]	; (8000e40 <RCC_GetClocksFreq+0x150>)
 8000d2c:	601a      	str	r2, [r3, #0]
      break;
 8000d2e:	e02f      	b.n	8000d90 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000d30:	4b42      	ldr	r3, [pc, #264]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000d38:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000d3a:	4b40      	ldr	r3, [pc, #256]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d42:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	0c9b      	lsrs	r3, r3, #18
 8000d48:	3302      	adds	r3, #2
 8000d4a:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d106      	bne.n	8000d60 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	4a3b      	ldr	r2, [pc, #236]	; (8000e44 <RCC_GetClocksFreq+0x154>)
 8000d56:	fb02 f203 	mul.w	r2, r2, r3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000d5e:	e017      	b.n	8000d90 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000d60:	4b36      	ldr	r3, [pc, #216]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d006      	beq.n	8000d7a <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	4a35      	ldr	r2, [pc, #212]	; (8000e44 <RCC_GetClocksFreq+0x154>)
 8000d70:	fb02 f203 	mul.w	r2, r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	601a      	str	r2, [r3, #0]
      break;
 8000d78:	e00a      	b.n	8000d90 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	4a30      	ldr	r2, [pc, #192]	; (8000e40 <RCC_GetClocksFreq+0x150>)
 8000d7e:	fb02 f203 	mul.w	r2, r2, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	601a      	str	r2, [r3, #0]
      break;
 8000d86:	e003      	b.n	8000d90 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a2d      	ldr	r2, [pc, #180]	; (8000e40 <RCC_GetClocksFreq+0x150>)
 8000d8c:	601a      	str	r2, [r3, #0]
      break;
 8000d8e:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000d90:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d98:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	091b      	lsrs	r3, r3, #4
 8000d9e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000da0:	4a29      	ldr	r2, [pc, #164]	; (8000e48 <RCC_GetClocksFreq+0x158>)
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	4413      	add	r3, r2
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	40da      	lsrs	r2, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000db8:	4b20      	ldr	r3, [pc, #128]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000dc0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000dc8:	4a1f      	ldr	r2, [pc, #124]	; (8000e48 <RCC_GetClocksFreq+0x158>)
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	4413      	add	r3, r2
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685a      	ldr	r2, [r3, #4]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	40da      	lsrs	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000de0:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000de8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	0adb      	lsrs	r3, r3, #11
 8000dee:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000df0:	4a15      	ldr	r2, [pc, #84]	; (8000e48 <RCC_GetClocksFreq+0x158>)
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	4413      	add	r3, r2
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685a      	ldr	r2, [r3, #4]
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	40da      	lsrs	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <RCC_GetClocksFreq+0x14c>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e10:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	0b9b      	lsrs	r3, r3, #14
 8000e16:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000e18:	4a0c      	ldr	r2, [pc, #48]	; (8000e4c <RCC_GetClocksFreq+0x15c>)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	68da      	ldr	r2, [r3, #12]
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	611a      	str	r2, [r3, #16]
}
 8000e32:	bf00      	nop
 8000e34:	371c      	adds	r7, #28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	007a1200 	.word	0x007a1200
 8000e44:	003d0900 	.word	0x003d0900
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20000010 	.word	0x20000010

08000e50 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d006      	beq.n	8000e70 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000e62:	4909      	ldr	r1, [pc, #36]	; (8000e88 <RCC_AHBPeriphClockCmd+0x38>)
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <RCC_AHBPeriphClockCmd+0x38>)
 8000e66:	695a      	ldr	r2, [r3, #20]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000e6e:	e006      	b.n	8000e7e <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000e70:	4905      	ldr	r1, [pc, #20]	; (8000e88 <RCC_AHBPeriphClockCmd+0x38>)
 8000e72:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <RCC_AHBPeriphClockCmd+0x38>)
 8000e74:	695a      	ldr	r2, [r3, #20]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	614b      	str	r3, [r1, #20]
}
 8000e7e:	bf00      	nop
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr
 8000e88:	40021000 	.word	0x40021000

08000e8c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e98:	78fb      	ldrb	r3, [r7, #3]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d006      	beq.n	8000eac <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000e9e:	4909      	ldr	r1, [pc, #36]	; (8000ec4 <RCC_APB2PeriphClockCmd+0x38>)
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <RCC_APB2PeriphClockCmd+0x38>)
 8000ea2:	699a      	ldr	r2, [r3, #24]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000eaa:	e006      	b.n	8000eba <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000eac:	4905      	ldr	r1, [pc, #20]	; (8000ec4 <RCC_APB2PeriphClockCmd+0x38>)
 8000eae:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <RCC_APB2PeriphClockCmd+0x38>)
 8000eb0:	699a      	ldr	r2, [r3, #24]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	618b      	str	r3, [r1, #24]
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr
 8000ec4:	40021000 	.word	0x40021000

08000ec8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ed4:	78fb      	ldrb	r3, [r7, #3]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d006      	beq.n	8000ee8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000eda:	4909      	ldr	r1, [pc, #36]	; (8000f00 <RCC_APB1PeriphClockCmd+0x38>)
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <RCC_APB1PeriphClockCmd+0x38>)
 8000ede:	69da      	ldr	r2, [r3, #28]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000ee6:	e006      	b.n	8000ef6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000ee8:	4905      	ldr	r1, [pc, #20]	; (8000f00 <RCC_APB1PeriphClockCmd+0x38>)
 8000eea:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <RCC_APB1PeriphClockCmd+0x38>)
 8000eec:	69da      	ldr	r2, [r3, #28]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	61cb      	str	r3, [r1, #28]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr
 8000f00:	40021000 	.word	0x40021000

08000f04 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000f18:	89fb      	ldrh	r3, [r7, #14]
 8000f1a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000f1e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	881a      	ldrh	r2, [r3, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	885b      	ldrh	r3, [r3, #2]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f30:	4313      	orrs	r3, r2
 8000f32:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f40:	4313      	orrs	r3, r2
 8000f42:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	89fb      	ldrh	r3, [r7, #14]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	89fa      	ldrh	r2, [r7, #14]
 8000f66:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	8b9b      	ldrh	r3, [r3, #28]
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	8a1a      	ldrh	r2, [r3, #16]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	821a      	strh	r2, [r3, #16]
}
 8000f80:	bf00      	nop
 8000f82:	3714      	adds	r7, #20
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bc80      	pop	{r7}
 8000f88:	4770      	bx	lr

08000f8a <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	821a      	strh	r2, [r3, #16]
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fde:	78fb      	ldrb	r3, [r7, #3]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d008      	beq.n	8000ff6 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8000ff4:	e007      	b.n	8001006 <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	881b      	ldrh	r3, [r3, #0]
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001000:	b29a      	uxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	801a      	strh	r2, [r3, #0]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr

08001010 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI/I2S DMA transfer request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	460b      	mov	r3, r1
 800101a:	807b      	strh	r3, [r7, #2]
 800101c:	4613      	mov	r3, r2
 800101e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 8001020:	787b      	ldrb	r3, [r7, #1]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d008      	beq.n	8001038 <SPI_I2S_DMACmd+0x28>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	889b      	ldrh	r3, [r3, #4]
 800102a:	b29a      	uxth	r2, r3
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	4313      	orrs	r3, r2
 8001030:	b29a      	uxth	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 8001036:	e009      	b.n	800104c <SPI_I2S_DMACmd+0x3c>
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	889b      	ldrh	r3, [r3, #4]
 800103c:	b29a      	uxth	r2, r3
 800103e:	887b      	ldrh	r3, [r7, #2]
 8001040:	43db      	mvns	r3, r3
 8001042:	b29b      	uxth	r3, r3
 8001044:	4013      	ands	r3, r2
 8001046:	b29a      	uxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	809a      	strh	r2, [r3, #4]
}
 800104c:	bf00      	nop
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr
	...

08001058 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a2e      	ldr	r2, [pc, #184]	; (8001128 <TIM_TimeBaseInit+0xd0>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d013      	beq.n	800109c <TIM_TimeBaseInit+0x44>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a2d      	ldr	r2, [pc, #180]	; (800112c <TIM_TimeBaseInit+0xd4>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d00f      	beq.n	800109c <TIM_TimeBaseInit+0x44>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001082:	d00b      	beq.n	800109c <TIM_TimeBaseInit+0x44>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a2a      	ldr	r2, [pc, #168]	; (8001130 <TIM_TimeBaseInit+0xd8>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d007      	beq.n	800109c <TIM_TimeBaseInit+0x44>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a29      	ldr	r2, [pc, #164]	; (8001134 <TIM_TimeBaseInit+0xdc>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d003      	beq.n	800109c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a28      	ldr	r2, [pc, #160]	; (8001138 <TIM_TimeBaseInit+0xe0>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d108      	bne.n	80010ae <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800109c:	89fb      	ldrh	r3, [r7, #14]
 800109e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010a2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	885a      	ldrh	r2, [r3, #2]
 80010a8:	89fb      	ldrh	r3, [r7, #14]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a22      	ldr	r2, [pc, #136]	; (800113c <TIM_TimeBaseInit+0xe4>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d00c      	beq.n	80010d0 <TIM_TimeBaseInit+0x78>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a21      	ldr	r2, [pc, #132]	; (8001140 <TIM_TimeBaseInit+0xe8>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d008      	beq.n	80010d0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80010c4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	88da      	ldrh	r2, [r3, #6]
 80010ca:	89fb      	ldrh	r3, [r7, #14]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	89fa      	ldrh	r2, [r7, #14]
 80010d4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	889a      	ldrh	r2, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	881a      	ldrh	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a0f      	ldr	r2, [pc, #60]	; (8001128 <TIM_TimeBaseInit+0xd0>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d00f      	beq.n	800110e <TIM_TimeBaseInit+0xb6>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a0e      	ldr	r2, [pc, #56]	; (800112c <TIM_TimeBaseInit+0xd4>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d00b      	beq.n	800110e <TIM_TimeBaseInit+0xb6>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a12      	ldr	r2, [pc, #72]	; (8001144 <TIM_TimeBaseInit+0xec>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d007      	beq.n	800110e <TIM_TimeBaseInit+0xb6>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a11      	ldr	r2, [pc, #68]	; (8001148 <TIM_TimeBaseInit+0xf0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d003      	beq.n	800110e <TIM_TimeBaseInit+0xb6>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a10      	ldr	r2, [pc, #64]	; (800114c <TIM_TimeBaseInit+0xf4>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d104      	bne.n	8001118 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	7a1b      	ldrb	r3, [r3, #8]
 8001112:	b29a      	uxth	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2201      	movs	r2, #1
 800111c:	829a      	strh	r2, [r3, #20]
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	40012c00 	.word	0x40012c00
 800112c:	40013400 	.word	0x40013400
 8001130:	40000400 	.word	0x40000400
 8001134:	40000800 	.word	0x40000800
 8001138:	40000c00 	.word	0x40000c00
 800113c:	40001000 	.word	0x40001000
 8001140:	40001400 	.word	0x40001400
 8001144:	40014000 	.word	0x40014000
 8001148:	40014400 	.word	0x40014400
 800114c:	40014800 	.word	0x40014800

08001150 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10f      	bne.n	8001182 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	8859      	ldrh	r1, [r3, #2]
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	889a      	ldrh	r2, [r3, #4]
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	891b      	ldrh	r3, [r3, #8]
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 f94e 	bl	8001410 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	88db      	ldrh	r3, [r3, #6]
 8001178:	4619      	mov	r1, r3
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 f88c 	bl	8001298 <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001180:	e036      	b.n	80011f0 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	2b04      	cmp	r3, #4
 8001188:	d10f      	bne.n	80011aa <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	8859      	ldrh	r1, [r3, #2]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	889a      	ldrh	r2, [r3, #4]
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	891b      	ldrh	r3, [r3, #8]
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 f9aa 	bl	80014f0 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	88db      	ldrh	r3, [r3, #6]
 80011a0:	4619      	mov	r1, r3
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 f893 	bl	80012ce <TIM_SetIC2Prescaler>
}
 80011a8:	e022      	b.n	80011f0 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	881b      	ldrh	r3, [r3, #0]
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d10f      	bne.n	80011d2 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	8859      	ldrh	r1, [r3, #2]
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	889a      	ldrh	r2, [r3, #4]
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	891b      	ldrh	r3, [r3, #8]
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f000 fa10 	bl	80015e4 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	88db      	ldrh	r3, [r3, #6]
 80011c8:	4619      	mov	r1, r3
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f000 f89c 	bl	8001308 <TIM_SetIC3Prescaler>
}
 80011d0:	e00e      	b.n	80011f0 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	8859      	ldrh	r1, [r3, #2]
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	889a      	ldrh	r2, [r3, #4]
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	891b      	ldrh	r3, [r3, #8]
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f000 fa76 	bl	80016d0 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	88db      	ldrh	r3, [r3, #6]
 80011e8:	4619      	mov	r1, r3
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 f8a7 	bl	800133e <TIM_SetIC4Prescaler>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001206:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	721a      	strb	r2, [r3, #8]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800122a:	b480      	push	{r7}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2201      	movs	r2, #1
 8001242:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	811a      	strh	r2, [r3, #8]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr

0800125a <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800125a:	b480      	push	{r7}
 800125c:	b083      	sub	sp, #12
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
 8001262:	460b      	mov	r3, r1
 8001264:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001266:	78fb      	ldrb	r3, [r7, #3]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d008      	beq.n	800127e <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	b29b      	uxth	r3, r3
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	b29a      	uxth	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800127c:	e007      	b.n	800128e <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	b29b      	uxth	r3, r3
 8001284:	f023 0301 	bic.w	r3, r3, #1
 8001288:	b29a      	uxth	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	801a      	strh	r2, [r3, #0]
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	8b1b      	ldrh	r3, [r3, #24]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	f023 030c 	bic.w	r3, r3, #12
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	8b1b      	ldrh	r3, [r3, #24]
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	887b      	ldrh	r3, [r7, #2]
 80012bc:	4313      	orrs	r3, r2
 80012be:	b29a      	uxth	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	831a      	strh	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr

080012ce <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	8b1b      	ldrh	r3, [r3, #24]
 80012de:	b29b      	uxth	r3, r3
 80012e0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	8b1b      	ldrh	r3, [r3, #24]
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	887b      	ldrh	r3, [r7, #2]
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	4313      	orrs	r3, r2
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	831a      	strh	r2, [r3, #24]
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	460b      	mov	r3, r1
 8001312:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	8b9b      	ldrh	r3, [r3, #28]
 8001318:	b29b      	uxth	r3, r3
 800131a:	f023 030c 	bic.w	r3, r3, #12
 800131e:	b29a      	uxth	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	8b9b      	ldrh	r3, [r3, #28]
 8001328:	b29a      	uxth	r2, r3
 800132a:	887b      	ldrh	r3, [r7, #2]
 800132c:	4313      	orrs	r3, r2
 800132e:	b29a      	uxth	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	839a      	strh	r2, [r3, #28]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
 8001346:	460b      	mov	r3, r1
 8001348:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	8b9b      	ldrh	r3, [r3, #28]
 800134e:	b29b      	uxth	r3, r3
 8001350:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001354:	b29a      	uxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	8b9b      	ldrh	r3, [r3, #28]
 800135e:	b29a      	uxth	r2, r3
 8001360:	887b      	ldrh	r3, [r7, #2]
 8001362:	021b      	lsls	r3, r3, #8
 8001364:	b29b      	uxth	r3, r3
 8001366:	4313      	orrs	r3, r2
 8001368:	b29a      	uxth	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	839a      	strh	r2, [r3, #28]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001384:	b29b      	uxth	r3, r3
}
 8001386:	4618      	mov	r0, r3
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800139c:	b29b      	uxth	r3, r3
}
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80013b4:	b29b      	uxth	r3, r3
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80013ce:	b29b      	uxth	r3, r3
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr

080013da <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 80013da:	b480      	push	{r7}
 80013dc:	b085      	sub	sp, #20
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	460b      	mov	r3, r1
 80013e4:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80013e6:	2300      	movs	r3, #0
 80013e8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	8a1b      	ldrh	r3, [r3, #16]
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	4013      	ands	r3, r2
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d002      	beq.n	8001400 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80013fa:	2301      	movs	r3, #1
 80013fc:	73fb      	strb	r3, [r7, #15]
 80013fe:	e001      	b.n	8001404 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001400:	2300      	movs	r3, #0
 8001402:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001410:	b480      	push	{r7}
 8001412:	b087      	sub	sp, #28
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	4608      	mov	r0, r1
 800141a:	4611      	mov	r1, r2
 800141c:	461a      	mov	r2, r3
 800141e:	4603      	mov	r3, r0
 8001420:	817b      	strh	r3, [r7, #10]
 8001422:	460b      	mov	r3, r1
 8001424:	813b      	strh	r3, [r7, #8]
 8001426:	4613      	mov	r3, r2
 8001428:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	82bb      	strh	r3, [r7, #20]
 800142e:	2300      	movs	r3, #0
 8001430:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	8c1b      	ldrh	r3, [r3, #32]
 8001436:	b29b      	uxth	r3, r3
 8001438:	f023 0301 	bic.w	r3, r3, #1
 800143c:	b29a      	uxth	r2, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	8b1b      	ldrh	r3, [r3, #24]
 8001446:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	8c1b      	ldrh	r3, [r3, #32]
 800144c:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 800144e:	8abb      	ldrh	r3, [r7, #20]
 8001450:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001454:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	b29a      	uxth	r2, r3
 800145c:	893b      	ldrh	r3, [r7, #8]
 800145e:	4313      	orrs	r3, r2
 8001460:	b29a      	uxth	r2, r3
 8001462:	8abb      	ldrh	r3, [r7, #20]
 8001464:	4313      	orrs	r3, r2
 8001466:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4a1c      	ldr	r2, [pc, #112]	; (80014dc <TI1_Config+0xcc>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d013      	beq.n	8001498 <TI1_Config+0x88>
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	4a1b      	ldr	r2, [pc, #108]	; (80014e0 <TI1_Config+0xd0>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d00f      	beq.n	8001498 <TI1_Config+0x88>
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800147e:	d00b      	beq.n	8001498 <TI1_Config+0x88>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4a18      	ldr	r2, [pc, #96]	; (80014e4 <TI1_Config+0xd4>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d007      	beq.n	8001498 <TI1_Config+0x88>
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	4a17      	ldr	r2, [pc, #92]	; (80014e8 <TI1_Config+0xd8>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d003      	beq.n	8001498 <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4a16      	ldr	r2, [pc, #88]	; (80014ec <TI1_Config+0xdc>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d10b      	bne.n	80014b0 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8001498:	8afb      	ldrh	r3, [r7, #22]
 800149a:	f023 0302 	bic.w	r3, r3, #2
 800149e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80014a0:	897a      	ldrh	r2, [r7, #10]
 80014a2:	8afb      	ldrh	r3, [r7, #22]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	82fb      	strh	r3, [r7, #22]
 80014ae:	e00a      	b.n	80014c6 <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80014b0:	8afb      	ldrh	r3, [r7, #22]
 80014b2:	f023 030a 	bic.w	r3, r3, #10
 80014b6:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80014b8:	897a      	ldrh	r2, [r7, #10]
 80014ba:	8afb      	ldrh	r3, [r7, #22]
 80014bc:	4313      	orrs	r3, r2
 80014be:	b29b      	uxth	r3, r3
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8aba      	ldrh	r2, [r7, #20]
 80014ca:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	8afa      	ldrh	r2, [r7, #22]
 80014d0:	841a      	strh	r2, [r3, #32]
}
 80014d2:	bf00      	nop
 80014d4:	371c      	adds	r7, #28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	40012c00 	.word	0x40012c00
 80014e0:	40013400 	.word	0x40013400
 80014e4:	40000400 	.word	0x40000400
 80014e8:	40000800 	.word	0x40000800
 80014ec:	40000c00 	.word	0x40000c00

080014f0 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b087      	sub	sp, #28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	4608      	mov	r0, r1
 80014fa:	4611      	mov	r1, r2
 80014fc:	461a      	mov	r2, r3
 80014fe:	4603      	mov	r3, r0
 8001500:	817b      	strh	r3, [r7, #10]
 8001502:	460b      	mov	r3, r1
 8001504:	813b      	strh	r3, [r7, #8]
 8001506:	4613      	mov	r3, r2
 8001508:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	82bb      	strh	r3, [r7, #20]
 800150e:	2300      	movs	r3, #0
 8001510:	82fb      	strh	r3, [r7, #22]
 8001512:	2300      	movs	r3, #0
 8001514:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	8c1b      	ldrh	r3, [r3, #32]
 800151a:	b29b      	uxth	r3, r3
 800151c:	f023 0310 	bic.w	r3, r3, #16
 8001520:	b29a      	uxth	r2, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	8b1b      	ldrh	r3, [r3, #24]
 800152a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	8c1b      	ldrh	r3, [r3, #32]
 8001530:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001532:	897b      	ldrh	r3, [r7, #10]
 8001534:	011b      	lsls	r3, r3, #4
 8001536:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8001538:	8abb      	ldrh	r3, [r7, #20]
 800153a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800153e:	051b      	lsls	r3, r3, #20
 8001540:	0d1b      	lsrs	r3, r3, #20
 8001542:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001544:	88fb      	ldrh	r3, [r7, #6]
 8001546:	031b      	lsls	r3, r3, #12
 8001548:	b29a      	uxth	r2, r3
 800154a:	8abb      	ldrh	r3, [r7, #20]
 800154c:	4313      	orrs	r3, r2
 800154e:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001550:	893b      	ldrh	r3, [r7, #8]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b29a      	uxth	r2, r3
 8001556:	8abb      	ldrh	r3, [r7, #20]
 8001558:	4313      	orrs	r3, r2
 800155a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4a1c      	ldr	r2, [pc, #112]	; (80015d0 <TI2_Config+0xe0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d013      	beq.n	800158c <TI2_Config+0x9c>
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4a1b      	ldr	r2, [pc, #108]	; (80015d4 <TI2_Config+0xe4>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d00f      	beq.n	800158c <TI2_Config+0x9c>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001572:	d00b      	beq.n	800158c <TI2_Config+0x9c>
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4a18      	ldr	r2, [pc, #96]	; (80015d8 <TI2_Config+0xe8>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d007      	beq.n	800158c <TI2_Config+0x9c>
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <TI2_Config+0xec>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d003      	beq.n	800158c <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	4a16      	ldr	r2, [pc, #88]	; (80015e0 <TI2_Config+0xf0>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d10b      	bne.n	80015a4 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 800158c:	8afb      	ldrh	r3, [r7, #22]
 800158e:	f023 0320 	bic.w	r3, r3, #32
 8001592:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001594:	8a7a      	ldrh	r2, [r7, #18]
 8001596:	8afb      	ldrh	r3, [r7, #22]
 8001598:	4313      	orrs	r3, r2
 800159a:	b29b      	uxth	r3, r3
 800159c:	f043 0310 	orr.w	r3, r3, #16
 80015a0:	82fb      	strh	r3, [r7, #22]
 80015a2:	e00a      	b.n	80015ba <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80015a4:	8afb      	ldrh	r3, [r7, #22]
 80015a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80015aa:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 80015ac:	897a      	ldrh	r2, [r7, #10]
 80015ae:	8afb      	ldrh	r3, [r7, #22]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	f043 0310 	orr.w	r3, r3, #16
 80015b8:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	8aba      	ldrh	r2, [r7, #20]
 80015be:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	8afa      	ldrh	r2, [r7, #22]
 80015c4:	841a      	strh	r2, [r3, #32]
}
 80015c6:	bf00      	nop
 80015c8:	371c      	adds	r7, #28
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr
 80015d0:	40012c00 	.word	0x40012c00
 80015d4:	40013400 	.word	0x40013400
 80015d8:	40000400 	.word	0x40000400
 80015dc:	40000800 	.word	0x40000800
 80015e0:	40000c00 	.word	0x40000c00

080015e4 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b087      	sub	sp, #28
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	4608      	mov	r0, r1
 80015ee:	4611      	mov	r1, r2
 80015f0:	461a      	mov	r2, r3
 80015f2:	4603      	mov	r3, r0
 80015f4:	817b      	strh	r3, [r7, #10]
 80015f6:	460b      	mov	r3, r1
 80015f8:	813b      	strh	r3, [r7, #8]
 80015fa:	4613      	mov	r3, r2
 80015fc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	82bb      	strh	r3, [r7, #20]
 8001602:	2300      	movs	r3, #0
 8001604:	82fb      	strh	r3, [r7, #22]
 8001606:	2300      	movs	r3, #0
 8001608:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8c1b      	ldrh	r3, [r3, #32]
 800160e:	b29b      	uxth	r3, r3
 8001610:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001614:	b29a      	uxth	r2, r3
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	8b9b      	ldrh	r3, [r3, #28]
 800161e:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	8c1b      	ldrh	r3, [r3, #32]
 8001624:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8001626:	897b      	ldrh	r3, [r7, #10]
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 800162c:	8abb      	ldrh	r3, [r7, #20]
 800162e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001632:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001634:	88fb      	ldrh	r3, [r7, #6]
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	b29a      	uxth	r2, r3
 800163a:	893b      	ldrh	r3, [r7, #8]
 800163c:	4313      	orrs	r3, r2
 800163e:	b29a      	uxth	r2, r3
 8001640:	8abb      	ldrh	r3, [r7, #20]
 8001642:	4313      	orrs	r3, r2
 8001644:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4a1c      	ldr	r2, [pc, #112]	; (80016bc <TI3_Config+0xd8>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d013      	beq.n	8001676 <TI3_Config+0x92>
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	4a1b      	ldr	r2, [pc, #108]	; (80016c0 <TI3_Config+0xdc>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d00f      	beq.n	8001676 <TI3_Config+0x92>
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800165c:	d00b      	beq.n	8001676 <TI3_Config+0x92>
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	4a18      	ldr	r2, [pc, #96]	; (80016c4 <TI3_Config+0xe0>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d007      	beq.n	8001676 <TI3_Config+0x92>
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <TI3_Config+0xe4>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d003      	beq.n	8001676 <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4a16      	ldr	r2, [pc, #88]	; (80016cc <TI3_Config+0xe8>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d10b      	bne.n	800168e <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 8001676:	8afb      	ldrh	r3, [r7, #22]
 8001678:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800167c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800167e:	8a7a      	ldrh	r2, [r7, #18]
 8001680:	8afb      	ldrh	r3, [r7, #22]
 8001682:	4313      	orrs	r3, r2
 8001684:	b29b      	uxth	r3, r3
 8001686:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800168a:	82fb      	strh	r3, [r7, #22]
 800168c:	e00a      	b.n	80016a4 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800168e:	8afb      	ldrh	r3, [r7, #22]
 8001690:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001694:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8001696:	897a      	ldrh	r2, [r7, #10]
 8001698:	8afb      	ldrh	r3, [r7, #22]
 800169a:	4313      	orrs	r3, r2
 800169c:	b29b      	uxth	r3, r3
 800169e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016a2:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	8aba      	ldrh	r2, [r7, #20]
 80016a8:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	8afa      	ldrh	r2, [r7, #22]
 80016ae:	841a      	strh	r2, [r3, #32]
}
 80016b0:	bf00      	nop
 80016b2:	371c      	adds	r7, #28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40012c00 	.word	0x40012c00
 80016c0:	40013400 	.word	0x40013400
 80016c4:	40000400 	.word	0x40000400
 80016c8:	40000800 	.word	0x40000800
 80016cc:	40000c00 	.word	0x40000c00

080016d0 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b087      	sub	sp, #28
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	4608      	mov	r0, r1
 80016da:	4611      	mov	r1, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	4603      	mov	r3, r0
 80016e0:	817b      	strh	r3, [r7, #10]
 80016e2:	460b      	mov	r3, r1
 80016e4:	813b      	strh	r3, [r7, #8]
 80016e6:	4613      	mov	r3, r2
 80016e8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	82bb      	strh	r3, [r7, #20]
 80016ee:	2300      	movs	r3, #0
 80016f0:	82fb      	strh	r3, [r7, #22]
 80016f2:	2300      	movs	r3, #0
 80016f4:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	8c1b      	ldrh	r3, [r3, #32]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001700:	b29a      	uxth	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8b9b      	ldrh	r3, [r3, #28]
 800170a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	8c1b      	ldrh	r3, [r3, #32]
 8001710:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8001712:	897b      	ldrh	r3, [r7, #10]
 8001714:	031b      	lsls	r3, r3, #12
 8001716:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8001718:	8abb      	ldrh	r3, [r7, #20]
 800171a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800171e:	051b      	lsls	r3, r3, #20
 8001720:	0d1b      	lsrs	r3, r3, #20
 8001722:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001724:	893b      	ldrh	r3, [r7, #8]
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	b29a      	uxth	r2, r3
 800172a:	8abb      	ldrh	r3, [r7, #20]
 800172c:	4313      	orrs	r3, r2
 800172e:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001730:	88fb      	ldrh	r3, [r7, #6]
 8001732:	031b      	lsls	r3, r3, #12
 8001734:	b29a      	uxth	r2, r3
 8001736:	8abb      	ldrh	r3, [r7, #20]
 8001738:	4313      	orrs	r3, r2
 800173a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4a1d      	ldr	r2, [pc, #116]	; (80017b4 <TI4_Config+0xe4>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d013      	beq.n	800176c <TI4_Config+0x9c>
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4a1c      	ldr	r2, [pc, #112]	; (80017b8 <TI4_Config+0xe8>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d00f      	beq.n	800176c <TI4_Config+0x9c>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001752:	d00b      	beq.n	800176c <TI4_Config+0x9c>
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4a19      	ldr	r2, [pc, #100]	; (80017bc <TI4_Config+0xec>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d007      	beq.n	800176c <TI4_Config+0x9c>
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4a18      	ldr	r2, [pc, #96]	; (80017c0 <TI4_Config+0xf0>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d003      	beq.n	800176c <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	4a17      	ldr	r2, [pc, #92]	; (80017c4 <TI4_Config+0xf4>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d10b      	bne.n	8001784 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 800176c:	8afb      	ldrh	r3, [r7, #22]
 800176e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001772:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001774:	8a7a      	ldrh	r2, [r7, #18]
 8001776:	8afb      	ldrh	r3, [r7, #22]
 8001778:	4313      	orrs	r3, r2
 800177a:	b29b      	uxth	r3, r3
 800177c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001780:	82fb      	strh	r3, [r7, #22]
 8001782:	e00c      	b.n	800179e <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8001784:	8afb      	ldrh	r3, [r7, #22]
 8001786:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800178a:	045b      	lsls	r3, r3, #17
 800178c:	0c5b      	lsrs	r3, r3, #17
 800178e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8001790:	897a      	ldrh	r2, [r7, #10]
 8001792:	8afb      	ldrh	r3, [r7, #22]
 8001794:	4313      	orrs	r3, r2
 8001796:	b29b      	uxth	r3, r3
 8001798:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800179c:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	8aba      	ldrh	r2, [r7, #20]
 80017a2:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	8afa      	ldrh	r2, [r7, #22]
 80017a8:	841a      	strh	r2, [r3, #32]
}
 80017aa:	bf00      	nop
 80017ac:	371c      	adds	r7, #28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	40012c00 	.word	0x40012c00
 80017b8:	40013400 	.word	0x40013400
 80017bc:	40000400 	.word	0x40000400
 80017c0:	40000800 	.word	0x40000800
 80017c4:	40000c00 	.word	0x40000c00

080017c8 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08c      	sub	sp, #48	; 0x30
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017d6:	2300      	movs	r3, #0
 80017d8:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80017de:	2300      	movs	r3, #0
 80017e0:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	8a1b      	ldrh	r3, [r3, #16]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80017f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017f4:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80017f8:	4013      	ands	r3, r2
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	88db      	ldrh	r3, [r3, #6]
 8001800:	461a      	mov	r2, r3
 8001802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001804:	4313      	orrs	r3, r2
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180a:	b29a      	uxth	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	899b      	ldrh	r3, [r3, #12]
 8001814:	b29b      	uxth	r3, r3
 8001816:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001818:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800181a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800181e:	4013      	ands	r3, r2
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	889a      	ldrh	r2, [r3, #4]
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	891b      	ldrh	r3, [r3, #8]
 800182a:	4313      	orrs	r3, r2
 800182c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001832:	4313      	orrs	r3, r2
 8001834:	b29b      	uxth	r3, r3
 8001836:	461a      	mov	r2, r3
 8001838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183a:	4313      	orrs	r3, r2
 800183c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800183e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001840:	b29a      	uxth	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	8a9b      	ldrh	r3, [r3, #20]
 800184a:	b29b      	uxth	r3, r3
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800184e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001850:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001854:	4013      	ands	r3, r2
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	899b      	ldrh	r3, [r3, #12]
 800185c:	461a      	mov	r2, r3
 800185e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001860:	4313      	orrs	r3, r2
 8001862:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001866:	b29a      	uxth	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fa3d 	bl	8000cf0 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	4a2e      	ldr	r2, [pc, #184]	; (8001934 <USART_Init+0x16c>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d102      	bne.n	8001884 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
 8001882:	e001      	b.n	8001888 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	899b      	ldrh	r3, [r3, #12]
 800188c:	b29b      	uxth	r3, r3
 800188e:	b21b      	sxth	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	da0c      	bge.n	80018ae <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001894:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	009a      	lsls	r2, r3, #2
 800189e:	441a      	add	r2, r3
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
 80018ac:	e00b      	b.n	80018c6 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80018ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018b0:	4613      	mov	r3, r2
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	009a      	lsls	r2, r3, #2
 80018b8:	441a      	add	r2, r3
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	4a1b      	ldr	r2, [pc, #108]	; (8001938 <USART_Init+0x170>)
 80018ca:	fba2 2303 	umull	r2, r3, r2, r3
 80018ce:	095b      	lsrs	r3, r3, #5
 80018d0:	011b      	lsls	r3, r3, #4
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80018d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	2264      	movs	r2, #100	; 0x64
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	899b      	ldrh	r3, [r3, #12]
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	b21b      	sxth	r3, r3
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	da0c      	bge.n	800190a <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80018f0:	6a3b      	ldr	r3, [r7, #32]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	3332      	adds	r3, #50	; 0x32
 80018f6:	4a10      	ldr	r2, [pc, #64]	; (8001938 <USART_Init+0x170>)
 80018f8:	fba2 2303 	umull	r2, r3, r2, r3
 80018fc:	095b      	lsrs	r3, r3, #5
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001904:	4313      	orrs	r3, r2
 8001906:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001908:	e00b      	b.n	8001922 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800190a:	6a3b      	ldr	r3, [r7, #32]
 800190c:	011b      	lsls	r3, r3, #4
 800190e:	3332      	adds	r3, #50	; 0x32
 8001910:	4a09      	ldr	r2, [pc, #36]	; (8001938 <USART_Init+0x170>)
 8001912:	fba2 2303 	umull	r2, r3, r2, r3
 8001916:	095b      	lsrs	r3, r3, #5
 8001918:	f003 030f 	and.w	r3, r3, #15
 800191c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800191e:	4313      	orrs	r3, r2
 8001920:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001924:	b29a      	uxth	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	811a      	strh	r2, [r3, #8]
}
 800192a:	bf00      	nop
 800192c:	3730      	adds	r7, #48	; 0x30
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40013800 	.word	0x40013800
 8001938:	51eb851f 	.word	0x51eb851f

0800193c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001948:	78fb      	ldrb	r3, [r7, #3]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d008      	beq.n	8001960 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	899b      	ldrh	r3, [r3, #12]
 8001952:	b29b      	uxth	r3, r3
 8001954:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001958:	b29a      	uxth	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800195e:	e007      	b.n	8001970 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	899b      	ldrh	r3, [r3, #12]
 8001964:	b29b      	uxth	r3, r3
 8001966:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800196a:	b29a      	uxth	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	819a      	strh	r2, [r3, #12]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr

0800197a <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	460b      	mov	r3, r1
 8001984:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001986:	887b      	ldrh	r3, [r7, #2]
 8001988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800198c:	b29a      	uxth	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	809a      	strh	r2, [r3, #4]
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	889b      	ldrh	r3, [r3, #4]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019ae:	b29b      	uxth	r3, r3
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b085      	sub	sp, #20
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	460b      	mov	r3, r1
 80019c4:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	887b      	ldrh	r3, [r7, #2]
 80019d2:	4013      	ands	r3, r2
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d002      	beq.n	80019e0 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80019da:	2301      	movs	r3, #1
 80019dc:	73fb      	strb	r3, [r7, #15]
 80019de:	e001      	b.n	80019e4 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <_ZN3DMD11ClearScreenEh>:

/*--------------------------------------------------------------------------------------
 Clear the screen in DMD RAM
 --------------------------------------------------------------------------------------*/
void DMD::ClearScreen(uint8_t bNormal)
{
 80019f0:	b508      	push	{r3, lr}
	if (bNormal) // clear all pixels
 80019f2:	b939      	cbnz	r1, 8001a04 <_ZN3DMD11ClearScreenEh+0x14>
	memset(m_bDMDScreenRAM, 0xFF, DMD_RAM_SIZE_BYTES * m_DisplaysTotal);
	else // set all pixels
	memset(m_bDMDScreenRAM, 0x00, DMD_RAM_SIZE_BYTES * m_DisplaysTotal);
 80019f4:	f890 2116 	ldrb.w	r2, [r0, #278]	; 0x116
 80019f8:	0192      	lsls	r2, r2, #6
 80019fa:	2100      	movs	r1, #0
 80019fc:	6800      	ldr	r0, [r0, #0]
 80019fe:	f001 fb2f 	bl	8003060 <memset>
 8001a02:	bd08      	pop	{r3, pc}
	memset(m_bDMDScreenRAM, 0xFF, DMD_RAM_SIZE_BYTES * m_DisplaysTotal);
 8001a04:	f890 2116 	ldrb.w	r2, [r0, #278]	; 0x116
 8001a08:	0192      	lsls	r2, r2, #6
 8001a0a:	21ff      	movs	r1, #255	; 0xff
 8001a0c:	6800      	ldr	r0, [r0, #0]
 8001a0e:	f001 fb27 	bl	8003060 <memset>
 8001a12:	bd08      	pop	{r3, pc}

08001a14 <_ZN3DMDC1Ehh>:
DMD::DMD(uint8_t panelsWide, uint8_t panelsHigh)
 8001a14:	b570      	push	{r4, r5, r6, lr}
 8001a16:	4604      	mov	r4, r0
 8001a18:	460e      	mov	r6, r1
 8001a1a:	4615      	mov	r5, r2
 8001a1c:	f500 709c 	add.w	r0, r0, #312	; 0x138
 8001a20:	f000 fc36 	bl	8002290 <_ZN8CTimeoutC1Ev>
	m_DisplaysWide = panelsWide;
 8001a24:	f884 6114 	strb.w	r6, [r4, #276]	; 0x114
	m_DisplaysHigh = panelsHigh;
 8001a28:	f884 5115 	strb.w	r5, [r4, #277]	; 0x115
	m_DisplaysTotal = m_DisplaysWide * m_DisplaysHigh;
 8001a2c:	fb05 f006 	mul.w	r0, r5, r6
 8001a30:	b2c0      	uxtb	r0, r0
 8001a32:	f884 0116 	strb.w	r0, [r4, #278]	; 0x116
	m_row1 = m_DisplaysTotal << 4;
 8001a36:	0103      	lsls	r3, r0, #4
 8001a38:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
	m_row2 = m_DisplaysTotal << 5;
 8001a3c:	0143      	lsls	r3, r0, #5
 8001a3e:	f8a4 311a 	strh.w	r3, [r4, #282]	; 0x11a
	m_row3 = ((m_DisplaysTotal << 2) * 3) << 2;
 8001a42:	00c3      	lsls	r3, r0, #3
 8001a44:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	f8a4 311c 	strh.w	r3, [r4, #284]	; 0x11c
	m_bDMDScreenRAM = (uint8_t *)malloc(m_DisplaysTotal * DMD_RAM_SIZE_BYTES);
 8001a4e:	0180      	lsls	r0, r0, #6
 8001a50:	f001 f8ea 	bl	8002c28 <malloc>
 8001a54:	6020      	str	r0, [r4, #0]
	ClearScreen(true);
 8001a56:	2101      	movs	r1, #1
 8001a58:	4620      	mov	r0, r4
 8001a5a:	f7ff ffc9 	bl	80019f0 <_ZN3DMD11ClearScreenEh>
	m_bDMDByte = 0;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
	m_State = SBuffering;
 8001a64:	f884 3530 	strb.w	r3, [r4, #1328]	; 0x530
}
 8001a68:	4620      	mov	r0, r4
 8001a6a:	bd70      	pop	{r4, r5, r6, pc}

08001a6c <_ZN3DMD4InitEP11SPI_TypeDefP4IDmaP6ITimerP5IGpioS7_S7_S7_>:
{
 8001a6c:	b570      	push	{r4, r5, r6, lr}
 8001a6e:	4604      	mov	r4, r0
 8001a70:	9d05      	ldr	r5, [sp, #20]
	m_pSpi = pSpi;
 8001a72:	f8c0 1130 	str.w	r1, [r0, #304]	; 0x130
	m_pDma = pDma;
 8001a76:	f8c0 2134 	str.w	r2, [r0, #308]	; 0x134
	m_timer.Init(pTimer);
 8001a7a:	f500 769c 	add.w	r6, r0, #312	; 0x138
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4630      	mov	r0, r6
 8001a82:	f000 fbe0 	bl	8002246 <_ZN8CTimeout4InitEP6ITimer>
	m_timer.SetExpiry(100);
 8001a86:	2164      	movs	r1, #100	; 0x64
 8001a88:	4630      	mov	r0, r6
 8001a8a:	f000 fbe8 	bl	800225e <_ZN8CTimeout9SetExpiryEt>
	m_PinSS = pSS;
 8001a8e:	9b04      	ldr	r3, [sp, #16]
 8001a90:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
	m_PinA = pPinA;
 8001a94:	f8c4 5120 	str.w	r5, [r4, #288]	; 0x120
	m_PinB = pPinB;
 8001a98:	9b06      	ldr	r3, [sp, #24]
 8001a9a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
	m_PinOE = pPinOE;
 8001a9e:	9b07      	ldr	r3, [sp, #28]
 8001aa0:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
	m_PinA->Clear();
 8001aa4:	682b      	ldr	r3, [r5, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	4628      	mov	r0, r5
 8001aaa:	4798      	blx	r3
	m_PinB->Clear();
 8001aac:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8001ab0:	6803      	ldr	r3, [r0, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	4798      	blx	r3
	m_PinOE->Clear();
 8001ab6:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 8001aba:	6803      	ldr	r3, [r0, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	4798      	blx	r3
	m_pDma->SetDirection(DMA_DIR_PeripheralDST);
 8001ac0:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8001ac4:	6803      	ldr	r3, [r0, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	2110      	movs	r1, #16
 8001aca:	4798      	blx	r3
	ClearScreen(true);
 8001acc:	2101      	movs	r1, #1
 8001ace:	4620      	mov	r0, r4
 8001ad0:	f7ff ff8e 	bl	80019f0 <_ZN3DMD11ClearScreenEh>
	m_bDMDByte = 0;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
 8001ada:	bd70      	pop	{r4, r5, r6, pc}

08001adc <_ZN3DMD7ExecuteEv>:
 Scan the dot matrix LED panel display, from the RAM mirror out to the display hardware.
 Call 4 times to scan the whole display which is made up of 4 interleaved rows within the 16 total rows.
 Insert the calls to this function into the main loop for the highest call rate, or from a timer interrupt
 --------------------------------------------------------------------------------------*/
void DMD::Execute()
{
 8001adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ade:	4604      	mov	r4, r0
	switch (m_State)
 8001ae0:	f890 3530 	ldrb.w	r3, [r0, #1328]	; 0x530
 8001ae4:	b153      	cbz	r3, 8001afc <_ZN3DMD7ExecuteEv+0x20>
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d05f      	beq.n	8001baa <_ZN3DMD7ExecuteEv+0xce>
			m_PinOE->Set(); // turn on the display again
			m_State = SBuffering;
		}
			break;
	}
	if (!m_timer.HasElapsed()) return;
 8001aea:	f504 749c 	add.w	r4, r4, #312	; 0x138
 8001aee:	4620      	mov	r0, r4
 8001af0:	f000 fbba 	bl	8002268 <_ZN8CTimeout10HasElapsedEv>
 8001af4:	2800      	cmp	r0, #0
 8001af6:	f040 80b7 	bne.w	8001c68 <_ZN3DMD7ExecuteEv+0x18c>
 8001afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			int16_t rowsize = m_DisplaysTotal << 2;
 8001afc:	f890 3116 	ldrb.w	r3, [r0, #278]	; 0x116
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	fa0f fe83 	sxth.w	lr, r3
			int16_t offset = rowsize * m_bDMDByte;
 8001b06:	f890 711e 	ldrb.w	r7, [r0, #286]	; 0x11e
 8001b0a:	fb07 f703 	mul.w	r7, r7, r3
 8001b0e:	b23f      	sxth	r7, r7
			for (int16_t i = 0; i < rowsize; i++)
 8001b10:	2300      	movs	r3, #0
			uint16_t size = 0;
 8001b12:	461d      	mov	r5, r3
			for (int16_t i = 0; i < rowsize; i++)
 8001b14:	4573      	cmp	r3, lr
 8001b16:	da2a      	bge.n	8001b6e <_ZN3DMD7ExecuteEv+0x92>
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i + m_row3];
 8001b18:	1c6a      	adds	r2, r5, #1
 8001b1a:	b292      	uxth	r2, r2
 8001b1c:	f8d4 c000 	ldr.w	ip, [r4]
 8001b20:	18fe      	adds	r6, r7, r3
 8001b22:	f9b4 111c 	ldrsh.w	r1, [r4, #284]	; 0x11c
 8001b26:	4431      	add	r1, r6
 8001b28:	f81c 0001 	ldrb.w	r0, [ip, r1]
 8001b2c:	1961      	adds	r1, r4, r5
 8001b2e:	f881 0148 	strb.w	r0, [r1, #328]	; 0x148
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i + m_row2];
 8001b32:	1ca9      	adds	r1, r5, #2
 8001b34:	b289      	uxth	r1, r1
 8001b36:	f9b4 011a 	ldrsh.w	r0, [r4, #282]	; 0x11a
 8001b3a:	4430      	add	r0, r6
 8001b3c:	f81c 0000 	ldrb.w	r0, [ip, r0]
 8001b40:	4422      	add	r2, r4
 8001b42:	f882 0148 	strb.w	r0, [r2, #328]	; 0x148
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i + m_row1];
 8001b46:	1cea      	adds	r2, r5, #3
 8001b48:	b292      	uxth	r2, r2
 8001b4a:	f9b4 0118 	ldrsh.w	r0, [r4, #280]	; 0x118
 8001b4e:	4430      	add	r0, r6
 8001b50:	f81c 0000 	ldrb.w	r0, [ip, r0]
 8001b54:	4421      	add	r1, r4
 8001b56:	f881 0148 	strb.w	r0, [r1, #328]	; 0x148
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i];
 8001b5a:	3504      	adds	r5, #4
 8001b5c:	b2ad      	uxth	r5, r5
 8001b5e:	f81c 1006 	ldrb.w	r1, [ip, r6]
 8001b62:	4422      	add	r2, r4
 8001b64:	f882 1148 	strb.w	r1, [r2, #328]	; 0x148
			for (int16_t i = 0; i < rowsize; i++)
 8001b68:	3301      	adds	r3, #1
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	e7d2      	b.n	8001b14 <_ZN3DMD7ExecuteEv+0x38>
			m_pDma->SetAddress((uint32_t)&m_pSpi->DR, (uint32_t)m_dmaCache);
 8001b6e:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8001b72:	6803      	ldr	r3, [r0, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	f8d4 1130 	ldr.w	r1, [r4, #304]	; 0x130
 8001b7a:	f504 72a4 	add.w	r2, r4, #328	; 0x148
 8001b7e:	310c      	adds	r1, #12
 8001b80:	4798      	blx	r3
			m_pDma->SetBufferSize(size);
 8001b82:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8001b86:	6803      	ldr	r3, [r0, #0]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	4629      	mov	r1, r5
 8001b8c:	4798      	blx	r3
			m_PinSS->Clear(); // chip select low
 8001b8e:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 8001b92:	6803      	ldr	r3, [r0, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4798      	blx	r3
			m_pDma->Start();
 8001b98:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8001b9c:	6803      	ldr	r3, [r0, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4798      	blx	r3
			m_State = STransmitting;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	f884 3530 	strb.w	r3, [r4, #1328]	; 0x530
			break;
 8001ba8:	e79f      	b.n	8001aea <_ZN3DMD7ExecuteEv+0xe>
			if (!m_pDma->IsTransferFinished()) return;
 8001baa:	f8d0 0134 	ldr.w	r0, [r0, #308]	; 0x134
 8001bae:	6803      	ldr	r3, [r0, #0]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	4798      	blx	r3
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	d0a0      	beq.n	8001afa <_ZN3DMD7ExecuteEv+0x1e>
			m_pDma->Stop();
 8001bb8:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8001bbc:	6803      	ldr	r3, [r0, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	4798      	blx	r3
			m_PinOE->Clear(); // turn off the display first
 8001bc2:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 8001bc6:	6803      	ldr	r3, [r0, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	4798      	blx	r3
			m_PinSS->Set(); // latch the transfered data
 8001bcc:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 8001bd0:	6803      	ldr	r3, [r0, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4798      	blx	r3
			switch (m_bDMDByte)
 8001bd6:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b03      	cmp	r3, #3
 8001bde:	d810      	bhi.n	8001c02 <_ZN3DMD7ExecuteEv+0x126>
 8001be0:	e8df f003 	tbb	[pc, r3]
 8001be4:	34261802 	.word	0x34261802
	//DMD I/O pin macros
	inline void LIGHT_DMD_ROW_01_05_09_13()
	{
//		digitalWrite( PIN_DMD_B, LOW);
//		digitalWrite( PIN_DMD_A, LOW);
		m_PinB->Clear();
 8001be8:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8001bec:	6803      	ldr	r3, [r0, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4798      	blx	r3
		m_PinA->Clear();
 8001bf2:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 8001bf6:	6803      	ldr	r3, [r0, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4798      	blx	r3
					m_bDMDByte = 1;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
			m_PinOE->Set(); // turn on the display again
 8001c02:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 8001c06:	6803      	ldr	r3, [r0, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4798      	blx	r3
			m_State = SBuffering;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f884 3530 	strb.w	r3, [r4, #1328]	; 0x530
			break;
 8001c12:	e76a      	b.n	8001aea <_ZN3DMD7ExecuteEv+0xe>
	}
	inline void LIGHT_DMD_ROW_02_06_10_14()
	{
//		digitalWrite( PIN_DMD_B, LOW);
//		digitalWrite( PIN_DMD_A, HIGH);
		m_PinB->Clear();
 8001c14:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8001c18:	6803      	ldr	r3, [r0, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	4798      	blx	r3
		m_PinA->Set();
 8001c1e:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 8001c22:	6803      	ldr	r3, [r0, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4798      	blx	r3
					m_bDMDByte = 2;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
					break;
 8001c2e:	e7e8      	b.n	8001c02 <_ZN3DMD7ExecuteEv+0x126>
	}
	inline void LIGHT_DMD_ROW_03_07_11_15()
	{
//		digitalWrite( PIN_DMD_B, HIGH);
//		digitalWrite( PIN_DMD_A, LOW);
		m_PinB->Set();
 8001c30:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8001c34:	6803      	ldr	r3, [r0, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4798      	blx	r3
		m_PinA->Clear();
 8001c3a:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 8001c3e:	6803      	ldr	r3, [r0, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	4798      	blx	r3
					m_bDMDByte = 3;
 8001c44:	2303      	movs	r3, #3
 8001c46:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
					break;
 8001c4a:	e7da      	b.n	8001c02 <_ZN3DMD7ExecuteEv+0x126>
	}
	inline void LIGHT_DMD_ROW_04_08_12_16()
	{
//		digitalWrite( PIN_DMD_B, HIGH);
//		digitalWrite( PIN_DMD_A, HIGH);
		m_PinB->Set();
 8001c4c:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8001c50:	6803      	ldr	r3, [r0, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4798      	blx	r3
		m_PinA->Set();
 8001c56:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 8001c5a:	6803      	ldr	r3, [r0, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4798      	blx	r3
					m_bDMDByte = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
					break;
 8001c66:	e7cc      	b.n	8001c02 <_ZN3DMD7ExecuteEv+0x126>
	m_timer.Reset();
 8001c68:	4620      	mov	r0, r4
 8001c6a:	f000 faee 	bl	800224a <_ZN8CTimeout5ResetEv>
 8001c6e:	e744      	b.n	8001afa <_ZN3DMD7ExecuteEv+0x1e>

08001c70 <_ZN10CHeartBeat4InitEP5IGpioP6ITimert>:
 */

#include <HeartBeat.h>

void CHeartBeat::Init(IGpio *pIo,ITimer *pTimer,uint16_t period)
{
 8001c70:	b538      	push	{r3, r4, r5, lr}
 8001c72:	461d      	mov	r5, r3
	m_pIo=pIo;
 8001c74:	6141      	str	r1, [r0, #20]
	m_timer.Init(pTimer);
 8001c76:	1d04      	adds	r4, r0, #4
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4620      	mov	r0, r4
 8001c7c:	f000 fae3 	bl	8002246 <_ZN8CTimeout4InitEP6ITimer>
	m_timer.SetExpiry(period);
 8001c80:	4629      	mov	r1, r5
 8001c82:	4620      	mov	r0, r4
 8001c84:	f000 faeb 	bl	800225e <_ZN8CTimeout9SetExpiryEt>
 8001c88:	bd38      	pop	{r3, r4, r5, pc}

08001c8a <_ZN10CHeartBeat7ExecuteEv>:
}

void CHeartBeat::Execute()
{
 8001c8a:	b538      	push	{r3, r4, r5, lr}
 8001c8c:	4604      	mov	r4, r0
	if(!m_timer.HasElapsed())
 8001c8e:	1d05      	adds	r5, r0, #4
 8001c90:	4628      	mov	r0, r5
 8001c92:	f000 fae9 	bl	8002268 <_ZN8CTimeout10HasElapsedEv>
 8001c96:	b900      	cbnz	r0, 8001c9a <_ZN10CHeartBeat7ExecuteEv+0x10>
 8001c98:	bd38      	pop	{r3, r4, r5, pc}
		return;
	m_timer.Reset();
 8001c9a:	4628      	mov	r0, r5
 8001c9c:	f000 fad5 	bl	800224a <_ZN8CTimeout5ResetEv>
	m_pIo->Toggle();
 8001ca0:	6964      	ldr	r4, [r4, #20]
	virtual void Set() = 0;
	virtual void Clear() = 0;
	virtual bool Get() const = 0;
	void Toggle()
	{
		if (Get()) Clear();
 8001ca2:	6823      	ldr	r3, [r4, #0]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	4798      	blx	r3
 8001caa:	b920      	cbnz	r0, 8001cb6 <_ZN10CHeartBeat7ExecuteEv+0x2c>
		else Set();
 8001cac:	6823      	ldr	r3, [r4, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	4798      	blx	r3
 8001cb4:	e7f0      	b.n	8001c98 <_ZN10CHeartBeat7ExecuteEv+0xe>
		if (Get()) Clear();
 8001cb6:	6823      	ldr	r3, [r4, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4620      	mov	r0, r4
 8001cbc:	4798      	blx	r3
 8001cbe:	bd38      	pop	{r3, r4, r5, pc}

08001cc0 <_ZN10CHeartBeatC1Ev>:

}

CHeartBeat::CHeartBeat()
 8001cc0:	b510      	push	{r4, lr}
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <_ZN10CHeartBeatC1Ev+0x14>)
 8001cc6:	f840 3b04 	str.w	r3, [r0], #4
 8001cca:	f000 fae1 	bl	8002290 <_ZN8CTimeoutC1Ev>
{
	// TODO Auto-generated constructor stub

}
 8001cce:	4620      	mov	r0, r4
 8001cd0:	bd10      	pop	{r4, pc}
 8001cd2:	bf00      	nop
 8001cd4:	0800330c 	.word	0x0800330c

08001cd8 <_ZN10CHeartBeatD1Ev>:

CHeartBeat::~CHeartBeat()
 8001cd8:	b510      	push	{r4, lr}
 8001cda:	4604      	mov	r4, r0
 8001cdc:	4b03      	ldr	r3, [pc, #12]	; (8001cec <_ZN10CHeartBeatD1Ev+0x14>)
 8001cde:	f840 3b04 	str.w	r3, [r0], #4
 8001ce2:	f000 faa9 	bl	8002238 <_ZN8CTimeoutD1Ev>
{
	// TODO Auto-generated destructor stub
}
 8001ce6:	4620      	mov	r0, r4
 8001ce8:	bd10      	pop	{r4, pc}
 8001cea:	bf00      	nop
 8001cec:	0800330c 	.word	0x0800330c

08001cf0 <_ZN10CHeartBeatD0Ev>:
CHeartBeat::~CHeartBeat()
 8001cf0:	b510      	push	{r4, lr}
 8001cf2:	4604      	mov	r4, r0
}
 8001cf4:	f7ff fff0 	bl	8001cd8 <_ZN10CHeartBeatD1Ev>
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	f000 ff6f 	bl	8002bdc <_ZdlPv>
 8001cfe:	4620      	mov	r0, r4
 8001d00:	bd10      	pop	{r4, pc}

08001d02 <_ZN13CSTM32F10xADC4ReadEv>:
	m_pAdcBuffer = pAdcBuffer;
}

uint16_t CSTM32F10xADC::Read()
{
	return *m_pAdcBuffer;
 8001d02:	6843      	ldr	r3, [r0, #4]
}
 8001d04:	8818      	ldrh	r0, [r3, #0]
 8001d06:	4770      	bx	lr

08001d08 <_ZN13CSTM32F10xADCD1Ev>:
}

CSTM32F10xADC::~CSTM32F10xADC()
{
	// TODO Auto-generated destructor stub
}
 8001d08:	4770      	bx	lr

08001d0a <_ZN13CSTM32F10xADCD0Ev>:
CSTM32F10xADC::~CSTM32F10xADC()
 8001d0a:	b510      	push	{r4, lr}
 8001d0c:	4604      	mov	r4, r0
}
 8001d0e:	f000 ff65 	bl	8002bdc <_ZdlPv>
 8001d12:	4620      	mov	r0, r4
 8001d14:	bd10      	pop	{r4, pc}

08001d16 <_ZN13CSTM32F10xADC4InitEPt>:
	m_pAdcBuffer = pAdcBuffer;
 8001d16:	6041      	str	r1, [r0, #4]
 8001d18:	4770      	bx	lr
	...

08001d1c <_ZN13CSTM32F10xADCC1Ev>:
CSTM32F10xADC::CSTM32F10xADC()
 8001d1c:	4b01      	ldr	r3, [pc, #4]	; (8001d24 <_ZN13CSTM32F10xADCC1Ev+0x8>)
 8001d1e:	6003      	str	r3, [r0, #0]
}
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	0800331c 	.word	0x0800331c

08001d28 <_ZN13CSTM32F10xDMAD1Ev>:
}

CSTM32F10xDMA::~CSTM32F10xDMA()
{
	// TODO Auto-generated destructor stub
}
 8001d28:	4770      	bx	lr

08001d2a <_ZN13CSTM32F10xDMA12SetDirectionEm>:
{
 8001d2a:	b508      	push	{r3, lr}
	m_DmaStruct.DMA_DIR = direction;
 8001d2c:	6141      	str	r1, [r0, #20]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8001d2e:	f100 010c 	add.w	r1, r0, #12
 8001d32:	6880      	ldr	r0, [r0, #8]
 8001d34:	f7fe fe1e 	bl	8000974 <DMA_Init>
 8001d38:	bd08      	pop	{r3, pc}

08001d3a <_ZN13CSTM32F10xDMA10SetAddressEmm>:
{
 8001d3a:	b508      	push	{r3, lr}
	m_DmaStruct.DMA_PeripheralBaseAddr = per;
 8001d3c:	60c1      	str	r1, [r0, #12]
	m_DmaStruct.DMA_MemoryBaseAddr = mem;
 8001d3e:	6102      	str	r2, [r0, #16]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8001d40:	f100 010c 	add.w	r1, r0, #12
 8001d44:	6880      	ldr	r0, [r0, #8]
 8001d46:	f7fe fe15 	bl	8000974 <DMA_Init>
 8001d4a:	bd08      	pop	{r3, pc}

08001d4c <_ZN13CSTM32F10xDMA13SetBufferSizeEt>:
{
 8001d4c:	b508      	push	{r3, lr}
	m_DmaStruct.DMA_BufferSize = size;
 8001d4e:	6181      	str	r1, [r0, #24]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8001d50:	f100 010c 	add.w	r1, r0, #12
 8001d54:	6880      	ldr	r0, [r0, #8]
 8001d56:	f7fe fe0d 	bl	8000974 <DMA_Init>
 8001d5a:	bd08      	pop	{r3, pc}

08001d5c <_ZN13CSTM32F10xDMA5StartEv>:
{
 8001d5c:	b508      	push	{r3, lr}
	DMA_Cmd(m_pDmaChannel,ENABLE);
 8001d5e:	2101      	movs	r1, #1
 8001d60:	6880      	ldr	r0, [r0, #8]
 8001d62:	f7fe fe6f 	bl	8000a44 <DMA_Cmd>
 8001d66:	bd08      	pop	{r3, pc}

08001d68 <_ZN13CSTM32F10xDMA4StopEv>:
{
 8001d68:	b508      	push	{r3, lr}
	DMA_Cmd(m_pDmaChannel,DISABLE);
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	6880      	ldr	r0, [r0, #8]
 8001d6e:	f7fe fe69 	bl	8000a44 <DMA_Cmd>
 8001d72:	bd08      	pop	{r3, pc}

08001d74 <_ZN13CSTM32F10xDMA12GetDataIndexEv>:
{
 8001d74:	b510      	push	{r4, lr}
	return m_DmaStruct.DMA_BufferSize - DMA_GetCurrDataCounter(m_pDmaChannel);
 8001d76:	8b04      	ldrh	r4, [r0, #24]
 8001d78:	6880      	ldr	r0, [r0, #8]
 8001d7a:	f7fe fe7f 	bl	8000a7c <DMA_GetCurrDataCounter>
 8001d7e:	1a20      	subs	r0, r4, r0
}
 8001d80:	b280      	uxth	r0, r0
 8001d82:	bd10      	pop	{r4, pc}

08001d84 <_ZN13CSTM32F10xDMA18IsTransferFinishedEv>:
{
 8001d84:	b510      	push	{r4, lr}
 8001d86:	4604      	mov	r4, r0
	if(DMA_GetFlagStatus(m_DmaTCflagMask))
 8001d88:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001d8a:	f7fe fe83 	bl	8000a94 <DMA_GetFlagStatus>
 8001d8e:	b908      	cbnz	r0, 8001d94 <_ZN13CSTM32F10xDMA18IsTransferFinishedEv+0x10>
	return false;
 8001d90:	2000      	movs	r0, #0
}
 8001d92:	bd10      	pop	{r4, pc}
		DMA_ClearFlag(m_DmaTCflagMask);
 8001d94:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d96:	f7fe fea5 	bl	8000ae4 <DMA_ClearFlag>
		return true;
 8001d9a:	2001      	movs	r0, #1
 8001d9c:	bd10      	pop	{r4, pc}

08001d9e <_ZN13CSTM32F10xDMAD0Ev>:
CSTM32F10xDMA::~CSTM32F10xDMA()
 8001d9e:	b510      	push	{r4, lr}
 8001da0:	4604      	mov	r4, r0
}
 8001da2:	f000 ff1b 	bl	8002bdc <_ZdlPv>
 8001da6:	4620      	mov	r0, r4
 8001da8:	bd10      	pop	{r4, pc}
	...

08001dac <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm>:
{
 8001dac:	b510      	push	{r4, lr}
 8001dae:	4604      	mov	r4, r0
	m_pDma = dma;
 8001db0:	6041      	str	r1, [r0, #4]
	m_pDmaChannel = pDmaChannel;
 8001db2:	6082      	str	r2, [r0, #8]
	m_DmaStruct.DMA_Mode = mode;
 8001db4:	62c3      	str	r3, [r0, #44]	; 0x2c
	m_DmaStruct.DMA_Priority = priority;
 8001db6:	9b02      	ldr	r3, [sp, #8]
 8001db8:	6303      	str	r3, [r0, #48]	; 0x30
	m_DmaStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	6283      	str	r3, [r0, #40]	; 0x28
	m_DmaStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001dbe:	6243      	str	r3, [r0, #36]	; 0x24
	m_DmaStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	6203      	str	r3, [r0, #32]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8001dc4:	f100 010c 	add.w	r1, r0, #12
 8001dc8:	4610      	mov	r0, r2
 8001dca:	f7fe fdd3 	bl	8000974 <DMA_Init>
	if(m_pDmaChannel ==  DMA1_Channel1)m_DmaTCflagMask = DMA1_IT_TC1;
 8001dce:	68a3      	ldr	r3, [r4, #8]
 8001dd0:	4a26      	ldr	r2, [pc, #152]	; (8001e6c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xc0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d021      	beq.n	8001e1a <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x6e>
	else if(m_pDmaChannel ==  DMA1_Channel2)m_DmaTCflagMask = DMA1_IT_TC2;
 8001dd6:	4a26      	ldr	r2, [pc, #152]	; (8001e70 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xc4>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d021      	beq.n	8001e20 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x74>
	else if(m_pDmaChannel ==  DMA1_Channel3)m_DmaTCflagMask = DMA1_IT_TC3;
 8001ddc:	4a25      	ldr	r2, [pc, #148]	; (8001e74 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xc8>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d021      	beq.n	8001e26 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x7a>
	else if(m_pDmaChannel ==  DMA1_Channel4)m_DmaTCflagMask = DMA1_IT_TC4;
 8001de2:	4a25      	ldr	r2, [pc, #148]	; (8001e78 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xcc>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d022      	beq.n	8001e2e <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x82>
	else if(m_pDmaChannel ==  DMA1_Channel5)m_DmaTCflagMask = DMA1_IT_TC5;
 8001de8:	4a24      	ldr	r2, [pc, #144]	; (8001e7c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xd0>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d023      	beq.n	8001e36 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x8a>
	else if(m_pDmaChannel ==  DMA1_Channel6)m_DmaTCflagMask = DMA1_IT_TC6;
 8001dee:	4a24      	ldr	r2, [pc, #144]	; (8001e80 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xd4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d024      	beq.n	8001e3e <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x92>
	else if(m_pDmaChannel ==  DMA1_Channel7)m_DmaTCflagMask = DMA1_IT_TC7;
 8001df4:	4a23      	ldr	r2, [pc, #140]	; (8001e84 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xd8>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d025      	beq.n	8001e46 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x9a>
	else if(m_pDmaChannel ==  DMA2_Channel1)m_DmaTCflagMask = DMA2_IT_TC1;
 8001dfa:	4a23      	ldr	r2, [pc, #140]	; (8001e88 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xdc>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d026      	beq.n	8001e4e <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xa2>
	else if(m_pDmaChannel ==  DMA2_Channel2)m_DmaTCflagMask = DMA2_IT_TC2;
 8001e00:	4a22      	ldr	r2, [pc, #136]	; (8001e8c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xe0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d026      	beq.n	8001e54 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xa8>
	else if(m_pDmaChannel ==  DMA2_Channel3)m_DmaTCflagMask = DMA2_IT_TC3;
 8001e06:	4a22      	ldr	r2, [pc, #136]	; (8001e90 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xe4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d026      	beq.n	8001e5a <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xae>
	else if(m_pDmaChannel ==  DMA2_Channel4)m_DmaTCflagMask = DMA2_IT_TC4;
 8001e0c:	4a21      	ldr	r2, [pc, #132]	; (8001e94 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xe8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d026      	beq.n	8001e60 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xb4>
	else if(m_pDmaChannel ==  DMA2_Channel5)m_DmaTCflagMask = DMA2_IT_TC5;
 8001e12:	4a21      	ldr	r2, [pc, #132]	; (8001e98 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xec>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d026      	beq.n	8001e66 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xba>
 8001e18:	bd10      	pop	{r4, pc}
	if(m_pDmaChannel ==  DMA1_Channel1)m_DmaTCflagMask = DMA1_IT_TC1;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e1e:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel2)m_DmaTCflagMask = DMA1_IT_TC2;
 8001e20:	2320      	movs	r3, #32
 8001e22:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e24:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel3)m_DmaTCflagMask = DMA1_IT_TC3;
 8001e26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e2a:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e2c:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel4)m_DmaTCflagMask = DMA1_IT_TC4;
 8001e2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e32:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e34:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel5)m_DmaTCflagMask = DMA1_IT_TC5;
 8001e36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e3a:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e3c:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel6)m_DmaTCflagMask = DMA1_IT_TC6;
 8001e3e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001e42:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e44:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel7)m_DmaTCflagMask = DMA1_IT_TC7;
 8001e46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e4a:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e4c:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel1)m_DmaTCflagMask = DMA2_IT_TC1;
 8001e4e:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xf0>)
 8001e50:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e52:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel2)m_DmaTCflagMask = DMA2_IT_TC2;
 8001e54:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xf4>)
 8001e56:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e58:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel3)m_DmaTCflagMask = DMA2_IT_TC3;
 8001e5a:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xf8>)
 8001e5c:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e5e:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel4)m_DmaTCflagMask = DMA2_IT_TC4;
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xfc>)
 8001e62:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e64:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel5)m_DmaTCflagMask = DMA2_IT_TC5;
 8001e66:	4b11      	ldr	r3, [pc, #68]	; (8001eac <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x100>)
 8001e68:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8001e6a:	e7d5      	b.n	8001e18 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x6c>
 8001e6c:	40020008 	.word	0x40020008
 8001e70:	4002001c 	.word	0x4002001c
 8001e74:	40020030 	.word	0x40020030
 8001e78:	40020044 	.word	0x40020044
 8001e7c:	40020058 	.word	0x40020058
 8001e80:	4002006c 	.word	0x4002006c
 8001e84:	40020080 	.word	0x40020080
 8001e88:	40020408 	.word	0x40020408
 8001e8c:	4002041c 	.word	0x4002041c
 8001e90:	40020430 	.word	0x40020430
 8001e94:	40020444 	.word	0x40020444
 8001e98:	40020458 	.word	0x40020458
 8001e9c:	10000002 	.word	0x10000002
 8001ea0:	10000020 	.word	0x10000020
 8001ea4:	10000200 	.word	0x10000200
 8001ea8:	10002000 	.word	0x10002000
 8001eac:	10020000 	.word	0x10020000

08001eb0 <_ZN13CSTM32F10xDMAC1Ev>:
CSTM32F10xDMA::CSTM32F10xDMA()
 8001eb0:	b510      	push	{r4, lr}
 8001eb2:	4604      	mov	r4, r0
 8001eb4:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <_ZN13CSTM32F10xDMAC1Ev+0x18>)
 8001eb6:	f840 3b0c 	str.w	r3, [r0], #12
	DMA_StructInit(&m_DmaStruct);
 8001eba:	f7fe fd99 	bl	80009f0 <DMA_StructInit>
	m_pDma = NULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	6063      	str	r3, [r4, #4]
}
 8001ec2:	4620      	mov	r0, r4
 8001ec4:	bd10      	pop	{r4, pc}
 8001ec6:	bf00      	nop
 8001ec8:	08003330 	.word	0x08003330

08001ecc <_ZN14CSTM32F10xGpio3SetEv>:

#include <STM32F10xGpio.h>

void CSTM32F10xGpio::Set()
{
	m_pGpio->BSRR |= m_bitMask;
 8001ecc:	6842      	ldr	r2, [r0, #4]
 8001ece:	6913      	ldr	r3, [r2, #16]
 8001ed0:	6881      	ldr	r1, [r0, #8]
 8001ed2:	430b      	orrs	r3, r1
 8001ed4:	6113      	str	r3, [r2, #16]
 8001ed6:	4770      	bx	lr

08001ed8 <_ZN14CSTM32F10xGpio5ClearEv>:
}

void CSTM32F10xGpio::Clear()
{
	m_pGpio->BSRR |= m_clearBitMask;
 8001ed8:	6842      	ldr	r2, [r0, #4]
 8001eda:	6913      	ldr	r3, [r2, #16]
 8001edc:	68c1      	ldr	r1, [r0, #12]
 8001ede:	430b      	orrs	r3, r1
 8001ee0:	6113      	str	r3, [r2, #16]
 8001ee2:	4770      	bx	lr

08001ee4 <_ZNK14CSTM32F10xGpio3GetEv>:
}

bool CSTM32F10xGpio::Get() const
{
	return m_pGpio->IDR & m_bitMask;
 8001ee4:	6843      	ldr	r3, [r0, #4]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	6883      	ldr	r3, [r0, #8]
 8001eea:	421a      	tst	r2, r3
}
 8001eec:	bf14      	ite	ne
 8001eee:	2001      	movne	r0, #1
 8001ef0:	2000      	moveq	r0, #0
 8001ef2:	4770      	bx	lr

08001ef4 <_ZN14CSTM32F10xGpioD1Ev>:
}

CSTM32F10xGpio::~CSTM32F10xGpio()
{
	// TODO Auto-generated destructor stub
}
 8001ef4:	4770      	bx	lr

08001ef6 <_ZN14CSTM32F10xGpioD0Ev>:
CSTM32F10xGpio::~CSTM32F10xGpio()
 8001ef6:	b510      	push	{r4, lr}
 8001ef8:	4604      	mov	r4, r0
}
 8001efa:	f000 fe6f 	bl	8002bdc <_ZdlPv>
 8001efe:	4620      	mov	r0, r4
 8001f00:	bd10      	pop	{r4, pc}

08001f02 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>:
	if (pinNumber > 15) return;
 8001f02:	2a0f      	cmp	r2, #15
 8001f04:	dc08      	bgt.n	8001f18 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh+0x16>
	m_pGpio = pGpio;
 8001f06:	6041      	str	r1, [r0, #4]
	m_bitMask = 1 << pinNumber;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	fa03 f102 	lsl.w	r1, r3, r2
 8001f0e:	6081      	str	r1, [r0, #8]
	m_clearBitMask = 1 << (pinNumber + 16);
 8001f10:	3210      	adds	r2, #16
 8001f12:	fa03 f202 	lsl.w	r2, r3, r2
 8001f16:	60c2      	str	r2, [r0, #12]
 8001f18:	4770      	bx	lr
	...

08001f1c <_ZN14CSTM32F10xGpioC1Ev>:
CSTM32F10xGpio::CSTM32F10xGpio()
 8001f1c:	4a02      	ldr	r2, [pc, #8]	; (8001f28 <_ZN14CSTM32F10xGpioC1Ev+0xc>)
 8001f1e:	6002      	str	r2, [r0, #0]
	m_pGpio = NULL;
 8001f20:	2200      	movs	r2, #0
 8001f22:	6042      	str	r2, [r0, #4]
	m_bitMask = 0;
 8001f24:	6082      	str	r2, [r0, #8]
}
 8001f26:	4770      	bx	lr
 8001f28:	0800335c 	.word	0x0800335c

08001f2c <_ZN22CSTM32F10xInputCaptureD1Ev>:
}

CSTM32F10xInputCapture::~CSTM32F10xInputCapture()
{
	// TODO Auto-generated destructor stub
}
 8001f2c:	4770      	bx	lr

08001f2e <_ZNK22CSTM32F10xInputCapture4ReadEv>:
{
 8001f2e:	b508      	push	{r3, lr}
	switch (m_Channel)
 8001f30:	8903      	ldrh	r3, [r0, #8]
 8001f32:	2b0c      	cmp	r3, #12
 8001f34:	d818      	bhi.n	8001f68 <_ZNK22CSTM32F10xInputCapture4ReadEv+0x3a>
 8001f36:	e8df f003 	tbb	[pc, r3]
 8001f3a:	1707      	.short	0x1707
 8001f3c:	170b1717 	.word	0x170b1717
 8001f40:	170f1717 	.word	0x170f1717
 8001f44:	1717      	.short	0x1717
 8001f46:	13          	.byte	0x13
 8001f47:	00          	.byte	0x00
			return TIM_GetCapture1(m_pTim);
 8001f48:	6840      	ldr	r0, [r0, #4]
 8001f4a:	f7ff fa15 	bl	8001378 <TIM_GetCapture1>
 8001f4e:	bd08      	pop	{r3, pc}
			return TIM_GetCapture2(m_pTim);
 8001f50:	6840      	ldr	r0, [r0, #4]
 8001f52:	f7ff fa1d 	bl	8001390 <TIM_GetCapture2>
 8001f56:	bd08      	pop	{r3, pc}
			return TIM_GetCapture3(m_pTim);
 8001f58:	6840      	ldr	r0, [r0, #4]
 8001f5a:	f7ff fa25 	bl	80013a8 <TIM_GetCapture3>
 8001f5e:	bd08      	pop	{r3, pc}
			return TIM_GetCapture4(m_pTim);
 8001f60:	6840      	ldr	r0, [r0, #4]
 8001f62:	f7ff fa2d 	bl	80013c0 <TIM_GetCapture4>
 8001f66:	bd08      	pop	{r3, pc}
	return false;
 8001f68:	2000      	movs	r0, #0
}
 8001f6a:	bd08      	pop	{r3, pc}

08001f6c <_ZNK22CSTM32F10xInputCapture11IsTriggeredEv>:
{
 8001f6c:	b508      	push	{r3, lr}
	switch (m_Channel)
 8001f6e:	8903      	ldrh	r3, [r0, #8]
 8001f70:	2b0c      	cmp	r3, #12
 8001f72:	d828      	bhi.n	8001fc6 <_ZNK22CSTM32F10xInputCapture11IsTriggeredEv+0x5a>
 8001f74:	e8df f003 	tbb	[pc, r3]
 8001f78:	27272707 	.word	0x27272707
 8001f7c:	2727270f 	.word	0x2727270f
 8001f80:	27272717 	.word	0x27272717
 8001f84:	1f          	.byte	0x1f
 8001f85:	00          	.byte	0x00
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC1);
 8001f86:	2102      	movs	r1, #2
 8001f88:	6840      	ldr	r0, [r0, #4]
 8001f8a:	f7ff fa26 	bl	80013da <TIM_GetFlagStatus>
 8001f8e:	3000      	adds	r0, #0
 8001f90:	bf18      	it	ne
 8001f92:	2001      	movne	r0, #1
 8001f94:	bd08      	pop	{r3, pc}
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC2);
 8001f96:	2104      	movs	r1, #4
 8001f98:	6840      	ldr	r0, [r0, #4]
 8001f9a:	f7ff fa1e 	bl	80013da <TIM_GetFlagStatus>
 8001f9e:	3000      	adds	r0, #0
 8001fa0:	bf18      	it	ne
 8001fa2:	2001      	movne	r0, #1
 8001fa4:	bd08      	pop	{r3, pc}
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC3);
 8001fa6:	2108      	movs	r1, #8
 8001fa8:	6840      	ldr	r0, [r0, #4]
 8001faa:	f7ff fa16 	bl	80013da <TIM_GetFlagStatus>
 8001fae:	3000      	adds	r0, #0
 8001fb0:	bf18      	it	ne
 8001fb2:	2001      	movne	r0, #1
 8001fb4:	bd08      	pop	{r3, pc}
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC4);
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	6840      	ldr	r0, [r0, #4]
 8001fba:	f7ff fa0e 	bl	80013da <TIM_GetFlagStatus>
 8001fbe:	3000      	adds	r0, #0
 8001fc0:	bf18      	it	ne
 8001fc2:	2001      	movne	r0, #1
 8001fc4:	bd08      	pop	{r3, pc}
	return false;
 8001fc6:	2000      	movs	r0, #0
}
 8001fc8:	bd08      	pop	{r3, pc}

08001fca <_ZN22CSTM32F10xInputCaptureD0Ev>:
CSTM32F10xInputCapture::~CSTM32F10xInputCapture()
 8001fca:	b510      	push	{r4, lr}
 8001fcc:	4604      	mov	r4, r0
}
 8001fce:	f000 fe05 	bl	8002bdc <_ZdlPv>
 8001fd2:	4620      	mov	r0, r4
 8001fd4:	bd10      	pop	{r4, pc}

08001fd6 <_ZN22CSTM32F10xInputCapture4InitEP11TIM_TypeDeft>:
	m_pTim = pTim;
 8001fd6:	6041      	str	r1, [r0, #4]
	m_Channel = channel;
 8001fd8:	8102      	strh	r2, [r0, #8]
 8001fda:	4770      	bx	lr

08001fdc <_ZN22CSTM32F10xInputCaptureC1Ev>:
CSTM32F10xInputCapture::CSTM32F10xInputCapture()
 8001fdc:	4b01      	ldr	r3, [pc, #4]	; (8001fe4 <_ZN22CSTM32F10xInputCaptureC1Ev+0x8>)
 8001fde:	6003      	str	r3, [r0, #0]
}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	08003378 	.word	0x08003378

08001fe8 <_ZNK15CSTM32F10xTimer12CurrentTicksEv>:
	m_pTimer=pTimer;
}

uint16_t CSTM32F10xTimer::CurrentTicks() const
{
	return m_pTimer->CNT;
 8001fe8:	6843      	ldr	r3, [r0, #4]
 8001fea:	8c98      	ldrh	r0, [r3, #36]	; 0x24
}
 8001fec:	b280      	uxth	r0, r0
 8001fee:	4770      	bx	lr

08001ff0 <_ZN15CSTM32F10xTimerD1Ev>:
}

CSTM32F10xTimer::~CSTM32F10xTimer()
{
	// TODO Auto-generated destructor stub
}
 8001ff0:	4770      	bx	lr

08001ff2 <_ZN15CSTM32F10xTimerD0Ev>:
CSTM32F10xTimer::~CSTM32F10xTimer()
 8001ff2:	b510      	push	{r4, lr}
 8001ff4:	4604      	mov	r4, r0
}
 8001ff6:	f000 fdf1 	bl	8002bdc <_ZdlPv>
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	bd10      	pop	{r4, pc}

08001ffe <_ZN15CSTM32F10xTimer4InitEP11TIM_TypeDef>:
	m_pTimer=pTimer;
 8001ffe:	6041      	str	r1, [r0, #4]
 8002000:	4770      	bx	lr
	...

08002004 <_ZN15CSTM32F10xTimerC1Ev>:
CSTM32F10xTimer::CSTM32F10xTimer()
 8002004:	4b01      	ldr	r3, [pc, #4]	; (800200c <_ZN15CSTM32F10xTimerC1Ev+0x8>)
 8002006:	6003      	str	r3, [r0, #0]
}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	08003390 	.word	0x08003390

08002010 <_ZN15CSTM32F10xUSART4ReadEPhPt>:
bool CSTM32F10xUSART::Read(unsigned char* pData, uint16_t* pLength)
{
//	for(uint16_t i=0;i<)
//	pData
	return false;
}
 8002010:	2000      	movs	r0, #0
 8002012:	4770      	bx	lr

08002014 <_ZN15CSTM32F10xUSARTD1Ev>:
}

CSTM32F10xUSART::~CSTM32F10xUSART()
{
	// TODO Auto-generated destructor stub
}
 8002014:	4770      	bx	lr

08002016 <_ZN13CCircularFifoIcLj322EED1Ev>:
	{
		Capacity = Size + 1
	};

	CCircularFifo() : m_Tail(0), m_Head(0) {}
	virtual ~CCircularFifo() {}
 8002016:	4770      	bx	lr

08002018 <_ZN13CCircularFifoIcLj322EED0Ev>:
 8002018:	b510      	push	{r4, lr}
 800201a:	4604      	mov	r4, r0
 800201c:	f000 fdde 	bl	8002bdc <_ZdlPv>
 8002020:	4620      	mov	r0, r4
 8002022:	bd10      	pop	{r4, pc}

08002024 <_ZN15CSTM32F10xUSARTD0Ev>:
CSTM32F10xUSART::~CSTM32F10xUSART()
 8002024:	b510      	push	{r4, lr}
 8002026:	4604      	mov	r4, r0
}
 8002028:	f000 fdd8 	bl	8002bdc <_ZdlPv>
 800202c:	4620      	mov	r0, r4
 800202e:	bd10      	pop	{r4, pc}

08002030 <_ZN15CSTM32F10xUSART4InitEP13USART_TypeDef>:
	m_pUsart = pUsart;
 8002030:	6041      	str	r1, [r0, #4]
 8002032:	4770      	bx	lr

08002034 <_ZN15CSTM32F10xUSARTC1Ev>:
CSTM32F10xUSART::CSTM32F10xUSART()
 8002034:	4a07      	ldr	r2, [pc, #28]	; (8002054 <_ZN15CSTM32F10xUSARTC1Ev+0x20>)
 8002036:	6002      	str	r2, [r0, #0]
	CCircularFifo() : m_Tail(0), m_Head(0) {}
 8002038:	4907      	ldr	r1, [pc, #28]	; (8002058 <_ZN15CSTM32F10xUSARTC1Ev+0x24>)
 800203a:	6081      	str	r1, [r0, #8]
 800203c:	2200      	movs	r2, #0
 800203e:	60c2      	str	r2, [r0, #12]
 8002040:	f8c0 2154 	str.w	r2, [r0, #340]	; 0x154
 8002044:	f8c0 1158 	str.w	r1, [r0, #344]	; 0x158
 8002048:	f8c0 215c 	str.w	r2, [r0, #348]	; 0x15c
 800204c:	f8c0 22a4 	str.w	r2, [r0, #676]	; 0x2a4
}
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	080033b4 	.word	0x080033b4
 8002058:	080033a4 	.word	0x080033a4

0800205c <_ZNK13CCircularFifoIcLj322EE7IsEmptyEv>:
 *
 * \return true if circular buffer is empty */
template<typename Element, unsigned int Size>
bool CCircularFifo<Element, Size>::IsEmpty() const
{
	return (m_Head == m_Tail);
 800205c:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
 8002060:	6840      	ldr	r0, [r0, #4]
}
 8002062:	4282      	cmp	r2, r0
 8002064:	bf14      	ite	ne
 8002066:	2000      	movne	r0, #0
 8002068:	2001      	moveq	r0, #1
 800206a:	4770      	bx	lr

0800206c <_ZN15CSTM32F10xUSART7HasDataEv>:
{
 800206c:	b508      	push	{r3, lr}
	return !m_RxBuffer.IsEmpty();
 800206e:	f500 70ac 	add.w	r0, r0, #344	; 0x158
 8002072:	f7ff fff3 	bl	800205c <_ZNK13CCircularFifoIcLj322EE7IsEmptyEv>
 8002076:	f080 0001 	eor.w	r0, r0, #1
}
 800207a:	b2c0      	uxtb	r0, r0
 800207c:	bd08      	pop	{r3, pc}
	...

08002080 <_ZNK13CCircularFifoIcLj322EE9incrementEj>:
	//    index++;
	//    if(index == array.lenght) -> index = 0;
	//
	//or as written below:
	//    index = (index+1) % array.length
	idx_ = (idx_ + 1) % Capacity;
 8002080:	3101      	adds	r1, #1
 8002082:	4b06      	ldr	r3, [pc, #24]	; (800209c <_ZNK13CCircularFifoIcLj322EE9incrementEj+0x1c>)
 8002084:	fba3 2301 	umull	r2, r3, r3, r1
 8002088:	1ac8      	subs	r0, r1, r3
 800208a:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 800208e:	0a1b      	lsrs	r3, r3, #8
	return idx_;
}
 8002090:	f240 1043 	movw	r0, #323	; 0x143
 8002094:	fb00 1013 	mls	r0, r0, r3, r1
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	95cbb0bf 	.word	0x95cbb0bf

080020a0 <_ZN13CCircularFifoIcLj322EE4PushERc>:
bool CCircularFifo<Element, Size>::Push(Element& item_)
 80020a0:	b538      	push	{r3, r4, r5, lr}
 80020a2:	4604      	mov	r4, r0
 80020a4:	460d      	mov	r5, r1
	unsigned int nextTail = increment(m_Tail);
 80020a6:	6841      	ldr	r1, [r0, #4]
 80020a8:	f7ff ffea 	bl	8002080 <_ZNK13CCircularFifoIcLj322EE9incrementEj>
	if (nextTail != m_Head)
 80020ac:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 80020b0:	4298      	cmp	r0, r3
 80020b2:	d006      	beq.n	80020c2 <_ZN13CCircularFifoIcLj322EE4PushERc+0x22>
		m_Array[m_Tail] = item_;
 80020b4:	6863      	ldr	r3, [r4, #4]
 80020b6:	782a      	ldrb	r2, [r5, #0]
 80020b8:	4423      	add	r3, r4
 80020ba:	721a      	strb	r2, [r3, #8]
		m_Tail = nextTail;
 80020bc:	6060      	str	r0, [r4, #4]
		return true;
 80020be:	2001      	movs	r0, #1
 80020c0:	bd38      	pop	{r3, r4, r5, pc}
	return false;
 80020c2:	2000      	movs	r0, #0
}
 80020c4:	bd38      	pop	{r3, r4, r5, pc}

080020c6 <_ZN15CSTM32F10xUSART5WriteEPKct>:
{
 80020c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020c8:	b083      	sub	sp, #12
 80020ca:	4607      	mov	r7, r0
 80020cc:	4616      	mov	r6, r2
	for (i = 0; i < length; i++)
 80020ce:	2400      	movs	r4, #0
 80020d0:	42b4      	cmp	r4, r6
 80020d2:	da0d      	bge.n	80020f0 <_ZN15CSTM32F10xUSART5WriteEPKct+0x2a>
		txData = *data++;
 80020d4:	1c4d      	adds	r5, r1, #1
 80020d6:	780b      	ldrb	r3, [r1, #0]
 80020d8:	a902      	add	r1, sp, #8
 80020da:	f801 3d01 	strb.w	r3, [r1, #-1]!
		if (!m_TxBuffer.Push(txData)) break;
 80020de:	f107 0008 	add.w	r0, r7, #8
 80020e2:	f7ff ffdd 	bl	80020a0 <_ZN13CCircularFifoIcLj322EE4PushERc>
 80020e6:	b118      	cbz	r0, 80020f0 <_ZN15CSTM32F10xUSART5WriteEPKct+0x2a>
	for (i = 0; i < length; i++)
 80020e8:	3401      	adds	r4, #1
 80020ea:	b2a4      	uxth	r4, r4
		txData = *data++;
 80020ec:	4629      	mov	r1, r5
	for (i = 0; i < length; i++)
 80020ee:	e7ef      	b.n	80020d0 <_ZN15CSTM32F10xUSART5WriteEPKct+0xa>
}
 80020f0:	4620      	mov	r0, r4
 80020f2:	b003      	add	sp, #12
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020f6 <_ZN15CSTM32F10xUSART5WriteEPKc>:
{
 80020f6:	b570      	push	{r4, r5, r6, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	4606      	mov	r6, r0
 80020fc:	460d      	mov	r5, r1
	uint16_t dataSend = 0;
 80020fe:	2400      	movs	r4, #0
	while (*data)
 8002100:	782b      	ldrb	r3, [r5, #0]
 8002102:	b15b      	cbz	r3, 800211c <_ZN15CSTM32F10xUSART5WriteEPKc+0x26>
		txData = *data++;
 8002104:	3501      	adds	r5, #1
 8002106:	a902      	add	r1, sp, #8
 8002108:	f801 3d01 	strb.w	r3, [r1, #-1]!
		if (m_TxBuffer.Push(txData)) dataSend++;
 800210c:	f106 0008 	add.w	r0, r6, #8
 8002110:	f7ff ffc6 	bl	80020a0 <_ZN13CCircularFifoIcLj322EE4PushERc>
 8002114:	b110      	cbz	r0, 800211c <_ZN15CSTM32F10xUSART5WriteEPKc+0x26>
 8002116:	3401      	adds	r4, #1
 8002118:	b2a4      	uxth	r4, r4
	while (*data)
 800211a:	e7f1      	b.n	8002100 <_ZN15CSTM32F10xUSART5WriteEPKc+0xa>
}
 800211c:	4620      	mov	r0, r4
 800211e:	b002      	add	sp, #8
 8002120:	bd70      	pop	{r4, r5, r6, pc}

08002122 <_ZN15CSTM32F10xUSART9executeRxEv>:
{
 8002122:	b510      	push	{r4, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	4604      	mov	r4, r0
	if (!USART_GetFlagStatus(m_pUsart, USART_FLAG_RXNE)) return;
 8002128:	2120      	movs	r1, #32
 800212a:	6840      	ldr	r0, [r0, #4]
 800212c:	f7ff fc45 	bl	80019ba <USART_GetFlagStatus>
 8002130:	b908      	cbnz	r0, 8002136 <_ZN15CSTM32F10xUSART9executeRxEv+0x14>
}
 8002132:	b002      	add	sp, #8
 8002134:	bd10      	pop	{r4, pc}
	char data = USART_ReceiveData(m_pUsart);
 8002136:	6860      	ldr	r0, [r4, #4]
 8002138:	f7ff fc30 	bl	800199c <USART_ReceiveData>
 800213c:	a902      	add	r1, sp, #8
 800213e:	f801 0d01 	strb.w	r0, [r1, #-1]!
	m_RxBuffer.Push(data);
 8002142:	f504 70ac 	add.w	r0, r4, #344	; 0x158
 8002146:	f7ff ffab 	bl	80020a0 <_ZN13CCircularFifoIcLj322EE4PushERc>
 800214a:	e7f2      	b.n	8002132 <_ZN15CSTM32F10xUSART9executeRxEv+0x10>

0800214c <_ZN13CCircularFifoIcLj322EE3PopERc>:
	if (m_Head == m_Tail) return false;  // empty queue
 800214c:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
 8002150:	6843      	ldr	r3, [r0, #4]
 8002152:	429a      	cmp	r2, r3
 8002154:	d00e      	beq.n	8002174 <_ZN13CCircularFifoIcLj322EE3PopERc+0x28>
bool CCircularFifo<Element, Size>::Pop(Element& item_)
 8002156:	b510      	push	{r4, lr}
 8002158:	4604      	mov	r4, r0
	item_ = m_Array[m_Head];
 800215a:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
 800215e:	4403      	add	r3, r0
 8002160:	7a1b      	ldrb	r3, [r3, #8]
 8002162:	700b      	strb	r3, [r1, #0]
	m_Head = increment(m_Head);
 8002164:	f8d0 114c 	ldr.w	r1, [r0, #332]	; 0x14c
 8002168:	f7ff ff8a 	bl	8002080 <_ZNK13CCircularFifoIcLj322EE9incrementEj>
 800216c:	f8c4 014c 	str.w	r0, [r4, #332]	; 0x14c
	return true;
 8002170:	2001      	movs	r0, #1
 8002172:	bd10      	pop	{r4, pc}
	if (m_Head == m_Tail) return false;  // empty queue
 8002174:	2000      	movs	r0, #0
 8002176:	4770      	bx	lr

08002178 <_ZN15CSTM32F10xUSART8ReadByteEv>:
{
 8002178:	b500      	push	{lr}
 800217a:	b083      	sub	sp, #12
	m_RxBuffer.Pop(data);
 800217c:	f10d 0107 	add.w	r1, sp, #7
 8002180:	f500 70ac 	add.w	r0, r0, #344	; 0x158
 8002184:	f7ff ffe2 	bl	800214c <_ZN13CCircularFifoIcLj322EE3PopERc>
}
 8002188:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800218c:	b003      	add	sp, #12
 800218e:	f85d fb04 	ldr.w	pc, [sp], #4

08002192 <_ZN15CSTM32F10xUSART9executeTxEv>:
{
 8002192:	b530      	push	{r4, r5, lr}
 8002194:	b083      	sub	sp, #12
 8002196:	4604      	mov	r4, r0
	if (m_TxBuffer.IsEmpty()) return;
 8002198:	f100 0508 	add.w	r5, r0, #8
 800219c:	4628      	mov	r0, r5
 800219e:	f7ff ff5d 	bl	800205c <_ZNK13CCircularFifoIcLj322EE7IsEmptyEv>
 80021a2:	b108      	cbz	r0, 80021a8 <_ZN15CSTM32F10xUSART9executeTxEv+0x16>
}
 80021a4:	b003      	add	sp, #12
 80021a6:	bd30      	pop	{r4, r5, pc}
	if (!USART_GetFlagStatus(m_pUsart, USART_FLAG_TXE)) return;
 80021a8:	2180      	movs	r1, #128	; 0x80
 80021aa:	6860      	ldr	r0, [r4, #4]
 80021ac:	f7ff fc05 	bl	80019ba <USART_GetFlagStatus>
 80021b0:	2800      	cmp	r0, #0
 80021b2:	d0f7      	beq.n	80021a4 <_ZN15CSTM32F10xUSART9executeTxEv+0x12>
	m_TxBuffer.Pop(data);
 80021b4:	f10d 0107 	add.w	r1, sp, #7
 80021b8:	4628      	mov	r0, r5
 80021ba:	f7ff ffc7 	bl	800214c <_ZN13CCircularFifoIcLj322EE3PopERc>
	USART_SendData(m_pUsart, data);
 80021be:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80021c2:	6860      	ldr	r0, [r4, #4]
 80021c4:	f7ff fbd9 	bl	800197a <USART_SendData>
 80021c8:	e7ec      	b.n	80021a4 <_ZN15CSTM32F10xUSART9executeTxEv+0x12>

080021ca <_ZN15CSTM32F10xUSART7ExecuteEv>:
{
 80021ca:	b510      	push	{r4, lr}
 80021cc:	4604      	mov	r4, r0
	executeTx();
 80021ce:	f7ff ffe0 	bl	8002192 <_ZN15CSTM32F10xUSART9executeTxEv>
	executeRx();
 80021d2:	4620      	mov	r0, r4
 80021d4:	f7ff ffa5 	bl	8002122 <_ZN15CSTM32F10xUSART9executeRxEv>
 80021d8:	bd10      	pop	{r4, pc}

080021da <_ZN17CACFrequencyMeterD1Ev>:
}

CACFrequencyMeter::~CACFrequencyMeter()
{
	// TODO Auto-generated destructor stub
}
 80021da:	4770      	bx	lr

080021dc <_ZN17CACFrequencyMeterD0Ev>:
CACFrequencyMeter::~CACFrequencyMeter()
 80021dc:	b510      	push	{r4, lr}
 80021de:	4604      	mov	r4, r0
}
 80021e0:	f000 fcfc 	bl	8002bdc <_ZdlPv>
 80021e4:	4620      	mov	r0, r4
 80021e6:	bd10      	pop	{r4, pc}

080021e8 <_ZN17CACFrequencyMeter4InitEP13IInputCapture>:
	m_pIc = pIc;
 80021e8:	6041      	str	r1, [r0, #4]
 80021ea:	4770      	bx	lr

080021ec <_ZN17CACFrequencyMeter7ExecuteEv>:
{
 80021ec:	b538      	push	{r3, r4, r5, lr}
 80021ee:	4604      	mov	r4, r0
	if (!m_pIc->IsTriggered()) return;
 80021f0:	6840      	ldr	r0, [r0, #4]
 80021f2:	6803      	ldr	r3, [r0, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4798      	blx	r3
 80021f8:	b900      	cbnz	r0, 80021fc <_ZN17CACFrequencyMeter7ExecuteEv+0x10>
 80021fa:	bd38      	pop	{r3, r4, r5, pc}
	m_CurrentTimeStamp = m_pIc->Read();
 80021fc:	6860      	ldr	r0, [r4, #4]
 80021fe:	6803      	ldr	r3, [r0, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	4798      	blx	r3
 8002204:	4605      	mov	r5, r0
 8002206:	8160      	strh	r0, [r4, #10]
	m_Freq = 1000.0f / (uint16_t)(m_CurrentTimeStamp - m_PrevTimeStamp);
 8002208:	8920      	ldrh	r0, [r4, #8]
 800220a:	1a28      	subs	r0, r5, r0
 800220c:	b280      	uxth	r0, r0
 800220e:	f7fe f857 	bl	80002c0 <__aeabi_i2f>
 8002212:	4601      	mov	r1, r0
 8002214:	4802      	ldr	r0, [pc, #8]	; (8002220 <_ZN17CACFrequencyMeter7ExecuteEv+0x34>)
 8002216:	f7fe f95b 	bl	80004d0 <__aeabi_fdiv>
 800221a:	60e0      	str	r0, [r4, #12]
	m_PrevTimeStamp = m_CurrentTimeStamp;
 800221c:	8125      	strh	r5, [r4, #8]
 800221e:	e7ec      	b.n	80021fa <_ZN17CACFrequencyMeter7ExecuteEv+0xe>
 8002220:	447a0000 	.word	0x447a0000

08002224 <_ZN17CACFrequencyMeter13ReadFrequencyEv>:
}
 8002224:	68c0      	ldr	r0, [r0, #12]
 8002226:	4770      	bx	lr

08002228 <_ZN17CACFrequencyMeterC1Ev>:
CACFrequencyMeter::CACFrequencyMeter()
 8002228:	4a02      	ldr	r2, [pc, #8]	; (8002234 <_ZN17CACFrequencyMeterC1Ev+0xc>)
 800222a:	6002      	str	r2, [r0, #0]
	m_Freq = 0;
 800222c:	2200      	movs	r2, #0
 800222e:	60c2      	str	r2, [r0, #12]
}
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	080033d8 	.word	0x080033d8

08002238 <_ZN8CTimeoutD1Ev>:
}

CTimeout::~CTimeout()
{
	// TODO Auto-generated destructor stub
}
 8002238:	4770      	bx	lr

0800223a <_ZN8CTimeoutD0Ev>:
CTimeout::~CTimeout()
 800223a:	b510      	push	{r4, lr}
 800223c:	4604      	mov	r4, r0
}
 800223e:	f000 fccd 	bl	8002bdc <_ZdlPv>
 8002242:	4620      	mov	r0, r4
 8002244:	bd10      	pop	{r4, pc}

08002246 <_ZN8CTimeout4InitEP6ITimer>:
	m_timer = pTimer;
 8002246:	6041      	str	r1, [r0, #4]
 8002248:	4770      	bx	lr

0800224a <_ZN8CTimeout5ResetEv>:
{
 800224a:	b510      	push	{r4, lr}
 800224c:	4604      	mov	r4, r0
	m_prevTimer = m_timer->CurrentTicks();
 800224e:	6840      	ldr	r0, [r0, #4]
 8002250:	6803      	ldr	r3, [r0, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4798      	blx	r3
 8002256:	8160      	strh	r0, [r4, #10]
	m_hasElapsed = false;
 8002258:	2300      	movs	r3, #0
 800225a:	7323      	strb	r3, [r4, #12]
 800225c:	bd10      	pop	{r4, pc}

0800225e <_ZN8CTimeout9SetExpiryEt>:
{
 800225e:	b508      	push	{r3, lr}
	m_expiry = tick;
 8002260:	8101      	strh	r1, [r0, #8]
	Reset();
 8002262:	f7ff fff2 	bl	800224a <_ZN8CTimeout5ResetEv>
 8002266:	bd08      	pop	{r3, pc}

08002268 <_ZN8CTimeout10HasElapsedEv>:
{
 8002268:	b510      	push	{r4, lr}
 800226a:	4604      	mov	r4, r0
	if (!m_hasElapsed)
 800226c:	7b03      	ldrb	r3, [r0, #12]
 800226e:	b10b      	cbz	r3, 8002274 <_ZN8CTimeout10HasElapsedEv+0xc>
}
 8002270:	7b20      	ldrb	r0, [r4, #12]
 8002272:	bd10      	pop	{r4, pc}
		if ((uint16_t)(m_timer->CurrentTicks() - m_prevTimer) >= m_expiry) m_hasElapsed = true;
 8002274:	6840      	ldr	r0, [r0, #4]
 8002276:	6803      	ldr	r3, [r0, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4798      	blx	r3
 800227c:	8963      	ldrh	r3, [r4, #10]
 800227e:	1ac0      	subs	r0, r0, r3
 8002280:	b280      	uxth	r0, r0
 8002282:	8923      	ldrh	r3, [r4, #8]
 8002284:	4298      	cmp	r0, r3
 8002286:	dbf3      	blt.n	8002270 <_ZN8CTimeout10HasElapsedEv+0x8>
 8002288:	2301      	movs	r3, #1
 800228a:	7323      	strb	r3, [r4, #12]
 800228c:	e7f0      	b.n	8002270 <_ZN8CTimeout10HasElapsedEv+0x8>
	...

08002290 <_ZN8CTimeoutC1Ev>:
CTimeout::CTimeout()
 8002290:	4b01      	ldr	r3, [pc, #4]	; (8002298 <_ZN8CTimeoutC1Ev+0x8>)
 8002292:	6003      	str	r3, [r0, #0]
}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	080033e8 	.word	0x080033e8

0800229c <_ZN12CAnalogInputD1Ev>:
}

inline CAnalogInput::~CAnalogInput()
{

}
 800229c:	4770      	bx	lr

0800229e <_ZN12CAnalogInputD0Ev>:
inline CAnalogInput::~CAnalogInput()
 800229e:	b510      	push	{r4, lr}
 80022a0:	4604      	mov	r4, r0
}
 80022a2:	f000 fc9b 	bl	8002bdc <_ZdlPv>
 80022a6:	4620      	mov	r0, r4
 80022a8:	bd10      	pop	{r4, pc}
	...

080022ac <main>:
#include <ACFrequencyMeter.h>
#include <AnalogInput.h>
#include <HeartBeat.h>

int main(void)
{
 80022ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022b0:	f6ad 1d9c 	subw	sp, sp, #2460	; 0x99c
	// ----------------- INIT BASIC ---------------------------------------
	// all 72MHz clock and flash init
	SystemInit();
 80022b4:	f000 fae2 	bl	800287c <SystemInit>
	RCC_ADCCLKConfig(RCC_PCLK2_Div8);
 80022b8:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80022bc:	f7fe fcfc 	bl	8000cb8 <RCC_ADCCLKConfig>
	// peripheral clock enable
	uint32_t apb1Enable = RCC_APB1Periph_SPI2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM2
			| RCC_APB1Periph_USART3;
	RCC_APB1PeriphClockCmd(apb1Enable, ENABLE);
 80022c0:	2101      	movs	r1, #1
 80022c2:	4863      	ldr	r0, [pc, #396]	; (8002450 <main+0x1a4>)
 80022c4:	f7fe fe00 	bl	8000ec8 <RCC_APB1PeriphClockCmd>
	uint32_t apb2Enable = RCC_APB2Periph_ADC1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB
			| RCC_APB2Periph_GPIOC;
	RCC_APB2PeriphClockCmd(apb2Enable, ENABLE);
 80022c8:	2101      	movs	r1, #1
 80022ca:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80022ce:	f7fe fddd 	bl	8000e8c <RCC_APB2PeriphClockCmd>
	uint32_t ahbEnable = RCC_AHBPeriph_DMA1;
	RCC_AHBPeriphClockCmd(ahbEnable, ENABLE);
 80022d2:	2101      	movs	r1, #1
 80022d4:	4608      	mov	r0, r1
 80022d6:	f7fe fdbb 	bl	8000e50 <RCC_AHBPeriphClockCmd>

	// frequency meter timer init
	TIM_TimeBaseInitTypeDef timer;
	TIM_TimeBaseStructInit(&timer);
 80022da:	f60d 108c 	addw	r0, sp, #2444	; 0x98c
 80022de:	f7fe ff8b 	bl	80011f8 <TIM_TimeBaseStructInit>
	timer.TIM_Period = 0xffff;
 80022e2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80022e6:	f8ad 4990 	strh.w	r4, [sp, #2448]	; 0x990
	timer.TIM_Prescaler = 719; // 10us timer period!
 80022ea:	f240 23cf 	movw	r3, #719	; 0x2cf
 80022ee:	f8ad 398c 	strh.w	r3, [sp, #2444]	; 0x98c
	TIM_TimeBaseInit(TIM3, &timer);
 80022f2:	4d58      	ldr	r5, [pc, #352]	; (8002454 <main+0x1a8>)
 80022f4:	f60d 118c 	addw	r1, sp, #2444	; 0x98c
 80022f8:	4628      	mov	r0, r5
 80022fa:	f7fe fead 	bl	8001058 <TIM_TimeBaseInit>
	TIM_Cmd(TIM3, ENABLE);
 80022fe:	2101      	movs	r1, #1
 8002300:	4628      	mov	r0, r5
 8002302:	f7fe ffaa 	bl	800125a <TIM_Cmd>

	// main timer init
	TIM_TimeBaseStructInit(&timer);
 8002306:	f60d 108c 	addw	r0, sp, #2444	; 0x98c
 800230a:	f7fe ff75 	bl	80011f8 <TIM_TimeBaseStructInit>
	timer.TIM_Period = 0xffff;
 800230e:	f8ad 4990 	strh.w	r4, [sp, #2448]	; 0x990
	timer.TIM_Prescaler = 7199; // 100us timer period!
 8002312:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8002316:	f8ad 398c 	strh.w	r3, [sp, #2444]	; 0x98c
	TIM_TimeBaseInit(TIM2, &timer);
 800231a:	f60d 118c 	addw	r1, sp, #2444	; 0x98c
 800231e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002322:	f7fe fe99 	bl	8001058 <TIM_TimeBaseInit>
	TIM_Cmd(TIM2, ENABLE);
 8002326:	2101      	movs	r1, #1
 8002328:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800232c:	f7fe ff95 	bl	800125a <TIM_Cmd>

	GPIO_InitTypeDef sGpio;
	// heartbeat
	sGpio.GPIO_Pin = GPIO_Pin_13;
 8002330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002334:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 8002338:	2402      	movs	r4, #2
 800233a:	f88d 498a 	strb.w	r4, [sp, #2442]	; 0x98a
	sGpio.GPIO_Mode = GPIO_Mode_Out_OD;
 800233e:	2314      	movs	r3, #20
 8002340:	f88d 398b 	strb.w	r3, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOC, &sGpio); // pc13
 8002344:	f505 3586 	add.w	r5, r5, #68608	; 0x10c00
 8002348:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 800234c:	4628      	mov	r0, r5
 800234e:	f7fe fbe3 	bl	8000b18 <GPIO_Init>

	CSTM32F10xTimer MainTimer;
 8002352:	f50d 6018 	add.w	r0, sp, #2432	; 0x980
 8002356:	f7ff fe55 	bl	8002004 <_ZN15CSTM32F10xTimerC1Ev>
	MainTimer.Init(TIM2);
 800235a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800235e:	f50d 6018 	add.w	r0, sp, #2432	; 0x980
 8002362:	f7ff fe4c 	bl	8001ffe <_ZN15CSTM32F10xTimer4InitEP11TIM_TypeDef>
	CSTM32F10xGpio GpioHeartBeat;
 8002366:	f50d 6017 	add.w	r0, sp, #2416	; 0x970
 800236a:	f7ff fdd7 	bl	8001f1c <_ZN14CSTM32F10xGpioC1Ev>
	GpioHeartBeat.Init(GPIOC, 13);
 800236e:	220d      	movs	r2, #13
 8002370:	4629      	mov	r1, r5
 8002372:	f50d 6017 	add.w	r0, sp, #2416	; 0x970
 8002376:	f7ff fdc4 	bl	8001f02 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>
	CHeartBeat HeartBeat;
 800237a:	f60d 1058 	addw	r0, sp, #2392	; 0x958
 800237e:	f7ff fc9f 	bl	8001cc0 <_ZN10CHeartBeatC1Ev>
	HeartBeat.Init(&GpioHeartBeat, &MainTimer, 5000);
 8002382:	f241 3388 	movw	r3, #5000	; 0x1388
 8002386:	f50d 6218 	add.w	r2, sp, #2432	; 0x980
 800238a:	f50d 6117 	add.w	r1, sp, #2416	; 0x970
 800238e:	f60d 1058 	addw	r0, sp, #2392	; 0x958
 8002392:	f7ff fc6d 	bl	8001c70 <_ZN10CHeartBeat4InitEP5IGpioP6ITimert>
//	GPIO_Init(GPIOB, &sGpio);

	// --------------------------------------------------------------------

	// --------------- UART Initialization -----------------------------
	sGpio.GPIO_Pin = GPIO_Pin_11; // rx3
 8002396:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800239a:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 800239e:	f88d 498a 	strb.w	r4, [sp, #2442]	; 0x98a
	sGpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80023a2:	2304      	movs	r3, #4
 80023a4:	f88d 398b 	strb.w	r3, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOB, &sGpio);
 80023a8:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 80023ac:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 80023b0:	4628      	mov	r0, r5
 80023b2:	f7fe fbb1 	bl	8000b18 <GPIO_Init>
	sGpio.GPIO_Pin = GPIO_Pin_10; // tx3
 80023b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023ba:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 80023be:	f88d 498a 	strb.w	r4, [sp, #2442]	; 0x98a
	sGpio.GPIO_Mode = GPIO_Mode_AF_PP;
 80023c2:	2318      	movs	r3, #24
 80023c4:	f88d 398b 	strb.w	r3, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOB, &sGpio);
 80023c8:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 80023cc:	4628      	mov	r0, r5
 80023ce:	f7fe fba3 	bl	8000b18 <GPIO_Init>

	USART_InitTypeDef usart;
	usart.USART_BaudRate = 9600;
 80023d2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80023d6:	f8cd 3948 	str.w	r3, [sp, #2376]	; 0x948
	usart.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80023da:	2300      	movs	r3, #0
 80023dc:	f8ad 3954 	strh.w	r3, [sp, #2388]	; 0x954
	usart.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80023e0:	220c      	movs	r2, #12
 80023e2:	f8ad 2952 	strh.w	r2, [sp, #2386]	; 0x952
	usart.USART_Parity = USART_Parity_No;
 80023e6:	f8ad 3950 	strh.w	r3, [sp, #2384]	; 0x950
	usart.USART_StopBits = USART_StopBits_1;
 80023ea:	f8ad 394e 	strh.w	r3, [sp, #2382]	; 0x94e
	usart.USART_WordLength = USART_WordLength_8b;
 80023ee:	f8ad 394c 	strh.w	r3, [sp, #2380]	; 0x94c
	USART_Init(USART3, &usart);
 80023f2:	4c19      	ldr	r4, [pc, #100]	; (8002458 <main+0x1ac>)
 80023f4:	f60d 1148 	addw	r1, sp, #2376	; 0x948
 80023f8:	4620      	mov	r0, r4
 80023fa:	f7ff f9e5 	bl	80017c8 <USART_Init>
	USART_Cmd(USART3, ENABLE);
 80023fe:	2101      	movs	r1, #1
 8002400:	4620      	mov	r0, r4
 8002402:	f7ff fa9b 	bl	800193c <USART_Cmd>
	CSTM32F10xUSART Uart;
 8002406:	f50d 60d4 	add.w	r0, sp, #1696	; 0x6a0
 800240a:	f7ff fe13 	bl	8002034 <_ZN15CSTM32F10xUSARTC1Ev>
	Uart.Init(USART3);
 800240e:	4621      	mov	r1, r4
 8002410:	f50d 60d4 	add.w	r0, sp, #1696	; 0x6a0
 8002414:	f7ff fe0c 	bl	8002030 <_ZN15CSTM32F10xUSART4InitEP13USART_TypeDef>
	// -----------------------------------------------------------------

	// ------------------------- Init ADC ------------------------------
	CSTM32F10xADC Adc[2];
 8002418:	2501      	movs	r5, #1
 800241a:	f50d 64d2 	add.w	r4, sp, #1680	; 0x690
 800241e:	2d00      	cmp	r5, #0
 8002420:	db05      	blt.n	800242e <main+0x182>
 8002422:	4620      	mov	r0, r4
 8002424:	f7ff fc7a 	bl	8001d1c <_ZN13CSTM32F10xADCC1Ev>
 8002428:	3408      	adds	r4, #8
 800242a:	3d01      	subs	r5, #1
 800242c:	e7f7      	b.n	800241e <main+0x172>
 800242e:	2400      	movs	r4, #0
	uint16_t adcBuffer[2];
	for (uint16_t i = 0; i < 2; i++)
 8002430:	2c01      	cmp	r4, #1
 8002432:	dc13      	bgt.n	800245c <main+0x1b0>
	{
		Adc[i].Init(&adcBuffer[i]);
 8002434:	f20d 638c 	addw	r3, sp, #1676	; 0x68c
 8002438:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 800243c:	f50d 63d2 	add.w	r3, sp, #1680	; 0x690
 8002440:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
 8002444:	f7ff fc67 	bl	8001d16 <_ZN13CSTM32F10xADC4InitEPt>
	for (uint16_t i = 0; i < 2; i++)
 8002448:	3401      	adds	r4, #1
 800244a:	b2a4      	uxth	r4, r4
 800244c:	e7f0      	b.n	8002430 <main+0x184>
 800244e:	bf00      	nop
 8002450:	00044003 	.word	0x00044003
 8002454:	40000400 	.word	0x40000400
 8002458:	40004800 	.word	0x40004800
	}
//	 adc io init
	GPIO_StructInit(&sGpio);
 800245c:	f60d 1088 	addw	r0, sp, #2440	; 0x988
 8002460:	f7fe fc16 	bl	8000c90 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1; // adc0 adc1
 8002464:	f04f 0803 	mov.w	r8, #3
 8002468:	f8ad 8988 	strh.w	r8, [sp, #2440]	; 0x988
	sGpio.GPIO_Mode = GPIO_Mode_AIN;
 800246c:	2600      	movs	r6, #0
 800246e:	f88d 698b 	strb.w	r6, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOA, &sGpio);
 8002472:	4fcd      	ldr	r7, [pc, #820]	; (80027a8 <main+0x4fc>)
 8002474:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 8002478:	4638      	mov	r0, r7
 800247a:	f7fe fb4d 	bl	8000b18 <GPIO_Init>

	// adc dma init
	DMA_InitTypeDef dma;
	DMA_StructInit(&dma);
 800247e:	f50d 60cc 	add.w	r0, sp, #1632	; 0x660
 8002482:	f7fe fab5 	bl	80009f0 <DMA_StructInit>
	dma.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8002486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800248a:	f8cd 367c 	str.w	r3, [sp, #1660]	; 0x67c
	dma.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800248e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002492:	f8cd 3678 	str.w	r3, [sp, #1656]	; 0x678
	dma.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002496:	f8cd 6668 	str.w	r6, [sp, #1640]	; 0x668
	dma.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	f8cd 3674 	str.w	r3, [sp, #1652]	; 0x674
	dma.DMA_Mode = DMA_Mode_Circular;
 80024a0:	2320      	movs	r3, #32
 80024a2:	f8cd 3680 	str.w	r3, [sp, #1664]	; 0x680
	dma.DMA_BufferSize = 2;
 80024a6:	2502      	movs	r5, #2
 80024a8:	f8cd 566c 	str.w	r5, [sp, #1644]	; 0x66c
	dma.DMA_Priority = DMA_Priority_Low;
 80024ac:	f8cd 6684 	str.w	r6, [sp, #1668]	; 0x684
	dma.DMA_MemoryBaseAddr = (uint32_t)adcBuffer;
 80024b0:	f20d 638c 	addw	r3, sp, #1676	; 0x68c
 80024b4:	f8cd 3664 	str.w	r3, [sp, #1636]	; 0x664
	dma.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 80024b8:	4bbc      	ldr	r3, [pc, #752]	; (80027ac <main+0x500>)
 80024ba:	f8cd 3660 	str.w	r3, [sp, #1632]	; 0x660
	DMA_Init(DMA1_Channel1, &dma);
 80024be:	4cbc      	ldr	r4, [pc, #752]	; (80027b0 <main+0x504>)
 80024c0:	f50d 61cc 	add.w	r1, sp, #1632	; 0x660
 80024c4:	4620      	mov	r0, r4
 80024c6:	f7fe fa55 	bl	8000974 <DMA_Init>
	DMA_Cmd(DMA1_Channel1, ENABLE);
 80024ca:	2101      	movs	r1, #1
 80024cc:	4620      	mov	r0, r4
 80024ce:	f7fe fab9 	bl	8000a44 <DMA_Cmd>

	// adc peripheral init
	ADC_InitTypeDef adc;
	ADC_StructInit(&adc);
 80024d2:	f20d 604c 	addw	r0, sp, #1612	; 0x64c
 80024d6:	f7fe f909 	bl	80006ec <ADC_StructInit>
	adc.ADC_ContinuousConvMode = ENABLE;
 80024da:	2401      	movs	r4, #1
 80024dc:	f88d 4651 	strb.w	r4, [sp, #1617]	; 0x651
	adc.ADC_NbrOfChannel = 2;
 80024e0:	f88d 565c 	strb.w	r5, [sp, #1628]	; 0x65c
	adc.ADC_ScanConvMode = ENABLE;
 80024e4:	f88d 4650 	strb.w	r4, [sp, #1616]	; 0x650
	ADC_Init(ADC1, &adc);
 80024e8:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 80027d0 <main+0x524>
 80024ec:	f20d 614c 	addw	r1, sp, #1612	; 0x64c
 80024f0:	4648      	mov	r0, r9
 80024f2:	f7fe f8a9 	bl	8000648 <ADC_Init>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_239Cycles5);
 80024f6:	2307      	movs	r3, #7
 80024f8:	4622      	mov	r2, r4
 80024fa:	4631      	mov	r1, r6
 80024fc:	4648      	mov	r0, r9
 80024fe:	f7fe f970 	bl	80007e2 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 2, ADC_SampleTime_239Cycles5);
 8002502:	2307      	movs	r3, #7
 8002504:	462a      	mov	r2, r5
 8002506:	4621      	mov	r1, r4
 8002508:	4648      	mov	r0, r9
 800250a:	f7fe f96a 	bl	80007e2 <ADC_RegularChannelConfig>
	ADC1->CR2 |= 7 << 17; // external trigger on software, NO SPL IMPLEMENTATION, WTF !!!
 800250e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8002512:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8002516:	f8c9 3008 	str.w	r3, [r9, #8]
	ADC_DMACmd(ADC1, ENABLE);
 800251a:	4621      	mov	r1, r4
 800251c:	4648      	mov	r0, r9
 800251e:	f7fe f91b 	bl	8000758 <ADC_DMACmd>
	ADC_Cmd(ADC1, ENABLE);
 8002522:	4621      	mov	r1, r4
 8002524:	4648      	mov	r0, r9
 8002526:	f7fe f8fc 	bl	8000722 <ADC_Cmd>
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 800252a:	4621      	mov	r1, r4
 800252c:	4648      	mov	r0, r9
 800252e:	f7fe f93d 	bl	80007ac <ADC_SoftwareStartConvCmd>
	ADC_StartCalibration(ADC1);
 8002532:	4648      	mov	r0, r9
 8002534:	f7fe f92b 	bl	800078e <ADC_StartCalibration>

	// -----------------------------------------------------------------

	// ------------------------- Init input capture ------------------------------
	GPIO_StructInit(&sGpio);
 8002538:	f60d 1088 	addw	r0, sp, #2440	; 0x988
 800253c:	f7fe fba8 	bl	8000c90 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_6; // tim3 channel 1
 8002540:	2340      	movs	r3, #64	; 0x40
 8002542:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002546:	2304      	movs	r3, #4
 8002548:	f88d 398b 	strb.w	r3, [sp, #2443]	; 0x98b
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 800254c:	f88d 598a 	strb.w	r5, [sp, #2442]	; 0x98a
	GPIO_Init(GPIOA, &sGpio);
 8002550:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 8002554:	4638      	mov	r0, r7
 8002556:	f7fe fadf 	bl	8000b18 <GPIO_Init>

	TIM_ICInitTypeDef sInputCapture;
	TIM_ICStructInit(&sInputCapture);
 800255a:	f50d 60c8 	add.w	r0, sp, #1600	; 0x640
 800255e:	f7fe fe64 	bl	800122a <TIM_ICStructInit>
	sInputCapture.TIM_Channel = TIM_Channel_1;
 8002562:	f8ad 6640 	strh.w	r6, [sp, #1600]	; 0x640
	sInputCapture.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8002566:	f8ad 4644 	strh.w	r4, [sp, #1604]	; 0x644
	sInputCapture.TIM_ICPolarity = TIM_ICPolarity_Falling;
 800256a:	f8ad 5642 	strh.w	r5, [sp, #1602]	; 0x642
	sInputCapture.TIM_ICFilter = 0x9;
 800256e:	f04f 0a09 	mov.w	sl, #9
 8002572:	f8ad a648 	strh.w	sl, [sp, #1608]	; 0x648
	TIM_ICInit(TIM3, &sInputCapture);
 8002576:	f5a9 3990 	sub.w	r9, r9, #73728	; 0x12000
 800257a:	f50d 61c8 	add.w	r1, sp, #1600	; 0x640
 800257e:	4648      	mov	r0, r9
 8002580:	f7fe fde6 	bl	8001150 <TIM_ICInit>
	CSTM32F10xInputCapture InputCapture;
 8002584:	f20d 6034 	addw	r0, sp, #1588	; 0x634
 8002588:	f7ff fd28 	bl	8001fdc <_ZN22CSTM32F10xInputCaptureC1Ev>
	InputCapture.Init(TIM3, TIM_Channel_1);
 800258c:	4632      	mov	r2, r6
 800258e:	4649      	mov	r1, r9
 8002590:	f20d 6034 	addw	r0, sp, #1588	; 0x634
 8002594:	f7ff fd1f 	bl	8001fd6 <_ZN22CSTM32F10xInputCapture4InitEP11TIM_TypeDeft>

	// ------------------------- Init p10 ------------------------------
	// spi init
	GPIO_StructInit(&sGpio);
 8002598:	f60d 1088 	addw	r0, sp, #2440	; 0x988
 800259c:	f7fe fb78 	bl	8000c90 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_15 | GPIO_Pin_13; // mosi2 sck
 80025a0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80025a4:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Speed = GPIO_Speed_50MHz;
 80025a8:	f88d 898a 	strb.w	r8, [sp, #2442]	; 0x98a
	sGpio.GPIO_Mode = GPIO_Mode_AF_PP;
 80025ac:	f04f 0918 	mov.w	r9, #24
 80025b0:	f88d 998b 	strb.w	r9, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOB, &sGpio);
 80025b4:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 80025b8:	487e      	ldr	r0, [pc, #504]	; (80027b4 <main+0x508>)
 80025ba:	f7fe faad 	bl	8000b18 <GPIO_Init>

	// output enable and chip select (SCLK)
	GPIO_StructInit(&sGpio);
 80025be:	f60d 1088 	addw	r0, sp, #2440	; 0x988
 80025c2:	f7fe fb65 	bl	8000c90 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
 80025c6:	2306      	movs	r3, #6
 80025c8:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Speed = GPIO_Speed_50MHz;
 80025cc:	f88d 898a 	strb.w	r8, [sp, #2442]	; 0x98a
	sGpio.GPIO_Mode = GPIO_Mode_Out_PP;
 80025d0:	f04f 0b10 	mov.w	fp, #16
 80025d4:	f88d b98b 	strb.w	fp, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOB, &sGpio);
 80025d8:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 80025dc:	4875      	ldr	r0, [pc, #468]	; (80027b4 <main+0x508>)
 80025de:	f7fe fa9b 	bl	8000b18 <GPIO_Init>
	CSTM32F10xGpio pOE;
 80025e2:	f20d 6024 	addw	r0, sp, #1572	; 0x624
 80025e6:	f7ff fc99 	bl	8001f1c <_ZN14CSTM32F10xGpioC1Ev>
	pOE.Init(GPIOB, 1);
 80025ea:	4622      	mov	r2, r4
 80025ec:	4971      	ldr	r1, [pc, #452]	; (80027b4 <main+0x508>)
 80025ee:	f20d 6024 	addw	r0, sp, #1572	; 0x624
 80025f2:	f7ff fc86 	bl	8001f02 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>
	CSTM32F10xGpio pSS;
 80025f6:	f20d 6014 	addw	r0, sp, #1556	; 0x614
 80025fa:	f7ff fc8f 	bl	8001f1c <_ZN14CSTM32F10xGpioC1Ev>
	pSS.Init(GPIOB, 2);
 80025fe:	462a      	mov	r2, r5
 8002600:	496c      	ldr	r1, [pc, #432]	; (80027b4 <main+0x508>)
 8002602:	f20d 6014 	addw	r0, sp, #1556	; 0x614
 8002606:	f7ff fc7c 	bl	8001f02 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>

	// a pa9 , b pa8
	GPIO_StructInit(&sGpio);
 800260a:	f60d 1088 	addw	r0, sp, #2440	; 0x988
 800260e:	f7fe fb3f 	bl	8000c90 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_8;
 8002612:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002616:	f8ad 3988 	strh.w	r3, [sp, #2440]	; 0x988
	sGpio.GPIO_Speed = GPIO_Speed_50MHz;
 800261a:	f88d 898a 	strb.w	r8, [sp, #2442]	; 0x98a
	sGpio.GPIO_Mode = GPIO_Mode_Out_PP;
 800261e:	f88d b98b 	strb.w	fp, [sp, #2443]	; 0x98b
	GPIO_Init(GPIOA, &sGpio);
 8002622:	f60d 1188 	addw	r1, sp, #2440	; 0x988
 8002626:	4638      	mov	r0, r7
 8002628:	f7fe fa76 	bl	8000b18 <GPIO_Init>
	CSTM32F10xGpio pA;
 800262c:	f20d 6004 	addw	r0, sp, #1540	; 0x604
 8002630:	f7ff fc74 	bl	8001f1c <_ZN14CSTM32F10xGpioC1Ev>
	pA.Init(GPIOA, 9);
 8002634:	4652      	mov	r2, sl
 8002636:	4639      	mov	r1, r7
 8002638:	f20d 6004 	addw	r0, sp, #1540	; 0x604
 800263c:	f7ff fc61 	bl	8001f02 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>
	CSTM32F10xGpio pB;
 8002640:	f20d 50f4 	addw	r0, sp, #1524	; 0x5f4
 8002644:	f7ff fc6a 	bl	8001f1c <_ZN14CSTM32F10xGpioC1Ev>
	pB.Init(GPIOA, 8);
 8002648:	2208      	movs	r2, #8
 800264a:	4639      	mov	r1, r7
 800264c:	f20d 50f4 	addw	r0, sp, #1524	; 0x5f4
 8002650:	f7ff fc57 	bl	8001f02 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>

	// spi DMA init
	CSTM32F10xDMA SpiDma;
 8002654:	f50d 60b7 	add.w	r0, sp, #1464	; 0x5b8
 8002658:	f7ff fc2a 	bl	8001eb0 <_ZN13CSTM32F10xDMAC1Ev>
	SpiDma.Init(DMA1, DMA1_Channel5, DMA_Mode_Normal, DMA_Priority_VeryHigh);
 800265c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	4633      	mov	r3, r6
 8002664:	4a54      	ldr	r2, [pc, #336]	; (80027b8 <main+0x50c>)
 8002666:	4955      	ldr	r1, [pc, #340]	; (80027bc <main+0x510>)
 8002668:	f50d 60b7 	add.w	r0, sp, #1464	; 0x5b8
 800266c:	f7ff fb9e 	bl	8001dac <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm>

	// spi init
	SPI_InitTypeDef spiStruct;
	SPI_StructInit(&spiStruct);
 8002670:	f20d 50a4 	addw	r0, sp, #1444	; 0x5a4
 8002674:	f7fe fc89 	bl	8000f8a <SPI_StructInit>
	spiStruct.SPI_Mode = SPI_Mode_Master;
 8002678:	f44f 7382 	mov.w	r3, #260	; 0x104
 800267c:	f8ad 35a6 	strh.w	r3, [sp, #1446]	; 0x5a6
	spiStruct.SPI_Direction = SPI_Direction_1Line_Tx;
 8002680:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002684:	f8ad 35a4 	strh.w	r3, [sp, #1444]	; 0x5a4
	spiStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8002688:	f8ad 95b0 	strh.w	r9, [sp, #1456]	; 0x5b0
	spiStruct.SPI_NSS = SPI_NSS_Soft;
 800268c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002690:	f8ad 35ae 	strh.w	r3, [sp, #1454]	; 0x5ae
	SPI_Init(SPI2, &spiStruct);
 8002694:	4e4a      	ldr	r6, [pc, #296]	; (80027c0 <main+0x514>)
 8002696:	f20d 51a4 	addw	r1, sp, #1444	; 0x5a4
 800269a:	4630      	mov	r0, r6
 800269c:	f7fe fc32 	bl	8000f04 <SPI_Init>
	SPI_I2S_DMACmd(SPI2, SPI_I2S_DMAReq_Tx, ENABLE);
 80026a0:	4622      	mov	r2, r4
 80026a2:	4629      	mov	r1, r5
 80026a4:	4630      	mov	r0, r6
 80026a6:	f7fe fcb3 	bl	8001010 <SPI_I2S_DMACmd>
	SPI_Cmd(SPI2, ENABLE);
 80026aa:	4621      	mov	r1, r4
 80026ac:	4630      	mov	r0, r6
 80026ae:	f7fe fc90 	bl	8000fd2 <SPI_Cmd>

	// ----------------------------------------------------------------

	// init our basic need !
	// frequency meter
	CACFrequencyMeter ACFrequencyMeter;
 80026b2:	f20d 5094 	addw	r0, sp, #1428	; 0x594
 80026b6:	f7ff fdb7 	bl	8002228 <_ZN17CACFrequencyMeterC1Ev>
	ACFrequencyMeter.Init(&InputCapture);
 80026ba:	f20d 6134 	addw	r1, sp, #1588	; 0x634
 80026be:	f20d 5094 	addw	r0, sp, #1428	; 0x594
 80026c2:	f7ff fd91 	bl	80021e8 <_ZN17CACFrequencyMeter4InitEP13IInputCapture>
	// voltage and current measurement
	CAnalogInput AnalogInput[2];
 80026c6:	f20d 5374 	addw	r3, sp, #1396	; 0x574
 80026ca:	2c00      	cmp	r4, #0
 80026cc:	db0b      	blt.n	80026e6 <main+0x43a>
inline CAnalogInput::CAnalogInput()
 80026ce:	4a3d      	ldr	r2, [pc, #244]	; (80027c4 <main+0x518>)
 80026d0:	601a      	str	r2, [r3, #0]
	m_pAdc = NULL;
 80026d2:	2200      	movs	r2, #0
 80026d4:	60da      	str	r2, [r3, #12]
	m_Scale = 1;
 80026d6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80026da:	605a      	str	r2, [r3, #4]
	m_Offset = 0;
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	3310      	adds	r3, #16
 80026e2:	3c01      	subs	r4, #1
 80026e4:	e7f1      	b.n	80026ca <main+0x41e>

	DMD Dmd(2, 1);
 80026e6:	2201      	movs	r2, #1
 80026e8:	2102      	movs	r1, #2
 80026ea:	a810      	add	r0, sp, #64	; 0x40
 80026ec:	f7ff f992 	bl	8001a14 <_ZN3DMDC1Ehh>
	Dmd.Init(SPI2, &SpiDma, &MainTimer, &pSS, &pA, &pB, &pOE);
 80026f0:	f20d 6324 	addw	r3, sp, #1572	; 0x624
 80026f4:	9303      	str	r3, [sp, #12]
 80026f6:	f20d 53f4 	addw	r3, sp, #1524	; 0x5f4
 80026fa:	9302      	str	r3, [sp, #8]
 80026fc:	f20d 6304 	addw	r3, sp, #1540	; 0x604
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	f20d 6314 	addw	r3, sp, #1556	; 0x614
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	f50d 6318 	add.w	r3, sp, #2432	; 0x980
 800270c:	f50d 62b7 	add.w	r2, sp, #1464	; 0x5b8
 8002710:	492b      	ldr	r1, [pc, #172]	; (80027c0 <main+0x514>)
 8002712:	a810      	add	r0, sp, #64	; 0x40
 8002714:	f7ff f9aa 	bl	8001a6c <_ZN3DMD4InitEP11SPI_TypeDefP4IDmaP6ITimerP5IGpioS7_S7_S7_>
	for (uint16_t i = 0; i < 2; i++)
 8002718:	2300      	movs	r3, #0
 800271a:	2b01      	cmp	r3, #1
 800271c:	dc0b      	bgt.n	8002736 <main+0x48a>
	{
		AnalogInput[i].Initialize(&Adc[i]);
 800271e:	f50d 62d2 	add.w	r2, sp, #1680	; 0x690
 8002722:	eb02 01c3 	add.w	r1, r2, r3, lsl #3

inline void CAnalogInput::Initialize(IAdc* pAdc)
{
	m_pAdc = pAdc;
 8002726:	f20d 5274 	addw	r2, sp, #1396	; 0x574
 800272a:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800272e:	60d1      	str	r1, [r2, #12]
	for (uint16_t i = 0; i < 2; i++)
 8002730:	3301      	adds	r3, #1
 8002732:	b29b      	uxth	r3, r3
 8002734:	e7f1      	b.n	800271a <main+0x46e>
	}
	CTimeout timeout;
 8002736:	a80c      	add	r0, sp, #48	; 0x30
 8002738:	f7ff fdaa 	bl	8002290 <_ZN8CTimeoutC1Ev>
	timeout.Init(&MainTimer);
 800273c:	f50d 6118 	add.w	r1, sp, #2432	; 0x980
 8002740:	a80c      	add	r0, sp, #48	; 0x30
 8002742:	f7ff fd80 	bl	8002246 <_ZN8CTimeout4InitEP6ITimer>
	timeout.SetExpiry(10000);
 8002746:	f242 7110 	movw	r1, #10000	; 0x2710
 800274a:	a80c      	add	r0, sp, #48	; 0x30
 800274c:	f7ff fd87 	bl	800225e <_ZN8CTimeout9SetExpiryEt>
	while (1)
	{
		ACFrequencyMeter.Execute();
 8002750:	f20d 5094 	addw	r0, sp, #1428	; 0x594
 8002754:	f7ff fd4a 	bl	80021ec <_ZN17CACFrequencyMeter7ExecuteEv>
		Dmd.Execute();
 8002758:	a810      	add	r0, sp, #64	; 0x40
 800275a:	f7ff f9bf 	bl	8001adc <_ZN3DMD7ExecuteEv>
		HeartBeat.Execute();
 800275e:	f60d 1058 	addw	r0, sp, #2392	; 0x958
 8002762:	f7ff fa92 	bl	8001c8a <_ZN10CHeartBeat7ExecuteEv>
		Uart.Execute();
 8002766:	f50d 60d4 	add.w	r0, sp, #1696	; 0x6a0
 800276a:	f7ff fd2e 	bl	80021ca <_ZN15CSTM32F10xUSART7ExecuteEv>
		if (timeout.HasElapsed())
 800276e:	a80c      	add	r0, sp, #48	; 0x30
 8002770:	f7ff fd7a 	bl	8002268 <_ZN8CTimeout10HasElapsedEv>
 8002774:	2800      	cmp	r0, #0
 8002776:	d0eb      	beq.n	8002750 <main+0x4a4>
		{
			timeout.Reset();
 8002778:	a80c      	add	r0, sp, #48	; 0x30
 800277a:	f7ff fd66 	bl	800224a <_ZN8CTimeout5ResetEv>
			float f = ACFrequencyMeter.ReadFrequency();
 800277e:	f20d 5094 	addw	r0, sp, #1428	; 0x594
 8002782:	f7ff fd4f 	bl	8002224 <_ZN17CACFrequencyMeter13ReadFrequencyEv>
			char buf[30];
			sprintf(buf, "%u\r\n", (uint16_t)(f * 10000));
 8002786:	4910      	ldr	r1, [pc, #64]	; (80027c8 <main+0x51c>)
 8002788:	f7fd fdee 	bl	8000368 <__aeabi_fmul>
 800278c:	f7fd ff3c 	bl	8000608 <__aeabi_f2uiz>
 8002790:	b282      	uxth	r2, r0
 8002792:	490e      	ldr	r1, [pc, #56]	; (80027cc <main+0x520>)
 8002794:	a804      	add	r0, sp, #16
 8002796:	f000 fa0a 	bl	8002bae <siprintf>
			Uart.Write(buf);
 800279a:	a904      	add	r1, sp, #16
 800279c:	f50d 60d4 	add.w	r0, sp, #1696	; 0x6a0
 80027a0:	f7ff fca9 	bl	80020f6 <_ZN15CSTM32F10xUSART5WriteEPKc>
 80027a4:	e7d4      	b.n	8002750 <main+0x4a4>
 80027a6:	bf00      	nop
 80027a8:	40010800 	.word	0x40010800
 80027ac:	4001244c 	.word	0x4001244c
 80027b0:	40020008 	.word	0x40020008
 80027b4:	40010c00 	.word	0x40010c00
 80027b8:	40020058 	.word	0x40020058
 80027bc:	40020000 	.word	0x40020000
 80027c0:	40003800 	.word	0x40003800
 80027c4:	080033f8 	.word	0x080033f8
 80027c8:	461c4000 	.word	0x461c4000
 80027cc:	08003400 	.word	0x08003400
 80027d0:	40012400 	.word	0x40012400

080027d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80027d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800280c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027d8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027da:	e003      	b.n	80027e4 <LoopCopyDataInit>

080027dc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80027de:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027e0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027e2:	3104      	adds	r1, #4

080027e4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027e4:	480b      	ldr	r0, [pc, #44]	; (8002814 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80027e6:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80027e8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027ea:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027ec:	d3f6      	bcc.n	80027dc <CopyDataInit>
	ldr	r2, =_sbss
 80027ee:	4a0b      	ldr	r2, [pc, #44]	; (800281c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80027f0:	e002      	b.n	80027f8 <LoopFillZerobss>

080027f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027f2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027f4:	f842 3b04 	str.w	r3, [r2], #4

080027f8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027f8:	4b09      	ldr	r3, [pc, #36]	; (8002820 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80027fa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027fc:	d3f9      	bcc.n	80027f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027fe:	f000 f83d 	bl	800287c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002802:	f000 f9ed 	bl	8002be0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002806:	f7ff fd51 	bl	80022ac <main>
	bx	lr
 800280a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800280c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8002810:	08003418 	.word	0x08003418
	ldr	r0, =_sdata
 8002814:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002818:	20000518 	.word	0x20000518
	ldr	r2, =_sbss
 800281c:	20000518 	.word	0x20000518
	ldr	r3, = _ebss
 8002820:	2000057c 	.word	0x2000057c

08002824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002824:	e7fe      	b.n	8002824 <ADC1_2_IRQHandler>

08002826 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002826:	b480      	push	{r7}
 8002828:	af00      	add	r7, sp, #0
}
 800282a:	bf00      	nop
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr

08002832 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002836:	e7fe      	b.n	8002836 <HardFault_Handler+0x4>

08002838 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800283c:	e7fe      	b.n	800283c <MemManage_Handler+0x4>

0800283e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002842:	e7fe      	b.n	8002842 <BusFault_Handler+0x4>

08002844 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002848:	e7fe      	b.n	8002848 <UsageFault_Handler+0x4>

0800284a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
}
 800284e:	bf00      	nop
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0
}
 800285a:	bf00      	nop
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr

08002862 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0
}
 8002866:	bf00      	nop
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800286e:	b480      	push	{r7}
 8002870:	af00      	add	r7, sp, #0
}
 8002872:	bf00      	nop
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr
	...

0800287c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002880:	4a15      	ldr	r2, [pc, #84]	; (80028d8 <SystemInit+0x5c>)
 8002882:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <SystemInit+0x5c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f043 0301 	orr.w	r3, r3, #1
 800288a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800288c:	4912      	ldr	r1, [pc, #72]	; (80028d8 <SystemInit+0x5c>)
 800288e:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <SystemInit+0x5c>)
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	4b12      	ldr	r3, [pc, #72]	; (80028dc <SystemInit+0x60>)
 8002894:	4013      	ands	r3, r2
 8002896:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002898:	4a0f      	ldr	r2, [pc, #60]	; (80028d8 <SystemInit+0x5c>)
 800289a:	4b0f      	ldr	r3, [pc, #60]	; (80028d8 <SystemInit+0x5c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80028a8:	4a0b      	ldr	r2, [pc, #44]	; (80028d8 <SystemInit+0x5c>)
 80028aa:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <SystemInit+0x5c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80028b4:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <SystemInit+0x5c>)
 80028b6:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <SystemInit+0x5c>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80028be:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80028c0:	4b05      	ldr	r3, [pc, #20]	; (80028d8 <SystemInit+0x5c>)
 80028c2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80028c6:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80028c8:	f000 f80c 	bl	80028e4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80028cc:	4b04      	ldr	r3, [pc, #16]	; (80028e0 <SystemInit+0x64>)
 80028ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028d2:	609a      	str	r2, [r3, #8]
#endif 
}
 80028d4:	bf00      	nop
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40021000 	.word	0x40021000
 80028dc:	f8ff0000 	.word	0xf8ff0000
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80028e8:	f000 f802 	bl	80028f0 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80028ec:	bf00      	nop
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	2300      	movs	r3, #0
 80028fc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80028fe:	4a3a      	ldr	r2, [pc, #232]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002900:	4b39      	ldr	r3, [pc, #228]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002908:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800290a:	4b37      	ldr	r3, [pc, #220]	; (80029e8 <SetSysClockTo72+0xf8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3301      	adds	r3, #1
 8002918:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d103      	bne.n	8002928 <SetSysClockTo72+0x38>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002926:	d1f0      	bne.n	800290a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002928:	4b2f      	ldr	r3, [pc, #188]	; (80029e8 <SetSysClockTo72+0xf8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002934:	2301      	movs	r3, #1
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	e001      	b.n	800293e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800293a:	2300      	movs	r3, #0
 800293c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d14b      	bne.n	80029dc <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8002944:	4a29      	ldr	r2, [pc, #164]	; (80029ec <SetSysClockTo72+0xfc>)
 8002946:	4b29      	ldr	r3, [pc, #164]	; (80029ec <SetSysClockTo72+0xfc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f043 0310 	orr.w	r3, r3, #16
 800294e:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8002950:	4a26      	ldr	r2, [pc, #152]	; (80029ec <SetSysClockTo72+0xfc>)
 8002952:	4b26      	ldr	r3, [pc, #152]	; (80029ec <SetSysClockTo72+0xfc>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f023 0303 	bic.w	r3, r3, #3
 800295a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 800295c:	4a23      	ldr	r2, [pc, #140]	; (80029ec <SetSysClockTo72+0xfc>)
 800295e:	4b23      	ldr	r3, [pc, #140]	; (80029ec <SetSysClockTo72+0xfc>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f043 0302 	orr.w	r3, r3, #2
 8002966:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002968:	4a1f      	ldr	r2, [pc, #124]	; (80029e8 <SetSysClockTo72+0xf8>)
 800296a:	4b1f      	ldr	r3, [pc, #124]	; (80029e8 <SetSysClockTo72+0xf8>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002970:	4a1d      	ldr	r2, [pc, #116]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002972:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002978:	4a1b      	ldr	r2, [pc, #108]	; (80029e8 <SetSysClockTo72+0xf8>)
 800297a:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <SetSysClockTo72+0xf8>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002982:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8002984:	4a18      	ldr	r2, [pc, #96]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002986:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800298e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8002990:	4a15      	ldr	r2, [pc, #84]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002992:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <SetSysClockTo72+0xf8>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800299a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800299c:	4a12      	ldr	r2, [pc, #72]	; (80029e8 <SetSysClockTo72+0xf8>)
 800299e:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029a6:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80029a8:	bf00      	nop
 80029aa:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f9      	beq.n	80029aa <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80029b6:	4a0c      	ldr	r2, [pc, #48]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029b8:	4b0b      	ldr	r3, [pc, #44]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f023 0303 	bic.w	r3, r3, #3
 80029c0:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80029c2:	4a09      	ldr	r2, [pc, #36]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029c4:	4b08      	ldr	r3, [pc, #32]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f043 0302 	orr.w	r3, r3, #2
 80029cc:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80029ce:	bf00      	nop
 80029d0:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <SetSysClockTo72+0xf8>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 030c 	and.w	r3, r3, #12
 80029d8:	2b08      	cmp	r3, #8
 80029da:	d1f9      	bne.n	80029d0 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40022000 	.word	0x40022000

080029f0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b087      	sub	sp, #28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
	int div = 1;
 80029fc:	2301      	movs	r3, #1
 80029fe:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002a00:	e004      	b.n	8002a0c <ts_itoa+0x1c>
		div *= base;
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	fb02 f303 	mul.w	r3, r2, r3
 8002a0a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d2f3      	bcs.n	8002a02 <ts_itoa+0x12>

	while (div != 0)
 8002a1a:	e029      	b.n	8002a70 <ts_itoa+0x80>
	{
		int num = d/div;
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a24:	613b      	str	r3, [r7, #16]
		d = d%div;
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8002a2e:	fb02 f201 	mul.w	r2, r2, r1
 8002a32:	1a9b      	subs	r3, r3, r2
 8002a34:	60bb      	str	r3, [r7, #8]
		div /= base;
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a3e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	2b09      	cmp	r3, #9
 8002a44:	dd0a      	ble.n	8002a5c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	1c59      	adds	r1, r3, #1
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	6011      	str	r1, [r2, #0]
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	3237      	adds	r2, #55	; 0x37
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	701a      	strb	r2, [r3, #0]
 8002a5a:	e009      	b.n	8002a70 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	1c59      	adds	r1, r3, #1
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	6011      	str	r1, [r2, #0]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	b2d2      	uxtb	r2, r2
 8002a6a:	3230      	adds	r2, #48	; 0x30
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1d2      	bne.n	8002a1c <ts_itoa+0x2c>
	}
}
 8002a76:	bf00      	nop
 8002a78:	371c      	adds	r7, #28
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8002a90:	e07d      	b.n	8002b8e <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b25      	cmp	r3, #37	; 0x25
 8002a98:	d171      	bne.n	8002b7e <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	60bb      	str	r3, [r7, #8]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b64      	cmp	r3, #100	; 0x64
 8002aa6:	d01e      	beq.n	8002ae6 <ts_formatstring+0x66>
 8002aa8:	2b64      	cmp	r3, #100	; 0x64
 8002aaa:	dc06      	bgt.n	8002aba <ts_formatstring+0x3a>
 8002aac:	2b58      	cmp	r3, #88	; 0x58
 8002aae:	d050      	beq.n	8002b52 <ts_formatstring+0xd2>
 8002ab0:	2b63      	cmp	r3, #99	; 0x63
 8002ab2:	d00e      	beq.n	8002ad2 <ts_formatstring+0x52>
 8002ab4:	2b25      	cmp	r3, #37	; 0x25
 8002ab6:	d058      	beq.n	8002b6a <ts_formatstring+0xea>
 8002ab8:	e05d      	b.n	8002b76 <ts_formatstring+0xf6>
 8002aba:	2b73      	cmp	r3, #115	; 0x73
 8002abc:	d02b      	beq.n	8002b16 <ts_formatstring+0x96>
 8002abe:	2b73      	cmp	r3, #115	; 0x73
 8002ac0:	dc02      	bgt.n	8002ac8 <ts_formatstring+0x48>
 8002ac2:	2b69      	cmp	r3, #105	; 0x69
 8002ac4:	d00f      	beq.n	8002ae6 <ts_formatstring+0x66>
 8002ac6:	e056      	b.n	8002b76 <ts_formatstring+0xf6>
 8002ac8:	2b75      	cmp	r3, #117	; 0x75
 8002aca:	d037      	beq.n	8002b3c <ts_formatstring+0xbc>
 8002acc:	2b78      	cmp	r3, #120	; 0x78
 8002ace:	d040      	beq.n	8002b52 <ts_formatstring+0xd2>
 8002ad0:	e051      	b.n	8002b76 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	60fa      	str	r2, [r7, #12]
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	1d11      	adds	r1, r2, #4
 8002adc:	6079      	str	r1, [r7, #4]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	701a      	strb	r2, [r3, #0]
				break;
 8002ae4:	e047      	b.n	8002b76 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	1d1a      	adds	r2, r3, #4
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	da07      	bge.n	8002b06 <ts_formatstring+0x86>
					{
						val *= -1;
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	425b      	negs	r3, r3
 8002afa:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	60fa      	str	r2, [r7, #12]
 8002b02:	222d      	movs	r2, #45	; 0x2d
 8002b04:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002b06:	69f9      	ldr	r1, [r7, #28]
 8002b08:	f107 030c 	add.w	r3, r7, #12
 8002b0c:	220a      	movs	r2, #10
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff ff6e 	bl	80029f0 <ts_itoa>
				}
				break;
 8002b14:	e02f      	b.n	8002b76 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	1d1a      	adds	r2, r3, #4
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002b20:	e007      	b.n	8002b32 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	60fa      	str	r2, [r7, #12]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	1c51      	adds	r1, r2, #1
 8002b2c:	61b9      	str	r1, [r7, #24]
 8002b2e:	7812      	ldrb	r2, [r2, #0]
 8002b30:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f3      	bne.n	8002b22 <ts_formatstring+0xa2>
					}
				}
				break;
 8002b3a:	e01c      	b.n	8002b76 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	1d1a      	adds	r2, r3, #4
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	6819      	ldr	r1, [r3, #0]
 8002b44:	f107 030c 	add.w	r3, r7, #12
 8002b48:	220a      	movs	r2, #10
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff ff50 	bl	80029f0 <ts_itoa>
				break;
 8002b50:	e011      	b.n	8002b76 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	1d1a      	adds	r2, r3, #4
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f107 030c 	add.w	r3, r7, #12
 8002b60:	2210      	movs	r2, #16
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff ff44 	bl	80029f0 <ts_itoa>
				break;
 8002b68:	e005      	b.n	8002b76 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1c5a      	adds	r2, r3, #1
 8002b6e:	60fa      	str	r2, [r7, #12]
 8002b70:	2225      	movs	r2, #37	; 0x25
 8002b72:	701a      	strb	r2, [r3, #0]
				  break;
 8002b74:	bf00      	nop
			}
			fmt++;
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	e007      	b.n	8002b8e <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1c5a      	adds	r2, r3, #1
 8002b82:	60fa      	str	r2, [r7, #12]
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	1c51      	adds	r1, r2, #1
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	7812      	ldrb	r2, [r2, #0]
 8002b8c:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f47f af7d 	bne.w	8002a92 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	1ad3      	subs	r3, r2, r3
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3720      	adds	r7, #32
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8002bae:	b40e      	push	{r1, r2, r3}
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8002bb8:	f107 0320 	add.w	r3, r7, #32
 8002bbc:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	69f9      	ldr	r1, [r7, #28]
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ff5c 	bl	8002a80 <ts_formatstring>
 8002bc8:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8002bca:	68fb      	ldr	r3, [r7, #12]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002bd6:	b003      	add	sp, #12
 8002bd8:	4770      	bx	lr
	...

08002bdc <_ZdlPv>:
 8002bdc:	f000 b82c 	b.w	8002c38 <free>

08002be0 <__libc_init_array>:
 8002be0:	b570      	push	{r4, r5, r6, lr}
 8002be2:	2500      	movs	r5, #0
 8002be4:	4e0c      	ldr	r6, [pc, #48]	; (8002c18 <__libc_init_array+0x38>)
 8002be6:	4c0d      	ldr	r4, [pc, #52]	; (8002c1c <__libc_init_array+0x3c>)
 8002be8:	1ba4      	subs	r4, r4, r6
 8002bea:	10a4      	asrs	r4, r4, #2
 8002bec:	42a5      	cmp	r5, r4
 8002bee:	d109      	bne.n	8002c04 <__libc_init_array+0x24>
 8002bf0:	f000 fb7c 	bl	80032ec <_init>
 8002bf4:	2500      	movs	r5, #0
 8002bf6:	4e0a      	ldr	r6, [pc, #40]	; (8002c20 <__libc_init_array+0x40>)
 8002bf8:	4c0a      	ldr	r4, [pc, #40]	; (8002c24 <__libc_init_array+0x44>)
 8002bfa:	1ba4      	subs	r4, r4, r6
 8002bfc:	10a4      	asrs	r4, r4, #2
 8002bfe:	42a5      	cmp	r5, r4
 8002c00:	d105      	bne.n	8002c0e <__libc_init_array+0x2e>
 8002c02:	bd70      	pop	{r4, r5, r6, pc}
 8002c04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c08:	4798      	blx	r3
 8002c0a:	3501      	adds	r5, #1
 8002c0c:	e7ee      	b.n	8002bec <__libc_init_array+0xc>
 8002c0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c12:	4798      	blx	r3
 8002c14:	3501      	adds	r5, #1
 8002c16:	e7f2      	b.n	8002bfe <__libc_init_array+0x1e>
 8002c18:	08003410 	.word	0x08003410
 8002c1c:	08003410 	.word	0x08003410
 8002c20:	08003410 	.word	0x08003410
 8002c24:	08003414 	.word	0x08003414

08002c28 <malloc>:
 8002c28:	4b02      	ldr	r3, [pc, #8]	; (8002c34 <malloc+0xc>)
 8002c2a:	4601      	mov	r1, r0
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	f000 b80b 	b.w	8002c48 <_malloc_r>
 8002c32:	bf00      	nop
 8002c34:	20000424 	.word	0x20000424

08002c38 <free>:
 8002c38:	4b02      	ldr	r3, [pc, #8]	; (8002c44 <free+0xc>)
 8002c3a:	4601      	mov	r1, r0
 8002c3c:	6818      	ldr	r0, [r3, #0]
 8002c3e:	f000 ba89 	b.w	8003154 <_free_r>
 8002c42:	bf00      	nop
 8002c44:	20000424 	.word	0x20000424

08002c48 <_malloc_r>:
 8002c48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c4c:	f101 040b 	add.w	r4, r1, #11
 8002c50:	2c16      	cmp	r4, #22
 8002c52:	4681      	mov	r9, r0
 8002c54:	d907      	bls.n	8002c66 <_malloc_r+0x1e>
 8002c56:	f034 0407 	bics.w	r4, r4, #7
 8002c5a:	d505      	bpl.n	8002c68 <_malloc_r+0x20>
 8002c5c:	230c      	movs	r3, #12
 8002c5e:	f8c9 3000 	str.w	r3, [r9]
 8002c62:	2600      	movs	r6, #0
 8002c64:	e131      	b.n	8002eca <_malloc_r+0x282>
 8002c66:	2410      	movs	r4, #16
 8002c68:	428c      	cmp	r4, r1
 8002c6a:	d3f7      	bcc.n	8002c5c <_malloc_r+0x14>
 8002c6c:	4648      	mov	r0, r9
 8002c6e:	f000 f9ff 	bl	8003070 <__malloc_lock>
 8002c72:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8002c76:	4d9b      	ldr	r5, [pc, #620]	; (8002ee4 <_malloc_r+0x29c>)
 8002c78:	d236      	bcs.n	8002ce8 <_malloc_r+0xa0>
 8002c7a:	f104 0208 	add.w	r2, r4, #8
 8002c7e:	442a      	add	r2, r5
 8002c80:	6856      	ldr	r6, [r2, #4]
 8002c82:	f1a2 0108 	sub.w	r1, r2, #8
 8002c86:	428e      	cmp	r6, r1
 8002c88:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8002c8c:	d102      	bne.n	8002c94 <_malloc_r+0x4c>
 8002c8e:	68d6      	ldr	r6, [r2, #12]
 8002c90:	42b2      	cmp	r2, r6
 8002c92:	d010      	beq.n	8002cb6 <_malloc_r+0x6e>
 8002c94:	6873      	ldr	r3, [r6, #4]
 8002c96:	68f2      	ldr	r2, [r6, #12]
 8002c98:	68b1      	ldr	r1, [r6, #8]
 8002c9a:	f023 0303 	bic.w	r3, r3, #3
 8002c9e:	60ca      	str	r2, [r1, #12]
 8002ca0:	4433      	add	r3, r6
 8002ca2:	6091      	str	r1, [r2, #8]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	4648      	mov	r0, r9
 8002cae:	f000 f9e5 	bl	800307c <__malloc_unlock>
 8002cb2:	3608      	adds	r6, #8
 8002cb4:	e109      	b.n	8002eca <_malloc_r+0x282>
 8002cb6:	3302      	adds	r3, #2
 8002cb8:	4a8b      	ldr	r2, [pc, #556]	; (8002ee8 <_malloc_r+0x2a0>)
 8002cba:	692e      	ldr	r6, [r5, #16]
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	4296      	cmp	r6, r2
 8002cc0:	d06d      	beq.n	8002d9e <_malloc_r+0x156>
 8002cc2:	6870      	ldr	r0, [r6, #4]
 8002cc4:	f020 0003 	bic.w	r0, r0, #3
 8002cc8:	1b07      	subs	r7, r0, r4
 8002cca:	2f0f      	cmp	r7, #15
 8002ccc:	dd47      	ble.n	8002d5e <_malloc_r+0x116>
 8002cce:	1933      	adds	r3, r6, r4
 8002cd0:	f044 0401 	orr.w	r4, r4, #1
 8002cd4:	6074      	str	r4, [r6, #4]
 8002cd6:	616b      	str	r3, [r5, #20]
 8002cd8:	612b      	str	r3, [r5, #16]
 8002cda:	60da      	str	r2, [r3, #12]
 8002cdc:	609a      	str	r2, [r3, #8]
 8002cde:	f047 0201 	orr.w	r2, r7, #1
 8002ce2:	605a      	str	r2, [r3, #4]
 8002ce4:	5037      	str	r7, [r6, r0]
 8002ce6:	e7e1      	b.n	8002cac <_malloc_r+0x64>
 8002ce8:	0a63      	lsrs	r3, r4, #9
 8002cea:	d02a      	beq.n	8002d42 <_malloc_r+0xfa>
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d812      	bhi.n	8002d16 <_malloc_r+0xce>
 8002cf0:	09a3      	lsrs	r3, r4, #6
 8002cf2:	3338      	adds	r3, #56	; 0x38
 8002cf4:	1c5a      	adds	r2, r3, #1
 8002cf6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002cfa:	6856      	ldr	r6, [r2, #4]
 8002cfc:	f1a2 0008 	sub.w	r0, r2, #8
 8002d00:	4286      	cmp	r6, r0
 8002d02:	d006      	beq.n	8002d12 <_malloc_r+0xca>
 8002d04:	6872      	ldr	r2, [r6, #4]
 8002d06:	f022 0203 	bic.w	r2, r2, #3
 8002d0a:	1b11      	subs	r1, r2, r4
 8002d0c:	290f      	cmp	r1, #15
 8002d0e:	dd1c      	ble.n	8002d4a <_malloc_r+0x102>
 8002d10:	3b01      	subs	r3, #1
 8002d12:	3301      	adds	r3, #1
 8002d14:	e7d0      	b.n	8002cb8 <_malloc_r+0x70>
 8002d16:	2b14      	cmp	r3, #20
 8002d18:	d801      	bhi.n	8002d1e <_malloc_r+0xd6>
 8002d1a:	335b      	adds	r3, #91	; 0x5b
 8002d1c:	e7ea      	b.n	8002cf4 <_malloc_r+0xac>
 8002d1e:	2b54      	cmp	r3, #84	; 0x54
 8002d20:	d802      	bhi.n	8002d28 <_malloc_r+0xe0>
 8002d22:	0b23      	lsrs	r3, r4, #12
 8002d24:	336e      	adds	r3, #110	; 0x6e
 8002d26:	e7e5      	b.n	8002cf4 <_malloc_r+0xac>
 8002d28:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8002d2c:	d802      	bhi.n	8002d34 <_malloc_r+0xec>
 8002d2e:	0be3      	lsrs	r3, r4, #15
 8002d30:	3377      	adds	r3, #119	; 0x77
 8002d32:	e7df      	b.n	8002cf4 <_malloc_r+0xac>
 8002d34:	f240 5254 	movw	r2, #1364	; 0x554
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d804      	bhi.n	8002d46 <_malloc_r+0xfe>
 8002d3c:	0ca3      	lsrs	r3, r4, #18
 8002d3e:	337c      	adds	r3, #124	; 0x7c
 8002d40:	e7d8      	b.n	8002cf4 <_malloc_r+0xac>
 8002d42:	233f      	movs	r3, #63	; 0x3f
 8002d44:	e7d6      	b.n	8002cf4 <_malloc_r+0xac>
 8002d46:	237e      	movs	r3, #126	; 0x7e
 8002d48:	e7d4      	b.n	8002cf4 <_malloc_r+0xac>
 8002d4a:	2900      	cmp	r1, #0
 8002d4c:	68f1      	ldr	r1, [r6, #12]
 8002d4e:	db04      	blt.n	8002d5a <_malloc_r+0x112>
 8002d50:	68b3      	ldr	r3, [r6, #8]
 8002d52:	60d9      	str	r1, [r3, #12]
 8002d54:	608b      	str	r3, [r1, #8]
 8002d56:	18b3      	adds	r3, r6, r2
 8002d58:	e7a4      	b.n	8002ca4 <_malloc_r+0x5c>
 8002d5a:	460e      	mov	r6, r1
 8002d5c:	e7d0      	b.n	8002d00 <_malloc_r+0xb8>
 8002d5e:	2f00      	cmp	r7, #0
 8002d60:	616a      	str	r2, [r5, #20]
 8002d62:	612a      	str	r2, [r5, #16]
 8002d64:	db05      	blt.n	8002d72 <_malloc_r+0x12a>
 8002d66:	4430      	add	r0, r6
 8002d68:	6843      	ldr	r3, [r0, #4]
 8002d6a:	f043 0301 	orr.w	r3, r3, #1
 8002d6e:	6043      	str	r3, [r0, #4]
 8002d70:	e79c      	b.n	8002cac <_malloc_r+0x64>
 8002d72:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002d76:	d244      	bcs.n	8002e02 <_malloc_r+0x1ba>
 8002d78:	2201      	movs	r2, #1
 8002d7a:	08c0      	lsrs	r0, r0, #3
 8002d7c:	1087      	asrs	r7, r0, #2
 8002d7e:	fa02 f707 	lsl.w	r7, r2, r7
 8002d82:	686a      	ldr	r2, [r5, #4]
 8002d84:	3001      	adds	r0, #1
 8002d86:	433a      	orrs	r2, r7
 8002d88:	606a      	str	r2, [r5, #4]
 8002d8a:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8002d8e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8002d92:	3a08      	subs	r2, #8
 8002d94:	60f2      	str	r2, [r6, #12]
 8002d96:	60b7      	str	r7, [r6, #8]
 8002d98:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8002d9c:	60fe      	str	r6, [r7, #12]
 8002d9e:	2001      	movs	r0, #1
 8002da0:	109a      	asrs	r2, r3, #2
 8002da2:	fa00 f202 	lsl.w	r2, r0, r2
 8002da6:	6868      	ldr	r0, [r5, #4]
 8002da8:	4282      	cmp	r2, r0
 8002daa:	f200 809f 	bhi.w	8002eec <_malloc_r+0x2a4>
 8002dae:	4202      	tst	r2, r0
 8002db0:	d106      	bne.n	8002dc0 <_malloc_r+0x178>
 8002db2:	f023 0303 	bic.w	r3, r3, #3
 8002db6:	0052      	lsls	r2, r2, #1
 8002db8:	4202      	tst	r2, r0
 8002dba:	f103 0304 	add.w	r3, r3, #4
 8002dbe:	d0fa      	beq.n	8002db6 <_malloc_r+0x16e>
 8002dc0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8002dc4:	46e0      	mov	r8, ip
 8002dc6:	469e      	mov	lr, r3
 8002dc8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8002dcc:	4546      	cmp	r6, r8
 8002dce:	d153      	bne.n	8002e78 <_malloc_r+0x230>
 8002dd0:	f10e 0e01 	add.w	lr, lr, #1
 8002dd4:	f01e 0f03 	tst.w	lr, #3
 8002dd8:	f108 0808 	add.w	r8, r8, #8
 8002ddc:	d1f4      	bne.n	8002dc8 <_malloc_r+0x180>
 8002dde:	0798      	lsls	r0, r3, #30
 8002de0:	d179      	bne.n	8002ed6 <_malloc_r+0x28e>
 8002de2:	686b      	ldr	r3, [r5, #4]
 8002de4:	ea23 0302 	bic.w	r3, r3, r2
 8002de8:	606b      	str	r3, [r5, #4]
 8002dea:	6868      	ldr	r0, [r5, #4]
 8002dec:	0052      	lsls	r2, r2, #1
 8002dee:	4282      	cmp	r2, r0
 8002df0:	d87c      	bhi.n	8002eec <_malloc_r+0x2a4>
 8002df2:	2a00      	cmp	r2, #0
 8002df4:	d07a      	beq.n	8002eec <_malloc_r+0x2a4>
 8002df6:	4673      	mov	r3, lr
 8002df8:	4202      	tst	r2, r0
 8002dfa:	d1e1      	bne.n	8002dc0 <_malloc_r+0x178>
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	0052      	lsls	r2, r2, #1
 8002e00:	e7fa      	b.n	8002df8 <_malloc_r+0x1b0>
 8002e02:	0a42      	lsrs	r2, r0, #9
 8002e04:	2a04      	cmp	r2, #4
 8002e06:	d815      	bhi.n	8002e34 <_malloc_r+0x1ec>
 8002e08:	0982      	lsrs	r2, r0, #6
 8002e0a:	3238      	adds	r2, #56	; 0x38
 8002e0c:	1c57      	adds	r7, r2, #1
 8002e0e:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8002e12:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8002e16:	45be      	cmp	lr, r7
 8002e18:	d126      	bne.n	8002e68 <_malloc_r+0x220>
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	1092      	asrs	r2, r2, #2
 8002e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e22:	6868      	ldr	r0, [r5, #4]
 8002e24:	4310      	orrs	r0, r2
 8002e26:	6068      	str	r0, [r5, #4]
 8002e28:	f8c6 e00c 	str.w	lr, [r6, #12]
 8002e2c:	60b7      	str	r7, [r6, #8]
 8002e2e:	f8ce 6008 	str.w	r6, [lr, #8]
 8002e32:	e7b3      	b.n	8002d9c <_malloc_r+0x154>
 8002e34:	2a14      	cmp	r2, #20
 8002e36:	d801      	bhi.n	8002e3c <_malloc_r+0x1f4>
 8002e38:	325b      	adds	r2, #91	; 0x5b
 8002e3a:	e7e7      	b.n	8002e0c <_malloc_r+0x1c4>
 8002e3c:	2a54      	cmp	r2, #84	; 0x54
 8002e3e:	d802      	bhi.n	8002e46 <_malloc_r+0x1fe>
 8002e40:	0b02      	lsrs	r2, r0, #12
 8002e42:	326e      	adds	r2, #110	; 0x6e
 8002e44:	e7e2      	b.n	8002e0c <_malloc_r+0x1c4>
 8002e46:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8002e4a:	d802      	bhi.n	8002e52 <_malloc_r+0x20a>
 8002e4c:	0bc2      	lsrs	r2, r0, #15
 8002e4e:	3277      	adds	r2, #119	; 0x77
 8002e50:	e7dc      	b.n	8002e0c <_malloc_r+0x1c4>
 8002e52:	f240 5754 	movw	r7, #1364	; 0x554
 8002e56:	42ba      	cmp	r2, r7
 8002e58:	bf9a      	itte	ls
 8002e5a:	0c82      	lsrls	r2, r0, #18
 8002e5c:	327c      	addls	r2, #124	; 0x7c
 8002e5e:	227e      	movhi	r2, #126	; 0x7e
 8002e60:	e7d4      	b.n	8002e0c <_malloc_r+0x1c4>
 8002e62:	68bf      	ldr	r7, [r7, #8]
 8002e64:	45be      	cmp	lr, r7
 8002e66:	d004      	beq.n	8002e72 <_malloc_r+0x22a>
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	f022 0203 	bic.w	r2, r2, #3
 8002e6e:	4290      	cmp	r0, r2
 8002e70:	d3f7      	bcc.n	8002e62 <_malloc_r+0x21a>
 8002e72:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8002e76:	e7d7      	b.n	8002e28 <_malloc_r+0x1e0>
 8002e78:	6870      	ldr	r0, [r6, #4]
 8002e7a:	68f7      	ldr	r7, [r6, #12]
 8002e7c:	f020 0003 	bic.w	r0, r0, #3
 8002e80:	eba0 0a04 	sub.w	sl, r0, r4
 8002e84:	f1ba 0f0f 	cmp.w	sl, #15
 8002e88:	dd10      	ble.n	8002eac <_malloc_r+0x264>
 8002e8a:	68b2      	ldr	r2, [r6, #8]
 8002e8c:	1933      	adds	r3, r6, r4
 8002e8e:	f044 0401 	orr.w	r4, r4, #1
 8002e92:	6074      	str	r4, [r6, #4]
 8002e94:	60d7      	str	r7, [r2, #12]
 8002e96:	60ba      	str	r2, [r7, #8]
 8002e98:	f04a 0201 	orr.w	r2, sl, #1
 8002e9c:	616b      	str	r3, [r5, #20]
 8002e9e:	612b      	str	r3, [r5, #16]
 8002ea0:	60d9      	str	r1, [r3, #12]
 8002ea2:	6099      	str	r1, [r3, #8]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	f846 a000 	str.w	sl, [r6, r0]
 8002eaa:	e6ff      	b.n	8002cac <_malloc_r+0x64>
 8002eac:	f1ba 0f00 	cmp.w	sl, #0
 8002eb0:	db0f      	blt.n	8002ed2 <_malloc_r+0x28a>
 8002eb2:	4430      	add	r0, r6
 8002eb4:	6843      	ldr	r3, [r0, #4]
 8002eb6:	f043 0301 	orr.w	r3, r3, #1
 8002eba:	6043      	str	r3, [r0, #4]
 8002ebc:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8002ec0:	4648      	mov	r0, r9
 8002ec2:	60df      	str	r7, [r3, #12]
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	f000 f8d9 	bl	800307c <__malloc_unlock>
 8002eca:	4630      	mov	r0, r6
 8002ecc:	b003      	add	sp, #12
 8002ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ed2:	463e      	mov	r6, r7
 8002ed4:	e77a      	b.n	8002dcc <_malloc_r+0x184>
 8002ed6:	f85c 0908 	ldr.w	r0, [ip], #-8
 8002eda:	3b01      	subs	r3, #1
 8002edc:	4584      	cmp	ip, r0
 8002ede:	f43f af7e 	beq.w	8002dde <_malloc_r+0x196>
 8002ee2:	e782      	b.n	8002dea <_malloc_r+0x1a2>
 8002ee4:	20000014 	.word	0x20000014
 8002ee8:	2000001c 	.word	0x2000001c
 8002eec:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8002ef0:	f8db 6004 	ldr.w	r6, [fp, #4]
 8002ef4:	f026 0603 	bic.w	r6, r6, #3
 8002ef8:	42b4      	cmp	r4, r6
 8002efa:	d803      	bhi.n	8002f04 <_malloc_r+0x2bc>
 8002efc:	1b33      	subs	r3, r6, r4
 8002efe:	2b0f      	cmp	r3, #15
 8002f00:	f300 8095 	bgt.w	800302e <_malloc_r+0x3e6>
 8002f04:	4a4f      	ldr	r2, [pc, #316]	; (8003044 <_malloc_r+0x3fc>)
 8002f06:	eb0b 0306 	add.w	r3, fp, r6
 8002f0a:	6817      	ldr	r7, [r2, #0]
 8002f0c:	4a4e      	ldr	r2, [pc, #312]	; (8003048 <_malloc_r+0x400>)
 8002f0e:	3710      	adds	r7, #16
 8002f10:	6811      	ldr	r1, [r2, #0]
 8002f12:	4427      	add	r7, r4
 8002f14:	3101      	adds	r1, #1
 8002f16:	d005      	beq.n	8002f24 <_malloc_r+0x2dc>
 8002f18:	494c      	ldr	r1, [pc, #304]	; (800304c <_malloc_r+0x404>)
 8002f1a:	3901      	subs	r1, #1
 8002f1c:	440f      	add	r7, r1
 8002f1e:	3101      	adds	r1, #1
 8002f20:	4249      	negs	r1, r1
 8002f22:	400f      	ands	r7, r1
 8002f24:	4639      	mov	r1, r7
 8002f26:	4648      	mov	r0, r9
 8002f28:	9201      	str	r2, [sp, #4]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	f000 f8ac 	bl	8003088 <_sbrk_r>
 8002f30:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002f34:	4680      	mov	r8, r0
 8002f36:	d055      	beq.n	8002fe4 <_malloc_r+0x39c>
 8002f38:	9b00      	ldr	r3, [sp, #0]
 8002f3a:	9a01      	ldr	r2, [sp, #4]
 8002f3c:	4283      	cmp	r3, r0
 8002f3e:	d901      	bls.n	8002f44 <_malloc_r+0x2fc>
 8002f40:	45ab      	cmp	fp, r5
 8002f42:	d14f      	bne.n	8002fe4 <_malloc_r+0x39c>
 8002f44:	4842      	ldr	r0, [pc, #264]	; (8003050 <_malloc_r+0x408>)
 8002f46:	4543      	cmp	r3, r8
 8002f48:	6801      	ldr	r1, [r0, #0]
 8002f4a:	4682      	mov	sl, r0
 8002f4c:	eb07 0e01 	add.w	lr, r7, r1
 8002f50:	f8c0 e000 	str.w	lr, [r0]
 8002f54:	493f      	ldr	r1, [pc, #252]	; (8003054 <_malloc_r+0x40c>)
 8002f56:	d113      	bne.n	8002f80 <_malloc_r+0x338>
 8002f58:	420b      	tst	r3, r1
 8002f5a:	d111      	bne.n	8002f80 <_malloc_r+0x338>
 8002f5c:	68ab      	ldr	r3, [r5, #8]
 8002f5e:	443e      	add	r6, r7
 8002f60:	f046 0601 	orr.w	r6, r6, #1
 8002f64:	605e      	str	r6, [r3, #4]
 8002f66:	4a3c      	ldr	r2, [pc, #240]	; (8003058 <_malloc_r+0x410>)
 8002f68:	f8da 3000 	ldr.w	r3, [sl]
 8002f6c:	6811      	ldr	r1, [r2, #0]
 8002f6e:	428b      	cmp	r3, r1
 8002f70:	bf88      	it	hi
 8002f72:	6013      	strhi	r3, [r2, #0]
 8002f74:	4a39      	ldr	r2, [pc, #228]	; (800305c <_malloc_r+0x414>)
 8002f76:	6811      	ldr	r1, [r2, #0]
 8002f78:	428b      	cmp	r3, r1
 8002f7a:	bf88      	it	hi
 8002f7c:	6013      	strhi	r3, [r2, #0]
 8002f7e:	e031      	b.n	8002fe4 <_malloc_r+0x39c>
 8002f80:	6810      	ldr	r0, [r2, #0]
 8002f82:	3001      	adds	r0, #1
 8002f84:	bf1b      	ittet	ne
 8002f86:	eba8 0303 	subne.w	r3, r8, r3
 8002f8a:	4473      	addne	r3, lr
 8002f8c:	f8c2 8000 	streq.w	r8, [r2]
 8002f90:	f8ca 3000 	strne.w	r3, [sl]
 8002f94:	f018 0007 	ands.w	r0, r8, #7
 8002f98:	bf1c      	itt	ne
 8002f9a:	f1c0 0008 	rsbne	r0, r0, #8
 8002f9e:	4480      	addne	r8, r0
 8002fa0:	4b2a      	ldr	r3, [pc, #168]	; (800304c <_malloc_r+0x404>)
 8002fa2:	4447      	add	r7, r8
 8002fa4:	4418      	add	r0, r3
 8002fa6:	400f      	ands	r7, r1
 8002fa8:	1bc7      	subs	r7, r0, r7
 8002faa:	4639      	mov	r1, r7
 8002fac:	4648      	mov	r0, r9
 8002fae:	f000 f86b 	bl	8003088 <_sbrk_r>
 8002fb2:	1c43      	adds	r3, r0, #1
 8002fb4:	bf04      	itt	eq
 8002fb6:	4640      	moveq	r0, r8
 8002fb8:	2700      	moveq	r7, #0
 8002fba:	f8da 3000 	ldr.w	r3, [sl]
 8002fbe:	eba0 0008 	sub.w	r0, r0, r8
 8002fc2:	443b      	add	r3, r7
 8002fc4:	4407      	add	r7, r0
 8002fc6:	f047 0701 	orr.w	r7, r7, #1
 8002fca:	45ab      	cmp	fp, r5
 8002fcc:	f8c5 8008 	str.w	r8, [r5, #8]
 8002fd0:	f8ca 3000 	str.w	r3, [sl]
 8002fd4:	f8c8 7004 	str.w	r7, [r8, #4]
 8002fd8:	d0c5      	beq.n	8002f66 <_malloc_r+0x31e>
 8002fda:	2e0f      	cmp	r6, #15
 8002fdc:	d810      	bhi.n	8003000 <_malloc_r+0x3b8>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	f8c8 3004 	str.w	r3, [r8, #4]
 8002fe4:	68ab      	ldr	r3, [r5, #8]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	f022 0203 	bic.w	r2, r2, #3
 8002fec:	4294      	cmp	r4, r2
 8002fee:	eba2 0304 	sub.w	r3, r2, r4
 8002ff2:	d801      	bhi.n	8002ff8 <_malloc_r+0x3b0>
 8002ff4:	2b0f      	cmp	r3, #15
 8002ff6:	dc1a      	bgt.n	800302e <_malloc_r+0x3e6>
 8002ff8:	4648      	mov	r0, r9
 8002ffa:	f000 f83f 	bl	800307c <__malloc_unlock>
 8002ffe:	e630      	b.n	8002c62 <_malloc_r+0x1a>
 8003000:	2205      	movs	r2, #5
 8003002:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003006:	3e0c      	subs	r6, #12
 8003008:	f026 0607 	bic.w	r6, r6, #7
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	4333      	orrs	r3, r6
 8003012:	f8cb 3004 	str.w	r3, [fp, #4]
 8003016:	2e0f      	cmp	r6, #15
 8003018:	eb0b 0306 	add.w	r3, fp, r6
 800301c:	605a      	str	r2, [r3, #4]
 800301e:	609a      	str	r2, [r3, #8]
 8003020:	d9a1      	bls.n	8002f66 <_malloc_r+0x31e>
 8003022:	f10b 0108 	add.w	r1, fp, #8
 8003026:	4648      	mov	r0, r9
 8003028:	f000 f894 	bl	8003154 <_free_r>
 800302c:	e79b      	b.n	8002f66 <_malloc_r+0x31e>
 800302e:	68ae      	ldr	r6, [r5, #8]
 8003030:	f044 0201 	orr.w	r2, r4, #1
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	4434      	add	r4, r6
 800303a:	6072      	str	r2, [r6, #4]
 800303c:	60ac      	str	r4, [r5, #8]
 800303e:	6063      	str	r3, [r4, #4]
 8003040:	e634      	b.n	8002cac <_malloc_r+0x64>
 8003042:	bf00      	nop
 8003044:	20000564 	.word	0x20000564
 8003048:	2000041c 	.word	0x2000041c
 800304c:	00001000 	.word	0x00001000
 8003050:	20000534 	.word	0x20000534
 8003054:	00000fff 	.word	0x00000fff
 8003058:	2000055c 	.word	0x2000055c
 800305c:	20000560 	.word	0x20000560

08003060 <memset>:
 8003060:	4603      	mov	r3, r0
 8003062:	4402      	add	r2, r0
 8003064:	4293      	cmp	r3, r2
 8003066:	d100      	bne.n	800306a <memset+0xa>
 8003068:	4770      	bx	lr
 800306a:	f803 1b01 	strb.w	r1, [r3], #1
 800306e:	e7f9      	b.n	8003064 <memset+0x4>

08003070 <__malloc_lock>:
 8003070:	4801      	ldr	r0, [pc, #4]	; (8003078 <__malloc_lock+0x8>)
 8003072:	f000 b92b 	b.w	80032cc <__retarget_lock_acquire_recursive>
 8003076:	bf00      	nop
 8003078:	20000570 	.word	0x20000570

0800307c <__malloc_unlock>:
 800307c:	4801      	ldr	r0, [pc, #4]	; (8003084 <__malloc_unlock+0x8>)
 800307e:	f000 b926 	b.w	80032ce <__retarget_lock_release_recursive>
 8003082:	bf00      	nop
 8003084:	20000570 	.word	0x20000570

08003088 <_sbrk_r>:
 8003088:	b538      	push	{r3, r4, r5, lr}
 800308a:	2300      	movs	r3, #0
 800308c:	4c05      	ldr	r4, [pc, #20]	; (80030a4 <_sbrk_r+0x1c>)
 800308e:	4605      	mov	r5, r0
 8003090:	4608      	mov	r0, r1
 8003092:	6023      	str	r3, [r4, #0]
 8003094:	f000 f91c 	bl	80032d0 <_sbrk>
 8003098:	1c43      	adds	r3, r0, #1
 800309a:	d102      	bne.n	80030a2 <_sbrk_r+0x1a>
 800309c:	6823      	ldr	r3, [r4, #0]
 800309e:	b103      	cbz	r3, 80030a2 <_sbrk_r+0x1a>
 80030a0:	602b      	str	r3, [r5, #0]
 80030a2:	bd38      	pop	{r3, r4, r5, pc}
 80030a4:	20000578 	.word	0x20000578

080030a8 <_malloc_trim_r>:
 80030a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030ac:	4689      	mov	r9, r1
 80030ae:	4f25      	ldr	r7, [pc, #148]	; (8003144 <_malloc_trim_r+0x9c>)
 80030b0:	4606      	mov	r6, r0
 80030b2:	f7ff ffdd 	bl	8003070 <__malloc_lock>
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8003150 <_malloc_trim_r+0xa8>
 80030bc:	685d      	ldr	r5, [r3, #4]
 80030be:	f1a8 0411 	sub.w	r4, r8, #17
 80030c2:	f025 0503 	bic.w	r5, r5, #3
 80030c6:	eba4 0409 	sub.w	r4, r4, r9
 80030ca:	442c      	add	r4, r5
 80030cc:	fbb4 f4f8 	udiv	r4, r4, r8
 80030d0:	3c01      	subs	r4, #1
 80030d2:	fb08 f404 	mul.w	r4, r8, r4
 80030d6:	4544      	cmp	r4, r8
 80030d8:	da05      	bge.n	80030e6 <_malloc_trim_r+0x3e>
 80030da:	4630      	mov	r0, r6
 80030dc:	f7ff ffce 	bl	800307c <__malloc_unlock>
 80030e0:	2000      	movs	r0, #0
 80030e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030e6:	2100      	movs	r1, #0
 80030e8:	4630      	mov	r0, r6
 80030ea:	f7ff ffcd 	bl	8003088 <_sbrk_r>
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	442b      	add	r3, r5
 80030f2:	4298      	cmp	r0, r3
 80030f4:	d1f1      	bne.n	80030da <_malloc_trim_r+0x32>
 80030f6:	4261      	negs	r1, r4
 80030f8:	4630      	mov	r0, r6
 80030fa:	f7ff ffc5 	bl	8003088 <_sbrk_r>
 80030fe:	3001      	adds	r0, #1
 8003100:	d110      	bne.n	8003124 <_malloc_trim_r+0x7c>
 8003102:	2100      	movs	r1, #0
 8003104:	4630      	mov	r0, r6
 8003106:	f7ff ffbf 	bl	8003088 <_sbrk_r>
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	1a83      	subs	r3, r0, r2
 800310e:	2b0f      	cmp	r3, #15
 8003110:	dde3      	ble.n	80030da <_malloc_trim_r+0x32>
 8003112:	490d      	ldr	r1, [pc, #52]	; (8003148 <_malloc_trim_r+0xa0>)
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	6809      	ldr	r1, [r1, #0]
 800311a:	6053      	str	r3, [r2, #4]
 800311c:	1a40      	subs	r0, r0, r1
 800311e:	490b      	ldr	r1, [pc, #44]	; (800314c <_malloc_trim_r+0xa4>)
 8003120:	6008      	str	r0, [r1, #0]
 8003122:	e7da      	b.n	80030da <_malloc_trim_r+0x32>
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	4a09      	ldr	r2, [pc, #36]	; (800314c <_malloc_trim_r+0xa4>)
 8003128:	1b2d      	subs	r5, r5, r4
 800312a:	f045 0501 	orr.w	r5, r5, #1
 800312e:	605d      	str	r5, [r3, #4]
 8003130:	6813      	ldr	r3, [r2, #0]
 8003132:	4630      	mov	r0, r6
 8003134:	1b1c      	subs	r4, r3, r4
 8003136:	6014      	str	r4, [r2, #0]
 8003138:	f7ff ffa0 	bl	800307c <__malloc_unlock>
 800313c:	2001      	movs	r0, #1
 800313e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003142:	bf00      	nop
 8003144:	20000014 	.word	0x20000014
 8003148:	2000041c 	.word	0x2000041c
 800314c:	20000534 	.word	0x20000534
 8003150:	00001000 	.word	0x00001000

08003154 <_free_r>:
 8003154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003158:	4604      	mov	r4, r0
 800315a:	4688      	mov	r8, r1
 800315c:	2900      	cmp	r1, #0
 800315e:	f000 80ab 	beq.w	80032b8 <_free_r+0x164>
 8003162:	f7ff ff85 	bl	8003070 <__malloc_lock>
 8003166:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800316a:	4d54      	ldr	r5, [pc, #336]	; (80032bc <_free_r+0x168>)
 800316c:	f022 0001 	bic.w	r0, r2, #1
 8003170:	f1a8 0308 	sub.w	r3, r8, #8
 8003174:	181f      	adds	r7, r3, r0
 8003176:	68a9      	ldr	r1, [r5, #8]
 8003178:	687e      	ldr	r6, [r7, #4]
 800317a:	428f      	cmp	r7, r1
 800317c:	f026 0603 	bic.w	r6, r6, #3
 8003180:	f002 0201 	and.w	r2, r2, #1
 8003184:	d11b      	bne.n	80031be <_free_r+0x6a>
 8003186:	4430      	add	r0, r6
 8003188:	b93a      	cbnz	r2, 800319a <_free_r+0x46>
 800318a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800318e:	1a9b      	subs	r3, r3, r2
 8003190:	6899      	ldr	r1, [r3, #8]
 8003192:	4410      	add	r0, r2
 8003194:	68da      	ldr	r2, [r3, #12]
 8003196:	60ca      	str	r2, [r1, #12]
 8003198:	6091      	str	r1, [r2, #8]
 800319a:	f040 0201 	orr.w	r2, r0, #1
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	60ab      	str	r3, [r5, #8]
 80031a2:	4b47      	ldr	r3, [pc, #284]	; (80032c0 <_free_r+0x16c>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4298      	cmp	r0, r3
 80031a8:	d304      	bcc.n	80031b4 <_free_r+0x60>
 80031aa:	4b46      	ldr	r3, [pc, #280]	; (80032c4 <_free_r+0x170>)
 80031ac:	4620      	mov	r0, r4
 80031ae:	6819      	ldr	r1, [r3, #0]
 80031b0:	f7ff ff7a 	bl	80030a8 <_malloc_trim_r>
 80031b4:	4620      	mov	r0, r4
 80031b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031ba:	f7ff bf5f 	b.w	800307c <__malloc_unlock>
 80031be:	607e      	str	r6, [r7, #4]
 80031c0:	2a00      	cmp	r2, #0
 80031c2:	d139      	bne.n	8003238 <_free_r+0xe4>
 80031c4:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80031c8:	f105 0e08 	add.w	lr, r5, #8
 80031cc:	1a5b      	subs	r3, r3, r1
 80031ce:	4408      	add	r0, r1
 80031d0:	6899      	ldr	r1, [r3, #8]
 80031d2:	4571      	cmp	r1, lr
 80031d4:	d032      	beq.n	800323c <_free_r+0xe8>
 80031d6:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80031da:	f8c1 e00c 	str.w	lr, [r1, #12]
 80031de:	f8ce 1008 	str.w	r1, [lr, #8]
 80031e2:	19b9      	adds	r1, r7, r6
 80031e4:	6849      	ldr	r1, [r1, #4]
 80031e6:	07c9      	lsls	r1, r1, #31
 80031e8:	d40a      	bmi.n	8003200 <_free_r+0xac>
 80031ea:	4430      	add	r0, r6
 80031ec:	68b9      	ldr	r1, [r7, #8]
 80031ee:	bb3a      	cbnz	r2, 8003240 <_free_r+0xec>
 80031f0:	4e35      	ldr	r6, [pc, #212]	; (80032c8 <_free_r+0x174>)
 80031f2:	42b1      	cmp	r1, r6
 80031f4:	d124      	bne.n	8003240 <_free_r+0xec>
 80031f6:	2201      	movs	r2, #1
 80031f8:	616b      	str	r3, [r5, #20]
 80031fa:	612b      	str	r3, [r5, #16]
 80031fc:	60d9      	str	r1, [r3, #12]
 80031fe:	6099      	str	r1, [r3, #8]
 8003200:	f040 0101 	orr.w	r1, r0, #1
 8003204:	6059      	str	r1, [r3, #4]
 8003206:	5018      	str	r0, [r3, r0]
 8003208:	2a00      	cmp	r2, #0
 800320a:	d1d3      	bne.n	80031b4 <_free_r+0x60>
 800320c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003210:	d21a      	bcs.n	8003248 <_free_r+0xf4>
 8003212:	2201      	movs	r2, #1
 8003214:	08c0      	lsrs	r0, r0, #3
 8003216:	1081      	asrs	r1, r0, #2
 8003218:	408a      	lsls	r2, r1
 800321a:	6869      	ldr	r1, [r5, #4]
 800321c:	3001      	adds	r0, #1
 800321e:	430a      	orrs	r2, r1
 8003220:	606a      	str	r2, [r5, #4]
 8003222:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8003226:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800322a:	3a08      	subs	r2, #8
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	6099      	str	r1, [r3, #8]
 8003230:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8003234:	60cb      	str	r3, [r1, #12]
 8003236:	e7bd      	b.n	80031b4 <_free_r+0x60>
 8003238:	2200      	movs	r2, #0
 800323a:	e7d2      	b.n	80031e2 <_free_r+0x8e>
 800323c:	2201      	movs	r2, #1
 800323e:	e7d0      	b.n	80031e2 <_free_r+0x8e>
 8003240:	68fe      	ldr	r6, [r7, #12]
 8003242:	60ce      	str	r6, [r1, #12]
 8003244:	60b1      	str	r1, [r6, #8]
 8003246:	e7db      	b.n	8003200 <_free_r+0xac>
 8003248:	0a42      	lsrs	r2, r0, #9
 800324a:	2a04      	cmp	r2, #4
 800324c:	d813      	bhi.n	8003276 <_free_r+0x122>
 800324e:	0982      	lsrs	r2, r0, #6
 8003250:	3238      	adds	r2, #56	; 0x38
 8003252:	1c51      	adds	r1, r2, #1
 8003254:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8003258:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800325c:	428e      	cmp	r6, r1
 800325e:	d124      	bne.n	80032aa <_free_r+0x156>
 8003260:	2001      	movs	r0, #1
 8003262:	1092      	asrs	r2, r2, #2
 8003264:	fa00 f202 	lsl.w	r2, r0, r2
 8003268:	6868      	ldr	r0, [r5, #4]
 800326a:	4302      	orrs	r2, r0
 800326c:	606a      	str	r2, [r5, #4]
 800326e:	60de      	str	r6, [r3, #12]
 8003270:	6099      	str	r1, [r3, #8]
 8003272:	60b3      	str	r3, [r6, #8]
 8003274:	e7de      	b.n	8003234 <_free_r+0xe0>
 8003276:	2a14      	cmp	r2, #20
 8003278:	d801      	bhi.n	800327e <_free_r+0x12a>
 800327a:	325b      	adds	r2, #91	; 0x5b
 800327c:	e7e9      	b.n	8003252 <_free_r+0xfe>
 800327e:	2a54      	cmp	r2, #84	; 0x54
 8003280:	d802      	bhi.n	8003288 <_free_r+0x134>
 8003282:	0b02      	lsrs	r2, r0, #12
 8003284:	326e      	adds	r2, #110	; 0x6e
 8003286:	e7e4      	b.n	8003252 <_free_r+0xfe>
 8003288:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800328c:	d802      	bhi.n	8003294 <_free_r+0x140>
 800328e:	0bc2      	lsrs	r2, r0, #15
 8003290:	3277      	adds	r2, #119	; 0x77
 8003292:	e7de      	b.n	8003252 <_free_r+0xfe>
 8003294:	f240 5154 	movw	r1, #1364	; 0x554
 8003298:	428a      	cmp	r2, r1
 800329a:	bf9a      	itte	ls
 800329c:	0c82      	lsrls	r2, r0, #18
 800329e:	327c      	addls	r2, #124	; 0x7c
 80032a0:	227e      	movhi	r2, #126	; 0x7e
 80032a2:	e7d6      	b.n	8003252 <_free_r+0xfe>
 80032a4:	6889      	ldr	r1, [r1, #8]
 80032a6:	428e      	cmp	r6, r1
 80032a8:	d004      	beq.n	80032b4 <_free_r+0x160>
 80032aa:	684a      	ldr	r2, [r1, #4]
 80032ac:	f022 0203 	bic.w	r2, r2, #3
 80032b0:	4290      	cmp	r0, r2
 80032b2:	d3f7      	bcc.n	80032a4 <_free_r+0x150>
 80032b4:	68ce      	ldr	r6, [r1, #12]
 80032b6:	e7da      	b.n	800326e <_free_r+0x11a>
 80032b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032bc:	20000014 	.word	0x20000014
 80032c0:	20000420 	.word	0x20000420
 80032c4:	20000564 	.word	0x20000564
 80032c8:	2000001c 	.word	0x2000001c

080032cc <__retarget_lock_acquire_recursive>:
 80032cc:	4770      	bx	lr

080032ce <__retarget_lock_release_recursive>:
 80032ce:	4770      	bx	lr

080032d0 <_sbrk>:
 80032d0:	4b04      	ldr	r3, [pc, #16]	; (80032e4 <_sbrk+0x14>)
 80032d2:	4602      	mov	r2, r0
 80032d4:	6819      	ldr	r1, [r3, #0]
 80032d6:	b909      	cbnz	r1, 80032dc <_sbrk+0xc>
 80032d8:	4903      	ldr	r1, [pc, #12]	; (80032e8 <_sbrk+0x18>)
 80032da:	6019      	str	r1, [r3, #0]
 80032dc:	6818      	ldr	r0, [r3, #0]
 80032de:	4402      	add	r2, r0
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	4770      	bx	lr
 80032e4:	20000568 	.word	0x20000568
 80032e8:	2000057c 	.word	0x2000057c

080032ec <_init>:
 80032ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ee:	bf00      	nop
 80032f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032f2:	bc08      	pop	{r3}
 80032f4:	469e      	mov	lr, r3
 80032f6:	4770      	bx	lr

080032f8 <_fini>:
 80032f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032fa:	bf00      	nop
 80032fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032fe:	bc08      	pop	{r3}
 8003300:	469e      	mov	lr, r3
 8003302:	4770      	bx	lr
