#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 31 09:13:34 2023
# Process ID: 73284
# Current directory: C:/Users/oem/Desktop/VXONE_V01_4K_144
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent203452 C:\Users\oem\Desktop\VXONE_V01_4K_144\VXONE_V01.xpr
# Log file: C:/Users/oem/Desktop/VXONE_V01_4K_144/vivado.log
# Journal file: C:/Users/oem/Desktop/VXONE_V01_4K_144\vivado.jou
# Running On: DESKTOP-T0RQS2O, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34118 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/.Xil/Vivado-7624-mob-System-Product-Name/PrjAr/_X_' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/../../../../../ip_repo', nor could it be found using path 'C:/mnt/d/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../VXONE_V01.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/VXONE_V01.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/VXONE_V01.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/VXONE_V01.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1963.918 ; gain = 346.098
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vx1_vid_ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vx1_vid_ila'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vx1_vid_ila
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_fifo'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rx_fifo
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vx1_phy_144'...
INFO: [Device 21-403] Loading part xcku11p-ffve1517-1-i
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vx1_phy_144
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vx1_vio_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vx1_vio_0
INFO: [BD 41-1662] The design 'CPU_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Verilog Output written to : c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.v
Verilog Output written to : c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.gen/sources_1/bd/CPU_block/sim/CPU_block.v
Verilog Output written to : c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.gen/sources_1/bd/CPU_block/hdl/CPU_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_amm_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.gen/sources_1/bd/CPU_block/ip/CPU_block_axi_uartlite_0_0/CPU_block_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.gen/sources_1/bd/CPU_block/hw_handoff/CPU_block.hwh
Generated Hardware Definition File c:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.gen/sources_1/bd/CPU_block/synth/CPU_block.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_axi_amm_bridge_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_axi_intc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_clk_wiz_1_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_dlmb_bram_if_cntlr_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_dlmb_v10_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_ilmb_bram_if_cntlr_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_ilmb_v10_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_lmb_bram_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_mdm_1_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_microblaze_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_block_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_axi_amm_bridge_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_axi_intc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_microblaze_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_mdm_1_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_clk_wiz_1_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_dlmb_bram_if_cntlr_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_dlmb_v10_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_ilmb_bram_if_cntlr_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_ilmb_v10_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_block_lmb_bram_1
[Tue Oct 31 09:14:18 2023] Launched rx_fifo_synth_1, vx1_vid_ila_synth_1, CPU_block_axi_uartlite_0_0_synth_1, CPU_block_axi_intc_0_0_synth_1, CPU_block_clk_wiz_0_0_synth_1, CPU_block_axi_amm_bridge_0_0_synth_1, CPU_block_microblaze_0_2_synth_1, clk_wiz_0_synth_1, CPU_block_dlmb_bram_if_cntlr_1_synth_1, CPU_block_rst_clk_wiz_1_100M_0_synth_1, CPU_block_ilmb_bram_if_cntlr_1_synth_1, CPU_block_ilmb_v10_1_synth_1, vx1_vio_0_synth_1, CPU_block_dlmb_v10_1_synth_1, CPU_block_lmb_bram_1_synth_1, vx1_phy_144_synth_1, CPU_block_mdm_1_1_synth_1, CPU_block_clk_wiz_1_1_synth_1, CPU_block_xbar_0_synth_1, synth_1...
Run output will be captured here:
rx_fifo_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/rx_fifo_synth_1/runme.log
vx1_vid_ila_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/vx1_vid_ila_synth_1/runme.log
CPU_block_axi_uartlite_0_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_axi_uartlite_0_0_synth_1/runme.log
CPU_block_axi_intc_0_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_axi_intc_0_0_synth_1/runme.log
CPU_block_clk_wiz_0_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_clk_wiz_0_0_synth_1/runme.log
CPU_block_axi_amm_bridge_0_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_axi_amm_bridge_0_0_synth_1/runme.log
CPU_block_microblaze_0_2_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_microblaze_0_2_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/clk_wiz_0_synth_1/runme.log
CPU_block_dlmb_bram_if_cntlr_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_dlmb_bram_if_cntlr_1_synth_1/runme.log
CPU_block_rst_clk_wiz_1_100M_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_rst_clk_wiz_1_100M_0_synth_1/runme.log
CPU_block_ilmb_bram_if_cntlr_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_ilmb_bram_if_cntlr_1_synth_1/runme.log
CPU_block_ilmb_v10_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_ilmb_v10_1_synth_1/runme.log
vx1_vio_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/vx1_vio_0_synth_1/runme.log
CPU_block_dlmb_v10_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_dlmb_v10_1_synth_1/runme.log
CPU_block_lmb_bram_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_lmb_bram_1_synth_1/runme.log
vx1_phy_144_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/vx1_phy_144_synth_1/runme.log
CPU_block_mdm_1_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_mdm_1_1_synth_1/runme.log
CPU_block_clk_wiz_1_1_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_clk_wiz_1_1_synth_1/runme.log
CPU_block_xbar_0_synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/CPU_block_xbar_0_synth_1/runme.log
synth_1: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/synth_1/runme.log
[Tue Oct 31 09:14:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/oem/Desktop/VXONE_V01_4K_144/VXONE_V01.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3019.918 ; gain = 1056.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 11:09:10 2023...
