
Presentacion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08005100  08005100  00015100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005390  08005390  00015390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005398  08005398  00015398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800539c  0800539c  0001539c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e8  20000000  080053a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000206e8  2**0
                  CONTENTS
  8 .bss          00000080  200006e8  200006e8  000206e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20000768  20000768  000206e8  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000206e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   00004954  00000000  00000000  00020718  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000fcf  00000000  00000000  0002506c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000005c0  00000000  00000000  00026040  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000518  00000000  00000000  00026600  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000022b3  00000000  00000000  00026b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000244c  00000000  00000000  00028dcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0002b217  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002178  00000000  00000000  0002b294  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e8 	.word	0x200006e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080050e4 	.word	0x080050e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006ec 	.word	0x200006ec
 80001cc:	080050e4 	.word	0x080050e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	73fb      	strb	r3, [r7, #15]
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	73bb      	strb	r3, [r7, #14]
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	78db      	ldrb	r3, [r3, #3]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d039      	beq.n	8000f40 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ecc:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <NVIC_Init+0xbc>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	0a1b      	lsrs	r3, r3, #8
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	f1c3 0304 	rsb	r3, r3, #4
 8000ee2:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000ee4:	7b7a      	ldrb	r2, [r7, #13]
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	fa42 f303 	asr.w	r3, r2, r3
 8000eec:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	785b      	ldrb	r3, [r3, #1]
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	7bbb      	ldrb	r3, [r7, #14]
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	789a      	ldrb	r2, [r3, #2]
 8000f00:	7b7b      	ldrb	r3, [r7, #13]
 8000f02:	4013      	ands	r3, r2
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	011b      	lsls	r3, r3, #4
 8000f10:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000f12:	4a17      	ldr	r2, [pc, #92]	; (8000f70 <NVIC_Init+0xc0>)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4413      	add	r3, r2
 8000f1a:	7bfa      	ldrb	r2, [r7, #15]
 8000f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f20:	4a13      	ldr	r2, [pc, #76]	; (8000f70 <NVIC_Init+0xc0>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	095b      	lsrs	r3, r3, #5
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	f003 031f 	and.w	r3, r3, #31
 8000f34:	2101      	movs	r1, #1
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f3a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000f3e:	e00f      	b.n	8000f60 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f40:	490b      	ldr	r1, [pc, #44]	; (8000f70 <NVIC_Init+0xc0>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	095b      	lsrs	r3, r3, #5
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	f003 031f 	and.w	r3, r3, #31
 8000f54:	2201      	movs	r2, #1
 8000f56:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f58:	f100 0320 	add.w	r3, r0, #32
 8000f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00
 8000f70:	e000e100 	.word	0xe000e100

08000f74 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000f92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f96:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	791b      	ldrb	r3, [r3, #4]
 8000f9c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	4b18      	ldr	r3, [pc, #96]	; (800101c <ADC_Init+0xa8>)
 8000fba:	4013      	ands	r3, r2
 8000fbc:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000fc6:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000fcc:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	795b      	ldrb	r3, [r3, #5]
 8000fd2:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68fa      	ldr	r2, [r7, #12]
 8000fe0:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe6:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000fee:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	7d1b      	ldrb	r3, [r3, #20]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	7afb      	ldrb	r3, [r7, #11]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000ffe:	7afb      	ldrb	r3, [r7, #11]
 8001000:	051b      	lsls	r3, r3, #20
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	4313      	orrs	r3, r2
 8001006:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800100e:	bf00      	nop
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	c0fff7fd 	.word	0xc0fff7fd

08001020 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 800102c:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <ADC_CommonInit+0x48>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	4b0d      	ldr	r3, [pc, #52]	; (800106c <ADC_CommonInit+0x4c>)
 8001036:	4013      	ands	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001042:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001048:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800104e:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	4313      	orrs	r3, r2
 8001054:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8001056:	4a04      	ldr	r2, [pc, #16]	; (8001068 <ADC_CommonInit+0x48>)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	6053      	str	r3, [r2, #4]
}
 800105c:	bf00      	nop
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	40012300 	.word	0x40012300
 800106c:	fffc30e0 	.word	0xfffc30e0

08001070 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800107c:	78fb      	ldrb	r3, [r7, #3]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d006      	beq.n	8001090 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f043 0201 	orr.w	r2, r3, #1
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800108e:	e005      	b.n	800109c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f023 0201 	bic.w	r2, r3, #1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	609a      	str	r2, [r3, #8]
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d006      	beq.n	80010c6 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 80010b8:	4a09      	ldr	r2, [pc, #36]	; (80010e0 <ADC_TempSensorVrefintCmd+0x38>)
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <ADC_TempSensorVrefintCmd+0x38>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80010c2:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
  }
}
 80010c4:	e005      	b.n	80010d2 <ADC_TempSensorVrefintCmd+0x2a>
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 80010c6:	4a06      	ldr	r2, [pc, #24]	; (80010e0 <ADC_TempSensorVrefintCmd+0x38>)
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <ADC_TempSensorVrefintCmd+0x38>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80010d0:	6053      	str	r3, [r2, #4]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40012300 	.word	0x40012300

080010e4 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d006      	beq.n	8001102 <ADC_VBATCmd+0x1e>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 80010f4:	4a09      	ldr	r2, [pc, #36]	; (800111c <ADC_VBATCmd+0x38>)
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <ADC_VBATCmd+0x38>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010fe:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
  }
}
 8001100:	e005      	b.n	800110e <ADC_VBATCmd+0x2a>
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 8001102:	4a06      	ldr	r2, [pc, #24]	; (800111c <ADC_VBATCmd+0x38>)
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <ADC_VBATCmd+0x38>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800110c:	6053      	str	r3, [r2, #4]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40012300 	.word	0x40012300

08001120 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	4608      	mov	r0, r1
 800112a:	4611      	mov	r1, r2
 800112c:	461a      	mov	r2, r3
 800112e:	4603      	mov	r3, r0
 8001130:	70fb      	strb	r3, [r7, #3]
 8001132:	460b      	mov	r3, r1
 8001134:	70bb      	strb	r3, [r7, #2]
 8001136:	4613      	mov	r3, r2
 8001138:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	2300      	movs	r3, #0
 8001140:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001142:	78fb      	ldrb	r3, [r7, #3]
 8001144:	2b09      	cmp	r3, #9
 8001146:	d923      	bls.n	8001190 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	f1a3 020a 	sub.w	r2, r3, #10
 8001154:	4613      	mov	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4413      	add	r3, r2
 800115a:	2207      	movs	r2, #7
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	43db      	mvns	r3, r3
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	4013      	ands	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800116c:	7879      	ldrb	r1, [r7, #1]
 800116e:	78fb      	ldrb	r3, [r7, #3]
 8001170:	f1a3 020a 	sub.w	r2, r3, #10
 8001174:	4613      	mov	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	4413      	add	r3, r2
 800117a:	fa01 f303 	lsl.w	r3, r1, r3
 800117e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	4313      	orrs	r3, r2
 8001186:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	e01e      	b.n	80011ce <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8001196:	78fa      	ldrb	r2, [r7, #3]
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	2207      	movs	r2, #7
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	4013      	ands	r3, r2
 80011ae:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80011b0:	7879      	ldrb	r1, [r7, #1]
 80011b2:	78fa      	ldrb	r2, [r7, #3]
 80011b4:	4613      	mov	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	4413      	add	r3, r2
 80011ba:	fa01 f303 	lsl.w	r3, r1, r3
 80011be:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80011ce:	78bb      	ldrb	r3, [r7, #2]
 80011d0:	2b06      	cmp	r3, #6
 80011d2:	d821      	bhi.n	8001218 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011d8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80011da:	78bb      	ldrb	r3, [r7, #2]
 80011dc:	1e5a      	subs	r2, r3, #1
 80011de:	4613      	mov	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	4413      	add	r3, r2
 80011e4:	221f      	movs	r2, #31
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	4013      	ands	r3, r2
 80011f4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80011f6:	78f9      	ldrb	r1, [r7, #3]
 80011f8:	78bb      	ldrb	r3, [r7, #2]
 80011fa:	1e5a      	subs	r2, r3, #1
 80011fc:	4613      	mov	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8001208:	68fa      	ldr	r2, [r7, #12]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	4313      	orrs	r3, r2
 800120e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68fa      	ldr	r2, [r7, #12]
 8001214:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8001216:	e047      	b.n	80012a8 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8001218:	78bb      	ldrb	r3, [r7, #2]
 800121a:	2b0c      	cmp	r3, #12
 800121c:	d821      	bhi.n	8001262 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8001224:	78bb      	ldrb	r3, [r7, #2]
 8001226:	1fda      	subs	r2, r3, #7
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	221f      	movs	r2, #31
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	43db      	mvns	r3, r3
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	4013      	ands	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8001240:	78f9      	ldrb	r1, [r7, #3]
 8001242:	78bb      	ldrb	r3, [r7, #2]
 8001244:	1fda      	subs	r2, r3, #7
 8001246:	4613      	mov	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4413      	add	r3, r2
 800124c:	fa01 f303 	lsl.w	r3, r1, r3
 8001250:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	4313      	orrs	r3, r2
 8001258:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001260:	e022      	b.n	80012a8 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001266:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8001268:	78bb      	ldrb	r3, [r7, #2]
 800126a:	f1a3 020d 	sub.w	r2, r3, #13
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	221f      	movs	r2, #31
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	43db      	mvns	r3, r3
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	4013      	ands	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8001286:	78f9      	ldrb	r1, [r7, #3]
 8001288:	78bb      	ldrb	r3, [r7, #2]
 800128a:	f1a3 020d 	sub.w	r2, r3, #13
 800128e:	4613      	mov	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4413      	add	r3, r2
 8001294:	fa01 f303 	lsl.w	r3, r1, r3
 8001298:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	4313      	orrs	r3, r2
 80012a0:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68fa      	ldr	r2, [r7, #12]
 80012a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <ADC_EOCOnEachRegularChannelCmd>:
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80012c0:	78fb      	ldrb	r3, [r7, #3]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d006      	beq.n	80012d4 <ADC_EOCOnEachRegularChannelCmd+0x20>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
  }
}
 80012d2:	e005      	b.n	80012e0 <ADC_EOCOnEachRegularChannelCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	609a      	str	r2, [r3, #8]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f8:	b29b      	uxth	r3, r3
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 8001306:	b480      	push	{r7}
 8001308:	b085      	sub	sp, #20
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	460b      	mov	r3, r1
 8001310:	807b      	strh	r3, [r7, #2]
 8001312:	4613      	mov	r3, r2
 8001314:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 800131a:	887b      	ldrh	r3, [r7, #2]
 800131c:	b2db      	uxtb	r3, r3
 800131e:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 8001320:	2201      	movs	r2, #1
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 800132a:	787b      	ldrb	r3, [r7, #1]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d006      	beq.n	800133e <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685a      	ldr	r2, [r3, #4]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	431a      	orrs	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 800133c:	e006      	b.n	800134c <ADC_ITConfig+0x46>
    ADCx->CR1 &= (~(uint32_t)itmask);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43db      	mvns	r3, r3
 8001346:	401a      	ands	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	605a      	str	r2, [r3, #4]
}
 800134c:	bf00      	nop
 800134e:	3714      	adds	r7, #20
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <ADC_GetITStatus>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
 8001370:	887b      	ldrh	r3, [r7, #2]
 8001372:	0a1b      	lsrs	r3, r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	613b      	str	r3, [r7, #16]

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685a      	ldr	r2, [r3, #4]
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	b2db      	uxtb	r3, r3
 8001380:	4619      	mov	r1, r3
 8001382:	2301      	movs	r3, #1
 8001384:	408b      	lsls	r3, r1
 8001386:	4013      	ands	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d005      	beq.n	80013a2 <ADC_GetITStatus+0x4a>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d002      	beq.n	80013a2 <ADC_GetITStatus+0x4a>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 800139c:	2301      	movs	r3, #1
 800139e:	75fb      	strb	r3, [r7, #23]
 80013a0:	e001      	b.n	80013a6 <ADC_GetITStatus+0x4e>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
 80013a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	371c      	adds	r7, #28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 80013c4:	887b      	ldrh	r3, [r7, #2]
 80013c6:	0a1b      	lsrs	r3, r3, #8
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	43da      	mvns	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	601a      	str	r2, [r3, #0]
}                    
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80013ec:	4b34      	ldr	r3, [pc, #208]	; (80014c0 <EXTI_Init+0xe0>)
 80013ee:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	799b      	ldrb	r3, [r3, #6]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d04f      	beq.n	8001498 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80013f8:	4931      	ldr	r1, [pc, #196]	; (80014c0 <EXTI_Init+0xe0>)
 80013fa:	4b31      	ldr	r3, [pc, #196]	; (80014c0 <EXTI_Init+0xe0>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	43db      	mvns	r3, r3
 8001404:	4013      	ands	r3, r2
 8001406:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001408:	492d      	ldr	r1, [pc, #180]	; (80014c0 <EXTI_Init+0xe0>)
 800140a:	4b2d      	ldr	r3, [pc, #180]	; (80014c0 <EXTI_Init+0xe0>)
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	43db      	mvns	r3, r3
 8001414:	4013      	ands	r3, r2
 8001416:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	791b      	ldrb	r3, [r3, #4]
 800141c:	461a      	mov	r2, r3
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	4413      	add	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	6811      	ldr	r1, [r2, #0]
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	6812      	ldr	r2, [r2, #0]
 800142e:	430a      	orrs	r2, r1
 8001430:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001432:	4923      	ldr	r1, [pc, #140]	; (80014c0 <EXTI_Init+0xe0>)
 8001434:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <EXTI_Init+0xe0>)
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	43db      	mvns	r3, r3
 800143e:	4013      	ands	r3, r2
 8001440:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001442:	491f      	ldr	r1, [pc, #124]	; (80014c0 <EXTI_Init+0xe0>)
 8001444:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <EXTI_Init+0xe0>)
 8001446:	68da      	ldr	r2, [r3, #12]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	43db      	mvns	r3, r3
 800144e:	4013      	ands	r3, r2
 8001450:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	795b      	ldrb	r3, [r3, #5]
 8001456:	2b10      	cmp	r3, #16
 8001458:	d10e      	bne.n	8001478 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800145a:	4919      	ldr	r1, [pc, #100]	; (80014c0 <EXTI_Init+0xe0>)
 800145c:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <EXTI_Init+0xe0>)
 800145e:	689a      	ldr	r2, [r3, #8]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4313      	orrs	r3, r2
 8001466:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001468:	4915      	ldr	r1, [pc, #84]	; (80014c0 <EXTI_Init+0xe0>)
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <EXTI_Init+0xe0>)
 800146c:	68da      	ldr	r2, [r3, #12]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4313      	orrs	r3, r2
 8001474:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001476:	e01d      	b.n	80014b4 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <EXTI_Init+0xe0>)
 800147a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	795b      	ldrb	r3, [r3, #5]
 8001480:	461a      	mov	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	4413      	add	r3, r2
 8001486:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	6811      	ldr	r1, [r2, #0]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	430a      	orrs	r2, r1
 8001494:	601a      	str	r2, [r3, #0]
}
 8001496:	e00d      	b.n	80014b4 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	791b      	ldrb	r3, [r3, #4]
 800149c:	461a      	mov	r2, r3
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	4413      	add	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	6811      	ldr	r1, [r2, #0]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6812      	ldr	r2, [r2, #0]
 80014ae:	43d2      	mvns	r2, r2
 80014b0:	400a      	ands	r2, r1
 80014b2:	601a      	str	r2, [r3, #0]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	40013c00 	.word	0x40013c00

080014c4 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80014cc:	2300      	movs	r3, #0
 80014ce:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <EXTI_GetITStatus+0x44>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4013      	ands	r3, r2
 80014dc:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80014de:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <EXTI_GetITStatus+0x44>)
 80014e0:	695a      	ldr	r2, [r3, #20]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4013      	ands	r3, r2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d005      	beq.n	80014f6 <EXTI_GetITStatus+0x32>
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d002      	beq.n	80014f6 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80014f0:	2301      	movs	r3, #1
 80014f2:	73fb      	strb	r3, [r7, #15]
 80014f4:	e001      	b.n	80014fa <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3714      	adds	r7, #20
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40013c00 	.word	0x40013c00

0800150c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001514:	4a04      	ldr	r2, [pc, #16]	; (8001528 <EXTI_ClearITPendingBit+0x1c>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6153      	str	r3, [r2, #20]
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40013c00 	.word	0x40013c00

0800152c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800152c:	b480      	push	{r7}
 800152e:	b087      	sub	sp, #28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001536:	2300      	movs	r3, #0
 8001538:	617b      	str	r3, [r7, #20]
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	e076      	b.n	8001636 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001548:	2201      	movs	r2, #1
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800155c:	68fa      	ldr	r2, [r7, #12]
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	429a      	cmp	r2, r3
 8001562:	d165      	bne.n	8001630 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	2103      	movs	r1, #3
 800156e:	fa01 f303 	lsl.w	r3, r1, r3
 8001572:	43db      	mvns	r3, r3
 8001574:	401a      	ands	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	791b      	ldrb	r3, [r3, #4]
 8001582:	4619      	mov	r1, r3
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	fa01 f303 	lsl.w	r3, r1, r3
 800158c:	431a      	orrs	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	791b      	ldrb	r3, [r3, #4]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d003      	beq.n	80015a2 <GPIO_Init+0x76>
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	791b      	ldrb	r3, [r3, #4]
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d12e      	bne.n	8001600 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	2103      	movs	r1, #3
 80015ac:	fa01 f303 	lsl.w	r3, r1, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	401a      	ands	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	795b      	ldrb	r3, [r3, #5]
 80015c0:	4619      	mov	r1, r3
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ca:	431a      	orrs	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685a      	ldr	r2, [r3, #4]
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	4619      	mov	r1, r3
 80015da:	2301      	movs	r3, #1
 80015dc:	408b      	lsls	r3, r1
 80015de:	43db      	mvns	r3, r3
 80015e0:	401a      	ands	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	7992      	ldrb	r2, [r2, #6]
 80015ee:	4611      	mov	r1, r2
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	b292      	uxth	r2, r2
 80015f4:	fa01 f202 	lsl.w	r2, r1, r2
 80015f8:	b292      	uxth	r2, r2
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	b29b      	uxth	r3, r3
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	2103      	movs	r1, #3
 800160c:	fa01 f303 	lsl.w	r3, r1, r3
 8001610:	43db      	mvns	r3, r3
 8001612:	401a      	ands	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68da      	ldr	r2, [r3, #12]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	79db      	ldrb	r3, [r3, #7]
 8001620:	4619      	mov	r1, r3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	fa01 f303 	lsl.w	r3, r1, r3
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	3301      	adds	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d985      	bls.n	8001548 <GPIO_Init+0x1c>
    }
  }
}
 800163c:	bf00      	nop
 800163e:	371c      	adds	r7, #28
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001654:	2300      	movs	r3, #0
 8001656:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	691a      	ldr	r2, [r3, #16]
 800165c:	887b      	ldrh	r3, [r7, #2]
 800165e:	4013      	ands	r3, r2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d002      	beq.n	800166a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001664:	2301      	movs	r3, #1
 8001666:	73fb      	strb	r3, [r7, #15]
 8001668:	e001      	b.n	800166e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800166e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	887a      	ldrh	r2, [r7, #2]
 800168c:	831a      	strh	r2, [r3, #24]
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
 80016a2:	460b      	mov	r3, r1
 80016a4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	887a      	ldrh	r2, [r7, #2]
 80016aa:	835a      	strh	r2, [r3, #26]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016c4:	78fb      	ldrb	r3, [r7, #3]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d006      	beq.n	80016d8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80016ca:	490a      	ldr	r1, [pc, #40]	; (80016f4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80016cc:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80016ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80016d6:	e006      	b.n	80016e6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80016d8:	4906      	ldr	r1, [pc, #24]	; (80016f4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80016dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	4013      	ands	r3, r2
 80016e4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001704:	78fb      	ldrb	r3, [r7, #3]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d006      	beq.n	8001718 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800170a:	490a      	ldr	r1, [pc, #40]	; (8001734 <RCC_APB2PeriphClockCmd+0x3c>)
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <RCC_APB2PeriphClockCmd+0x3c>)
 800170e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4313      	orrs	r3, r2
 8001714:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001716:	e006      	b.n	8001726 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001718:	4906      	ldr	r1, [pc, #24]	; (8001734 <RCC_APB2PeriphClockCmd+0x3c>)
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <RCC_APB2PeriphClockCmd+0x3c>)
 800171c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	43db      	mvns	r3, r3
 8001722:	4013      	ands	r3, r2
 8001724:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800

08001738 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8001738:	b490      	push	{r4, r7}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	460a      	mov	r2, r1
 8001742:	71fb      	strb	r3, [r7, #7]
 8001744:	4613      	mov	r3, r2
 8001746:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 800174c:	79bb      	ldrb	r3, [r7, #6]
 800174e:	f003 0303 	and.w	r3, r3, #3
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	220f      	movs	r2, #15
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 800175c:	4916      	ldr	r1, [pc, #88]	; (80017b8 <SYSCFG_EXTILineConfig+0x80>)
 800175e:	79bb      	ldrb	r3, [r7, #6]
 8001760:	089b      	lsrs	r3, r3, #2
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4618      	mov	r0, r3
 8001766:	4a14      	ldr	r2, [pc, #80]	; (80017b8 <SYSCFG_EXTILineConfig+0x80>)
 8001768:	79bb      	ldrb	r3, [r7, #6]
 800176a:	089b      	lsrs	r3, r3, #2
 800176c:	b2db      	uxtb	r3, r3
 800176e:	3302      	adds	r3, #2
 8001770:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	43db      	mvns	r3, r3
 8001778:	401a      	ands	r2, r3
 800177a:	1c83      	adds	r3, r0, #2
 800177c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8001780:	480d      	ldr	r0, [pc, #52]	; (80017b8 <SYSCFG_EXTILineConfig+0x80>)
 8001782:	79bb      	ldrb	r3, [r7, #6]
 8001784:	089b      	lsrs	r3, r3, #2
 8001786:	b2db      	uxtb	r3, r3
 8001788:	461c      	mov	r4, r3
 800178a:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <SYSCFG_EXTILineConfig+0x80>)
 800178c:	79bb      	ldrb	r3, [r7, #6]
 800178e:	089b      	lsrs	r3, r3, #2
 8001790:	b2db      	uxtb	r3, r3
 8001792:	3302      	adds	r3, #2
 8001794:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001798:	79f9      	ldrb	r1, [r7, #7]
 800179a:	79bb      	ldrb	r3, [r7, #6]
 800179c:	f003 0303 	and.w	r3, r3, #3
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	431a      	orrs	r2, r3
 80017a8:	1ca3      	adds	r3, r4, #2
 80017aa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80017ae:	bf00      	nop
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc90      	pop	{r4, r7}
 80017b6:	4770      	bx	lr
 80017b8:	40013800 	.word	0x40013800

080017bc <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80017bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017be:	b089      	sub	sp, #36	; 0x24
 80017c0:	af02      	add	r7, sp, #8
	float vTempSensor = 0, Vbat = 0;
 80017c2:	f04f 0300 	mov.w	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]

	SystemInit();
 80017ce:	f000 fcb7 	bl	8002140 <SystemInit>
	GPIO_Configure ();
 80017d2:	f000 f8e5 	bl	80019a0 <GPIO_Configure>
	ADC_Configure ();
 80017d6:	f000 f923 	bl	8001a20 <ADC_Configure>
	EXTI11_Configure();
 80017da:	f000 f98d 	bl	8001af8 <EXTI11_Configure>
	UB_LCD_4x20_Init();
 80017de:	f000 fa3d 	bl	8001c5c <UB_LCD_4x20_Init>
	char disparo[16];

  while (1)
  {
	  if (ADC_ConvertedValue <= 30)
 80017e2:	4b63      	ldr	r3, [pc, #396]	; (8001970 <main+0x1b4>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	2b1e      	cmp	r3, #30
 80017e8:	d805      	bhi.n	80017f6 <main+0x3a>
	  		{
	  			GPIO_ResetBits (GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 80017ea:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80017ee:	4861      	ldr	r0, [pc, #388]	; (8001974 <main+0x1b8>)
 80017f0:	f7ff ff53 	bl	800169a <GPIO_ResetBits>
 80017f4:	e04c      	b.n	8001890 <main+0xd4>
	  		}
	  		else if (ADC_ConvertedValue > 30 && ADC_ConvertedValue < 1024)
 80017f6:	4b5e      	ldr	r3, [pc, #376]	; (8001970 <main+0x1b4>)
 80017f8:	881b      	ldrh	r3, [r3, #0]
 80017fa:	2b1e      	cmp	r3, #30
 80017fc:	d90f      	bls.n	800181e <main+0x62>
 80017fe:	4b5c      	ldr	r3, [pc, #368]	; (8001970 <main+0x1b4>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001806:	d20a      	bcs.n	800181e <main+0x62>
	  		{
	  			GPIO_SetBits (GPIOD, GPIO_Pin_13);
 8001808:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800180c:	4859      	ldr	r0, [pc, #356]	; (8001974 <main+0x1b8>)
 800180e:	f7ff ff35 	bl	800167c <GPIO_SetBits>
	  			GPIO_ResetBits (GPIOD, GPIO_Pin_12 | GPIO_Pin_14 | GPIO_Pin_15);
 8001812:	f44f 4150 	mov.w	r1, #53248	; 0xd000
 8001816:	4857      	ldr	r0, [pc, #348]	; (8001974 <main+0x1b8>)
 8001818:	f7ff ff3f 	bl	800169a <GPIO_ResetBits>
 800181c:	e038      	b.n	8001890 <main+0xd4>
	  		}
	  		else if (ADC_ConvertedValue >= 1024 && ADC_ConvertedValue < 2048)
 800181e:	4b54      	ldr	r3, [pc, #336]	; (8001970 <main+0x1b4>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001826:	d30f      	bcc.n	8001848 <main+0x8c>
 8001828:	4b51      	ldr	r3, [pc, #324]	; (8001970 <main+0x1b4>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001830:	d20a      	bcs.n	8001848 <main+0x8c>
	  		{
	  			GPIO_SetBits (GPIOD, GPIO_Pin_13 | GPIO_Pin_14);
 8001832:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001836:	484f      	ldr	r0, [pc, #316]	; (8001974 <main+0x1b8>)
 8001838:	f7ff ff20 	bl	800167c <GPIO_SetBits>
	  			GPIO_ResetBits (GPIOD, GPIO_Pin_12 | GPIO_Pin_15);
 800183c:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 8001840:	484c      	ldr	r0, [pc, #304]	; (8001974 <main+0x1b8>)
 8001842:	f7ff ff2a 	bl	800169a <GPIO_ResetBits>
 8001846:	e023      	b.n	8001890 <main+0xd4>
	  		}
	  		else if (ADC_ConvertedValue >= 2048 && ADC_ConvertedValue < 3072)
 8001848:	4b49      	ldr	r3, [pc, #292]	; (8001970 <main+0x1b4>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001850:	d30f      	bcc.n	8001872 <main+0xb6>
 8001852:	4b47      	ldr	r3, [pc, #284]	; (8001970 <main+0x1b4>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800185a:	d20a      	bcs.n	8001872 <main+0xb6>
	  		{
	  			GPIO_SetBits (GPIOD, GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 800185c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001860:	4844      	ldr	r0, [pc, #272]	; (8001974 <main+0x1b8>)
 8001862:	f7ff ff0b 	bl	800167c <GPIO_SetBits>
	  			GPIO_ResetBits (GPIOD, GPIO_Pin_12);
 8001866:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800186a:	4842      	ldr	r0, [pc, #264]	; (8001974 <main+0x1b8>)
 800186c:	f7ff ff15 	bl	800169a <GPIO_ResetBits>
 8001870:	e00e      	b.n	8001890 <main+0xd4>
	  		}
	  		else if (ADC_ConvertedValue >= 3072 && ADC_ConvertedValue < 4096)
 8001872:	4b3f      	ldr	r3, [pc, #252]	; (8001970 <main+0x1b4>)
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800187a:	d309      	bcc.n	8001890 <main+0xd4>
 800187c:	4b3c      	ldr	r3, [pc, #240]	; (8001970 <main+0x1b4>)
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001884:	d204      	bcs.n	8001890 <main+0xd4>
	  		{
	  			GPIO_SetBits (GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8001886:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800188a:	483a      	ldr	r0, [pc, #232]	; (8001974 <main+0x1b8>)
 800188c:	f7ff fef6 	bl	800167c <GPIO_SetBits>
	  		}

	  		vTempSensor = (float) TempSensor_ConvertedValue;	// vTempSensor (mV) = 3300 * (TempSensor_ConvertedValue / 4095)
 8001890:	4b39      	ldr	r3, [pc, #228]	; (8001978 <main+0x1bc>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	ee07 3a90 	vmov	s15, r3
 8001898:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800189c:	edc7 7a05 	vstr	s15, [r7, #20]
	  		vTempSensor *= 3300;
 80018a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80018a4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800197c <main+0x1c0>
 80018a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ac:	edc7 7a05 	vstr	s15, [r7, #20]
	  		vTempSensor /=4095;
 80018b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80018b4:	eddf 6a32 	vldr	s13, [pc, #200]	; 8001980 <main+0x1c4>
 80018b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018bc:	edc7 7a05 	vstr	s15, [r7, #20]
	  		vTempSensor /=(float)1000;
 80018c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80018c4:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001984 <main+0x1c8>
 80018c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018cc:	edc7 7a05 	vstr	s15, [r7, #20]
	  		vTempSensor -=(float)0.76;
 80018d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80018d4:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001988 <main+0x1cc>
 80018d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80018dc:	edc7 7a05 	vstr	s15, [r7, #20]
	  		vTempSensor +=(float)25;
 80018e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80018e4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80018e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018ec:	edc7 7a05 	vstr	s15, [r7, #20]

	  		Vbat = (float) Vbat_ConvertedValue * 2;					// Internal bridge divider by 2
 80018f0:	4b26      	ldr	r3, [pc, #152]	; (800198c <main+0x1d0>)
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	ee07 3a90 	vmov	s15, r3
 80018f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001900:	edc7 7a04 	vstr	s15, [r7, #16]
	  		Vbat /= 4095;											// Vbat (mV) = 3300 * ((Vbat_ConvertedValue * 2) / 4095)
 8001904:	ed97 7a04 	vldr	s14, [r7, #16]
 8001908:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001980 <main+0x1c4>
 800190c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001910:	edc7 7a04 	vstr	s15, [r7, #16]
	  		Vbat *= 3300;
 8001914:	edd7 7a04 	vldr	s15, [r7, #16]
 8001918:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800197c <main+0x1c0>
 800191c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001920:	edc7 7a04 	vstr	s15, [r7, #16]

	  		sprintf(texto,"Tem:%.2f Bat:%.0f", vTempSensor, Vbat);
 8001924:	6978      	ldr	r0, [r7, #20]
 8001926:	f7fe fe0f 	bl	8000548 <__aeabi_f2d>
 800192a:	4605      	mov	r5, r0
 800192c:	460e      	mov	r6, r1
 800192e:	6938      	ldr	r0, [r7, #16]
 8001930:	f7fe fe0a 	bl	8000548 <__aeabi_f2d>
 8001934:	4603      	mov	r3, r0
 8001936:	460c      	mov	r4, r1
 8001938:	e88d 0018 	stmia.w	sp, {r3, r4}
 800193c:	462a      	mov	r2, r5
 800193e:	4633      	mov	r3, r6
 8001940:	4913      	ldr	r1, [pc, #76]	; (8001990 <main+0x1d4>)
 8001942:	4814      	ldr	r0, [pc, #80]	; (8001994 <main+0x1d8>)
 8001944:	f000 fcd2 	bl	80022ec <sprintf>
	  		UB_LCD_4x20_String(0,0,texto);
 8001948:	4a12      	ldr	r2, [pc, #72]	; (8001994 <main+0x1d8>)
 800194a:	2100      	movs	r1, #0
 800194c:	2000      	movs	r0, #0
 800194e:	f000 f9a3 	bl	8001c98 <UB_LCD_4x20_String>
	  		sprintf(disparo,"Disparo Nro: %d",n);
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <main+0x1dc>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	463b      	mov	r3, r7
 8001958:	4910      	ldr	r1, [pc, #64]	; (800199c <main+0x1e0>)
 800195a:	4618      	mov	r0, r3
 800195c:	f000 fcc6 	bl	80022ec <sprintf>
	  		UB_LCD_4x20_String(0,1,disparo);
 8001960:	463b      	mov	r3, r7
 8001962:	461a      	mov	r2, r3
 8001964:	2101      	movs	r1, #1
 8001966:	2000      	movs	r0, #0
 8001968:	f000 f996 	bl	8001c98 <UB_LCD_4x20_String>
	  if (ADC_ConvertedValue <= 30)
 800196c:	e739      	b.n	80017e2 <main+0x26>
 800196e:	bf00      	nop
 8001970:	20000704 	.word	0x20000704
 8001974:	40020c00 	.word	0x40020c00
 8001978:	20000706 	.word	0x20000706
 800197c:	454e4000 	.word	0x454e4000
 8001980:	457ff000 	.word	0x457ff000
 8001984:	447a0000 	.word	0x447a0000
 8001988:	3f428f5c 	.word	0x3f428f5c
 800198c:	20000708 	.word	0x20000708
 8001990:	08005100 	.word	0x08005100
 8001994:	20000748 	.word	0x20000748
 8001998:	2000070c 	.word	0x2000070c
 800199c:	08005114 	.word	0x08005114

080019a0 <GPIO_Configure>:
  }
}

void GPIO_Configure (void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd (RCC_AHB1Periph_GPIOA, ENABLE);
 80019a6:	2101      	movs	r1, #1
 80019a8:	2001      	movs	r0, #1
 80019aa:	f7ff fe85 	bl	80016b8 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 80019ae:	2302      	movs	r3, #2
 80019b0:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80019b2:	2303      	movs	r3, #3
 80019b4:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80019b6:	2303      	movs	r3, #3
 80019b8:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	71fb      	strb	r3, [r7, #7]
	GPIO_Init (GPIOA, &GPIO_InitStructure);
 80019be:	463b      	mov	r3, r7
 80019c0:	4619      	mov	r1, r3
 80019c2:	4815      	ldr	r0, [pc, #84]	; (8001a18 <GPIO_Configure+0x78>)
 80019c4:	f7ff fdb2 	bl	800152c <GPIO_Init>

	/* Leds */
	RCC_AHB1PeriphClockCmd (RCC_AHB1Periph_GPIOD, ENABLE);
 80019c8:	2101      	movs	r1, #1
 80019ca:	2008      	movs	r0, #8
 80019cc:	f7ff fe74 	bl	80016b8 <RCC_AHB1PeriphClockCmd>

								/* LED4 Green | LED3 Orange |  LED5 Red   | LED6  Blue */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 80019d0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80019d4:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80019d6:	2301      	movs	r3, #1
 80019d8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80019da:	2303      	movs	r3, #3
 80019dc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80019de:	2300      	movs	r3, #0
 80019e0:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	71fb      	strb	r3, [r7, #7]
	GPIO_Init (GPIOD, &GPIO_InitStructure);
 80019e6:	463b      	mov	r3, r7
 80019e8:	4619      	mov	r1, r3
 80019ea:	480c      	ldr	r0, [pc, #48]	; (8001a1c <GPIO_Configure+0x7c>)
 80019ec:	f7ff fd9e 	bl	800152c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 80019f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019f4:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80019f6:	2300      	movs	r3, #0
 80019f8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80019fa:	2303      	movs	r3, #3
 80019fc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80019fe:	2300      	movs	r3, #0
 8001a00:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001a02:	2302      	movs	r3, #2
 8001a04:	71fb      	strb	r3, [r7, #7]
	GPIO_Init (GPIOD, &GPIO_InitStructure);
 8001a06:	463b      	mov	r3, r7
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4804      	ldr	r0, [pc, #16]	; (8001a1c <GPIO_Configure+0x7c>)
 8001a0c:	f7ff fd8e 	bl	800152c <GPIO_Init>
}
 8001a10:	bf00      	nop
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40020000 	.word	0x40020000
 8001a1c:	40020c00 	.word	0x40020c00

08001a20 <ADC_Configure>:

void ADC_Configure (void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08c      	sub	sp, #48	; 0x30
 8001a24:	af00      	add	r7, sp, #0
	ADC_InitTypeDef ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB2PeriphClockCmd (RCC_APB2Periph_ADC1, ENABLE);
 8001a26:	2101      	movs	r1, #1
 8001a28:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a2c:	f7ff fe64 	bl	80016f8 <RCC_APB2PeriphClockCmd>

	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	773b      	strb	r3, [r7, #28]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	777b      	strb	r3, [r7, #29]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8001a3c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a40:	623b      	str	r3, [r7, #32]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_Ext_IT11;
 8001a42:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001a46:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_InitStructure.ADC_NbrOfConversion = 3;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	ADC_Init (ADC1, &ADC_InitStructure);
 8001a52:	f107 0318 	add.w	r3, r7, #24
 8001a56:	4619      	mov	r1, r3
 8001a58:	4826      	ldr	r0, [pc, #152]	; (8001af4 <ADC_Configure+0xd4>)
 8001a5a:	f7ff fa8b 	bl	8000f74 <ADC_Init>

	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60bb      	str	r3, [r7, #8]
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div4;
 8001a62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a66:	60fb      	str	r3, [r7, #12]
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
	ADC_CommonInit (&ADC_CommonInitStructure);
 8001a70:	f107 0308 	add.w	r3, r7, #8
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fad3 	bl	8001020 <ADC_CommonInit>

	ADC_TempSensorVrefintCmd (ENABLE);
 8001a7a:	2001      	movs	r0, #1
 8001a7c:	f7ff fb14 	bl	80010a8 <ADC_TempSensorVrefintCmd>
	ADC_VBATCmd (ENABLE);
 8001a80:	2001      	movs	r0, #1
 8001a82:	f7ff fb2f 	bl	80010e4 <ADC_VBATCmd>

	ADC_RegularChannelConfig (ADC1, ADC_Channel_1, 1, ADC_SampleTime_3Cycles);
 8001a86:	2300      	movs	r3, #0
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	4819      	ldr	r0, [pc, #100]	; (8001af4 <ADC_Configure+0xd4>)
 8001a8e:	f7ff fb47 	bl	8001120 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig (ADC1, ADC_Channel_TempSensor, 2, ADC_SampleTime_3Cycles);
 8001a92:	2300      	movs	r3, #0
 8001a94:	2202      	movs	r2, #2
 8001a96:	2110      	movs	r1, #16
 8001a98:	4816      	ldr	r0, [pc, #88]	; (8001af4 <ADC_Configure+0xd4>)
 8001a9a:	f7ff fb41 	bl	8001120 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig (ADC1, ADC_Channel_Vbat, 3, ADC_SampleTime_3Cycles);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	2112      	movs	r1, #18
 8001aa4:	4813      	ldr	r0, [pc, #76]	; (8001af4 <ADC_Configure+0xd4>)
 8001aa6:	f7ff fb3b 	bl	8001120 <ADC_RegularChannelConfig>

	ADC_EOCOnEachRegularChannelCmd (ADC1, ENABLE);
 8001aaa:	2101      	movs	r1, #1
 8001aac:	4811      	ldr	r0, [pc, #68]	; (8001af4 <ADC_Configure+0xd4>)
 8001aae:	f7ff fc01 	bl	80012b4 <ADC_EOCOnEachRegularChannelCmd>

	ADC_ITConfig (ADC1, ADC_IT_OVR, ENABLE);
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f242 011a 	movw	r1, #8218	; 0x201a
 8001ab8:	480e      	ldr	r0, [pc, #56]	; (8001af4 <ADC_Configure+0xd4>)
 8001aba:	f7ff fc24 	bl	8001306 <ADC_ITConfig>
	ADC_ITConfig (ADC1, ADC_IT_EOC, ENABLE);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f240 2105 	movw	r1, #517	; 0x205
 8001ac4:	480b      	ldr	r0, [pc, #44]	; (8001af4 <ADC_Configure+0xd4>)
 8001ac6:	f7ff fc1e 	bl	8001306 <ADC_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
 8001aca:	2312      	movs	r3, #18
 8001acc:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x3;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x3;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	71bb      	strb	r3, [r7, #6]
	NVIC_Init (&NVIC_InitStructure);
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff f9e7 	bl	8000eb0 <NVIC_Init>

	ADC_Cmd (ADC1, ENABLE);
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	4803      	ldr	r0, [pc, #12]	; (8001af4 <ADC_Configure+0xd4>)
 8001ae6:	f7ff fac3 	bl	8001070 <ADC_Cmd>
}
 8001aea:	bf00      	nop
 8001aec:	3730      	adds	r7, #48	; 0x30
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012000 	.word	0x40012000

08001af8 <EXTI11_Configure>:

void EXTI11_Configure (void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
	EXTI_InitTypeDef EXTI_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB2PeriphClockCmd (RCC_APB2Periph_SYSCFG, ENABLE);
 8001afe:	2101      	movs	r1, #1
 8001b00:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b04:	f7ff fdf8 	bl	80016f8 <RCC_APB2PeriphClockCmd>

	SYSCFG_EXTILineConfig (EXTI_PortSourceGPIOD, EXTI_PinSource11);
 8001b08:	210b      	movs	r1, #11
 8001b0a:	2003      	movs	r0, #3
 8001b0c:	f7ff fe14 	bl	8001738 <SYSCFG_EXTILineConfig>

	EXTI_InitStructure.EXTI_Line = EXTI_Line11;
 8001b10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b14:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001b16:	2301      	movs	r3, #1
 8001b18:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8001b1e:	2308      	movs	r3, #8
 8001b20:	737b      	strb	r3, [r7, #13]
	EXTI_Init (&EXTI_InitStructure);
 8001b22:	f107 0308 	add.w	r3, r7, #8
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fc5a 	bl	80013e0 <EXTI_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 8001b2c:	2328      	movs	r3, #40	; 0x28
 8001b2e:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x2;
 8001b30:	2302      	movs	r3, #2
 8001b32:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x2;
 8001b34:	2302      	movs	r3, #2
 8001b36:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	71fb      	strb	r3, [r7, #7]
	NVIC_Init (&NVIC_InitStructure);
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff f9b6 	bl	8000eb0 <NVIC_Init>
}
 8001b44:	bf00      	nop
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <ADC_IRQHandler>:

void ADC_IRQHandler (void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	if (ADC_GetITStatus (ADC1, ADC_IT_EOC) != RESET)
 8001b50:	f240 2105 	movw	r1, #517	; 0x205
 8001b54:	481e      	ldr	r0, [pc, #120]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001b56:	f7ff fbff 	bl	8001358 <ADC_GetITStatus>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d028      	beq.n	8001bb2 <ADC_IRQHandler+0x66>
	{
		while(GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_11)!=0)
 8001b60:	bf00      	nop
 8001b62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b66:	481b      	ldr	r0, [pc, #108]	; (8001bd4 <ADC_IRQHandler+0x88>)
 8001b68:	f7ff fd6e 	bl	8001648 <GPIO_ReadInputDataBit>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f7      	bne.n	8001b62 <ADC_IRQHandler+0x16>
		{

		}
		n++;
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <ADC_IRQHandler+0x8c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	3301      	adds	r3, #1
 8001b78:	4a17      	ldr	r2, [pc, #92]	; (8001bd8 <ADC_IRQHandler+0x8c>)
 8001b7a:	6013      	str	r3, [r2, #0]
		ADC_ConvertedValue = ADC_GetConversionValue (ADC1);
 8001b7c:	4814      	ldr	r0, [pc, #80]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001b7e:	f7ff fbb5 	bl	80012ec <ADC_GetConversionValue>
 8001b82:	4603      	mov	r3, r0
 8001b84:	461a      	mov	r2, r3
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <ADC_IRQHandler+0x90>)
 8001b88:	801a      	strh	r2, [r3, #0]
		TempSensor_ConvertedValue = ADC_GetConversionValue (ADC1);
 8001b8a:	4811      	ldr	r0, [pc, #68]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001b8c:	f7ff fbae 	bl	80012ec <ADC_GetConversionValue>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <ADC_IRQHandler+0x94>)
 8001b96:	801a      	strh	r2, [r3, #0]
		Vbat_ConvertedValue = ADC_GetConversionValue (ADC1);
 8001b98:	480d      	ldr	r0, [pc, #52]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001b9a:	f7ff fba7 	bl	80012ec <ADC_GetConversionValue>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <ADC_IRQHandler+0x98>)
 8001ba4:	801a      	strh	r2, [r3, #0]
		ADC_ClearITPendingBit (ADC1, ADC_IT_EOC);
 8001ba6:	f240 2105 	movw	r1, #517	; 0x205
 8001baa:	4809      	ldr	r0, [pc, #36]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001bac:	f7ff fc02 	bl	80013b4 <ADC_ClearITPendingBit>
	}
	else if (ADC_GetITStatus (ADC1, ADC_IT_OVR) != RESET)
	{
		ADC_ClearITPendingBit (ADC1, ADC_IT_OVR);
	}
}
 8001bb0:	e00c      	b.n	8001bcc <ADC_IRQHandler+0x80>
	else if (ADC_GetITStatus (ADC1, ADC_IT_OVR) != RESET)
 8001bb2:	f242 011a 	movw	r1, #8218	; 0x201a
 8001bb6:	4806      	ldr	r0, [pc, #24]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001bb8:	f7ff fbce 	bl	8001358 <ADC_GetITStatus>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d004      	beq.n	8001bcc <ADC_IRQHandler+0x80>
		ADC_ClearITPendingBit (ADC1, ADC_IT_OVR);
 8001bc2:	f242 011a 	movw	r1, #8218	; 0x201a
 8001bc6:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <ADC_IRQHandler+0x84>)
 8001bc8:	f7ff fbf4 	bl	80013b4 <ADC_ClearITPendingBit>
}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40012000 	.word	0x40012000
 8001bd4:	40020c00 	.word	0x40020c00
 8001bd8:	2000070c 	.word	0x2000070c
 8001bdc:	20000704 	.word	0x20000704
 8001be0:	20000706 	.word	0x20000706
 8001be4:	20000708 	.word	0x20000708

08001be8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler (void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus (EXTI_Line11) != RESET)
 8001bec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001bf0:	f7ff fc68 	bl	80014c4 <EXTI_GetITStatus>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <EXTI15_10_IRQHandler+0x1a>
	{
		EXTI_ClearITPendingBit (EXTI_Line11);
 8001bfa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001bfe:	f7ff fc85 	bl	800150c <EXTI_ClearITPendingBit>
	}
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c40 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c0c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c0e:	e003      	b.n	8001c18 <LoopCopyDataInit>

08001c10 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c12:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c14:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c16:	3104      	adds	r1, #4

08001c18 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c18:	480b      	ldr	r0, [pc, #44]	; (8001c48 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c1c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c1e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c20:	d3f6      	bcc.n	8001c10 <CopyDataInit>
  ldr  r2, =_sbss
 8001c22:	4a0b      	ldr	r2, [pc, #44]	; (8001c50 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c24:	e002      	b.n	8001c2c <LoopFillZerobss>

08001c26 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c26:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c28:	f842 3b04 	str.w	r3, [r2], #4

08001c2c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c2c:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c2e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c30:	d3f9      	bcc.n	8001c26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c32:	f000 fa85 	bl	8002140 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c36:	f000 fb35 	bl	80022a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3a:	f7ff fdbf 	bl	80017bc <main>
  bx  lr    
 8001c3e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c40:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c44:	080053a0 	.word	0x080053a0
  ldr  r0, =_sdata
 8001c48:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c4c:	200006e8 	.word	0x200006e8
  ldr  r2, =_sbss
 8001c50:	200006e8 	.word	0x200006e8
  ldr  r3, = _ebss
 8001c54:	20000768 	.word	0x20000768

08001c58 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <CAN1_RX0_IRQHandler>
	...

08001c5c <UB_LCD_4x20_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_4x20_InitIO();
 8001c60:	f000 f83a 	bl	8001cd8 <P_LCD_4x20_InitIO>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_INIT_PAUSE);
 8001c64:	480b      	ldr	r0, [pc, #44]	; (8001c94 <UB_LCD_4x20_Init+0x38>)
 8001c66:	f000 fa2c 	bl	80020c2 <P_LCD_4x20_Delay>
  // Init Sequenz starten
  P_LCD_4x20_InitSequenz();
 8001c6a:	f000 f8db 	bl	8001e24 <P_LCD_4x20_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_4x20_Cmd(TLCD_CMD_INIT_DISPLAY);
 8001c6e:	2028      	movs	r0, #40	; 0x28
 8001c70:	f000 f90c 	bl	8001e8c <P_LCD_4x20_Cmd>
  P_LCD_4x20_Cmd(TLCD_CMD_ENTRY_MODE);
 8001c74:	2006      	movs	r0, #6
 8001c76:	f000 f909 	bl	8001e8c <P_LCD_4x20_Cmd>
  // Display einschalten
  P_LCD_4x20_Cmd(TLCD_CMD_DISP_M1);
 8001c7a:	200c      	movs	r0, #12
 8001c7c:	f000 f906 	bl	8001e8c <P_LCD_4x20_Cmd>
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 8001c80:	2001      	movs	r0, #1
 8001c82:	f000 f903 	bl	8001e8c <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8001c86:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c8a:	f000 fa1a 	bl	80020c2 <P_LCD_4x20_Delay>
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	000186a0 	.word	0x000186a0

08001c98 <UB_LCD_4x20_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_4x20_String(uint8_t x, uint8_t y, char *ptr)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	603a      	str	r2, [r7, #0]
 8001ca2:	71fb      	strb	r3, [r7, #7]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_4x20_Cursor(x,y);
 8001ca8:	79ba      	ldrb	r2, [r7, #6]
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4611      	mov	r1, r2
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 f9ca 	bl	8002048 <P_LCD_4x20_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8001cb4:	e007      	b.n	8001cc6 <UB_LCD_4x20_String+0x2e>
    P_LCD_4x20_Data(*ptr);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f955 	bl	8001f6a <P_LCD_4x20_Data>
    ptr++;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1f3      	bne.n	8001cb6 <UB_LCD_4x20_String+0x1e>
  }
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <P_LCD_4x20_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_4x20_InitIO(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001cde:	2300      	movs	r3, #0
 8001ce0:	73fb      	strb	r3, [r7, #15]
 8001ce2:	e043      	b.n	8001d6c <P_LCD_4x20_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_4X20[lcd_pin].TLCD_CLK, ENABLE);
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	4925      	ldr	r1, [pc, #148]	; (8001d7c <P_LCD_4x20_InitIO+0xa4>)
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	330c      	adds	r3, #12
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff fcdd 	bl	80016b8 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_4X20[lcd_pin].TLCD_PIN;
 8001cfe:	7bfa      	ldrb	r2, [r7, #15]
 8001d00:	491e      	ldr	r1, [pc, #120]	; (8001d7c <P_LCD_4x20_InitIO+0xa4>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3308      	adds	r3, #8
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001d12:	2301      	movs	r3, #1
 8001d14:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d16:	2300      	movs	r3, #0
 8001d18:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_4X20[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8001d22:	7bfa      	ldrb	r2, [r7, #15]
 8001d24:	4915      	ldr	r1, [pc, #84]	; (8001d7c <P_LCD_4x20_InitIO+0xa4>)
 8001d26:	4613      	mov	r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	4413      	add	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	440b      	add	r3, r1
 8001d30:	3304      	adds	r3, #4
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	1d3a      	adds	r2, r7, #4
 8001d36:	4611      	mov	r1, r2
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff fbf7 	bl	800152c <GPIO_Init>

    // Default Wert einstellen
    if(LCD_4X20[lcd_pin].TLCD_INIT==Bit_RESET) {
 8001d3e:	7bfa      	ldrb	r2, [r7, #15]
 8001d40:	490e      	ldr	r1, [pc, #56]	; (8001d7c <P_LCD_4x20_InitIO+0xa4>)
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	3310      	adds	r3, #16
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d104      	bne.n	8001d5e <P_LCD_4x20_InitIO+0x86>
      P_LCD_4x20_PinLo(lcd_pin);
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 f812 	bl	8001d80 <P_LCD_4x20_PinLo>
 8001d5c:	e003      	b.n	8001d66 <P_LCD_4x20_InitIO+0x8e>
    }
    else {
      P_LCD_4x20_PinHi(lcd_pin);
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 f82d 	bl	8001dc0 <P_LCD_4x20_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001d66:	7bfb      	ldrb	r3, [r7, #15]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	2b05      	cmp	r3, #5
 8001d70:	d9b8      	bls.n	8001ce4 <P_LCD_4x20_InitIO+0xc>
    }
  }  
}
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000000 	.word	0x20000000

08001d80 <P_LCD_4x20_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinLo(TLCD_NAME_t lcd_pin)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRH = LCD_4X20[lcd_pin].TLCD_PIN;
 8001d8a:	79fa      	ldrb	r2, [r7, #7]
 8001d8c:	490b      	ldr	r1, [pc, #44]	; (8001dbc <P_LCD_4x20_PinLo+0x3c>)
 8001d8e:	4613      	mov	r3, r2
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4413      	add	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	440b      	add	r3, r1
 8001d98:	3304      	adds	r3, #4
 8001d9a:	6819      	ldr	r1, [r3, #0]
 8001d9c:	79fa      	ldrb	r2, [r7, #7]
 8001d9e:	4807      	ldr	r0, [pc, #28]	; (8001dbc <P_LCD_4x20_PinLo+0x3c>)
 8001da0:	4613      	mov	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4403      	add	r3, r0
 8001daa:	3308      	adds	r3, #8
 8001dac:	881b      	ldrh	r3, [r3, #0]
 8001dae:	834b      	strh	r3, [r1, #26]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	20000000 	.word	0x20000000

08001dc0 <P_LCD_4x20_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinHi(TLCD_NAME_t lcd_pin)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRL = LCD_4X20[lcd_pin].TLCD_PIN;
 8001dca:	79fa      	ldrb	r2, [r7, #7]
 8001dcc:	490b      	ldr	r1, [pc, #44]	; (8001dfc <P_LCD_4x20_PinHi+0x3c>)
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3304      	adds	r3, #4
 8001dda:	6819      	ldr	r1, [r3, #0]
 8001ddc:	79fa      	ldrb	r2, [r7, #7]
 8001dde:	4807      	ldr	r0, [pc, #28]	; (8001dfc <P_LCD_4x20_PinHi+0x3c>)
 8001de0:	4613      	mov	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4403      	add	r3, r0
 8001dea:	3308      	adds	r3, #8
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	830b      	strh	r3, [r1, #24]
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	20000000 	.word	0x20000000

08001e00 <P_LCD_4x20_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_4x20_Clk(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_4x20_PinHi(TLCD_E);
 8001e04:	2001      	movs	r0, #1
 8001e06:	f7ff ffdb 	bl	8001dc0 <P_LCD_4x20_PinHi>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 8001e0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e0e:	f000 f958 	bl	80020c2 <P_LCD_4x20_Delay>
  // Pin-E auf Lo
  P_LCD_4x20_PinLo(TLCD_E);
 8001e12:	2001      	movs	r0, #1
 8001e14:	f7ff ffb4 	bl	8001d80 <P_LCD_4x20_PinLo>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 8001e18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e1c:	f000 f951 	bl	80020c2 <P_LCD_4x20_Delay>
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <P_LCD_4x20_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_4x20_InitSequenz(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_4x20_PinHi(TLCD_D4);
 8001e28:	2002      	movs	r0, #2
 8001e2a:	f7ff ffc9 	bl	8001dc0 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinHi(TLCD_D5);
 8001e2e:	2003      	movs	r0, #3
 8001e30:	f7ff ffc6 	bl	8001dc0 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 8001e34:	2004      	movs	r0, #4
 8001e36:	f7ff ffa3 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 8001e3a:	2005      	movs	r0, #5
 8001e3c:	f7ff ffa0 	bl	8001d80 <P_LCD_4x20_PinLo>
  // Erster Init Impuls
  P_LCD_4x20_Clk();
 8001e40:	f7ff ffde 	bl	8001e00 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8001e44:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e48:	f000 f93b 	bl	80020c2 <P_LCD_4x20_Delay>
  // Zweiter Init Impuls
  P_LCD_4x20_Clk();
 8001e4c:	f7ff ffd8 	bl	8001e00 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8001e50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e54:	f000 f935 	bl	80020c2 <P_LCD_4x20_Delay>
  // Dritter Init Impuls
  P_LCD_4x20_Clk();
 8001e58:	f7ff ffd2 	bl	8001e00 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8001e5c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e60:	f000 f92f 	bl	80020c2 <P_LCD_4x20_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_4x20_PinLo(TLCD_D4);
 8001e64:	2002      	movs	r0, #2
 8001e66:	f7ff ff8b 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinHi(TLCD_D5);
 8001e6a:	2003      	movs	r0, #3
 8001e6c:	f7ff ffa8 	bl	8001dc0 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 8001e70:	2004      	movs	r0, #4
 8001e72:	f7ff ff85 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 8001e76:	2005      	movs	r0, #5
 8001e78:	f7ff ff82 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8001e7c:	f7ff ffc0 	bl	8001e00 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8001e80:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e84:	f000 f91d 	bl	80020c2 <P_LCD_4x20_Delay>
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <P_LCD_4x20_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Cmd(uint8_t wert)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_4x20_PinLo(TLCD_RS);
 8001e96:	2000      	movs	r0, #0
 8001e98:	f7ff ff72 	bl	8001d80 <P_LCD_4x20_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8001e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	da03      	bge.n	8001eac <P_LCD_4x20_Cmd+0x20>
 8001ea4:	2005      	movs	r0, #5
 8001ea6:	f7ff ff8b 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001eaa:	e002      	b.n	8001eb2 <P_LCD_4x20_Cmd+0x26>
 8001eac:	2005      	movs	r0, #5
 8001eae:	f7ff ff67 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <P_LCD_4x20_Cmd+0x38>
 8001ebc:	2004      	movs	r0, #4
 8001ebe:	f7ff ff7f 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001ec2:	e002      	b.n	8001eca <P_LCD_4x20_Cmd+0x3e>
 8001ec4:	2004      	movs	r0, #4
 8001ec6:	f7ff ff5b 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	f003 0320 	and.w	r3, r3, #32
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <P_LCD_4x20_Cmd+0x50>
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f7ff ff73 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001eda:	e002      	b.n	8001ee2 <P_LCD_4x20_Cmd+0x56>
 8001edc:	2003      	movs	r0, #3
 8001ede:	f7ff ff4f 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	f003 0310 	and.w	r3, r3, #16
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <P_LCD_4x20_Cmd+0x68>
 8001eec:	2002      	movs	r0, #2
 8001eee:	f7ff ff67 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001ef2:	e002      	b.n	8001efa <P_LCD_4x20_Cmd+0x6e>
 8001ef4:	2002      	movs	r0, #2
 8001ef6:	f7ff ff43 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8001efa:	f7ff ff81 	bl	8001e00 <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <P_LCD_4x20_Cmd+0x84>
 8001f08:	2005      	movs	r0, #5
 8001f0a:	f7ff ff59 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001f0e:	e002      	b.n	8001f16 <P_LCD_4x20_Cmd+0x8a>
 8001f10:	2005      	movs	r0, #5
 8001f12:	f7ff ff35 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <P_LCD_4x20_Cmd+0x9c>
 8001f20:	2004      	movs	r0, #4
 8001f22:	f7ff ff4d 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001f26:	e002      	b.n	8001f2e <P_LCD_4x20_Cmd+0xa2>
 8001f28:	2004      	movs	r0, #4
 8001f2a:	f7ff ff29 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <P_LCD_4x20_Cmd+0xb4>
 8001f38:	2003      	movs	r0, #3
 8001f3a:	f7ff ff41 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001f3e:	e002      	b.n	8001f46 <P_LCD_4x20_Cmd+0xba>
 8001f40:	2003      	movs	r0, #3
 8001f42:	f7ff ff1d 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <P_LCD_4x20_Cmd+0xcc>
 8001f50:	2002      	movs	r0, #2
 8001f52:	f7ff ff35 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001f56:	e002      	b.n	8001f5e <P_LCD_4x20_Cmd+0xd2>
 8001f58:	2002      	movs	r0, #2
 8001f5a:	f7ff ff11 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8001f5e:	f7ff ff4f 	bl	8001e00 <P_LCD_4x20_Clk>
}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <P_LCD_4x20_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Data(uint8_t wert)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_4x20_PinHi(TLCD_RS);
 8001f74:	2000      	movs	r0, #0
 8001f76:	f7ff ff23 	bl	8001dc0 <P_LCD_4x20_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8001f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	da03      	bge.n	8001f8a <P_LCD_4x20_Data+0x20>
 8001f82:	2005      	movs	r0, #5
 8001f84:	f7ff ff1c 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001f88:	e002      	b.n	8001f90 <P_LCD_4x20_Data+0x26>
 8001f8a:	2005      	movs	r0, #5
 8001f8c:	f7ff fef8 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <P_LCD_4x20_Data+0x38>
 8001f9a:	2004      	movs	r0, #4
 8001f9c:	f7ff ff10 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001fa0:	e002      	b.n	8001fa8 <P_LCD_4x20_Data+0x3e>
 8001fa2:	2004      	movs	r0, #4
 8001fa4:	f7ff feec 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8001fa8:	79fb      	ldrb	r3, [r7, #7]
 8001faa:	f003 0320 	and.w	r3, r3, #32
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <P_LCD_4x20_Data+0x50>
 8001fb2:	2003      	movs	r0, #3
 8001fb4:	f7ff ff04 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001fb8:	e002      	b.n	8001fc0 <P_LCD_4x20_Data+0x56>
 8001fba:	2003      	movs	r0, #3
 8001fbc:	f7ff fee0 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <P_LCD_4x20_Data+0x68>
 8001fca:	2002      	movs	r0, #2
 8001fcc:	f7ff fef8 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001fd0:	e002      	b.n	8001fd8 <P_LCD_4x20_Data+0x6e>
 8001fd2:	2002      	movs	r0, #2
 8001fd4:	f7ff fed4 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8001fd8:	f7ff ff12 	bl	8001e00 <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <P_LCD_4x20_Data+0x84>
 8001fe6:	2005      	movs	r0, #5
 8001fe8:	f7ff feea 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8001fec:	e002      	b.n	8001ff4 <P_LCD_4x20_Data+0x8a>
 8001fee:	2005      	movs	r0, #5
 8001ff0:	f7ff fec6 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <P_LCD_4x20_Data+0x9c>
 8001ffe:	2004      	movs	r0, #4
 8002000:	f7ff fede 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8002004:	e002      	b.n	800200c <P_LCD_4x20_Data+0xa2>
 8002006:	2004      	movs	r0, #4
 8002008:	f7ff feba 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <P_LCD_4x20_Data+0xb4>
 8002016:	2003      	movs	r0, #3
 8002018:	f7ff fed2 	bl	8001dc0 <P_LCD_4x20_PinHi>
 800201c:	e002      	b.n	8002024 <P_LCD_4x20_Data+0xba>
 800201e:	2003      	movs	r0, #3
 8002020:	f7ff feae 	bl	8001d80 <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <P_LCD_4x20_Data+0xcc>
 800202e:	2002      	movs	r0, #2
 8002030:	f7ff fec6 	bl	8001dc0 <P_LCD_4x20_PinHi>
 8002034:	e002      	b.n	800203c <P_LCD_4x20_Data+0xd2>
 8002036:	2002      	movs	r0, #2
 8002038:	f7ff fea2 	bl	8001d80 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 800203c:	f7ff fee0 	bl	8001e00 <P_LCD_4x20_Clk>
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <P_LCD_4x20_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen

void P_LCD_4x20_Cursor(uint8_t x, uint8_t y)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	460a      	mov	r2, r1
 8002052:	71fb      	strb	r3, [r7, #7]
 8002054:	4613      	mov	r3, r2
 8002056:	71bb      	strb	r3, [r7, #6]

if(x>=TLCD_MAXX) x=0;
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	2b13      	cmp	r3, #19
 800205c:	d901      	bls.n	8002062 <P_LCD_4x20_Cursor+0x1a>
 800205e:	2300      	movs	r3, #0
 8002060:	71fb      	strb	r3, [r7, #7]
if(y>=TLCD_MAXY) y=0;
 8002062:	79bb      	ldrb	r3, [r7, #6]
 8002064:	2b03      	cmp	r3, #3
 8002066:	d901      	bls.n	800206c <P_LCD_4x20_Cursor+0x24>
 8002068:	2300      	movs	r3, #0
 800206a:	71bb      	strb	r3, [r7, #6]

if(y==0) P_LCD_4x20_Cmd( (1<<7) + x);
 800206c:	79bb      	ldrb	r3, [r7, #6]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d106      	bne.n	8002080 <P_LCD_4x20_Cursor+0x38>
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	3b80      	subs	r3, #128	; 0x80
 8002076:	b2db      	uxtb	r3, r3
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff07 	bl	8001e8c <P_LCD_4x20_Cmd>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
}
 800207e:	e01c      	b.n	80020ba <P_LCD_4x20_Cursor+0x72>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
 8002080:	79bb      	ldrb	r3, [r7, #6]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d106      	bne.n	8002094 <P_LCD_4x20_Cursor+0x4c>
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	3b40      	subs	r3, #64	; 0x40
 800208a:	b2db      	uxtb	r3, r3
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fefd 	bl	8001e8c <P_LCD_4x20_Cmd>
}
 8002092:	e012      	b.n	80020ba <P_LCD_4x20_Cursor+0x72>
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
 8002094:	79bb      	ldrb	r3, [r7, #6]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d106      	bne.n	80020a8 <P_LCD_4x20_Cursor+0x60>
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	3b6c      	subs	r3, #108	; 0x6c
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fef3 	bl	8001e8c <P_LCD_4x20_Cmd>
}
 80020a6:	e008      	b.n	80020ba <P_LCD_4x20_Cursor+0x72>
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
 80020a8:	79bb      	ldrb	r3, [r7, #6]
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d105      	bne.n	80020ba <P_LCD_4x20_Cursor+0x72>
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	3b2c      	subs	r3, #44	; 0x2c
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff fee9 	bl	8001e8c <P_LCD_4x20_Cmd>
}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <P_LCD_4x20_Delay>:
//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_4x20_Delay(volatile uint32_t nCount)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  while(nCount--)
 80020ca:	bf00      	nop
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	1e5a      	subs	r2, r3, #1
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1fa      	bne.n	80020cc <P_LCD_4x20_Delay+0xa>
  {
  }
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <HardFault_Handler+0x4>

080020f6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <MemManage_Handler+0x4>

080020fc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002100:	e7fe      	b.n	8002100 <BusFault_Handler+0x4>

08002102 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002106:	e7fe      	b.n	8002106 <UsageFault_Handler+0x4>

08002108 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002116:	b480      	push	{r7}
 8002118:	af00      	add	r7, sp, #0
}
 800211a:	bf00      	nop
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0
	//TimingDelay_Decrement();
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002144:	4a16      	ldr	r2, [pc, #88]	; (80021a0 <SystemInit+0x60>)
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <SystemInit+0x60>)
 8002148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800214c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002150:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002154:	4a13      	ldr	r2, [pc, #76]	; (80021a4 <SystemInit+0x64>)
 8002156:	4b13      	ldr	r3, [pc, #76]	; (80021a4 <SystemInit+0x64>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002160:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <SystemInit+0x64>)
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002166:	4a0f      	ldr	r2, [pc, #60]	; (80021a4 <SystemInit+0x64>)
 8002168:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <SystemInit+0x64>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002170:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002174:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <SystemInit+0x64>)
 8002178:	4a0b      	ldr	r2, [pc, #44]	; (80021a8 <SystemInit+0x68>)
 800217a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800217c:	4a09      	ldr	r2, [pc, #36]	; (80021a4 <SystemInit+0x64>)
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <SystemInit+0x64>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002186:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <SystemInit+0x64>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800218e:	f000 f80d 	bl	80021ac <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002192:	4b03      	ldr	r3, [pc, #12]	; (80021a0 <SystemInit+0x60>)
 8002194:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002198:	609a      	str	r2, [r3, #8]
#endif
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	e000ed00 	.word	0xe000ed00
 80021a4:	40023800 	.word	0x40023800
 80021a8:	24003010 	.word	0x24003010

080021ac <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
 80021b6:	2300      	movs	r3, #0
 80021b8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80021ba:	4a36      	ldr	r2, [pc, #216]	; (8002294 <SetSysClock+0xe8>)
 80021bc:	4b35      	ldr	r3, [pc, #212]	; (8002294 <SetSysClock+0xe8>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80021c6:	4b33      	ldr	r3, [pc, #204]	; (8002294 <SetSysClock+0xe8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ce:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3301      	adds	r3, #1
 80021d4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d103      	bne.n	80021e4 <SetSysClock+0x38>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80021e2:	d1f0      	bne.n	80021c6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80021e4:	4b2b      	ldr	r3, [pc, #172]	; (8002294 <SetSysClock+0xe8>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80021f0:	2301      	movs	r3, #1
 80021f2:	603b      	str	r3, [r7, #0]
 80021f4:	e001      	b.n	80021fa <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80021f6:	2300      	movs	r3, #0
 80021f8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d142      	bne.n	8002286 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002200:	4a24      	ldr	r2, [pc, #144]	; (8002294 <SetSysClock+0xe8>)
 8002202:	4b24      	ldr	r3, [pc, #144]	; (8002294 <SetSysClock+0xe8>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800220a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800220c:	4a22      	ldr	r2, [pc, #136]	; (8002298 <SetSysClock+0xec>)
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <SetSysClock+0xec>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002216:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002218:	4a1e      	ldr	r2, [pc, #120]	; (8002294 <SetSysClock+0xe8>)
 800221a:	4b1e      	ldr	r3, [pc, #120]	; (8002294 <SetSysClock+0xe8>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002220:	4a1c      	ldr	r2, [pc, #112]	; (8002294 <SetSysClock+0xe8>)
 8002222:	4b1c      	ldr	r3, [pc, #112]	; (8002294 <SetSysClock+0xe8>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800222a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800222c:	4a19      	ldr	r2, [pc, #100]	; (8002294 <SetSysClock+0xe8>)
 800222e:	4b19      	ldr	r3, [pc, #100]	; (8002294 <SetSysClock+0xe8>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002236:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002238:	4b16      	ldr	r3, [pc, #88]	; (8002294 <SetSysClock+0xe8>)
 800223a:	4a18      	ldr	r2, [pc, #96]	; (800229c <SetSysClock+0xf0>)
 800223c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800223e:	4a15      	ldr	r2, [pc, #84]	; (8002294 <SetSysClock+0xe8>)
 8002240:	4b14      	ldr	r3, [pc, #80]	; (8002294 <SetSysClock+0xe8>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002248:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800224a:	bf00      	nop
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <SetSysClock+0xe8>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0f9      	beq.n	800224c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002258:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <SetSysClock+0xf4>)
 800225a:	f240 6205 	movw	r2, #1541	; 0x605
 800225e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002260:	4a0c      	ldr	r2, [pc, #48]	; (8002294 <SetSysClock+0xe8>)
 8002262:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <SetSysClock+0xe8>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f023 0303 	bic.w	r3, r3, #3
 800226a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800226c:	4a09      	ldr	r2, [pc, #36]	; (8002294 <SetSysClock+0xe8>)
 800226e:	4b09      	ldr	r3, [pc, #36]	; (8002294 <SetSysClock+0xe8>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f043 0302 	orr.w	r3, r3, #2
 8002276:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002278:	bf00      	nop
 800227a:	4b06      	ldr	r3, [pc, #24]	; (8002294 <SetSysClock+0xe8>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b08      	cmp	r3, #8
 8002284:	d1f9      	bne.n	800227a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40023800 	.word	0x40023800
 8002298:	40007000 	.word	0x40007000
 800229c:	07405408 	.word	0x07405408
 80022a0:	40023c00 	.word	0x40023c00

080022a4 <__libc_init_array>:
 80022a4:	b570      	push	{r4, r5, r6, lr}
 80022a6:	4e0d      	ldr	r6, [pc, #52]	; (80022dc <__libc_init_array+0x38>)
 80022a8:	4c0d      	ldr	r4, [pc, #52]	; (80022e0 <__libc_init_array+0x3c>)
 80022aa:	1ba4      	subs	r4, r4, r6
 80022ac:	10a4      	asrs	r4, r4, #2
 80022ae:	2500      	movs	r5, #0
 80022b0:	42a5      	cmp	r5, r4
 80022b2:	d109      	bne.n	80022c8 <__libc_init_array+0x24>
 80022b4:	4e0b      	ldr	r6, [pc, #44]	; (80022e4 <__libc_init_array+0x40>)
 80022b6:	4c0c      	ldr	r4, [pc, #48]	; (80022e8 <__libc_init_array+0x44>)
 80022b8:	f002 ff14 	bl	80050e4 <_init>
 80022bc:	1ba4      	subs	r4, r4, r6
 80022be:	10a4      	asrs	r4, r4, #2
 80022c0:	2500      	movs	r5, #0
 80022c2:	42a5      	cmp	r5, r4
 80022c4:	d105      	bne.n	80022d2 <__libc_init_array+0x2e>
 80022c6:	bd70      	pop	{r4, r5, r6, pc}
 80022c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022cc:	4798      	blx	r3
 80022ce:	3501      	adds	r5, #1
 80022d0:	e7ee      	b.n	80022b0 <__libc_init_array+0xc>
 80022d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022d6:	4798      	blx	r3
 80022d8:	3501      	adds	r5, #1
 80022da:	e7f2      	b.n	80022c2 <__libc_init_array+0x1e>
 80022dc:	08005398 	.word	0x08005398
 80022e0:	08005398 	.word	0x08005398
 80022e4:	08005398 	.word	0x08005398
 80022e8:	0800539c 	.word	0x0800539c

080022ec <sprintf>:
 80022ec:	b40e      	push	{r1, r2, r3}
 80022ee:	b500      	push	{lr}
 80022f0:	b09c      	sub	sp, #112	; 0x70
 80022f2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80022f6:	ab1d      	add	r3, sp, #116	; 0x74
 80022f8:	f8ad 1014 	strh.w	r1, [sp, #20]
 80022fc:	9002      	str	r0, [sp, #8]
 80022fe:	9006      	str	r0, [sp, #24]
 8002300:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002304:	480a      	ldr	r0, [pc, #40]	; (8002330 <sprintf+0x44>)
 8002306:	9104      	str	r1, [sp, #16]
 8002308:	9107      	str	r1, [sp, #28]
 800230a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800230e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002312:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002316:	6800      	ldr	r0, [r0, #0]
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	a902      	add	r1, sp, #8
 800231c:	f000 f80c 	bl	8002338 <_svfprintf_r>
 8002320:	9b02      	ldr	r3, [sp, #8]
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
 8002326:	b01c      	add	sp, #112	; 0x70
 8002328:	f85d eb04 	ldr.w	lr, [sp], #4
 800232c:	b003      	add	sp, #12
 800232e:	4770      	bx	lr
 8002330:	20000078 	.word	0x20000078
 8002334:	00000000 	.word	0x00000000

08002338 <_svfprintf_r>:
 8002338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800233c:	b0bd      	sub	sp, #244	; 0xf4
 800233e:	468a      	mov	sl, r1
 8002340:	4615      	mov	r5, r2
 8002342:	461f      	mov	r7, r3
 8002344:	4683      	mov	fp, r0
 8002346:	f001 fe25 	bl	8003f94 <_localeconv_r>
 800234a:	6803      	ldr	r3, [r0, #0]
 800234c:	930d      	str	r3, [sp, #52]	; 0x34
 800234e:	4618      	mov	r0, r3
 8002350:	f7fd ff8e 	bl	8000270 <strlen>
 8002354:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8002358:	9008      	str	r0, [sp, #32]
 800235a:	061b      	lsls	r3, r3, #24
 800235c:	d518      	bpl.n	8002390 <_svfprintf_r+0x58>
 800235e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8002362:	b9ab      	cbnz	r3, 8002390 <_svfprintf_r+0x58>
 8002364:	2140      	movs	r1, #64	; 0x40
 8002366:	4658      	mov	r0, fp
 8002368:	f001 fe2a 	bl	8003fc0 <_malloc_r>
 800236c:	f8ca 0000 	str.w	r0, [sl]
 8002370:	f8ca 0010 	str.w	r0, [sl, #16]
 8002374:	b948      	cbnz	r0, 800238a <_svfprintf_r+0x52>
 8002376:	230c      	movs	r3, #12
 8002378:	f8cb 3000 	str.w	r3, [fp]
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
 8002380:	9309      	str	r3, [sp, #36]	; 0x24
 8002382:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002384:	b03d      	add	sp, #244	; 0xf4
 8002386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800238a:	2340      	movs	r3, #64	; 0x40
 800238c:	f8ca 3014 	str.w	r3, [sl, #20]
 8002390:	ed9f 7b99 	vldr	d7, [pc, #612]	; 80025f8 <_svfprintf_r+0x2c0>
 8002394:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002398:	2300      	movs	r3, #0
 800239a:	ac2c      	add	r4, sp, #176	; 0xb0
 800239c:	941f      	str	r4, [sp, #124]	; 0x7c
 800239e:	9321      	str	r3, [sp, #132]	; 0x84
 80023a0:	9320      	str	r3, [sp, #128]	; 0x80
 80023a2:	9505      	str	r5, [sp, #20]
 80023a4:	9303      	str	r3, [sp, #12]
 80023a6:	9311      	str	r3, [sp, #68]	; 0x44
 80023a8:	9310      	str	r3, [sp, #64]	; 0x40
 80023aa:	9309      	str	r3, [sp, #36]	; 0x24
 80023ac:	9d05      	ldr	r5, [sp, #20]
 80023ae:	462b      	mov	r3, r5
 80023b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80023b4:	b112      	cbz	r2, 80023bc <_svfprintf_r+0x84>
 80023b6:	2a25      	cmp	r2, #37	; 0x25
 80023b8:	f040 8083 	bne.w	80024c2 <_svfprintf_r+0x18a>
 80023bc:	9b05      	ldr	r3, [sp, #20]
 80023be:	1aee      	subs	r6, r5, r3
 80023c0:	d00d      	beq.n	80023de <_svfprintf_r+0xa6>
 80023c2:	e884 0048 	stmia.w	r4, {r3, r6}
 80023c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80023c8:	4433      	add	r3, r6
 80023ca:	9321      	str	r3, [sp, #132]	; 0x84
 80023cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80023ce:	3301      	adds	r3, #1
 80023d0:	2b07      	cmp	r3, #7
 80023d2:	9320      	str	r3, [sp, #128]	; 0x80
 80023d4:	dc77      	bgt.n	80024c6 <_svfprintf_r+0x18e>
 80023d6:	3408      	adds	r4, #8
 80023d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023da:	4433      	add	r3, r6
 80023dc:	9309      	str	r3, [sp, #36]	; 0x24
 80023de:	782b      	ldrb	r3, [r5, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 8729 	beq.w	8003238 <_svfprintf_r+0xf00>
 80023e6:	2300      	movs	r3, #0
 80023e8:	1c69      	adds	r1, r5, #1
 80023ea:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80023ee:	461a      	mov	r2, r3
 80023f0:	f04f 39ff 	mov.w	r9, #4294967295
 80023f4:	930a      	str	r3, [sp, #40]	; 0x28
 80023f6:	461d      	mov	r5, r3
 80023f8:	200a      	movs	r0, #10
 80023fa:	1c4e      	adds	r6, r1, #1
 80023fc:	7809      	ldrb	r1, [r1, #0]
 80023fe:	9605      	str	r6, [sp, #20]
 8002400:	9102      	str	r1, [sp, #8]
 8002402:	9902      	ldr	r1, [sp, #8]
 8002404:	3920      	subs	r1, #32
 8002406:	2958      	cmp	r1, #88	; 0x58
 8002408:	f200 8418 	bhi.w	8002c3c <_svfprintf_r+0x904>
 800240c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002410:	041600a6 	.word	0x041600a6
 8002414:	00ab0416 	.word	0x00ab0416
 8002418:	04160416 	.word	0x04160416
 800241c:	04160416 	.word	0x04160416
 8002420:	04160416 	.word	0x04160416
 8002424:	006500ae 	.word	0x006500ae
 8002428:	00b70416 	.word	0x00b70416
 800242c:	041600ba 	.word	0x041600ba
 8002430:	00da00d7 	.word	0x00da00d7
 8002434:	00da00da 	.word	0x00da00da
 8002438:	00da00da 	.word	0x00da00da
 800243c:	00da00da 	.word	0x00da00da
 8002440:	00da00da 	.word	0x00da00da
 8002444:	04160416 	.word	0x04160416
 8002448:	04160416 	.word	0x04160416
 800244c:	04160416 	.word	0x04160416
 8002450:	04160416 	.word	0x04160416
 8002454:	04160416 	.word	0x04160416
 8002458:	012b0115 	.word	0x012b0115
 800245c:	012b0416 	.word	0x012b0416
 8002460:	04160416 	.word	0x04160416
 8002464:	04160416 	.word	0x04160416
 8002468:	041600ed 	.word	0x041600ed
 800246c:	03400416 	.word	0x03400416
 8002470:	04160416 	.word	0x04160416
 8002474:	04160416 	.word	0x04160416
 8002478:	03a80416 	.word	0x03a80416
 800247c:	04160416 	.word	0x04160416
 8002480:	04160086 	.word	0x04160086
 8002484:	04160416 	.word	0x04160416
 8002488:	04160416 	.word	0x04160416
 800248c:	04160416 	.word	0x04160416
 8002490:	04160416 	.word	0x04160416
 8002494:	01070416 	.word	0x01070416
 8002498:	012b006b 	.word	0x012b006b
 800249c:	012b012b 	.word	0x012b012b
 80024a0:	006b00f0 	.word	0x006b00f0
 80024a4:	04160416 	.word	0x04160416
 80024a8:	041600fa 	.word	0x041600fa
 80024ac:	03420322 	.word	0x03420322
 80024b0:	01010376 	.word	0x01010376
 80024b4:	03870416 	.word	0x03870416
 80024b8:	03aa0416 	.word	0x03aa0416
 80024bc:	04160416 	.word	0x04160416
 80024c0:	03c2      	.short	0x03c2
 80024c2:	461d      	mov	r5, r3
 80024c4:	e773      	b.n	80023ae <_svfprintf_r+0x76>
 80024c6:	aa1f      	add	r2, sp, #124	; 0x7c
 80024c8:	4651      	mov	r1, sl
 80024ca:	4658      	mov	r0, fp
 80024cc:	f002 fa7e 	bl	80049cc <__ssprint_r>
 80024d0:	2800      	cmp	r0, #0
 80024d2:	f040 8692 	bne.w	80031fa <_svfprintf_r+0xec2>
 80024d6:	ac2c      	add	r4, sp, #176	; 0xb0
 80024d8:	e77e      	b.n	80023d8 <_svfprintf_r+0xa0>
 80024da:	2301      	movs	r3, #1
 80024dc:	222b      	movs	r2, #43	; 0x2b
 80024de:	9905      	ldr	r1, [sp, #20]
 80024e0:	e78b      	b.n	80023fa <_svfprintf_r+0xc2>
 80024e2:	460f      	mov	r7, r1
 80024e4:	e7fb      	b.n	80024de <_svfprintf_r+0x1a6>
 80024e6:	b10b      	cbz	r3, 80024ec <_svfprintf_r+0x1b4>
 80024e8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80024ec:	06ae      	lsls	r6, r5, #26
 80024ee:	f140 80aa 	bpl.w	8002646 <_svfprintf_r+0x30e>
 80024f2:	3707      	adds	r7, #7
 80024f4:	f027 0707 	bic.w	r7, r7, #7
 80024f8:	f107 0308 	add.w	r3, r7, #8
 80024fc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002500:	9304      	str	r3, [sp, #16]
 8002502:	2e00      	cmp	r6, #0
 8002504:	f177 0300 	sbcs.w	r3, r7, #0
 8002508:	da06      	bge.n	8002518 <_svfprintf_r+0x1e0>
 800250a:	4276      	negs	r6, r6
 800250c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8002510:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8002514:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002518:	2301      	movs	r3, #1
 800251a:	e2ca      	b.n	8002ab2 <_svfprintf_r+0x77a>
 800251c:	b10b      	cbz	r3, 8002522 <_svfprintf_r+0x1ea>
 800251e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002522:	4b37      	ldr	r3, [pc, #220]	; (8002600 <_svfprintf_r+0x2c8>)
 8002524:	9311      	str	r3, [sp, #68]	; 0x44
 8002526:	06ab      	lsls	r3, r5, #26
 8002528:	f140 8339 	bpl.w	8002b9e <_svfprintf_r+0x866>
 800252c:	3707      	adds	r7, #7
 800252e:	f027 0707 	bic.w	r7, r7, #7
 8002532:	f107 0308 	add.w	r3, r7, #8
 8002536:	e9d7 6700 	ldrd	r6, r7, [r7]
 800253a:	9304      	str	r3, [sp, #16]
 800253c:	07e8      	lsls	r0, r5, #31
 800253e:	d50b      	bpl.n	8002558 <_svfprintf_r+0x220>
 8002540:	ea56 0307 	orrs.w	r3, r6, r7
 8002544:	d008      	beq.n	8002558 <_svfprintf_r+0x220>
 8002546:	2330      	movs	r3, #48	; 0x30
 8002548:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800254c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002550:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8002554:	f045 0502 	orr.w	r5, r5, #2
 8002558:	2302      	movs	r3, #2
 800255a:	e2a7      	b.n	8002aac <_svfprintf_r+0x774>
 800255c:	2a00      	cmp	r2, #0
 800255e:	d1be      	bne.n	80024de <_svfprintf_r+0x1a6>
 8002560:	2301      	movs	r3, #1
 8002562:	2220      	movs	r2, #32
 8002564:	e7bb      	b.n	80024de <_svfprintf_r+0x1a6>
 8002566:	f045 0501 	orr.w	r5, r5, #1
 800256a:	e7b8      	b.n	80024de <_svfprintf_r+0x1a6>
 800256c:	683e      	ldr	r6, [r7, #0]
 800256e:	960a      	str	r6, [sp, #40]	; 0x28
 8002570:	2e00      	cmp	r6, #0
 8002572:	f107 0104 	add.w	r1, r7, #4
 8002576:	dab4      	bge.n	80024e2 <_svfprintf_r+0x1aa>
 8002578:	4276      	negs	r6, r6
 800257a:	960a      	str	r6, [sp, #40]	; 0x28
 800257c:	460f      	mov	r7, r1
 800257e:	f045 0504 	orr.w	r5, r5, #4
 8002582:	e7ac      	b.n	80024de <_svfprintf_r+0x1a6>
 8002584:	9905      	ldr	r1, [sp, #20]
 8002586:	1c4e      	adds	r6, r1, #1
 8002588:	7809      	ldrb	r1, [r1, #0]
 800258a:	9102      	str	r1, [sp, #8]
 800258c:	292a      	cmp	r1, #42	; 0x2a
 800258e:	d010      	beq.n	80025b2 <_svfprintf_r+0x27a>
 8002590:	f04f 0900 	mov.w	r9, #0
 8002594:	9605      	str	r6, [sp, #20]
 8002596:	9902      	ldr	r1, [sp, #8]
 8002598:	3930      	subs	r1, #48	; 0x30
 800259a:	2909      	cmp	r1, #9
 800259c:	f63f af31 	bhi.w	8002402 <_svfprintf_r+0xca>
 80025a0:	fb00 1909 	mla	r9, r0, r9, r1
 80025a4:	9905      	ldr	r1, [sp, #20]
 80025a6:	460e      	mov	r6, r1
 80025a8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80025ac:	9102      	str	r1, [sp, #8]
 80025ae:	9605      	str	r6, [sp, #20]
 80025b0:	e7f1      	b.n	8002596 <_svfprintf_r+0x25e>
 80025b2:	6839      	ldr	r1, [r7, #0]
 80025b4:	9605      	str	r6, [sp, #20]
 80025b6:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 80025ba:	3704      	adds	r7, #4
 80025bc:	e78f      	b.n	80024de <_svfprintf_r+0x1a6>
 80025be:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80025c2:	e78c      	b.n	80024de <_svfprintf_r+0x1a6>
 80025c4:	2100      	movs	r1, #0
 80025c6:	910a      	str	r1, [sp, #40]	; 0x28
 80025c8:	9902      	ldr	r1, [sp, #8]
 80025ca:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80025cc:	3930      	subs	r1, #48	; 0x30
 80025ce:	fb00 1106 	mla	r1, r0, r6, r1
 80025d2:	910a      	str	r1, [sp, #40]	; 0x28
 80025d4:	9905      	ldr	r1, [sp, #20]
 80025d6:	460e      	mov	r6, r1
 80025d8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80025dc:	9102      	str	r1, [sp, #8]
 80025de:	9902      	ldr	r1, [sp, #8]
 80025e0:	9605      	str	r6, [sp, #20]
 80025e2:	3930      	subs	r1, #48	; 0x30
 80025e4:	2909      	cmp	r1, #9
 80025e6:	d9ef      	bls.n	80025c8 <_svfprintf_r+0x290>
 80025e8:	e70b      	b.n	8002402 <_svfprintf_r+0xca>
 80025ea:	f045 0508 	orr.w	r5, r5, #8
 80025ee:	e776      	b.n	80024de <_svfprintf_r+0x1a6>
 80025f0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80025f4:	e773      	b.n	80024de <_svfprintf_r+0x1a6>
 80025f6:	bf00      	nop
	...
 8002600:	08005134 	.word	0x08005134
 8002604:	9905      	ldr	r1, [sp, #20]
 8002606:	7809      	ldrb	r1, [r1, #0]
 8002608:	296c      	cmp	r1, #108	; 0x6c
 800260a:	d105      	bne.n	8002618 <_svfprintf_r+0x2e0>
 800260c:	9905      	ldr	r1, [sp, #20]
 800260e:	3101      	adds	r1, #1
 8002610:	9105      	str	r1, [sp, #20]
 8002612:	f045 0520 	orr.w	r5, r5, #32
 8002616:	e762      	b.n	80024de <_svfprintf_r+0x1a6>
 8002618:	f045 0510 	orr.w	r5, r5, #16
 800261c:	e75f      	b.n	80024de <_svfprintf_r+0x1a6>
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	9304      	str	r3, [sp, #16]
 8002622:	2600      	movs	r6, #0
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800262a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800262e:	f04f 0901 	mov.w	r9, #1
 8002632:	4637      	mov	r7, r6
 8002634:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8002638:	e11b      	b.n	8002872 <_svfprintf_r+0x53a>
 800263a:	b10b      	cbz	r3, 8002640 <_svfprintf_r+0x308>
 800263c:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002640:	f045 0510 	orr.w	r5, r5, #16
 8002644:	e752      	b.n	80024ec <_svfprintf_r+0x1b4>
 8002646:	f015 0f10 	tst.w	r5, #16
 800264a:	f107 0304 	add.w	r3, r7, #4
 800264e:	d003      	beq.n	8002658 <_svfprintf_r+0x320>
 8002650:	683e      	ldr	r6, [r7, #0]
 8002652:	9304      	str	r3, [sp, #16]
 8002654:	17f7      	asrs	r7, r6, #31
 8002656:	e754      	b.n	8002502 <_svfprintf_r+0x1ca>
 8002658:	683e      	ldr	r6, [r7, #0]
 800265a:	9304      	str	r3, [sp, #16]
 800265c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002660:	bf18      	it	ne
 8002662:	b236      	sxthne	r6, r6
 8002664:	e7f6      	b.n	8002654 <_svfprintf_r+0x31c>
 8002666:	b10b      	cbz	r3, 800266c <_svfprintf_r+0x334>
 8002668:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800266c:	3707      	adds	r7, #7
 800266e:	f027 0707 	bic.w	r7, r7, #7
 8002672:	f107 0308 	add.w	r3, r7, #8
 8002676:	9304      	str	r3, [sp, #16]
 8002678:	ed97 7b00 	vldr	d7, [r7]
 800267c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002680:	9b06      	ldr	r3, [sp, #24]
 8002682:	9312      	str	r3, [sp, #72]	; 0x48
 8002684:	9b07      	ldr	r3, [sp, #28]
 8002686:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800268a:	9313      	str	r3, [sp, #76]	; 0x4c
 800268c:	f04f 32ff 	mov.w	r2, #4294967295
 8002690:	4b4a      	ldr	r3, [pc, #296]	; (80027bc <_svfprintf_r+0x484>)
 8002692:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002696:	f7fe fa45 	bl	8000b24 <__aeabi_dcmpun>
 800269a:	2800      	cmp	r0, #0
 800269c:	f040 85d5 	bne.w	800324a <_svfprintf_r+0xf12>
 80026a0:	f04f 32ff 	mov.w	r2, #4294967295
 80026a4:	4b45      	ldr	r3, [pc, #276]	; (80027bc <_svfprintf_r+0x484>)
 80026a6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80026aa:	f7fe fa1d 	bl	8000ae8 <__aeabi_dcmple>
 80026ae:	2800      	cmp	r0, #0
 80026b0:	f040 85cb 	bne.w	800324a <_svfprintf_r+0xf12>
 80026b4:	2200      	movs	r2, #0
 80026b6:	2300      	movs	r3, #0
 80026b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80026bc:	f7fe fa0a 	bl	8000ad4 <__aeabi_dcmplt>
 80026c0:	b110      	cbz	r0, 80026c8 <_svfprintf_r+0x390>
 80026c2:	232d      	movs	r3, #45	; 0x2d
 80026c4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80026c8:	4b3d      	ldr	r3, [pc, #244]	; (80027c0 <_svfprintf_r+0x488>)
 80026ca:	4a3e      	ldr	r2, [pc, #248]	; (80027c4 <_svfprintf_r+0x48c>)
 80026cc:	9902      	ldr	r1, [sp, #8]
 80026ce:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80026d2:	2947      	cmp	r1, #71	; 0x47
 80026d4:	bfcc      	ite	gt
 80026d6:	4690      	movgt	r8, r2
 80026d8:	4698      	movle	r8, r3
 80026da:	f04f 0903 	mov.w	r9, #3
 80026de:	2600      	movs	r6, #0
 80026e0:	4637      	mov	r7, r6
 80026e2:	e0c6      	b.n	8002872 <_svfprintf_r+0x53a>
 80026e4:	f1b9 3fff 	cmp.w	r9, #4294967295
 80026e8:	d022      	beq.n	8002730 <_svfprintf_r+0x3f8>
 80026ea:	9b02      	ldr	r3, [sp, #8]
 80026ec:	f023 0320 	bic.w	r3, r3, #32
 80026f0:	2b47      	cmp	r3, #71	; 0x47
 80026f2:	d104      	bne.n	80026fe <_svfprintf_r+0x3c6>
 80026f4:	f1b9 0f00 	cmp.w	r9, #0
 80026f8:	bf08      	it	eq
 80026fa:	f04f 0901 	moveq.w	r9, #1
 80026fe:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8002702:	930c      	str	r3, [sp, #48]	; 0x30
 8002704:	9b07      	ldr	r3, [sp, #28]
 8002706:	2b00      	cmp	r3, #0
 8002708:	da15      	bge.n	8002736 <_svfprintf_r+0x3fe>
 800270a:	9b06      	ldr	r3, [sp, #24]
 800270c:	930e      	str	r3, [sp, #56]	; 0x38
 800270e:	9b07      	ldr	r3, [sp, #28]
 8002710:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002714:	930f      	str	r3, [sp, #60]	; 0x3c
 8002716:	232d      	movs	r3, #45	; 0x2d
 8002718:	930b      	str	r3, [sp, #44]	; 0x2c
 800271a:	9b02      	ldr	r3, [sp, #8]
 800271c:	f023 0720 	bic.w	r7, r3, #32
 8002720:	2f46      	cmp	r7, #70	; 0x46
 8002722:	d00e      	beq.n	8002742 <_svfprintf_r+0x40a>
 8002724:	2f45      	cmp	r7, #69	; 0x45
 8002726:	d146      	bne.n	80027b6 <_svfprintf_r+0x47e>
 8002728:	f109 0601 	add.w	r6, r9, #1
 800272c:	2102      	movs	r1, #2
 800272e:	e00a      	b.n	8002746 <_svfprintf_r+0x40e>
 8002730:	f04f 0906 	mov.w	r9, #6
 8002734:	e7e3      	b.n	80026fe <_svfprintf_r+0x3c6>
 8002736:	ed9d 7b06 	vldr	d7, [sp, #24]
 800273a:	2300      	movs	r3, #0
 800273c:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002740:	e7ea      	b.n	8002718 <_svfprintf_r+0x3e0>
 8002742:	464e      	mov	r6, r9
 8002744:	2103      	movs	r1, #3
 8002746:	ab1d      	add	r3, sp, #116	; 0x74
 8002748:	9301      	str	r3, [sp, #4]
 800274a:	ab1a      	add	r3, sp, #104	; 0x68
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	4632      	mov	r2, r6
 8002750:	ab19      	add	r3, sp, #100	; 0x64
 8002752:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8002756:	4658      	mov	r0, fp
 8002758:	f000 fe4e 	bl	80033f8 <_dtoa_r>
 800275c:	2f47      	cmp	r7, #71	; 0x47
 800275e:	4680      	mov	r8, r0
 8002760:	d102      	bne.n	8002768 <_svfprintf_r+0x430>
 8002762:	07e8      	lsls	r0, r5, #31
 8002764:	f140 857e 	bpl.w	8003264 <_svfprintf_r+0xf2c>
 8002768:	eb08 0306 	add.w	r3, r8, r6
 800276c:	2f46      	cmp	r7, #70	; 0x46
 800276e:	9303      	str	r3, [sp, #12]
 8002770:	d111      	bne.n	8002796 <_svfprintf_r+0x45e>
 8002772:	f898 3000 	ldrb.w	r3, [r8]
 8002776:	2b30      	cmp	r3, #48	; 0x30
 8002778:	d109      	bne.n	800278e <_svfprintf_r+0x456>
 800277a:	2200      	movs	r2, #0
 800277c:	2300      	movs	r3, #0
 800277e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002782:	f7fe f99d 	bl	8000ac0 <__aeabi_dcmpeq>
 8002786:	b910      	cbnz	r0, 800278e <_svfprintf_r+0x456>
 8002788:	f1c6 0601 	rsb	r6, r6, #1
 800278c:	9619      	str	r6, [sp, #100]	; 0x64
 800278e:	9a03      	ldr	r2, [sp, #12]
 8002790:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002792:	441a      	add	r2, r3
 8002794:	9203      	str	r2, [sp, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	2300      	movs	r3, #0
 800279a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800279e:	f7fe f98f 	bl	8000ac0 <__aeabi_dcmpeq>
 80027a2:	b988      	cbnz	r0, 80027c8 <_svfprintf_r+0x490>
 80027a4:	2230      	movs	r2, #48	; 0x30
 80027a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80027a8:	9903      	ldr	r1, [sp, #12]
 80027aa:	4299      	cmp	r1, r3
 80027ac:	d90e      	bls.n	80027cc <_svfprintf_r+0x494>
 80027ae:	1c59      	adds	r1, r3, #1
 80027b0:	911d      	str	r1, [sp, #116]	; 0x74
 80027b2:	701a      	strb	r2, [r3, #0]
 80027b4:	e7f7      	b.n	80027a6 <_svfprintf_r+0x46e>
 80027b6:	464e      	mov	r6, r9
 80027b8:	e7b8      	b.n	800272c <_svfprintf_r+0x3f4>
 80027ba:	bf00      	nop
 80027bc:	7fefffff 	.word	0x7fefffff
 80027c0:	08005124 	.word	0x08005124
 80027c4:	08005128 	.word	0x08005128
 80027c8:	9b03      	ldr	r3, [sp, #12]
 80027ca:	931d      	str	r3, [sp, #116]	; 0x74
 80027cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80027ce:	2f47      	cmp	r7, #71	; 0x47
 80027d0:	eba3 0308 	sub.w	r3, r3, r8
 80027d4:	9303      	str	r3, [sp, #12]
 80027d6:	f040 80fa 	bne.w	80029ce <_svfprintf_r+0x696>
 80027da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80027dc:	1cd9      	adds	r1, r3, #3
 80027de:	db02      	blt.n	80027e6 <_svfprintf_r+0x4ae>
 80027e0:	4599      	cmp	r9, r3
 80027e2:	f280 8120 	bge.w	8002a26 <_svfprintf_r+0x6ee>
 80027e6:	9b02      	ldr	r3, [sp, #8]
 80027e8:	3b02      	subs	r3, #2
 80027ea:	9302      	str	r3, [sp, #8]
 80027ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80027ee:	f89d 1008 	ldrb.w	r1, [sp, #8]
 80027f2:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 80027f6:	1e53      	subs	r3, r2, #1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	9319      	str	r3, [sp, #100]	; 0x64
 80027fc:	bfb6      	itet	lt
 80027fe:	f1c2 0301 	rsblt	r3, r2, #1
 8002802:	222b      	movge	r2, #43	; 0x2b
 8002804:	222d      	movlt	r2, #45	; 0x2d
 8002806:	2b09      	cmp	r3, #9
 8002808:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800280c:	f340 80fb 	ble.w	8002a06 <_svfprintf_r+0x6ce>
 8002810:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8002814:	260a      	movs	r6, #10
 8002816:	fb93 f0f6 	sdiv	r0, r3, r6
 800281a:	fb06 3310 	mls	r3, r6, r0, r3
 800281e:	3330      	adds	r3, #48	; 0x30
 8002820:	2809      	cmp	r0, #9
 8002822:	f802 3c01 	strb.w	r3, [r2, #-1]
 8002826:	f102 31ff 	add.w	r1, r2, #4294967295
 800282a:	4603      	mov	r3, r0
 800282c:	f300 80e4 	bgt.w	80029f8 <_svfprintf_r+0x6c0>
 8002830:	3330      	adds	r3, #48	; 0x30
 8002832:	f801 3c01 	strb.w	r3, [r1, #-1]
 8002836:	3a02      	subs	r2, #2
 8002838:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800283c:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8002840:	4282      	cmp	r2, r0
 8002842:	4619      	mov	r1, r3
 8002844:	f0c0 80da 	bcc.w	80029fc <_svfprintf_r+0x6c4>
 8002848:	9a03      	ldr	r2, [sp, #12]
 800284a:	ab1b      	add	r3, sp, #108	; 0x6c
 800284c:	1acb      	subs	r3, r1, r3
 800284e:	2a01      	cmp	r2, #1
 8002850:	9310      	str	r3, [sp, #64]	; 0x40
 8002852:	eb03 0902 	add.w	r9, r3, r2
 8002856:	dc02      	bgt.n	800285e <_svfprintf_r+0x526>
 8002858:	f015 0701 	ands.w	r7, r5, #1
 800285c:	d002      	beq.n	8002864 <_svfprintf_r+0x52c>
 800285e:	9b08      	ldr	r3, [sp, #32]
 8002860:	2700      	movs	r7, #0
 8002862:	4499      	add	r9, r3
 8002864:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002866:	b113      	cbz	r3, 800286e <_svfprintf_r+0x536>
 8002868:	232d      	movs	r3, #45	; 0x2d
 800286a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800286e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002870:	2600      	movs	r6, #0
 8002872:	454e      	cmp	r6, r9
 8002874:	4633      	mov	r3, r6
 8002876:	bfb8      	it	lt
 8002878:	464b      	movlt	r3, r9
 800287a:	930b      	str	r3, [sp, #44]	; 0x2c
 800287c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002880:	b113      	cbz	r3, 8002888 <_svfprintf_r+0x550>
 8002882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002884:	3301      	adds	r3, #1
 8002886:	930b      	str	r3, [sp, #44]	; 0x2c
 8002888:	f015 0302 	ands.w	r3, r5, #2
 800288c:	9314      	str	r3, [sp, #80]	; 0x50
 800288e:	bf1e      	ittt	ne
 8002890:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8002892:	3302      	addne	r3, #2
 8002894:	930b      	strne	r3, [sp, #44]	; 0x2c
 8002896:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800289a:	9315      	str	r3, [sp, #84]	; 0x54
 800289c:	d118      	bne.n	80028d0 <_svfprintf_r+0x598>
 800289e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80028a2:	1a9b      	subs	r3, r3, r2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	930c      	str	r3, [sp, #48]	; 0x30
 80028a8:	dd12      	ble.n	80028d0 <_svfprintf_r+0x598>
 80028aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80028ac:	2b10      	cmp	r3, #16
 80028ae:	4ba9      	ldr	r3, [pc, #676]	; (8002b54 <_svfprintf_r+0x81c>)
 80028b0:	6023      	str	r3, [r4, #0]
 80028b2:	f300 81d5 	bgt.w	8002c60 <_svfprintf_r+0x928>
 80028b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80028b8:	6063      	str	r3, [r4, #4]
 80028ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80028bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028be:	4413      	add	r3, r2
 80028c0:	9321      	str	r3, [sp, #132]	; 0x84
 80028c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80028c4:	3301      	adds	r3, #1
 80028c6:	2b07      	cmp	r3, #7
 80028c8:	9320      	str	r3, [sp, #128]	; 0x80
 80028ca:	f300 81e2 	bgt.w	8002c92 <_svfprintf_r+0x95a>
 80028ce:	3408      	adds	r4, #8
 80028d0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80028d4:	b173      	cbz	r3, 80028f4 <_svfprintf_r+0x5bc>
 80028d6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80028da:	6023      	str	r3, [r4, #0]
 80028dc:	2301      	movs	r3, #1
 80028de:	6063      	str	r3, [r4, #4]
 80028e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028e2:	3301      	adds	r3, #1
 80028e4:	9321      	str	r3, [sp, #132]	; 0x84
 80028e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80028e8:	3301      	adds	r3, #1
 80028ea:	2b07      	cmp	r3, #7
 80028ec:	9320      	str	r3, [sp, #128]	; 0x80
 80028ee:	f300 81da 	bgt.w	8002ca6 <_svfprintf_r+0x96e>
 80028f2:	3408      	adds	r4, #8
 80028f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80028f6:	b16b      	cbz	r3, 8002914 <_svfprintf_r+0x5dc>
 80028f8:	ab18      	add	r3, sp, #96	; 0x60
 80028fa:	6023      	str	r3, [r4, #0]
 80028fc:	2302      	movs	r3, #2
 80028fe:	6063      	str	r3, [r4, #4]
 8002900:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002902:	3302      	adds	r3, #2
 8002904:	9321      	str	r3, [sp, #132]	; 0x84
 8002906:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002908:	3301      	adds	r3, #1
 800290a:	2b07      	cmp	r3, #7
 800290c:	9320      	str	r3, [sp, #128]	; 0x80
 800290e:	f300 81d4 	bgt.w	8002cba <_svfprintf_r+0x982>
 8002912:	3408      	adds	r4, #8
 8002914:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002916:	2b80      	cmp	r3, #128	; 0x80
 8002918:	d114      	bne.n	8002944 <_svfprintf_r+0x60c>
 800291a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800291c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800291e:	1a9b      	subs	r3, r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	dd0f      	ble.n	8002944 <_svfprintf_r+0x60c>
 8002924:	4a8c      	ldr	r2, [pc, #560]	; (8002b58 <_svfprintf_r+0x820>)
 8002926:	6022      	str	r2, [r4, #0]
 8002928:	2b10      	cmp	r3, #16
 800292a:	f300 81d0 	bgt.w	8002cce <_svfprintf_r+0x996>
 800292e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002930:	6063      	str	r3, [r4, #4]
 8002932:	4413      	add	r3, r2
 8002934:	9321      	str	r3, [sp, #132]	; 0x84
 8002936:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002938:	3301      	adds	r3, #1
 800293a:	2b07      	cmp	r3, #7
 800293c:	9320      	str	r3, [sp, #128]	; 0x80
 800293e:	f300 81df 	bgt.w	8002d00 <_svfprintf_r+0x9c8>
 8002942:	3408      	adds	r4, #8
 8002944:	eba6 0609 	sub.w	r6, r6, r9
 8002948:	2e00      	cmp	r6, #0
 800294a:	dd0f      	ble.n	800296c <_svfprintf_r+0x634>
 800294c:	4b82      	ldr	r3, [pc, #520]	; (8002b58 <_svfprintf_r+0x820>)
 800294e:	6023      	str	r3, [r4, #0]
 8002950:	2e10      	cmp	r6, #16
 8002952:	f300 81df 	bgt.w	8002d14 <_svfprintf_r+0x9dc>
 8002956:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002958:	9821      	ldr	r0, [sp, #132]	; 0x84
 800295a:	6066      	str	r6, [r4, #4]
 800295c:	3301      	adds	r3, #1
 800295e:	4406      	add	r6, r0
 8002960:	2b07      	cmp	r3, #7
 8002962:	9621      	str	r6, [sp, #132]	; 0x84
 8002964:	9320      	str	r3, [sp, #128]	; 0x80
 8002966:	f300 81ec 	bgt.w	8002d42 <_svfprintf_r+0xa0a>
 800296a:	3408      	adds	r4, #8
 800296c:	05eb      	lsls	r3, r5, #23
 800296e:	f100 81f2 	bmi.w	8002d56 <_svfprintf_r+0xa1e>
 8002972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002974:	e884 0300 	stmia.w	r4, {r8, r9}
 8002978:	444b      	add	r3, r9
 800297a:	9321      	str	r3, [sp, #132]	; 0x84
 800297c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800297e:	3301      	adds	r3, #1
 8002980:	2b07      	cmp	r3, #7
 8002982:	9320      	str	r3, [sp, #128]	; 0x80
 8002984:	f340 8419 	ble.w	80031ba <_svfprintf_r+0xe82>
 8002988:	aa1f      	add	r2, sp, #124	; 0x7c
 800298a:	4651      	mov	r1, sl
 800298c:	4658      	mov	r0, fp
 800298e:	f002 f81d 	bl	80049cc <__ssprint_r>
 8002992:	2800      	cmp	r0, #0
 8002994:	f040 8431 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002998:	ac2c      	add	r4, sp, #176	; 0xb0
 800299a:	076b      	lsls	r3, r5, #29
 800299c:	f100 8410 	bmi.w	80031c0 <_svfprintf_r+0xe88>
 80029a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80029a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80029a6:	428a      	cmp	r2, r1
 80029a8:	bfac      	ite	ge
 80029aa:	189b      	addge	r3, r3, r2
 80029ac:	185b      	addlt	r3, r3, r1
 80029ae:	9309      	str	r3, [sp, #36]	; 0x24
 80029b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80029b2:	b13b      	cbz	r3, 80029c4 <_svfprintf_r+0x68c>
 80029b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80029b6:	4651      	mov	r1, sl
 80029b8:	4658      	mov	r0, fp
 80029ba:	f002 f807 	bl	80049cc <__ssprint_r>
 80029be:	2800      	cmp	r0, #0
 80029c0:	f040 841b 	bne.w	80031fa <_svfprintf_r+0xec2>
 80029c4:	2300      	movs	r3, #0
 80029c6:	9320      	str	r3, [sp, #128]	; 0x80
 80029c8:	9f04      	ldr	r7, [sp, #16]
 80029ca:	ac2c      	add	r4, sp, #176	; 0xb0
 80029cc:	e4ee      	b.n	80023ac <_svfprintf_r+0x74>
 80029ce:	9b02      	ldr	r3, [sp, #8]
 80029d0:	2b65      	cmp	r3, #101	; 0x65
 80029d2:	f77f af0b 	ble.w	80027ec <_svfprintf_r+0x4b4>
 80029d6:	9b02      	ldr	r3, [sp, #8]
 80029d8:	2b66      	cmp	r3, #102	; 0x66
 80029da:	d124      	bne.n	8002a26 <_svfprintf_r+0x6ee>
 80029dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80029de:	2b00      	cmp	r3, #0
 80029e0:	dd19      	ble.n	8002a16 <_svfprintf_r+0x6de>
 80029e2:	f1b9 0f00 	cmp.w	r9, #0
 80029e6:	d101      	bne.n	80029ec <_svfprintf_r+0x6b4>
 80029e8:	07ea      	lsls	r2, r5, #31
 80029ea:	d502      	bpl.n	80029f2 <_svfprintf_r+0x6ba>
 80029ec:	9a08      	ldr	r2, [sp, #32]
 80029ee:	4413      	add	r3, r2
 80029f0:	444b      	add	r3, r9
 80029f2:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80029f4:	4699      	mov	r9, r3
 80029f6:	e735      	b.n	8002864 <_svfprintf_r+0x52c>
 80029f8:	460a      	mov	r2, r1
 80029fa:	e70c      	b.n	8002816 <_svfprintf_r+0x4de>
 80029fc:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002a00:	f803 1b01 	strb.w	r1, [r3], #1
 8002a04:	e71c      	b.n	8002840 <_svfprintf_r+0x508>
 8002a06:	2230      	movs	r2, #48	; 0x30
 8002a08:	4413      	add	r3, r2
 8002a0a:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8002a0e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8002a12:	a91c      	add	r1, sp, #112	; 0x70
 8002a14:	e718      	b.n	8002848 <_svfprintf_r+0x510>
 8002a16:	f1b9 0f00 	cmp.w	r9, #0
 8002a1a:	d101      	bne.n	8002a20 <_svfprintf_r+0x6e8>
 8002a1c:	07eb      	lsls	r3, r5, #31
 8002a1e:	d515      	bpl.n	8002a4c <_svfprintf_r+0x714>
 8002a20:	9b08      	ldr	r3, [sp, #32]
 8002a22:	3301      	adds	r3, #1
 8002a24:	e7e4      	b.n	80029f0 <_svfprintf_r+0x6b8>
 8002a26:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002a28:	9b03      	ldr	r3, [sp, #12]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	db06      	blt.n	8002a3c <_svfprintf_r+0x704>
 8002a2e:	07ef      	lsls	r7, r5, #31
 8002a30:	d50e      	bpl.n	8002a50 <_svfprintf_r+0x718>
 8002a32:	9b08      	ldr	r3, [sp, #32]
 8002a34:	4413      	add	r3, r2
 8002a36:	2267      	movs	r2, #103	; 0x67
 8002a38:	9202      	str	r2, [sp, #8]
 8002a3a:	e7da      	b.n	80029f2 <_svfprintf_r+0x6ba>
 8002a3c:	9b03      	ldr	r3, [sp, #12]
 8002a3e:	9908      	ldr	r1, [sp, #32]
 8002a40:	2a00      	cmp	r2, #0
 8002a42:	440b      	add	r3, r1
 8002a44:	dcf7      	bgt.n	8002a36 <_svfprintf_r+0x6fe>
 8002a46:	f1c2 0201 	rsb	r2, r2, #1
 8002a4a:	e7f3      	b.n	8002a34 <_svfprintf_r+0x6fc>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e7d0      	b.n	80029f2 <_svfprintf_r+0x6ba>
 8002a50:	4613      	mov	r3, r2
 8002a52:	e7f0      	b.n	8002a36 <_svfprintf_r+0x6fe>
 8002a54:	b10b      	cbz	r3, 8002a5a <_svfprintf_r+0x722>
 8002a56:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002a5a:	f015 0f20 	tst.w	r5, #32
 8002a5e:	f107 0304 	add.w	r3, r7, #4
 8002a62:	d008      	beq.n	8002a76 <_svfprintf_r+0x73e>
 8002a64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	17ce      	asrs	r6, r1, #31
 8002a6a:	4608      	mov	r0, r1
 8002a6c:	4631      	mov	r1, r6
 8002a6e:	e9c2 0100 	strd	r0, r1, [r2]
 8002a72:	461f      	mov	r7, r3
 8002a74:	e49a      	b.n	80023ac <_svfprintf_r+0x74>
 8002a76:	06ee      	lsls	r6, r5, #27
 8002a78:	d503      	bpl.n	8002a82 <_svfprintf_r+0x74a>
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002a7e:	6011      	str	r1, [r2, #0]
 8002a80:	e7f7      	b.n	8002a72 <_svfprintf_r+0x73a>
 8002a82:	0668      	lsls	r0, r5, #25
 8002a84:	d5f9      	bpl.n	8002a7a <_svfprintf_r+0x742>
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8002a8c:	8011      	strh	r1, [r2, #0]
 8002a8e:	e7f0      	b.n	8002a72 <_svfprintf_r+0x73a>
 8002a90:	f045 0510 	orr.w	r5, r5, #16
 8002a94:	f015 0320 	ands.w	r3, r5, #32
 8002a98:	d022      	beq.n	8002ae0 <_svfprintf_r+0x7a8>
 8002a9a:	3707      	adds	r7, #7
 8002a9c:	f027 0707 	bic.w	r7, r7, #7
 8002aa0:	f107 0308 	add.w	r3, r7, #8
 8002aa4:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002aa8:	9304      	str	r3, [sp, #16]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	2200      	movs	r2, #0
 8002aae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002ab2:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002ab6:	f000 83db 	beq.w	8003270 <_svfprintf_r+0xf38>
 8002aba:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8002abe:	920b      	str	r2, [sp, #44]	; 0x2c
 8002ac0:	ea56 0207 	orrs.w	r2, r6, r7
 8002ac4:	f040 83d9 	bne.w	800327a <_svfprintf_r+0xf42>
 8002ac8:	f1b9 0f00 	cmp.w	r9, #0
 8002acc:	f000 80aa 	beq.w	8002c24 <_svfprintf_r+0x8ec>
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d076      	beq.n	8002bc2 <_svfprintf_r+0x88a>
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	f000 8091 	beq.w	8002bfc <_svfprintf_r+0x8c4>
 8002ada:	2600      	movs	r6, #0
 8002adc:	2700      	movs	r7, #0
 8002ade:	e3d2      	b.n	8003286 <_svfprintf_r+0xf4e>
 8002ae0:	1d3a      	adds	r2, r7, #4
 8002ae2:	f015 0110 	ands.w	r1, r5, #16
 8002ae6:	9204      	str	r2, [sp, #16]
 8002ae8:	d002      	beq.n	8002af0 <_svfprintf_r+0x7b8>
 8002aea:	683e      	ldr	r6, [r7, #0]
 8002aec:	2700      	movs	r7, #0
 8002aee:	e7dd      	b.n	8002aac <_svfprintf_r+0x774>
 8002af0:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8002af4:	d0f9      	beq.n	8002aea <_svfprintf_r+0x7b2>
 8002af6:	883e      	ldrh	r6, [r7, #0]
 8002af8:	2700      	movs	r7, #0
 8002afa:	e7d6      	b.n	8002aaa <_svfprintf_r+0x772>
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	9304      	str	r3, [sp, #16]
 8002b00:	2330      	movs	r3, #48	; 0x30
 8002b02:	2278      	movs	r2, #120	; 0x78
 8002b04:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002b08:	4b14      	ldr	r3, [pc, #80]	; (8002b5c <_svfprintf_r+0x824>)
 8002b0a:	683e      	ldr	r6, [r7, #0]
 8002b0c:	9311      	str	r3, [sp, #68]	; 0x44
 8002b0e:	2700      	movs	r7, #0
 8002b10:	f045 0502 	orr.w	r5, r5, #2
 8002b14:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8002b18:	2302      	movs	r3, #2
 8002b1a:	9202      	str	r2, [sp, #8]
 8002b1c:	e7c6      	b.n	8002aac <_svfprintf_r+0x774>
 8002b1e:	1d3b      	adds	r3, r7, #4
 8002b20:	2600      	movs	r6, #0
 8002b22:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002b26:	9304      	str	r3, [sp, #16]
 8002b28:	f8d7 8000 	ldr.w	r8, [r7]
 8002b2c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002b30:	d00a      	beq.n	8002b48 <_svfprintf_r+0x810>
 8002b32:	464a      	mov	r2, r9
 8002b34:	4631      	mov	r1, r6
 8002b36:	4640      	mov	r0, r8
 8002b38:	f7fd fb4a 	bl	80001d0 <memchr>
 8002b3c:	2800      	cmp	r0, #0
 8002b3e:	f000 808d 	beq.w	8002c5c <_svfprintf_r+0x924>
 8002b42:	eba0 0908 	sub.w	r9, r0, r8
 8002b46:	e5cb      	b.n	80026e0 <_svfprintf_r+0x3a8>
 8002b48:	4640      	mov	r0, r8
 8002b4a:	f7fd fb91 	bl	8000270 <strlen>
 8002b4e:	4681      	mov	r9, r0
 8002b50:	e5c6      	b.n	80026e0 <_svfprintf_r+0x3a8>
 8002b52:	bf00      	nop
 8002b54:	08005158 	.word	0x08005158
 8002b58:	08005168 	.word	0x08005168
 8002b5c:	08005145 	.word	0x08005145
 8002b60:	f045 0510 	orr.w	r5, r5, #16
 8002b64:	06a9      	lsls	r1, r5, #26
 8002b66:	d509      	bpl.n	8002b7c <_svfprintf_r+0x844>
 8002b68:	3707      	adds	r7, #7
 8002b6a:	f027 0707 	bic.w	r7, r7, #7
 8002b6e:	f107 0308 	add.w	r3, r7, #8
 8002b72:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002b76:	9304      	str	r3, [sp, #16]
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e797      	b.n	8002aac <_svfprintf_r+0x774>
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	f015 0f10 	tst.w	r5, #16
 8002b82:	9304      	str	r3, [sp, #16]
 8002b84:	d001      	beq.n	8002b8a <_svfprintf_r+0x852>
 8002b86:	683e      	ldr	r6, [r7, #0]
 8002b88:	e002      	b.n	8002b90 <_svfprintf_r+0x858>
 8002b8a:	066a      	lsls	r2, r5, #25
 8002b8c:	d5fb      	bpl.n	8002b86 <_svfprintf_r+0x84e>
 8002b8e:	883e      	ldrh	r6, [r7, #0]
 8002b90:	2700      	movs	r7, #0
 8002b92:	e7f1      	b.n	8002b78 <_svfprintf_r+0x840>
 8002b94:	b10b      	cbz	r3, 8002b9a <_svfprintf_r+0x862>
 8002b96:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002b9a:	4ba3      	ldr	r3, [pc, #652]	; (8002e28 <_svfprintf_r+0xaf0>)
 8002b9c:	e4c2      	b.n	8002524 <_svfprintf_r+0x1ec>
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	f015 0f10 	tst.w	r5, #16
 8002ba4:	9304      	str	r3, [sp, #16]
 8002ba6:	d001      	beq.n	8002bac <_svfprintf_r+0x874>
 8002ba8:	683e      	ldr	r6, [r7, #0]
 8002baa:	e002      	b.n	8002bb2 <_svfprintf_r+0x87a>
 8002bac:	066e      	lsls	r6, r5, #25
 8002bae:	d5fb      	bpl.n	8002ba8 <_svfprintf_r+0x870>
 8002bb0:	883e      	ldrh	r6, [r7, #0]
 8002bb2:	2700      	movs	r7, #0
 8002bb4:	e4c2      	b.n	800253c <_svfprintf_r+0x204>
 8002bb6:	4643      	mov	r3, r8
 8002bb8:	e366      	b.n	8003288 <_svfprintf_r+0xf50>
 8002bba:	2f00      	cmp	r7, #0
 8002bbc:	bf08      	it	eq
 8002bbe:	2e0a      	cmpeq	r6, #10
 8002bc0:	d205      	bcs.n	8002bce <_svfprintf_r+0x896>
 8002bc2:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002bc6:	3630      	adds	r6, #48	; 0x30
 8002bc8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002bcc:	e377      	b.n	80032be <_svfprintf_r+0xf86>
 8002bce:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002bd2:	4630      	mov	r0, r6
 8002bd4:	4639      	mov	r1, r7
 8002bd6:	220a      	movs	r2, #10
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f7fd ffe1 	bl	8000ba0 <__aeabi_uldivmod>
 8002bde:	3230      	adds	r2, #48	; 0x30
 8002be0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8002be4:	2300      	movs	r3, #0
 8002be6:	4630      	mov	r0, r6
 8002be8:	4639      	mov	r1, r7
 8002bea:	220a      	movs	r2, #10
 8002bec:	f7fd ffd8 	bl	8000ba0 <__aeabi_uldivmod>
 8002bf0:	4606      	mov	r6, r0
 8002bf2:	460f      	mov	r7, r1
 8002bf4:	ea56 0307 	orrs.w	r3, r6, r7
 8002bf8:	d1eb      	bne.n	8002bd2 <_svfprintf_r+0x89a>
 8002bfa:	e360      	b.n	80032be <_svfprintf_r+0xf86>
 8002bfc:	2600      	movs	r6, #0
 8002bfe:	2700      	movs	r7, #0
 8002c00:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002c04:	f006 030f 	and.w	r3, r6, #15
 8002c08:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002c0a:	5cd3      	ldrb	r3, [r2, r3]
 8002c0c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002c10:	0933      	lsrs	r3, r6, #4
 8002c12:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8002c16:	093a      	lsrs	r2, r7, #4
 8002c18:	461e      	mov	r6, r3
 8002c1a:	4617      	mov	r7, r2
 8002c1c:	ea56 0307 	orrs.w	r3, r6, r7
 8002c20:	d1f0      	bne.n	8002c04 <_svfprintf_r+0x8cc>
 8002c22:	e34c      	b.n	80032be <_svfprintf_r+0xf86>
 8002c24:	b93b      	cbnz	r3, 8002c36 <_svfprintf_r+0x8fe>
 8002c26:	07ea      	lsls	r2, r5, #31
 8002c28:	d505      	bpl.n	8002c36 <_svfprintf_r+0x8fe>
 8002c2a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002c2e:	2330      	movs	r3, #48	; 0x30
 8002c30:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8002c34:	e343      	b.n	80032be <_svfprintf_r+0xf86>
 8002c36:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002c3a:	e340      	b.n	80032be <_svfprintf_r+0xf86>
 8002c3c:	b10b      	cbz	r3, 8002c42 <_svfprintf_r+0x90a>
 8002c3e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002c42:	9b02      	ldr	r3, [sp, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 82f7 	beq.w	8003238 <_svfprintf_r+0xf00>
 8002c4a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002c4e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002c52:	2600      	movs	r6, #0
 8002c54:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002c58:	9704      	str	r7, [sp, #16]
 8002c5a:	e4e8      	b.n	800262e <_svfprintf_r+0x2f6>
 8002c5c:	4606      	mov	r6, r0
 8002c5e:	e53f      	b.n	80026e0 <_svfprintf_r+0x3a8>
 8002c60:	2310      	movs	r3, #16
 8002c62:	6063      	str	r3, [r4, #4]
 8002c64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c66:	3310      	adds	r3, #16
 8002c68:	9321      	str	r3, [sp, #132]	; 0x84
 8002c6a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	2b07      	cmp	r3, #7
 8002c70:	9320      	str	r3, [sp, #128]	; 0x80
 8002c72:	dc04      	bgt.n	8002c7e <_svfprintf_r+0x946>
 8002c74:	3408      	adds	r4, #8
 8002c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c78:	3b10      	subs	r3, #16
 8002c7a:	930c      	str	r3, [sp, #48]	; 0x30
 8002c7c:	e615      	b.n	80028aa <_svfprintf_r+0x572>
 8002c7e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c80:	4651      	mov	r1, sl
 8002c82:	4658      	mov	r0, fp
 8002c84:	f001 fea2 	bl	80049cc <__ssprint_r>
 8002c88:	2800      	cmp	r0, #0
 8002c8a:	f040 82b6 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002c8e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002c90:	e7f1      	b.n	8002c76 <_svfprintf_r+0x93e>
 8002c92:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c94:	4651      	mov	r1, sl
 8002c96:	4658      	mov	r0, fp
 8002c98:	f001 fe98 	bl	80049cc <__ssprint_r>
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	f040 82ac 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002ca2:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ca4:	e614      	b.n	80028d0 <_svfprintf_r+0x598>
 8002ca6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ca8:	4651      	mov	r1, sl
 8002caa:	4658      	mov	r0, fp
 8002cac:	f001 fe8e 	bl	80049cc <__ssprint_r>
 8002cb0:	2800      	cmp	r0, #0
 8002cb2:	f040 82a2 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002cb6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cb8:	e61c      	b.n	80028f4 <_svfprintf_r+0x5bc>
 8002cba:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cbc:	4651      	mov	r1, sl
 8002cbe:	4658      	mov	r0, fp
 8002cc0:	f001 fe84 	bl	80049cc <__ssprint_r>
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	f040 8298 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002cca:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ccc:	e622      	b.n	8002914 <_svfprintf_r+0x5dc>
 8002cce:	2210      	movs	r2, #16
 8002cd0:	6062      	str	r2, [r4, #4]
 8002cd2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002cd4:	3210      	adds	r2, #16
 8002cd6:	9221      	str	r2, [sp, #132]	; 0x84
 8002cd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002cda:	3201      	adds	r2, #1
 8002cdc:	2a07      	cmp	r2, #7
 8002cde:	9220      	str	r2, [sp, #128]	; 0x80
 8002ce0:	dc02      	bgt.n	8002ce8 <_svfprintf_r+0x9b0>
 8002ce2:	3408      	adds	r4, #8
 8002ce4:	3b10      	subs	r3, #16
 8002ce6:	e61d      	b.n	8002924 <_svfprintf_r+0x5ec>
 8002ce8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cea:	4651      	mov	r1, sl
 8002cec:	4658      	mov	r0, fp
 8002cee:	930c      	str	r3, [sp, #48]	; 0x30
 8002cf0:	f001 fe6c 	bl	80049cc <__ssprint_r>
 8002cf4:	2800      	cmp	r0, #0
 8002cf6:	f040 8280 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002cfa:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002cfe:	e7f1      	b.n	8002ce4 <_svfprintf_r+0x9ac>
 8002d00:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d02:	4651      	mov	r1, sl
 8002d04:	4658      	mov	r0, fp
 8002d06:	f001 fe61 	bl	80049cc <__ssprint_r>
 8002d0a:	2800      	cmp	r0, #0
 8002d0c:	f040 8275 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002d10:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d12:	e617      	b.n	8002944 <_svfprintf_r+0x60c>
 8002d14:	2310      	movs	r3, #16
 8002d16:	6063      	str	r3, [r4, #4]
 8002d18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d1a:	3310      	adds	r3, #16
 8002d1c:	9321      	str	r3, [sp, #132]	; 0x84
 8002d1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d20:	3301      	adds	r3, #1
 8002d22:	2b07      	cmp	r3, #7
 8002d24:	9320      	str	r3, [sp, #128]	; 0x80
 8002d26:	dc02      	bgt.n	8002d2e <_svfprintf_r+0x9f6>
 8002d28:	3408      	adds	r4, #8
 8002d2a:	3e10      	subs	r6, #16
 8002d2c:	e60e      	b.n	800294c <_svfprintf_r+0x614>
 8002d2e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d30:	4651      	mov	r1, sl
 8002d32:	4658      	mov	r0, fp
 8002d34:	f001 fe4a 	bl	80049cc <__ssprint_r>
 8002d38:	2800      	cmp	r0, #0
 8002d3a:	f040 825e 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002d3e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d40:	e7f3      	b.n	8002d2a <_svfprintf_r+0x9f2>
 8002d42:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d44:	4651      	mov	r1, sl
 8002d46:	4658      	mov	r0, fp
 8002d48:	f001 fe40 	bl	80049cc <__ssprint_r>
 8002d4c:	2800      	cmp	r0, #0
 8002d4e:	f040 8254 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002d52:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d54:	e60a      	b.n	800296c <_svfprintf_r+0x634>
 8002d56:	9b02      	ldr	r3, [sp, #8]
 8002d58:	2b65      	cmp	r3, #101	; 0x65
 8002d5a:	f340 81a9 	ble.w	80030b0 <_svfprintf_r+0xd78>
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2300      	movs	r3, #0
 8002d62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002d66:	f7fd feab 	bl	8000ac0 <__aeabi_dcmpeq>
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d062      	beq.n	8002e34 <_svfprintf_r+0xafc>
 8002d6e:	4b2f      	ldr	r3, [pc, #188]	; (8002e2c <_svfprintf_r+0xaf4>)
 8002d70:	6023      	str	r3, [r4, #0]
 8002d72:	2301      	movs	r3, #1
 8002d74:	6063      	str	r3, [r4, #4]
 8002d76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d78:	3301      	adds	r3, #1
 8002d7a:	9321      	str	r3, [sp, #132]	; 0x84
 8002d7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d7e:	3301      	adds	r3, #1
 8002d80:	2b07      	cmp	r3, #7
 8002d82:	9320      	str	r3, [sp, #128]	; 0x80
 8002d84:	dc25      	bgt.n	8002dd2 <_svfprintf_r+0xa9a>
 8002d86:	3408      	adds	r4, #8
 8002d88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002d8a:	9a03      	ldr	r2, [sp, #12]
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	db02      	blt.n	8002d96 <_svfprintf_r+0xa5e>
 8002d90:	07ee      	lsls	r6, r5, #31
 8002d92:	f57f ae02 	bpl.w	800299a <_svfprintf_r+0x662>
 8002d96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d98:	6023      	str	r3, [r4, #0]
 8002d9a:	9b08      	ldr	r3, [sp, #32]
 8002d9c:	6063      	str	r3, [r4, #4]
 8002d9e:	9a08      	ldr	r2, [sp, #32]
 8002da0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002da2:	4413      	add	r3, r2
 8002da4:	9321      	str	r3, [sp, #132]	; 0x84
 8002da6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002da8:	3301      	adds	r3, #1
 8002daa:	2b07      	cmp	r3, #7
 8002dac:	9320      	str	r3, [sp, #128]	; 0x80
 8002dae:	dc1a      	bgt.n	8002de6 <_svfprintf_r+0xaae>
 8002db0:	3408      	adds	r4, #8
 8002db2:	9b03      	ldr	r3, [sp, #12]
 8002db4:	1e5e      	subs	r6, r3, #1
 8002db6:	2e00      	cmp	r6, #0
 8002db8:	f77f adef 	ble.w	800299a <_svfprintf_r+0x662>
 8002dbc:	4f1c      	ldr	r7, [pc, #112]	; (8002e30 <_svfprintf_r+0xaf8>)
 8002dbe:	f04f 0810 	mov.w	r8, #16
 8002dc2:	2e10      	cmp	r6, #16
 8002dc4:	6027      	str	r7, [r4, #0]
 8002dc6:	dc18      	bgt.n	8002dfa <_svfprintf_r+0xac2>
 8002dc8:	6066      	str	r6, [r4, #4]
 8002dca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002dcc:	441e      	add	r6, r3
 8002dce:	9621      	str	r6, [sp, #132]	; 0x84
 8002dd0:	e5d4      	b.n	800297c <_svfprintf_r+0x644>
 8002dd2:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dd4:	4651      	mov	r1, sl
 8002dd6:	4658      	mov	r0, fp
 8002dd8:	f001 fdf8 	bl	80049cc <__ssprint_r>
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	f040 820c 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002de2:	ac2c      	add	r4, sp, #176	; 0xb0
 8002de4:	e7d0      	b.n	8002d88 <_svfprintf_r+0xa50>
 8002de6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002de8:	4651      	mov	r1, sl
 8002dea:	4658      	mov	r0, fp
 8002dec:	f001 fdee 	bl	80049cc <__ssprint_r>
 8002df0:	2800      	cmp	r0, #0
 8002df2:	f040 8202 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002df6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002df8:	e7db      	b.n	8002db2 <_svfprintf_r+0xa7a>
 8002dfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002dfc:	f8c4 8004 	str.w	r8, [r4, #4]
 8002e00:	3310      	adds	r3, #16
 8002e02:	9321      	str	r3, [sp, #132]	; 0x84
 8002e04:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e06:	3301      	adds	r3, #1
 8002e08:	2b07      	cmp	r3, #7
 8002e0a:	9320      	str	r3, [sp, #128]	; 0x80
 8002e0c:	dc02      	bgt.n	8002e14 <_svfprintf_r+0xadc>
 8002e0e:	3408      	adds	r4, #8
 8002e10:	3e10      	subs	r6, #16
 8002e12:	e7d6      	b.n	8002dc2 <_svfprintf_r+0xa8a>
 8002e14:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e16:	4651      	mov	r1, sl
 8002e18:	4658      	mov	r0, fp
 8002e1a:	f001 fdd7 	bl	80049cc <__ssprint_r>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	f040 81eb 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002e24:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e26:	e7f3      	b.n	8002e10 <_svfprintf_r+0xad8>
 8002e28:	08005145 	.word	0x08005145
 8002e2c:	08005156 	.word	0x08005156
 8002e30:	08005168 	.word	0x08005168
 8002e34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	dc7a      	bgt.n	8002f30 <_svfprintf_r+0xbf8>
 8002e3a:	4b9b      	ldr	r3, [pc, #620]	; (80030a8 <_svfprintf_r+0xd70>)
 8002e3c:	6023      	str	r3, [r4, #0]
 8002e3e:	2301      	movs	r3, #1
 8002e40:	6063      	str	r3, [r4, #4]
 8002e42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e44:	3301      	adds	r3, #1
 8002e46:	9321      	str	r3, [sp, #132]	; 0x84
 8002e48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	2b07      	cmp	r3, #7
 8002e4e:	9320      	str	r3, [sp, #128]	; 0x80
 8002e50:	dc44      	bgt.n	8002edc <_svfprintf_r+0xba4>
 8002e52:	3408      	adds	r4, #8
 8002e54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002e56:	b923      	cbnz	r3, 8002e62 <_svfprintf_r+0xb2a>
 8002e58:	9b03      	ldr	r3, [sp, #12]
 8002e5a:	b913      	cbnz	r3, 8002e62 <_svfprintf_r+0xb2a>
 8002e5c:	07e8      	lsls	r0, r5, #31
 8002e5e:	f57f ad9c 	bpl.w	800299a <_svfprintf_r+0x662>
 8002e62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e64:	6023      	str	r3, [r4, #0]
 8002e66:	9b08      	ldr	r3, [sp, #32]
 8002e68:	6063      	str	r3, [r4, #4]
 8002e6a:	9a08      	ldr	r2, [sp, #32]
 8002e6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e6e:	4413      	add	r3, r2
 8002e70:	9321      	str	r3, [sp, #132]	; 0x84
 8002e72:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e74:	3301      	adds	r3, #1
 8002e76:	2b07      	cmp	r3, #7
 8002e78:	9320      	str	r3, [sp, #128]	; 0x80
 8002e7a:	dc39      	bgt.n	8002ef0 <_svfprintf_r+0xbb8>
 8002e7c:	f104 0308 	add.w	r3, r4, #8
 8002e80:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8002e82:	2e00      	cmp	r6, #0
 8002e84:	da19      	bge.n	8002eba <_svfprintf_r+0xb82>
 8002e86:	4f89      	ldr	r7, [pc, #548]	; (80030ac <_svfprintf_r+0xd74>)
 8002e88:	4276      	negs	r6, r6
 8002e8a:	2410      	movs	r4, #16
 8002e8c:	2e10      	cmp	r6, #16
 8002e8e:	601f      	str	r7, [r3, #0]
 8002e90:	dc38      	bgt.n	8002f04 <_svfprintf_r+0xbcc>
 8002e92:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002e94:	605e      	str	r6, [r3, #4]
 8002e96:	4416      	add	r6, r2
 8002e98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002e9a:	9621      	str	r6, [sp, #132]	; 0x84
 8002e9c:	3201      	adds	r2, #1
 8002e9e:	2a07      	cmp	r2, #7
 8002ea0:	f103 0308 	add.w	r3, r3, #8
 8002ea4:	9220      	str	r2, [sp, #128]	; 0x80
 8002ea6:	dd08      	ble.n	8002eba <_svfprintf_r+0xb82>
 8002ea8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002eaa:	4651      	mov	r1, sl
 8002eac:	4658      	mov	r0, fp
 8002eae:	f001 fd8d 	bl	80049cc <__ssprint_r>
 8002eb2:	2800      	cmp	r0, #0
 8002eb4:	f040 81a1 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002eb8:	ab2c      	add	r3, sp, #176	; 0xb0
 8002eba:	9a03      	ldr	r2, [sp, #12]
 8002ebc:	605a      	str	r2, [r3, #4]
 8002ebe:	9903      	ldr	r1, [sp, #12]
 8002ec0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002ec2:	f8c3 8000 	str.w	r8, [r3]
 8002ec6:	440a      	add	r2, r1
 8002ec8:	9221      	str	r2, [sp, #132]	; 0x84
 8002eca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002ecc:	3201      	adds	r2, #1
 8002ece:	2a07      	cmp	r2, #7
 8002ed0:	9220      	str	r2, [sp, #128]	; 0x80
 8002ed2:	f73f ad59 	bgt.w	8002988 <_svfprintf_r+0x650>
 8002ed6:	f103 0408 	add.w	r4, r3, #8
 8002eda:	e55e      	b.n	800299a <_svfprintf_r+0x662>
 8002edc:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ede:	4651      	mov	r1, sl
 8002ee0:	4658      	mov	r0, fp
 8002ee2:	f001 fd73 	bl	80049cc <__ssprint_r>
 8002ee6:	2800      	cmp	r0, #0
 8002ee8:	f040 8187 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002eec:	ac2c      	add	r4, sp, #176	; 0xb0
 8002eee:	e7b1      	b.n	8002e54 <_svfprintf_r+0xb1c>
 8002ef0:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ef2:	4651      	mov	r1, sl
 8002ef4:	4658      	mov	r0, fp
 8002ef6:	f001 fd69 	bl	80049cc <__ssprint_r>
 8002efa:	2800      	cmp	r0, #0
 8002efc:	f040 817d 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002f00:	ab2c      	add	r3, sp, #176	; 0xb0
 8002f02:	e7bd      	b.n	8002e80 <_svfprintf_r+0xb48>
 8002f04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002f06:	605c      	str	r4, [r3, #4]
 8002f08:	3210      	adds	r2, #16
 8002f0a:	9221      	str	r2, [sp, #132]	; 0x84
 8002f0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002f0e:	3201      	adds	r2, #1
 8002f10:	2a07      	cmp	r2, #7
 8002f12:	9220      	str	r2, [sp, #128]	; 0x80
 8002f14:	dc02      	bgt.n	8002f1c <_svfprintf_r+0xbe4>
 8002f16:	3308      	adds	r3, #8
 8002f18:	3e10      	subs	r6, #16
 8002f1a:	e7b7      	b.n	8002e8c <_svfprintf_r+0xb54>
 8002f1c:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f1e:	4651      	mov	r1, sl
 8002f20:	4658      	mov	r0, fp
 8002f22:	f001 fd53 	bl	80049cc <__ssprint_r>
 8002f26:	2800      	cmp	r0, #0
 8002f28:	f040 8167 	bne.w	80031fa <_svfprintf_r+0xec2>
 8002f2c:	ab2c      	add	r3, sp, #176	; 0xb0
 8002f2e:	e7f3      	b.n	8002f18 <_svfprintf_r+0xbe0>
 8002f30:	9b03      	ldr	r3, [sp, #12]
 8002f32:	42bb      	cmp	r3, r7
 8002f34:	bfa8      	it	ge
 8002f36:	463b      	movge	r3, r7
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	461e      	mov	r6, r3
 8002f3c:	dd0b      	ble.n	8002f56 <_svfprintf_r+0xc1e>
 8002f3e:	6063      	str	r3, [r4, #4]
 8002f40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f42:	f8c4 8000 	str.w	r8, [r4]
 8002f46:	4433      	add	r3, r6
 8002f48:	9321      	str	r3, [sp, #132]	; 0x84
 8002f4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	2b07      	cmp	r3, #7
 8002f50:	9320      	str	r3, [sp, #128]	; 0x80
 8002f52:	dc5f      	bgt.n	8003014 <_svfprintf_r+0xcdc>
 8002f54:	3408      	adds	r4, #8
 8002f56:	2e00      	cmp	r6, #0
 8002f58:	bfac      	ite	ge
 8002f5a:	1bbe      	subge	r6, r7, r6
 8002f5c:	463e      	movlt	r6, r7
 8002f5e:	2e00      	cmp	r6, #0
 8002f60:	dd0f      	ble.n	8002f82 <_svfprintf_r+0xc4a>
 8002f62:	f8df 9148 	ldr.w	r9, [pc, #328]	; 80030ac <_svfprintf_r+0xd74>
 8002f66:	f8c4 9000 	str.w	r9, [r4]
 8002f6a:	2e10      	cmp	r6, #16
 8002f6c:	dc5c      	bgt.n	8003028 <_svfprintf_r+0xcf0>
 8002f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f70:	6066      	str	r6, [r4, #4]
 8002f72:	441e      	add	r6, r3
 8002f74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f76:	9621      	str	r6, [sp, #132]	; 0x84
 8002f78:	3301      	adds	r3, #1
 8002f7a:	2b07      	cmp	r3, #7
 8002f7c:	9320      	str	r3, [sp, #128]	; 0x80
 8002f7e:	dc6a      	bgt.n	8003056 <_svfprintf_r+0xd1e>
 8002f80:	3408      	adds	r4, #8
 8002f82:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f84:	9a03      	ldr	r2, [sp, #12]
 8002f86:	4293      	cmp	r3, r2
 8002f88:	db01      	blt.n	8002f8e <_svfprintf_r+0xc56>
 8002f8a:	07e9      	lsls	r1, r5, #31
 8002f8c:	d50d      	bpl.n	8002faa <_svfprintf_r+0xc72>
 8002f8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f90:	6023      	str	r3, [r4, #0]
 8002f92:	9b08      	ldr	r3, [sp, #32]
 8002f94:	6063      	str	r3, [r4, #4]
 8002f96:	9a08      	ldr	r2, [sp, #32]
 8002f98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f9a:	4413      	add	r3, r2
 8002f9c:	9321      	str	r3, [sp, #132]	; 0x84
 8002f9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	2b07      	cmp	r3, #7
 8002fa4:	9320      	str	r3, [sp, #128]	; 0x80
 8002fa6:	dc60      	bgt.n	800306a <_svfprintf_r+0xd32>
 8002fa8:	3408      	adds	r4, #8
 8002faa:	9b03      	ldr	r3, [sp, #12]
 8002fac:	9a03      	ldr	r2, [sp, #12]
 8002fae:	1bde      	subs	r6, r3, r7
 8002fb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	429e      	cmp	r6, r3
 8002fb6:	bfa8      	it	ge
 8002fb8:	461e      	movge	r6, r3
 8002fba:	2e00      	cmp	r6, #0
 8002fbc:	dd0b      	ble.n	8002fd6 <_svfprintf_r+0xc9e>
 8002fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fc0:	6066      	str	r6, [r4, #4]
 8002fc2:	4433      	add	r3, r6
 8002fc4:	9321      	str	r3, [sp, #132]	; 0x84
 8002fc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fc8:	3301      	adds	r3, #1
 8002fca:	4447      	add	r7, r8
 8002fcc:	2b07      	cmp	r3, #7
 8002fce:	6027      	str	r7, [r4, #0]
 8002fd0:	9320      	str	r3, [sp, #128]	; 0x80
 8002fd2:	dc54      	bgt.n	800307e <_svfprintf_r+0xd46>
 8002fd4:	3408      	adds	r4, #8
 8002fd6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002fd8:	9a03      	ldr	r2, [sp, #12]
 8002fda:	2e00      	cmp	r6, #0
 8002fdc:	eba2 0303 	sub.w	r3, r2, r3
 8002fe0:	bfac      	ite	ge
 8002fe2:	1b9e      	subge	r6, r3, r6
 8002fe4:	461e      	movlt	r6, r3
 8002fe6:	2e00      	cmp	r6, #0
 8002fe8:	f77f acd7 	ble.w	800299a <_svfprintf_r+0x662>
 8002fec:	4f2f      	ldr	r7, [pc, #188]	; (80030ac <_svfprintf_r+0xd74>)
 8002fee:	f04f 0810 	mov.w	r8, #16
 8002ff2:	2e10      	cmp	r6, #16
 8002ff4:	6027      	str	r7, [r4, #0]
 8002ff6:	f77f aee7 	ble.w	8002dc8 <_svfprintf_r+0xa90>
 8002ffa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ffc:	f8c4 8004 	str.w	r8, [r4, #4]
 8003000:	3310      	adds	r3, #16
 8003002:	9321      	str	r3, [sp, #132]	; 0x84
 8003004:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003006:	3301      	adds	r3, #1
 8003008:	2b07      	cmp	r3, #7
 800300a:	9320      	str	r3, [sp, #128]	; 0x80
 800300c:	dc41      	bgt.n	8003092 <_svfprintf_r+0xd5a>
 800300e:	3408      	adds	r4, #8
 8003010:	3e10      	subs	r6, #16
 8003012:	e7ee      	b.n	8002ff2 <_svfprintf_r+0xcba>
 8003014:	aa1f      	add	r2, sp, #124	; 0x7c
 8003016:	4651      	mov	r1, sl
 8003018:	4658      	mov	r0, fp
 800301a:	f001 fcd7 	bl	80049cc <__ssprint_r>
 800301e:	2800      	cmp	r0, #0
 8003020:	f040 80eb 	bne.w	80031fa <_svfprintf_r+0xec2>
 8003024:	ac2c      	add	r4, sp, #176	; 0xb0
 8003026:	e796      	b.n	8002f56 <_svfprintf_r+0xc1e>
 8003028:	2310      	movs	r3, #16
 800302a:	6063      	str	r3, [r4, #4]
 800302c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800302e:	3310      	adds	r3, #16
 8003030:	9321      	str	r3, [sp, #132]	; 0x84
 8003032:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003034:	3301      	adds	r3, #1
 8003036:	2b07      	cmp	r3, #7
 8003038:	9320      	str	r3, [sp, #128]	; 0x80
 800303a:	dc02      	bgt.n	8003042 <_svfprintf_r+0xd0a>
 800303c:	3408      	adds	r4, #8
 800303e:	3e10      	subs	r6, #16
 8003040:	e791      	b.n	8002f66 <_svfprintf_r+0xc2e>
 8003042:	aa1f      	add	r2, sp, #124	; 0x7c
 8003044:	4651      	mov	r1, sl
 8003046:	4658      	mov	r0, fp
 8003048:	f001 fcc0 	bl	80049cc <__ssprint_r>
 800304c:	2800      	cmp	r0, #0
 800304e:	f040 80d4 	bne.w	80031fa <_svfprintf_r+0xec2>
 8003052:	ac2c      	add	r4, sp, #176	; 0xb0
 8003054:	e7f3      	b.n	800303e <_svfprintf_r+0xd06>
 8003056:	aa1f      	add	r2, sp, #124	; 0x7c
 8003058:	4651      	mov	r1, sl
 800305a:	4658      	mov	r0, fp
 800305c:	f001 fcb6 	bl	80049cc <__ssprint_r>
 8003060:	2800      	cmp	r0, #0
 8003062:	f040 80ca 	bne.w	80031fa <_svfprintf_r+0xec2>
 8003066:	ac2c      	add	r4, sp, #176	; 0xb0
 8003068:	e78b      	b.n	8002f82 <_svfprintf_r+0xc4a>
 800306a:	aa1f      	add	r2, sp, #124	; 0x7c
 800306c:	4651      	mov	r1, sl
 800306e:	4658      	mov	r0, fp
 8003070:	f001 fcac 	bl	80049cc <__ssprint_r>
 8003074:	2800      	cmp	r0, #0
 8003076:	f040 80c0 	bne.w	80031fa <_svfprintf_r+0xec2>
 800307a:	ac2c      	add	r4, sp, #176	; 0xb0
 800307c:	e795      	b.n	8002faa <_svfprintf_r+0xc72>
 800307e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003080:	4651      	mov	r1, sl
 8003082:	4658      	mov	r0, fp
 8003084:	f001 fca2 	bl	80049cc <__ssprint_r>
 8003088:	2800      	cmp	r0, #0
 800308a:	f040 80b6 	bne.w	80031fa <_svfprintf_r+0xec2>
 800308e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003090:	e7a1      	b.n	8002fd6 <_svfprintf_r+0xc9e>
 8003092:	aa1f      	add	r2, sp, #124	; 0x7c
 8003094:	4651      	mov	r1, sl
 8003096:	4658      	mov	r0, fp
 8003098:	f001 fc98 	bl	80049cc <__ssprint_r>
 800309c:	2800      	cmp	r0, #0
 800309e:	f040 80ac 	bne.w	80031fa <_svfprintf_r+0xec2>
 80030a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80030a4:	e7b4      	b.n	8003010 <_svfprintf_r+0xcd8>
 80030a6:	bf00      	nop
 80030a8:	08005156 	.word	0x08005156
 80030ac:	08005168 	.word	0x08005168
 80030b0:	9b03      	ldr	r3, [sp, #12]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	dc01      	bgt.n	80030ba <_svfprintf_r+0xd82>
 80030b6:	07ea      	lsls	r2, r5, #31
 80030b8:	d576      	bpl.n	80031a8 <_svfprintf_r+0xe70>
 80030ba:	2301      	movs	r3, #1
 80030bc:	6063      	str	r3, [r4, #4]
 80030be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030c0:	f8c4 8000 	str.w	r8, [r4]
 80030c4:	3301      	adds	r3, #1
 80030c6:	9321      	str	r3, [sp, #132]	; 0x84
 80030c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030ca:	3301      	adds	r3, #1
 80030cc:	2b07      	cmp	r3, #7
 80030ce:	9320      	str	r3, [sp, #128]	; 0x80
 80030d0:	dc36      	bgt.n	8003140 <_svfprintf_r+0xe08>
 80030d2:	3408      	adds	r4, #8
 80030d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030d6:	6023      	str	r3, [r4, #0]
 80030d8:	9b08      	ldr	r3, [sp, #32]
 80030da:	6063      	str	r3, [r4, #4]
 80030dc:	9a08      	ldr	r2, [sp, #32]
 80030de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030e0:	4413      	add	r3, r2
 80030e2:	9321      	str	r3, [sp, #132]	; 0x84
 80030e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030e6:	3301      	adds	r3, #1
 80030e8:	2b07      	cmp	r3, #7
 80030ea:	9320      	str	r3, [sp, #128]	; 0x80
 80030ec:	dc31      	bgt.n	8003152 <_svfprintf_r+0xe1a>
 80030ee:	3408      	adds	r4, #8
 80030f0:	2300      	movs	r3, #0
 80030f2:	2200      	movs	r2, #0
 80030f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80030f8:	f7fd fce2 	bl	8000ac0 <__aeabi_dcmpeq>
 80030fc:	9b03      	ldr	r3, [sp, #12]
 80030fe:	1e5e      	subs	r6, r3, #1
 8003100:	2800      	cmp	r0, #0
 8003102:	d12f      	bne.n	8003164 <_svfprintf_r+0xe2c>
 8003104:	f108 0301 	add.w	r3, r8, #1
 8003108:	e884 0048 	stmia.w	r4, {r3, r6}
 800310c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800310e:	9a03      	ldr	r2, [sp, #12]
 8003110:	3b01      	subs	r3, #1
 8003112:	4413      	add	r3, r2
 8003114:	9321      	str	r3, [sp, #132]	; 0x84
 8003116:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003118:	3301      	adds	r3, #1
 800311a:	2b07      	cmp	r3, #7
 800311c:	9320      	str	r3, [sp, #128]	; 0x80
 800311e:	dd4a      	ble.n	80031b6 <_svfprintf_r+0xe7e>
 8003120:	aa1f      	add	r2, sp, #124	; 0x7c
 8003122:	4651      	mov	r1, sl
 8003124:	4658      	mov	r0, fp
 8003126:	f001 fc51 	bl	80049cc <__ssprint_r>
 800312a:	2800      	cmp	r0, #0
 800312c:	d165      	bne.n	80031fa <_svfprintf_r+0xec2>
 800312e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003130:	ab1b      	add	r3, sp, #108	; 0x6c
 8003132:	6023      	str	r3, [r4, #0]
 8003134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003136:	6063      	str	r3, [r4, #4]
 8003138:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800313a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800313c:	4413      	add	r3, r2
 800313e:	e41c      	b.n	800297a <_svfprintf_r+0x642>
 8003140:	aa1f      	add	r2, sp, #124	; 0x7c
 8003142:	4651      	mov	r1, sl
 8003144:	4658      	mov	r0, fp
 8003146:	f001 fc41 	bl	80049cc <__ssprint_r>
 800314a:	2800      	cmp	r0, #0
 800314c:	d155      	bne.n	80031fa <_svfprintf_r+0xec2>
 800314e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003150:	e7c0      	b.n	80030d4 <_svfprintf_r+0xd9c>
 8003152:	aa1f      	add	r2, sp, #124	; 0x7c
 8003154:	4651      	mov	r1, sl
 8003156:	4658      	mov	r0, fp
 8003158:	f001 fc38 	bl	80049cc <__ssprint_r>
 800315c:	2800      	cmp	r0, #0
 800315e:	d14c      	bne.n	80031fa <_svfprintf_r+0xec2>
 8003160:	ac2c      	add	r4, sp, #176	; 0xb0
 8003162:	e7c5      	b.n	80030f0 <_svfprintf_r+0xdb8>
 8003164:	2e00      	cmp	r6, #0
 8003166:	dde3      	ble.n	8003130 <_svfprintf_r+0xdf8>
 8003168:	4f59      	ldr	r7, [pc, #356]	; (80032d0 <_svfprintf_r+0xf98>)
 800316a:	f04f 0810 	mov.w	r8, #16
 800316e:	2e10      	cmp	r6, #16
 8003170:	6027      	str	r7, [r4, #0]
 8003172:	dc04      	bgt.n	800317e <_svfprintf_r+0xe46>
 8003174:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003176:	6066      	str	r6, [r4, #4]
 8003178:	441e      	add	r6, r3
 800317a:	9621      	str	r6, [sp, #132]	; 0x84
 800317c:	e7cb      	b.n	8003116 <_svfprintf_r+0xdde>
 800317e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003180:	f8c4 8004 	str.w	r8, [r4, #4]
 8003184:	3310      	adds	r3, #16
 8003186:	9321      	str	r3, [sp, #132]	; 0x84
 8003188:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800318a:	3301      	adds	r3, #1
 800318c:	2b07      	cmp	r3, #7
 800318e:	9320      	str	r3, [sp, #128]	; 0x80
 8003190:	dc02      	bgt.n	8003198 <_svfprintf_r+0xe60>
 8003192:	3408      	adds	r4, #8
 8003194:	3e10      	subs	r6, #16
 8003196:	e7ea      	b.n	800316e <_svfprintf_r+0xe36>
 8003198:	aa1f      	add	r2, sp, #124	; 0x7c
 800319a:	4651      	mov	r1, sl
 800319c:	4658      	mov	r0, fp
 800319e:	f001 fc15 	bl	80049cc <__ssprint_r>
 80031a2:	bb50      	cbnz	r0, 80031fa <_svfprintf_r+0xec2>
 80031a4:	ac2c      	add	r4, sp, #176	; 0xb0
 80031a6:	e7f5      	b.n	8003194 <_svfprintf_r+0xe5c>
 80031a8:	2301      	movs	r3, #1
 80031aa:	6063      	str	r3, [r4, #4]
 80031ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031ae:	f8c4 8000 	str.w	r8, [r4]
 80031b2:	3301      	adds	r3, #1
 80031b4:	e7ae      	b.n	8003114 <_svfprintf_r+0xddc>
 80031b6:	3408      	adds	r4, #8
 80031b8:	e7ba      	b.n	8003130 <_svfprintf_r+0xdf8>
 80031ba:	3408      	adds	r4, #8
 80031bc:	f7ff bbed 	b.w	800299a <_svfprintf_r+0x662>
 80031c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80031c4:	1a9d      	subs	r5, r3, r2
 80031c6:	2d00      	cmp	r5, #0
 80031c8:	f77f abea 	ble.w	80029a0 <_svfprintf_r+0x668>
 80031cc:	2610      	movs	r6, #16
 80031ce:	4b41      	ldr	r3, [pc, #260]	; (80032d4 <_svfprintf_r+0xf9c>)
 80031d0:	6023      	str	r3, [r4, #0]
 80031d2:	2d10      	cmp	r5, #16
 80031d4:	dc1b      	bgt.n	800320e <_svfprintf_r+0xed6>
 80031d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031d8:	6065      	str	r5, [r4, #4]
 80031da:	441d      	add	r5, r3
 80031dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80031de:	9521      	str	r5, [sp, #132]	; 0x84
 80031e0:	3301      	adds	r3, #1
 80031e2:	2b07      	cmp	r3, #7
 80031e4:	9320      	str	r3, [sp, #128]	; 0x80
 80031e6:	f77f abdb 	ble.w	80029a0 <_svfprintf_r+0x668>
 80031ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80031ec:	4651      	mov	r1, sl
 80031ee:	4658      	mov	r0, fp
 80031f0:	f001 fbec 	bl	80049cc <__ssprint_r>
 80031f4:	2800      	cmp	r0, #0
 80031f6:	f43f abd3 	beq.w	80029a0 <_svfprintf_r+0x668>
 80031fa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80031fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003204:	bf18      	it	ne
 8003206:	f04f 33ff 	movne.w	r3, #4294967295
 800320a:	f7ff b8b9 	b.w	8002380 <_svfprintf_r+0x48>
 800320e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003210:	6066      	str	r6, [r4, #4]
 8003212:	3310      	adds	r3, #16
 8003214:	9321      	str	r3, [sp, #132]	; 0x84
 8003216:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003218:	3301      	adds	r3, #1
 800321a:	2b07      	cmp	r3, #7
 800321c:	9320      	str	r3, [sp, #128]	; 0x80
 800321e:	dc02      	bgt.n	8003226 <_svfprintf_r+0xeee>
 8003220:	3408      	adds	r4, #8
 8003222:	3d10      	subs	r5, #16
 8003224:	e7d3      	b.n	80031ce <_svfprintf_r+0xe96>
 8003226:	aa1f      	add	r2, sp, #124	; 0x7c
 8003228:	4651      	mov	r1, sl
 800322a:	4658      	mov	r0, fp
 800322c:	f001 fbce 	bl	80049cc <__ssprint_r>
 8003230:	2800      	cmp	r0, #0
 8003232:	d1e2      	bne.n	80031fa <_svfprintf_r+0xec2>
 8003234:	ac2c      	add	r4, sp, #176	; 0xb0
 8003236:	e7f4      	b.n	8003222 <_svfprintf_r+0xeea>
 8003238:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0dd      	beq.n	80031fa <_svfprintf_r+0xec2>
 800323e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003240:	4651      	mov	r1, sl
 8003242:	4658      	mov	r0, fp
 8003244:	f001 fbc2 	bl	80049cc <__ssprint_r>
 8003248:	e7d7      	b.n	80031fa <_svfprintf_r+0xec2>
 800324a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800324e:	4610      	mov	r0, r2
 8003250:	4619      	mov	r1, r3
 8003252:	f7fd fc67 	bl	8000b24 <__aeabi_dcmpun>
 8003256:	2800      	cmp	r0, #0
 8003258:	f43f aa44 	beq.w	80026e4 <_svfprintf_r+0x3ac>
 800325c:	4b1e      	ldr	r3, [pc, #120]	; (80032d8 <_svfprintf_r+0xfa0>)
 800325e:	4a1f      	ldr	r2, [pc, #124]	; (80032dc <_svfprintf_r+0xfa4>)
 8003260:	f7ff ba34 	b.w	80026cc <_svfprintf_r+0x394>
 8003264:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003266:	eba3 0308 	sub.w	r3, r3, r8
 800326a:	9303      	str	r3, [sp, #12]
 800326c:	f7ff bab5 	b.w	80027da <_svfprintf_r+0x4a2>
 8003270:	ea56 0207 	orrs.w	r2, r6, r7
 8003274:	950b      	str	r5, [sp, #44]	; 0x2c
 8003276:	f43f ac2b 	beq.w	8002ad0 <_svfprintf_r+0x798>
 800327a:	2b01      	cmp	r3, #1
 800327c:	f43f ac9d 	beq.w	8002bba <_svfprintf_r+0x882>
 8003280:	2b02      	cmp	r3, #2
 8003282:	f43f acbd 	beq.w	8002c00 <_svfprintf_r+0x8c8>
 8003286:	ab2c      	add	r3, sp, #176	; 0xb0
 8003288:	08f1      	lsrs	r1, r6, #3
 800328a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800328e:	08f8      	lsrs	r0, r7, #3
 8003290:	f006 0207 	and.w	r2, r6, #7
 8003294:	4607      	mov	r7, r0
 8003296:	460e      	mov	r6, r1
 8003298:	3230      	adds	r2, #48	; 0x30
 800329a:	ea56 0107 	orrs.w	r1, r6, r7
 800329e:	f103 38ff 	add.w	r8, r3, #4294967295
 80032a2:	f803 2c01 	strb.w	r2, [r3, #-1]
 80032a6:	f47f ac86 	bne.w	8002bb6 <_svfprintf_r+0x87e>
 80032aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80032ac:	07c9      	lsls	r1, r1, #31
 80032ae:	d506      	bpl.n	80032be <_svfprintf_r+0xf86>
 80032b0:	2a30      	cmp	r2, #48	; 0x30
 80032b2:	d004      	beq.n	80032be <_svfprintf_r+0xf86>
 80032b4:	2230      	movs	r2, #48	; 0x30
 80032b6:	f808 2c01 	strb.w	r2, [r8, #-1]
 80032ba:	f1a3 0802 	sub.w	r8, r3, #2
 80032be:	464e      	mov	r6, r9
 80032c0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80032c4:	eba9 0908 	sub.w	r9, r9, r8
 80032c8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80032ca:	2700      	movs	r7, #0
 80032cc:	f7ff bad1 	b.w	8002872 <_svfprintf_r+0x53a>
 80032d0:	08005168 	.word	0x08005168
 80032d4:	08005158 	.word	0x08005158
 80032d8:	0800512c 	.word	0x0800512c
 80032dc:	08005130 	.word	0x08005130

080032e0 <quorem>:
 80032e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e4:	6903      	ldr	r3, [r0, #16]
 80032e6:	690c      	ldr	r4, [r1, #16]
 80032e8:	429c      	cmp	r4, r3
 80032ea:	4680      	mov	r8, r0
 80032ec:	f300 8082 	bgt.w	80033f4 <quorem+0x114>
 80032f0:	3c01      	subs	r4, #1
 80032f2:	f101 0714 	add.w	r7, r1, #20
 80032f6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80032fa:	f100 0614 	add.w	r6, r0, #20
 80032fe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003302:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003306:	eb06 030e 	add.w	r3, r6, lr
 800330a:	3501      	adds	r5, #1
 800330c:	eb07 090e 	add.w	r9, r7, lr
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	fbb0 f5f5 	udiv	r5, r0, r5
 8003316:	b395      	cbz	r5, 800337e <quorem+0x9e>
 8003318:	f04f 0a00 	mov.w	sl, #0
 800331c:	4638      	mov	r0, r7
 800331e:	46b4      	mov	ip, r6
 8003320:	46d3      	mov	fp, sl
 8003322:	f850 2b04 	ldr.w	r2, [r0], #4
 8003326:	b293      	uxth	r3, r2
 8003328:	fb05 a303 	mla	r3, r5, r3, sl
 800332c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003330:	b29b      	uxth	r3, r3
 8003332:	ebab 0303 	sub.w	r3, fp, r3
 8003336:	0c12      	lsrs	r2, r2, #16
 8003338:	f8bc b000 	ldrh.w	fp, [ip]
 800333c:	fb05 a202 	mla	r2, r5, r2, sl
 8003340:	fa13 f38b 	uxtah	r3, r3, fp
 8003344:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003348:	fa1f fb82 	uxth.w	fp, r2
 800334c:	f8dc 2000 	ldr.w	r2, [ip]
 8003350:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003354:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003358:	b29b      	uxth	r3, r3
 800335a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800335e:	4581      	cmp	r9, r0
 8003360:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003364:	f84c 3b04 	str.w	r3, [ip], #4
 8003368:	d2db      	bcs.n	8003322 <quorem+0x42>
 800336a:	f856 300e 	ldr.w	r3, [r6, lr]
 800336e:	b933      	cbnz	r3, 800337e <quorem+0x9e>
 8003370:	9b01      	ldr	r3, [sp, #4]
 8003372:	3b04      	subs	r3, #4
 8003374:	429e      	cmp	r6, r3
 8003376:	461a      	mov	r2, r3
 8003378:	d330      	bcc.n	80033dc <quorem+0xfc>
 800337a:	f8c8 4010 	str.w	r4, [r8, #16]
 800337e:	4640      	mov	r0, r8
 8003380:	f001 fa4d 	bl	800481e <__mcmp>
 8003384:	2800      	cmp	r0, #0
 8003386:	db25      	blt.n	80033d4 <quorem+0xf4>
 8003388:	3501      	adds	r5, #1
 800338a:	4630      	mov	r0, r6
 800338c:	f04f 0e00 	mov.w	lr, #0
 8003390:	f857 2b04 	ldr.w	r2, [r7], #4
 8003394:	f8d0 c000 	ldr.w	ip, [r0]
 8003398:	b293      	uxth	r3, r2
 800339a:	ebae 0303 	sub.w	r3, lr, r3
 800339e:	0c12      	lsrs	r2, r2, #16
 80033a0:	fa13 f38c 	uxtah	r3, r3, ip
 80033a4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80033a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80033b2:	45b9      	cmp	r9, r7
 80033b4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80033b8:	f840 3b04 	str.w	r3, [r0], #4
 80033bc:	d2e8      	bcs.n	8003390 <quorem+0xb0>
 80033be:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80033c2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80033c6:	b92a      	cbnz	r2, 80033d4 <quorem+0xf4>
 80033c8:	3b04      	subs	r3, #4
 80033ca:	429e      	cmp	r6, r3
 80033cc:	461a      	mov	r2, r3
 80033ce:	d30b      	bcc.n	80033e8 <quorem+0x108>
 80033d0:	f8c8 4010 	str.w	r4, [r8, #16]
 80033d4:	4628      	mov	r0, r5
 80033d6:	b003      	add	sp, #12
 80033d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033dc:	6812      	ldr	r2, [r2, #0]
 80033de:	3b04      	subs	r3, #4
 80033e0:	2a00      	cmp	r2, #0
 80033e2:	d1ca      	bne.n	800337a <quorem+0x9a>
 80033e4:	3c01      	subs	r4, #1
 80033e6:	e7c5      	b.n	8003374 <quorem+0x94>
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	3b04      	subs	r3, #4
 80033ec:	2a00      	cmp	r2, #0
 80033ee:	d1ef      	bne.n	80033d0 <quorem+0xf0>
 80033f0:	3c01      	subs	r4, #1
 80033f2:	e7ea      	b.n	80033ca <quorem+0xea>
 80033f4:	2000      	movs	r0, #0
 80033f6:	e7ee      	b.n	80033d6 <quorem+0xf6>

080033f8 <_dtoa_r>:
 80033f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033fc:	ec57 6b10 	vmov	r6, r7, d0
 8003400:	b097      	sub	sp, #92	; 0x5c
 8003402:	e9cd 6700 	strd	r6, r7, [sp]
 8003406:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003408:	9107      	str	r1, [sp, #28]
 800340a:	4604      	mov	r4, r0
 800340c:	920a      	str	r2, [sp, #40]	; 0x28
 800340e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003410:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8003412:	b93e      	cbnz	r6, 8003424 <_dtoa_r+0x2c>
 8003414:	2010      	movs	r0, #16
 8003416:	f000 fdcb 	bl	8003fb0 <malloc>
 800341a:	6260      	str	r0, [r4, #36]	; 0x24
 800341c:	6046      	str	r6, [r0, #4]
 800341e:	6086      	str	r6, [r0, #8]
 8003420:	6006      	str	r6, [r0, #0]
 8003422:	60c6      	str	r6, [r0, #12]
 8003424:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003426:	6819      	ldr	r1, [r3, #0]
 8003428:	b151      	cbz	r1, 8003440 <_dtoa_r+0x48>
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	604a      	str	r2, [r1, #4]
 800342e:	2301      	movs	r3, #1
 8003430:	4093      	lsls	r3, r2
 8003432:	608b      	str	r3, [r1, #8]
 8003434:	4620      	mov	r0, r4
 8003436:	f001 f81d 	bl	8004474 <_Bfree>
 800343a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	9b01      	ldr	r3, [sp, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	bfbf      	itttt	lt
 8003446:	2301      	movlt	r3, #1
 8003448:	602b      	strlt	r3, [r5, #0]
 800344a:	9b01      	ldrlt	r3, [sp, #4]
 800344c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003450:	bfb2      	itee	lt
 8003452:	9301      	strlt	r3, [sp, #4]
 8003454:	2300      	movge	r3, #0
 8003456:	602b      	strge	r3, [r5, #0]
 8003458:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800345c:	4ba8      	ldr	r3, [pc, #672]	; (8003700 <_dtoa_r+0x308>)
 800345e:	ea33 0308 	bics.w	r3, r3, r8
 8003462:	d11b      	bne.n	800349c <_dtoa_r+0xa4>
 8003464:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003466:	f242 730f 	movw	r3, #9999	; 0x270f
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	9b00      	ldr	r3, [sp, #0]
 800346e:	b923      	cbnz	r3, 800347a <_dtoa_r+0x82>
 8003470:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003474:	2800      	cmp	r0, #0
 8003476:	f000 8578 	beq.w	8003f6a <_dtoa_r+0xb72>
 800347a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800347c:	b953      	cbnz	r3, 8003494 <_dtoa_r+0x9c>
 800347e:	4ba1      	ldr	r3, [pc, #644]	; (8003704 <_dtoa_r+0x30c>)
 8003480:	e021      	b.n	80034c6 <_dtoa_r+0xce>
 8003482:	4ba1      	ldr	r3, [pc, #644]	; (8003708 <_dtoa_r+0x310>)
 8003484:	9302      	str	r3, [sp, #8]
 8003486:	3308      	adds	r3, #8
 8003488:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	9802      	ldr	r0, [sp, #8]
 800348e:	b017      	add	sp, #92	; 0x5c
 8003490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003494:	4b9b      	ldr	r3, [pc, #620]	; (8003704 <_dtoa_r+0x30c>)
 8003496:	9302      	str	r3, [sp, #8]
 8003498:	3303      	adds	r3, #3
 800349a:	e7f5      	b.n	8003488 <_dtoa_r+0x90>
 800349c:	e9dd 6700 	ldrd	r6, r7, [sp]
 80034a0:	2200      	movs	r2, #0
 80034a2:	2300      	movs	r3, #0
 80034a4:	4630      	mov	r0, r6
 80034a6:	4639      	mov	r1, r7
 80034a8:	f7fd fb0a 	bl	8000ac0 <__aeabi_dcmpeq>
 80034ac:	4681      	mov	r9, r0
 80034ae:	b160      	cbz	r0, 80034ca <_dtoa_r+0xd2>
 80034b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80034b2:	2301      	movs	r3, #1
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 8553 	beq.w	8003f64 <_dtoa_r+0xb6c>
 80034be:	4b93      	ldr	r3, [pc, #588]	; (800370c <_dtoa_r+0x314>)
 80034c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80034c2:	6013      	str	r3, [r2, #0]
 80034c4:	3b01      	subs	r3, #1
 80034c6:	9302      	str	r3, [sp, #8]
 80034c8:	e7e0      	b.n	800348c <_dtoa_r+0x94>
 80034ca:	aa14      	add	r2, sp, #80	; 0x50
 80034cc:	a915      	add	r1, sp, #84	; 0x54
 80034ce:	ec47 6b10 	vmov	d0, r6, r7
 80034d2:	4620      	mov	r0, r4
 80034d4:	f001 fa1b 	bl	800490e <__d2b>
 80034d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80034dc:	4682      	mov	sl, r0
 80034de:	2d00      	cmp	r5, #0
 80034e0:	d07e      	beq.n	80035e0 <_dtoa_r+0x1e8>
 80034e2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80034e6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80034ea:	4630      	mov	r0, r6
 80034ec:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80034f0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80034f4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80034f8:	2200      	movs	r2, #0
 80034fa:	4b85      	ldr	r3, [pc, #532]	; (8003710 <_dtoa_r+0x318>)
 80034fc:	f7fc fec4 	bl	8000288 <__aeabi_dsub>
 8003500:	a379      	add	r3, pc, #484	; (adr r3, 80036e8 <_dtoa_r+0x2f0>)
 8003502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003506:	f7fd f873 	bl	80005f0 <__aeabi_dmul>
 800350a:	a379      	add	r3, pc, #484	; (adr r3, 80036f0 <_dtoa_r+0x2f8>)
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	f7fc febc 	bl	800028c <__adddf3>
 8003514:	4606      	mov	r6, r0
 8003516:	4628      	mov	r0, r5
 8003518:	460f      	mov	r7, r1
 800351a:	f7fd f803 	bl	8000524 <__aeabi_i2d>
 800351e:	a376      	add	r3, pc, #472	; (adr r3, 80036f8 <_dtoa_r+0x300>)
 8003520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003524:	f7fd f864 	bl	80005f0 <__aeabi_dmul>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4630      	mov	r0, r6
 800352e:	4639      	mov	r1, r7
 8003530:	f7fc feac 	bl	800028c <__adddf3>
 8003534:	4606      	mov	r6, r0
 8003536:	460f      	mov	r7, r1
 8003538:	f7fd fb0a 	bl	8000b50 <__aeabi_d2iz>
 800353c:	2200      	movs	r2, #0
 800353e:	4683      	mov	fp, r0
 8003540:	2300      	movs	r3, #0
 8003542:	4630      	mov	r0, r6
 8003544:	4639      	mov	r1, r7
 8003546:	f7fd fac5 	bl	8000ad4 <__aeabi_dcmplt>
 800354a:	b158      	cbz	r0, 8003564 <_dtoa_r+0x16c>
 800354c:	4658      	mov	r0, fp
 800354e:	f7fc ffe9 	bl	8000524 <__aeabi_i2d>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4630      	mov	r0, r6
 8003558:	4639      	mov	r1, r7
 800355a:	f7fd fab1 	bl	8000ac0 <__aeabi_dcmpeq>
 800355e:	b908      	cbnz	r0, 8003564 <_dtoa_r+0x16c>
 8003560:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003564:	f1bb 0f16 	cmp.w	fp, #22
 8003568:	d859      	bhi.n	800361e <_dtoa_r+0x226>
 800356a:	496a      	ldr	r1, [pc, #424]	; (8003714 <_dtoa_r+0x31c>)
 800356c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003570:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003578:	f7fd faca 	bl	8000b10 <__aeabi_dcmpgt>
 800357c:	2800      	cmp	r0, #0
 800357e:	d050      	beq.n	8003622 <_dtoa_r+0x22a>
 8003580:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003584:	2300      	movs	r3, #0
 8003586:	930e      	str	r3, [sp, #56]	; 0x38
 8003588:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800358a:	1b5d      	subs	r5, r3, r5
 800358c:	1e6b      	subs	r3, r5, #1
 800358e:	9306      	str	r3, [sp, #24]
 8003590:	bf45      	ittet	mi
 8003592:	f1c5 0301 	rsbmi	r3, r5, #1
 8003596:	9305      	strmi	r3, [sp, #20]
 8003598:	2300      	movpl	r3, #0
 800359a:	2300      	movmi	r3, #0
 800359c:	bf4c      	ite	mi
 800359e:	9306      	strmi	r3, [sp, #24]
 80035a0:	9305      	strpl	r3, [sp, #20]
 80035a2:	f1bb 0f00 	cmp.w	fp, #0
 80035a6:	db3e      	blt.n	8003626 <_dtoa_r+0x22e>
 80035a8:	9b06      	ldr	r3, [sp, #24]
 80035aa:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80035ae:	445b      	add	r3, fp
 80035b0:	9306      	str	r3, [sp, #24]
 80035b2:	2300      	movs	r3, #0
 80035b4:	9308      	str	r3, [sp, #32]
 80035b6:	9b07      	ldr	r3, [sp, #28]
 80035b8:	2b09      	cmp	r3, #9
 80035ba:	f200 80af 	bhi.w	800371c <_dtoa_r+0x324>
 80035be:	2b05      	cmp	r3, #5
 80035c0:	bfc4      	itt	gt
 80035c2:	3b04      	subgt	r3, #4
 80035c4:	9307      	strgt	r3, [sp, #28]
 80035c6:	9b07      	ldr	r3, [sp, #28]
 80035c8:	f1a3 0302 	sub.w	r3, r3, #2
 80035cc:	bfcc      	ite	gt
 80035ce:	2600      	movgt	r6, #0
 80035d0:	2601      	movle	r6, #1
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	f200 80ae 	bhi.w	8003734 <_dtoa_r+0x33c>
 80035d8:	e8df f003 	tbb	[pc, r3]
 80035dc:	772f8482 	.word	0x772f8482
 80035e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80035e2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80035e4:	441d      	add	r5, r3
 80035e6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80035ea:	2b20      	cmp	r3, #32
 80035ec:	dd11      	ble.n	8003612 <_dtoa_r+0x21a>
 80035ee:	9a00      	ldr	r2, [sp, #0]
 80035f0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80035f4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80035f8:	fa22 f000 	lsr.w	r0, r2, r0
 80035fc:	fa08 f303 	lsl.w	r3, r8, r3
 8003600:	4318      	orrs	r0, r3
 8003602:	f7fc ff7f 	bl	8000504 <__aeabi_ui2d>
 8003606:	2301      	movs	r3, #1
 8003608:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800360c:	3d01      	subs	r5, #1
 800360e:	9312      	str	r3, [sp, #72]	; 0x48
 8003610:	e772      	b.n	80034f8 <_dtoa_r+0x100>
 8003612:	f1c3 0020 	rsb	r0, r3, #32
 8003616:	9b00      	ldr	r3, [sp, #0]
 8003618:	fa03 f000 	lsl.w	r0, r3, r0
 800361c:	e7f1      	b.n	8003602 <_dtoa_r+0x20a>
 800361e:	2301      	movs	r3, #1
 8003620:	e7b1      	b.n	8003586 <_dtoa_r+0x18e>
 8003622:	900e      	str	r0, [sp, #56]	; 0x38
 8003624:	e7b0      	b.n	8003588 <_dtoa_r+0x190>
 8003626:	9b05      	ldr	r3, [sp, #20]
 8003628:	eba3 030b 	sub.w	r3, r3, fp
 800362c:	9305      	str	r3, [sp, #20]
 800362e:	f1cb 0300 	rsb	r3, fp, #0
 8003632:	9308      	str	r3, [sp, #32]
 8003634:	2300      	movs	r3, #0
 8003636:	930b      	str	r3, [sp, #44]	; 0x2c
 8003638:	e7bd      	b.n	80035b6 <_dtoa_r+0x1be>
 800363a:	2301      	movs	r3, #1
 800363c:	9309      	str	r3, [sp, #36]	; 0x24
 800363e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003640:	2b00      	cmp	r3, #0
 8003642:	dd7a      	ble.n	800373a <_dtoa_r+0x342>
 8003644:	9304      	str	r3, [sp, #16]
 8003646:	9303      	str	r3, [sp, #12]
 8003648:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800364a:	2200      	movs	r2, #0
 800364c:	606a      	str	r2, [r5, #4]
 800364e:	2104      	movs	r1, #4
 8003650:	f101 0214 	add.w	r2, r1, #20
 8003654:	429a      	cmp	r2, r3
 8003656:	d975      	bls.n	8003744 <_dtoa_r+0x34c>
 8003658:	6869      	ldr	r1, [r5, #4]
 800365a:	4620      	mov	r0, r4
 800365c:	f000 fed6 	bl	800440c <_Balloc>
 8003660:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003662:	6028      	str	r0, [r5, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	9302      	str	r3, [sp, #8]
 8003668:	9b03      	ldr	r3, [sp, #12]
 800366a:	2b0e      	cmp	r3, #14
 800366c:	f200 80e5 	bhi.w	800383a <_dtoa_r+0x442>
 8003670:	2e00      	cmp	r6, #0
 8003672:	f000 80e2 	beq.w	800383a <_dtoa_r+0x442>
 8003676:	ed9d 7b00 	vldr	d7, [sp]
 800367a:	f1bb 0f00 	cmp.w	fp, #0
 800367e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8003682:	dd74      	ble.n	800376e <_dtoa_r+0x376>
 8003684:	4a23      	ldr	r2, [pc, #140]	; (8003714 <_dtoa_r+0x31c>)
 8003686:	f00b 030f 	and.w	r3, fp, #15
 800368a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800368e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003692:	06f0      	lsls	r0, r6, #27
 8003694:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003698:	d559      	bpl.n	800374e <_dtoa_r+0x356>
 800369a:	4b1f      	ldr	r3, [pc, #124]	; (8003718 <_dtoa_r+0x320>)
 800369c:	ec51 0b17 	vmov	r0, r1, d7
 80036a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80036a4:	f7fd f8ce 	bl	8000844 <__aeabi_ddiv>
 80036a8:	e9cd 0100 	strd	r0, r1, [sp]
 80036ac:	f006 060f 	and.w	r6, r6, #15
 80036b0:	2503      	movs	r5, #3
 80036b2:	4f19      	ldr	r7, [pc, #100]	; (8003718 <_dtoa_r+0x320>)
 80036b4:	2e00      	cmp	r6, #0
 80036b6:	d14c      	bne.n	8003752 <_dtoa_r+0x35a>
 80036b8:	4642      	mov	r2, r8
 80036ba:	464b      	mov	r3, r9
 80036bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80036c0:	f7fd f8c0 	bl	8000844 <__aeabi_ddiv>
 80036c4:	e9cd 0100 	strd	r0, r1, [sp]
 80036c8:	e06a      	b.n	80037a0 <_dtoa_r+0x3a8>
 80036ca:	2301      	movs	r3, #1
 80036cc:	9309      	str	r3, [sp, #36]	; 0x24
 80036ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036d0:	445b      	add	r3, fp
 80036d2:	9304      	str	r3, [sp, #16]
 80036d4:	3301      	adds	r3, #1
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	9303      	str	r3, [sp, #12]
 80036da:	bfb8      	it	lt
 80036dc:	2301      	movlt	r3, #1
 80036de:	e7b3      	b.n	8003648 <_dtoa_r+0x250>
 80036e0:	2300      	movs	r3, #0
 80036e2:	e7ab      	b.n	800363c <_dtoa_r+0x244>
 80036e4:	2300      	movs	r3, #0
 80036e6:	e7f1      	b.n	80036cc <_dtoa_r+0x2d4>
 80036e8:	636f4361 	.word	0x636f4361
 80036ec:	3fd287a7 	.word	0x3fd287a7
 80036f0:	8b60c8b3 	.word	0x8b60c8b3
 80036f4:	3fc68a28 	.word	0x3fc68a28
 80036f8:	509f79fb 	.word	0x509f79fb
 80036fc:	3fd34413 	.word	0x3fd34413
 8003700:	7ff00000 	.word	0x7ff00000
 8003704:	08005181 	.word	0x08005181
 8003708:	08005178 	.word	0x08005178
 800370c:	08005157 	.word	0x08005157
 8003710:	3ff80000 	.word	0x3ff80000
 8003714:	080051b0 	.word	0x080051b0
 8003718:	08005188 	.word	0x08005188
 800371c:	2601      	movs	r6, #1
 800371e:	2300      	movs	r3, #0
 8003720:	9307      	str	r3, [sp, #28]
 8003722:	9609      	str	r6, [sp, #36]	; 0x24
 8003724:	f04f 33ff 	mov.w	r3, #4294967295
 8003728:	9304      	str	r3, [sp, #16]
 800372a:	9303      	str	r3, [sp, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	2312      	movs	r3, #18
 8003730:	920a      	str	r2, [sp, #40]	; 0x28
 8003732:	e789      	b.n	8003648 <_dtoa_r+0x250>
 8003734:	2301      	movs	r3, #1
 8003736:	9309      	str	r3, [sp, #36]	; 0x24
 8003738:	e7f4      	b.n	8003724 <_dtoa_r+0x32c>
 800373a:	2301      	movs	r3, #1
 800373c:	9304      	str	r3, [sp, #16]
 800373e:	9303      	str	r3, [sp, #12]
 8003740:	461a      	mov	r2, r3
 8003742:	e7f5      	b.n	8003730 <_dtoa_r+0x338>
 8003744:	686a      	ldr	r2, [r5, #4]
 8003746:	3201      	adds	r2, #1
 8003748:	606a      	str	r2, [r5, #4]
 800374a:	0049      	lsls	r1, r1, #1
 800374c:	e780      	b.n	8003650 <_dtoa_r+0x258>
 800374e:	2502      	movs	r5, #2
 8003750:	e7af      	b.n	80036b2 <_dtoa_r+0x2ba>
 8003752:	07f1      	lsls	r1, r6, #31
 8003754:	d508      	bpl.n	8003768 <_dtoa_r+0x370>
 8003756:	4640      	mov	r0, r8
 8003758:	4649      	mov	r1, r9
 800375a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800375e:	f7fc ff47 	bl	80005f0 <__aeabi_dmul>
 8003762:	3501      	adds	r5, #1
 8003764:	4680      	mov	r8, r0
 8003766:	4689      	mov	r9, r1
 8003768:	1076      	asrs	r6, r6, #1
 800376a:	3708      	adds	r7, #8
 800376c:	e7a2      	b.n	80036b4 <_dtoa_r+0x2bc>
 800376e:	f000 809d 	beq.w	80038ac <_dtoa_r+0x4b4>
 8003772:	f1cb 0600 	rsb	r6, fp, #0
 8003776:	4b9f      	ldr	r3, [pc, #636]	; (80039f4 <_dtoa_r+0x5fc>)
 8003778:	4f9f      	ldr	r7, [pc, #636]	; (80039f8 <_dtoa_r+0x600>)
 800377a:	f006 020f 	and.w	r2, r6, #15
 800377e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003786:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800378a:	f7fc ff31 	bl	80005f0 <__aeabi_dmul>
 800378e:	e9cd 0100 	strd	r0, r1, [sp]
 8003792:	1136      	asrs	r6, r6, #4
 8003794:	2300      	movs	r3, #0
 8003796:	2502      	movs	r5, #2
 8003798:	2e00      	cmp	r6, #0
 800379a:	d17c      	bne.n	8003896 <_dtoa_r+0x49e>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d191      	bne.n	80036c4 <_dtoa_r+0x2cc>
 80037a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 8084 	beq.w	80038b0 <_dtoa_r+0x4b8>
 80037a8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80037ac:	2200      	movs	r2, #0
 80037ae:	4b93      	ldr	r3, [pc, #588]	; (80039fc <_dtoa_r+0x604>)
 80037b0:	4640      	mov	r0, r8
 80037b2:	4649      	mov	r1, r9
 80037b4:	f7fd f98e 	bl	8000ad4 <__aeabi_dcmplt>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d079      	beq.n	80038b0 <_dtoa_r+0x4b8>
 80037bc:	9b03      	ldr	r3, [sp, #12]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d076      	beq.n	80038b0 <_dtoa_r+0x4b8>
 80037c2:	9b04      	ldr	r3, [sp, #16]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	dd34      	ble.n	8003832 <_dtoa_r+0x43a>
 80037c8:	2200      	movs	r2, #0
 80037ca:	4b8d      	ldr	r3, [pc, #564]	; (8003a00 <_dtoa_r+0x608>)
 80037cc:	4640      	mov	r0, r8
 80037ce:	4649      	mov	r1, r9
 80037d0:	f7fc ff0e 	bl	80005f0 <__aeabi_dmul>
 80037d4:	e9cd 0100 	strd	r0, r1, [sp]
 80037d8:	9e04      	ldr	r6, [sp, #16]
 80037da:	f10b 37ff 	add.w	r7, fp, #4294967295
 80037de:	3501      	adds	r5, #1
 80037e0:	4628      	mov	r0, r5
 80037e2:	f7fc fe9f 	bl	8000524 <__aeabi_i2d>
 80037e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80037ea:	f7fc ff01 	bl	80005f0 <__aeabi_dmul>
 80037ee:	2200      	movs	r2, #0
 80037f0:	4b84      	ldr	r3, [pc, #528]	; (8003a04 <_dtoa_r+0x60c>)
 80037f2:	f7fc fd4b 	bl	800028c <__adddf3>
 80037f6:	4680      	mov	r8, r0
 80037f8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80037fc:	2e00      	cmp	r6, #0
 80037fe:	d15a      	bne.n	80038b6 <_dtoa_r+0x4be>
 8003800:	2200      	movs	r2, #0
 8003802:	4b81      	ldr	r3, [pc, #516]	; (8003a08 <_dtoa_r+0x610>)
 8003804:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003808:	f7fc fd3e 	bl	8000288 <__aeabi_dsub>
 800380c:	4642      	mov	r2, r8
 800380e:	464b      	mov	r3, r9
 8003810:	e9cd 0100 	strd	r0, r1, [sp]
 8003814:	f7fd f97c 	bl	8000b10 <__aeabi_dcmpgt>
 8003818:	2800      	cmp	r0, #0
 800381a:	f040 829b 	bne.w	8003d54 <_dtoa_r+0x95c>
 800381e:	4642      	mov	r2, r8
 8003820:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003824:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003828:	f7fd f954 	bl	8000ad4 <__aeabi_dcmplt>
 800382c:	2800      	cmp	r0, #0
 800382e:	f040 828f 	bne.w	8003d50 <_dtoa_r+0x958>
 8003832:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003836:	e9cd 2300 	strd	r2, r3, [sp]
 800383a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800383c:	2b00      	cmp	r3, #0
 800383e:	f2c0 8150 	blt.w	8003ae2 <_dtoa_r+0x6ea>
 8003842:	f1bb 0f0e 	cmp.w	fp, #14
 8003846:	f300 814c 	bgt.w	8003ae2 <_dtoa_r+0x6ea>
 800384a:	4b6a      	ldr	r3, [pc, #424]	; (80039f4 <_dtoa_r+0x5fc>)
 800384c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003850:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003856:	2b00      	cmp	r3, #0
 8003858:	f280 80da 	bge.w	8003a10 <_dtoa_r+0x618>
 800385c:	9b03      	ldr	r3, [sp, #12]
 800385e:	2b00      	cmp	r3, #0
 8003860:	f300 80d6 	bgt.w	8003a10 <_dtoa_r+0x618>
 8003864:	f040 8273 	bne.w	8003d4e <_dtoa_r+0x956>
 8003868:	2200      	movs	r2, #0
 800386a:	4b67      	ldr	r3, [pc, #412]	; (8003a08 <_dtoa_r+0x610>)
 800386c:	4640      	mov	r0, r8
 800386e:	4649      	mov	r1, r9
 8003870:	f7fc febe 	bl	80005f0 <__aeabi_dmul>
 8003874:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003878:	f7fd f940 	bl	8000afc <__aeabi_dcmpge>
 800387c:	9e03      	ldr	r6, [sp, #12]
 800387e:	4637      	mov	r7, r6
 8003880:	2800      	cmp	r0, #0
 8003882:	f040 824a 	bne.w	8003d1a <_dtoa_r+0x922>
 8003886:	9b02      	ldr	r3, [sp, #8]
 8003888:	9a02      	ldr	r2, [sp, #8]
 800388a:	1c5d      	adds	r5, r3, #1
 800388c:	2331      	movs	r3, #49	; 0x31
 800388e:	7013      	strb	r3, [r2, #0]
 8003890:	f10b 0b01 	add.w	fp, fp, #1
 8003894:	e245      	b.n	8003d22 <_dtoa_r+0x92a>
 8003896:	07f2      	lsls	r2, r6, #31
 8003898:	d505      	bpl.n	80038a6 <_dtoa_r+0x4ae>
 800389a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800389e:	f7fc fea7 	bl	80005f0 <__aeabi_dmul>
 80038a2:	3501      	adds	r5, #1
 80038a4:	2301      	movs	r3, #1
 80038a6:	1076      	asrs	r6, r6, #1
 80038a8:	3708      	adds	r7, #8
 80038aa:	e775      	b.n	8003798 <_dtoa_r+0x3a0>
 80038ac:	2502      	movs	r5, #2
 80038ae:	e777      	b.n	80037a0 <_dtoa_r+0x3a8>
 80038b0:	465f      	mov	r7, fp
 80038b2:	9e03      	ldr	r6, [sp, #12]
 80038b4:	e794      	b.n	80037e0 <_dtoa_r+0x3e8>
 80038b6:	9a02      	ldr	r2, [sp, #8]
 80038b8:	4b4e      	ldr	r3, [pc, #312]	; (80039f4 <_dtoa_r+0x5fc>)
 80038ba:	4432      	add	r2, r6
 80038bc:	9213      	str	r2, [sp, #76]	; 0x4c
 80038be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038c0:	1e71      	subs	r1, r6, #1
 80038c2:	2a00      	cmp	r2, #0
 80038c4:	d048      	beq.n	8003958 <_dtoa_r+0x560>
 80038c6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80038ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ce:	2000      	movs	r0, #0
 80038d0:	494e      	ldr	r1, [pc, #312]	; (8003a0c <_dtoa_r+0x614>)
 80038d2:	f7fc ffb7 	bl	8000844 <__aeabi_ddiv>
 80038d6:	4642      	mov	r2, r8
 80038d8:	464b      	mov	r3, r9
 80038da:	f7fc fcd5 	bl	8000288 <__aeabi_dsub>
 80038de:	9d02      	ldr	r5, [sp, #8]
 80038e0:	4680      	mov	r8, r0
 80038e2:	4689      	mov	r9, r1
 80038e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038e8:	f7fd f932 	bl	8000b50 <__aeabi_d2iz>
 80038ec:	4606      	mov	r6, r0
 80038ee:	f7fc fe19 	bl	8000524 <__aeabi_i2d>
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038fa:	f7fc fcc5 	bl	8000288 <__aeabi_dsub>
 80038fe:	3630      	adds	r6, #48	; 0x30
 8003900:	f805 6b01 	strb.w	r6, [r5], #1
 8003904:	4642      	mov	r2, r8
 8003906:	464b      	mov	r3, r9
 8003908:	e9cd 0100 	strd	r0, r1, [sp]
 800390c:	f7fd f8e2 	bl	8000ad4 <__aeabi_dcmplt>
 8003910:	2800      	cmp	r0, #0
 8003912:	d165      	bne.n	80039e0 <_dtoa_r+0x5e8>
 8003914:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003918:	2000      	movs	r0, #0
 800391a:	4938      	ldr	r1, [pc, #224]	; (80039fc <_dtoa_r+0x604>)
 800391c:	f7fc fcb4 	bl	8000288 <__aeabi_dsub>
 8003920:	4642      	mov	r2, r8
 8003922:	464b      	mov	r3, r9
 8003924:	f7fd f8d6 	bl	8000ad4 <__aeabi_dcmplt>
 8003928:	2800      	cmp	r0, #0
 800392a:	f040 80ba 	bne.w	8003aa2 <_dtoa_r+0x6aa>
 800392e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003930:	429d      	cmp	r5, r3
 8003932:	f43f af7e 	beq.w	8003832 <_dtoa_r+0x43a>
 8003936:	2200      	movs	r2, #0
 8003938:	4b31      	ldr	r3, [pc, #196]	; (8003a00 <_dtoa_r+0x608>)
 800393a:	4640      	mov	r0, r8
 800393c:	4649      	mov	r1, r9
 800393e:	f7fc fe57 	bl	80005f0 <__aeabi_dmul>
 8003942:	2200      	movs	r2, #0
 8003944:	4680      	mov	r8, r0
 8003946:	4689      	mov	r9, r1
 8003948:	4b2d      	ldr	r3, [pc, #180]	; (8003a00 <_dtoa_r+0x608>)
 800394a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800394e:	f7fc fe4f 	bl	80005f0 <__aeabi_dmul>
 8003952:	e9cd 0100 	strd	r0, r1, [sp]
 8003956:	e7c5      	b.n	80038e4 <_dtoa_r+0x4ec>
 8003958:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800395c:	4642      	mov	r2, r8
 800395e:	464b      	mov	r3, r9
 8003960:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003964:	f7fc fe44 	bl	80005f0 <__aeabi_dmul>
 8003968:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800396c:	9d02      	ldr	r5, [sp, #8]
 800396e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003972:	f7fd f8ed 	bl	8000b50 <__aeabi_d2iz>
 8003976:	4606      	mov	r6, r0
 8003978:	f7fc fdd4 	bl	8000524 <__aeabi_i2d>
 800397c:	3630      	adds	r6, #48	; 0x30
 800397e:	4602      	mov	r2, r0
 8003980:	460b      	mov	r3, r1
 8003982:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003986:	f7fc fc7f 	bl	8000288 <__aeabi_dsub>
 800398a:	f805 6b01 	strb.w	r6, [r5], #1
 800398e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003990:	42ab      	cmp	r3, r5
 8003992:	4680      	mov	r8, r0
 8003994:	4689      	mov	r9, r1
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	d125      	bne.n	80039e8 <_dtoa_r+0x5f0>
 800399c:	4b1b      	ldr	r3, [pc, #108]	; (8003a0c <_dtoa_r+0x614>)
 800399e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80039a2:	f7fc fc73 	bl	800028c <__adddf3>
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	4640      	mov	r0, r8
 80039ac:	4649      	mov	r1, r9
 80039ae:	f7fd f8af 	bl	8000b10 <__aeabi_dcmpgt>
 80039b2:	2800      	cmp	r0, #0
 80039b4:	d175      	bne.n	8003aa2 <_dtoa_r+0x6aa>
 80039b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80039ba:	2000      	movs	r0, #0
 80039bc:	4913      	ldr	r1, [pc, #76]	; (8003a0c <_dtoa_r+0x614>)
 80039be:	f7fc fc63 	bl	8000288 <__aeabi_dsub>
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	4640      	mov	r0, r8
 80039c8:	4649      	mov	r1, r9
 80039ca:	f7fd f883 	bl	8000ad4 <__aeabi_dcmplt>
 80039ce:	2800      	cmp	r0, #0
 80039d0:	f43f af2f 	beq.w	8003832 <_dtoa_r+0x43a>
 80039d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80039d8:	2b30      	cmp	r3, #48	; 0x30
 80039da:	f105 32ff 	add.w	r2, r5, #4294967295
 80039de:	d001      	beq.n	80039e4 <_dtoa_r+0x5ec>
 80039e0:	46bb      	mov	fp, r7
 80039e2:	e04d      	b.n	8003a80 <_dtoa_r+0x688>
 80039e4:	4615      	mov	r5, r2
 80039e6:	e7f5      	b.n	80039d4 <_dtoa_r+0x5dc>
 80039e8:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <_dtoa_r+0x608>)
 80039ea:	f7fc fe01 	bl	80005f0 <__aeabi_dmul>
 80039ee:	e9cd 0100 	strd	r0, r1, [sp]
 80039f2:	e7bc      	b.n	800396e <_dtoa_r+0x576>
 80039f4:	080051b0 	.word	0x080051b0
 80039f8:	08005188 	.word	0x08005188
 80039fc:	3ff00000 	.word	0x3ff00000
 8003a00:	40240000 	.word	0x40240000
 8003a04:	401c0000 	.word	0x401c0000
 8003a08:	40140000 	.word	0x40140000
 8003a0c:	3fe00000 	.word	0x3fe00000
 8003a10:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003a14:	9d02      	ldr	r5, [sp, #8]
 8003a16:	4642      	mov	r2, r8
 8003a18:	464b      	mov	r3, r9
 8003a1a:	4630      	mov	r0, r6
 8003a1c:	4639      	mov	r1, r7
 8003a1e:	f7fc ff11 	bl	8000844 <__aeabi_ddiv>
 8003a22:	f7fd f895 	bl	8000b50 <__aeabi_d2iz>
 8003a26:	9000      	str	r0, [sp, #0]
 8003a28:	f7fc fd7c 	bl	8000524 <__aeabi_i2d>
 8003a2c:	4642      	mov	r2, r8
 8003a2e:	464b      	mov	r3, r9
 8003a30:	f7fc fdde 	bl	80005f0 <__aeabi_dmul>
 8003a34:	4602      	mov	r2, r0
 8003a36:	460b      	mov	r3, r1
 8003a38:	4630      	mov	r0, r6
 8003a3a:	4639      	mov	r1, r7
 8003a3c:	f7fc fc24 	bl	8000288 <__aeabi_dsub>
 8003a40:	9e00      	ldr	r6, [sp, #0]
 8003a42:	9f03      	ldr	r7, [sp, #12]
 8003a44:	3630      	adds	r6, #48	; 0x30
 8003a46:	f805 6b01 	strb.w	r6, [r5], #1
 8003a4a:	9e02      	ldr	r6, [sp, #8]
 8003a4c:	1bae      	subs	r6, r5, r6
 8003a4e:	42b7      	cmp	r7, r6
 8003a50:	4602      	mov	r2, r0
 8003a52:	460b      	mov	r3, r1
 8003a54:	d138      	bne.n	8003ac8 <_dtoa_r+0x6d0>
 8003a56:	f7fc fc19 	bl	800028c <__adddf3>
 8003a5a:	4606      	mov	r6, r0
 8003a5c:	460f      	mov	r7, r1
 8003a5e:	4602      	mov	r2, r0
 8003a60:	460b      	mov	r3, r1
 8003a62:	4640      	mov	r0, r8
 8003a64:	4649      	mov	r1, r9
 8003a66:	f7fd f835 	bl	8000ad4 <__aeabi_dcmplt>
 8003a6a:	b9c8      	cbnz	r0, 8003aa0 <_dtoa_r+0x6a8>
 8003a6c:	4632      	mov	r2, r6
 8003a6e:	463b      	mov	r3, r7
 8003a70:	4640      	mov	r0, r8
 8003a72:	4649      	mov	r1, r9
 8003a74:	f7fd f824 	bl	8000ac0 <__aeabi_dcmpeq>
 8003a78:	b110      	cbz	r0, 8003a80 <_dtoa_r+0x688>
 8003a7a:	9b00      	ldr	r3, [sp, #0]
 8003a7c:	07db      	lsls	r3, r3, #31
 8003a7e:	d40f      	bmi.n	8003aa0 <_dtoa_r+0x6a8>
 8003a80:	4651      	mov	r1, sl
 8003a82:	4620      	mov	r0, r4
 8003a84:	f000 fcf6 	bl	8004474 <_Bfree>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a8c:	702b      	strb	r3, [r5, #0]
 8003a8e:	f10b 0301 	add.w	r3, fp, #1
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f43f acf8 	beq.w	800348c <_dtoa_r+0x94>
 8003a9c:	601d      	str	r5, [r3, #0]
 8003a9e:	e4f5      	b.n	800348c <_dtoa_r+0x94>
 8003aa0:	465f      	mov	r7, fp
 8003aa2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003aa6:	2a39      	cmp	r2, #57	; 0x39
 8003aa8:	f105 33ff 	add.w	r3, r5, #4294967295
 8003aac:	d106      	bne.n	8003abc <_dtoa_r+0x6c4>
 8003aae:	9a02      	ldr	r2, [sp, #8]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d107      	bne.n	8003ac4 <_dtoa_r+0x6cc>
 8003ab4:	2330      	movs	r3, #48	; 0x30
 8003ab6:	7013      	strb	r3, [r2, #0]
 8003ab8:	3701      	adds	r7, #1
 8003aba:	4613      	mov	r3, r2
 8003abc:	781a      	ldrb	r2, [r3, #0]
 8003abe:	3201      	adds	r2, #1
 8003ac0:	701a      	strb	r2, [r3, #0]
 8003ac2:	e78d      	b.n	80039e0 <_dtoa_r+0x5e8>
 8003ac4:	461d      	mov	r5, r3
 8003ac6:	e7ec      	b.n	8003aa2 <_dtoa_r+0x6aa>
 8003ac8:	2200      	movs	r2, #0
 8003aca:	4ba4      	ldr	r3, [pc, #656]	; (8003d5c <_dtoa_r+0x964>)
 8003acc:	f7fc fd90 	bl	80005f0 <__aeabi_dmul>
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	4606      	mov	r6, r0
 8003ad6:	460f      	mov	r7, r1
 8003ad8:	f7fc fff2 	bl	8000ac0 <__aeabi_dcmpeq>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d09a      	beq.n	8003a16 <_dtoa_r+0x61e>
 8003ae0:	e7ce      	b.n	8003a80 <_dtoa_r+0x688>
 8003ae2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ae4:	2a00      	cmp	r2, #0
 8003ae6:	f000 80cd 	beq.w	8003c84 <_dtoa_r+0x88c>
 8003aea:	9a07      	ldr	r2, [sp, #28]
 8003aec:	2a01      	cmp	r2, #1
 8003aee:	f300 80af 	bgt.w	8003c50 <_dtoa_r+0x858>
 8003af2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003af4:	2a00      	cmp	r2, #0
 8003af6:	f000 80a7 	beq.w	8003c48 <_dtoa_r+0x850>
 8003afa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003afe:	9e08      	ldr	r6, [sp, #32]
 8003b00:	9d05      	ldr	r5, [sp, #20]
 8003b02:	9a05      	ldr	r2, [sp, #20]
 8003b04:	441a      	add	r2, r3
 8003b06:	9205      	str	r2, [sp, #20]
 8003b08:	9a06      	ldr	r2, [sp, #24]
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	441a      	add	r2, r3
 8003b0e:	4620      	mov	r0, r4
 8003b10:	9206      	str	r2, [sp, #24]
 8003b12:	f000 fd4f 	bl	80045b4 <__i2b>
 8003b16:	4607      	mov	r7, r0
 8003b18:	2d00      	cmp	r5, #0
 8003b1a:	dd0c      	ble.n	8003b36 <_dtoa_r+0x73e>
 8003b1c:	9b06      	ldr	r3, [sp, #24]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	dd09      	ble.n	8003b36 <_dtoa_r+0x73e>
 8003b22:	42ab      	cmp	r3, r5
 8003b24:	9a05      	ldr	r2, [sp, #20]
 8003b26:	bfa8      	it	ge
 8003b28:	462b      	movge	r3, r5
 8003b2a:	1ad2      	subs	r2, r2, r3
 8003b2c:	9205      	str	r2, [sp, #20]
 8003b2e:	9a06      	ldr	r2, [sp, #24]
 8003b30:	1aed      	subs	r5, r5, r3
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	9306      	str	r3, [sp, #24]
 8003b36:	9b08      	ldr	r3, [sp, #32]
 8003b38:	b1f3      	cbz	r3, 8003b78 <_dtoa_r+0x780>
 8003b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 80a5 	beq.w	8003c8c <_dtoa_r+0x894>
 8003b42:	2e00      	cmp	r6, #0
 8003b44:	dd10      	ble.n	8003b68 <_dtoa_r+0x770>
 8003b46:	4639      	mov	r1, r7
 8003b48:	4632      	mov	r2, r6
 8003b4a:	4620      	mov	r0, r4
 8003b4c:	f000 fdc8 	bl	80046e0 <__pow5mult>
 8003b50:	4652      	mov	r2, sl
 8003b52:	4601      	mov	r1, r0
 8003b54:	4607      	mov	r7, r0
 8003b56:	4620      	mov	r0, r4
 8003b58:	f000 fd35 	bl	80045c6 <__multiply>
 8003b5c:	4651      	mov	r1, sl
 8003b5e:	4680      	mov	r8, r0
 8003b60:	4620      	mov	r0, r4
 8003b62:	f000 fc87 	bl	8004474 <_Bfree>
 8003b66:	46c2      	mov	sl, r8
 8003b68:	9b08      	ldr	r3, [sp, #32]
 8003b6a:	1b9a      	subs	r2, r3, r6
 8003b6c:	d004      	beq.n	8003b78 <_dtoa_r+0x780>
 8003b6e:	4651      	mov	r1, sl
 8003b70:	4620      	mov	r0, r4
 8003b72:	f000 fdb5 	bl	80046e0 <__pow5mult>
 8003b76:	4682      	mov	sl, r0
 8003b78:	2101      	movs	r1, #1
 8003b7a:	4620      	mov	r0, r4
 8003b7c:	f000 fd1a 	bl	80045b4 <__i2b>
 8003b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	4606      	mov	r6, r0
 8003b86:	f340 8083 	ble.w	8003c90 <_dtoa_r+0x898>
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	4601      	mov	r1, r0
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f000 fda6 	bl	80046e0 <__pow5mult>
 8003b94:	9b07      	ldr	r3, [sp, #28]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	4606      	mov	r6, r0
 8003b9a:	dd7c      	ble.n	8003c96 <_dtoa_r+0x89e>
 8003b9c:	f04f 0800 	mov.w	r8, #0
 8003ba0:	6933      	ldr	r3, [r6, #16]
 8003ba2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003ba6:	6918      	ldr	r0, [r3, #16]
 8003ba8:	f000 fcb6 	bl	8004518 <__hi0bits>
 8003bac:	f1c0 0020 	rsb	r0, r0, #32
 8003bb0:	9b06      	ldr	r3, [sp, #24]
 8003bb2:	4418      	add	r0, r3
 8003bb4:	f010 001f 	ands.w	r0, r0, #31
 8003bb8:	f000 8096 	beq.w	8003ce8 <_dtoa_r+0x8f0>
 8003bbc:	f1c0 0320 	rsb	r3, r0, #32
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	f340 8087 	ble.w	8003cd4 <_dtoa_r+0x8dc>
 8003bc6:	9b05      	ldr	r3, [sp, #20]
 8003bc8:	f1c0 001c 	rsb	r0, r0, #28
 8003bcc:	4403      	add	r3, r0
 8003bce:	9305      	str	r3, [sp, #20]
 8003bd0:	9b06      	ldr	r3, [sp, #24]
 8003bd2:	4405      	add	r5, r0
 8003bd4:	4403      	add	r3, r0
 8003bd6:	9306      	str	r3, [sp, #24]
 8003bd8:	9b05      	ldr	r3, [sp, #20]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	dd05      	ble.n	8003bea <_dtoa_r+0x7f2>
 8003bde:	4651      	mov	r1, sl
 8003be0:	461a      	mov	r2, r3
 8003be2:	4620      	mov	r0, r4
 8003be4:	f000 fdca 	bl	800477c <__lshift>
 8003be8:	4682      	mov	sl, r0
 8003bea:	9b06      	ldr	r3, [sp, #24]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	dd05      	ble.n	8003bfc <_dtoa_r+0x804>
 8003bf0:	4631      	mov	r1, r6
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	4620      	mov	r0, r4
 8003bf6:	f000 fdc1 	bl	800477c <__lshift>
 8003bfa:	4606      	mov	r6, r0
 8003bfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d074      	beq.n	8003cec <_dtoa_r+0x8f4>
 8003c02:	4631      	mov	r1, r6
 8003c04:	4650      	mov	r0, sl
 8003c06:	f000 fe0a 	bl	800481e <__mcmp>
 8003c0a:	2800      	cmp	r0, #0
 8003c0c:	da6e      	bge.n	8003cec <_dtoa_r+0x8f4>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	4651      	mov	r1, sl
 8003c12:	220a      	movs	r2, #10
 8003c14:	4620      	mov	r0, r4
 8003c16:	f000 fc44 	bl	80044a2 <__multadd>
 8003c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003c20:	4682      	mov	sl, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f000 81a8 	beq.w	8003f78 <_dtoa_r+0xb80>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	4639      	mov	r1, r7
 8003c2c:	220a      	movs	r2, #10
 8003c2e:	4620      	mov	r0, r4
 8003c30:	f000 fc37 	bl	80044a2 <__multadd>
 8003c34:	9b04      	ldr	r3, [sp, #16]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	4607      	mov	r7, r0
 8003c3a:	f300 80c8 	bgt.w	8003dce <_dtoa_r+0x9d6>
 8003c3e:	9b07      	ldr	r3, [sp, #28]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	f340 80c4 	ble.w	8003dce <_dtoa_r+0x9d6>
 8003c46:	e059      	b.n	8003cfc <_dtoa_r+0x904>
 8003c48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003c4a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003c4e:	e756      	b.n	8003afe <_dtoa_r+0x706>
 8003c50:	9b03      	ldr	r3, [sp, #12]
 8003c52:	1e5e      	subs	r6, r3, #1
 8003c54:	9b08      	ldr	r3, [sp, #32]
 8003c56:	42b3      	cmp	r3, r6
 8003c58:	bfbf      	itttt	lt
 8003c5a:	9b08      	ldrlt	r3, [sp, #32]
 8003c5c:	9608      	strlt	r6, [sp, #32]
 8003c5e:	1af2      	sublt	r2, r6, r3
 8003c60:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8003c62:	bfb6      	itet	lt
 8003c64:	189b      	addlt	r3, r3, r2
 8003c66:	1b9e      	subge	r6, r3, r6
 8003c68:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8003c6a:	9b03      	ldr	r3, [sp, #12]
 8003c6c:	bfb8      	it	lt
 8003c6e:	2600      	movlt	r6, #0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bfb9      	ittee	lt
 8003c74:	9b05      	ldrlt	r3, [sp, #20]
 8003c76:	9a03      	ldrlt	r2, [sp, #12]
 8003c78:	9d05      	ldrge	r5, [sp, #20]
 8003c7a:	9b03      	ldrge	r3, [sp, #12]
 8003c7c:	bfbc      	itt	lt
 8003c7e:	1a9d      	sublt	r5, r3, r2
 8003c80:	2300      	movlt	r3, #0
 8003c82:	e73e      	b.n	8003b02 <_dtoa_r+0x70a>
 8003c84:	9e08      	ldr	r6, [sp, #32]
 8003c86:	9d05      	ldr	r5, [sp, #20]
 8003c88:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003c8a:	e745      	b.n	8003b18 <_dtoa_r+0x720>
 8003c8c:	9a08      	ldr	r2, [sp, #32]
 8003c8e:	e76e      	b.n	8003b6e <_dtoa_r+0x776>
 8003c90:	9b07      	ldr	r3, [sp, #28]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	dc19      	bgt.n	8003cca <_dtoa_r+0x8d2>
 8003c96:	9b00      	ldr	r3, [sp, #0]
 8003c98:	b9bb      	cbnz	r3, 8003cca <_dtoa_r+0x8d2>
 8003c9a:	9b01      	ldr	r3, [sp, #4]
 8003c9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ca0:	b99b      	cbnz	r3, 8003cca <_dtoa_r+0x8d2>
 8003ca2:	9b01      	ldr	r3, [sp, #4]
 8003ca4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ca8:	0d1b      	lsrs	r3, r3, #20
 8003caa:	051b      	lsls	r3, r3, #20
 8003cac:	b183      	cbz	r3, 8003cd0 <_dtoa_r+0x8d8>
 8003cae:	9b05      	ldr	r3, [sp, #20]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	9305      	str	r3, [sp, #20]
 8003cb4:	9b06      	ldr	r3, [sp, #24]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	9306      	str	r3, [sp, #24]
 8003cba:	f04f 0801 	mov.w	r8, #1
 8003cbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f47f af6d 	bne.w	8003ba0 <_dtoa_r+0x7a8>
 8003cc6:	2001      	movs	r0, #1
 8003cc8:	e772      	b.n	8003bb0 <_dtoa_r+0x7b8>
 8003cca:	f04f 0800 	mov.w	r8, #0
 8003cce:	e7f6      	b.n	8003cbe <_dtoa_r+0x8c6>
 8003cd0:	4698      	mov	r8, r3
 8003cd2:	e7f4      	b.n	8003cbe <_dtoa_r+0x8c6>
 8003cd4:	d080      	beq.n	8003bd8 <_dtoa_r+0x7e0>
 8003cd6:	9a05      	ldr	r2, [sp, #20]
 8003cd8:	331c      	adds	r3, #28
 8003cda:	441a      	add	r2, r3
 8003cdc:	9205      	str	r2, [sp, #20]
 8003cde:	9a06      	ldr	r2, [sp, #24]
 8003ce0:	441a      	add	r2, r3
 8003ce2:	441d      	add	r5, r3
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	e776      	b.n	8003bd6 <_dtoa_r+0x7de>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	e7f4      	b.n	8003cd6 <_dtoa_r+0x8de>
 8003cec:	9b03      	ldr	r3, [sp, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	dc36      	bgt.n	8003d60 <_dtoa_r+0x968>
 8003cf2:	9b07      	ldr	r3, [sp, #28]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	dd33      	ble.n	8003d60 <_dtoa_r+0x968>
 8003cf8:	9b03      	ldr	r3, [sp, #12]
 8003cfa:	9304      	str	r3, [sp, #16]
 8003cfc:	9b04      	ldr	r3, [sp, #16]
 8003cfe:	b963      	cbnz	r3, 8003d1a <_dtoa_r+0x922>
 8003d00:	4631      	mov	r1, r6
 8003d02:	2205      	movs	r2, #5
 8003d04:	4620      	mov	r0, r4
 8003d06:	f000 fbcc 	bl	80044a2 <__multadd>
 8003d0a:	4601      	mov	r1, r0
 8003d0c:	4606      	mov	r6, r0
 8003d0e:	4650      	mov	r0, sl
 8003d10:	f000 fd85 	bl	800481e <__mcmp>
 8003d14:	2800      	cmp	r0, #0
 8003d16:	f73f adb6 	bgt.w	8003886 <_dtoa_r+0x48e>
 8003d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d1c:	9d02      	ldr	r5, [sp, #8]
 8003d1e:	ea6f 0b03 	mvn.w	fp, r3
 8003d22:	2300      	movs	r3, #0
 8003d24:	9303      	str	r3, [sp, #12]
 8003d26:	4631      	mov	r1, r6
 8003d28:	4620      	mov	r0, r4
 8003d2a:	f000 fba3 	bl	8004474 <_Bfree>
 8003d2e:	2f00      	cmp	r7, #0
 8003d30:	f43f aea6 	beq.w	8003a80 <_dtoa_r+0x688>
 8003d34:	9b03      	ldr	r3, [sp, #12]
 8003d36:	b12b      	cbz	r3, 8003d44 <_dtoa_r+0x94c>
 8003d38:	42bb      	cmp	r3, r7
 8003d3a:	d003      	beq.n	8003d44 <_dtoa_r+0x94c>
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4620      	mov	r0, r4
 8003d40:	f000 fb98 	bl	8004474 <_Bfree>
 8003d44:	4639      	mov	r1, r7
 8003d46:	4620      	mov	r0, r4
 8003d48:	f000 fb94 	bl	8004474 <_Bfree>
 8003d4c:	e698      	b.n	8003a80 <_dtoa_r+0x688>
 8003d4e:	2600      	movs	r6, #0
 8003d50:	4637      	mov	r7, r6
 8003d52:	e7e2      	b.n	8003d1a <_dtoa_r+0x922>
 8003d54:	46bb      	mov	fp, r7
 8003d56:	4637      	mov	r7, r6
 8003d58:	e595      	b.n	8003886 <_dtoa_r+0x48e>
 8003d5a:	bf00      	nop
 8003d5c:	40240000 	.word	0x40240000
 8003d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d62:	bb93      	cbnz	r3, 8003dca <_dtoa_r+0x9d2>
 8003d64:	9b03      	ldr	r3, [sp, #12]
 8003d66:	9304      	str	r3, [sp, #16]
 8003d68:	9d02      	ldr	r5, [sp, #8]
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	4650      	mov	r0, sl
 8003d6e:	f7ff fab7 	bl	80032e0 <quorem>
 8003d72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003d76:	f805 9b01 	strb.w	r9, [r5], #1
 8003d7a:	9b02      	ldr	r3, [sp, #8]
 8003d7c:	9a04      	ldr	r2, [sp, #16]
 8003d7e:	1aeb      	subs	r3, r5, r3
 8003d80:	429a      	cmp	r2, r3
 8003d82:	f300 80dc 	bgt.w	8003f3e <_dtoa_r+0xb46>
 8003d86:	9b02      	ldr	r3, [sp, #8]
 8003d88:	2a01      	cmp	r2, #1
 8003d8a:	bfac      	ite	ge
 8003d8c:	189b      	addge	r3, r3, r2
 8003d8e:	3301      	addlt	r3, #1
 8003d90:	4698      	mov	r8, r3
 8003d92:	2300      	movs	r3, #0
 8003d94:	9303      	str	r3, [sp, #12]
 8003d96:	4651      	mov	r1, sl
 8003d98:	2201      	movs	r2, #1
 8003d9a:	4620      	mov	r0, r4
 8003d9c:	f000 fcee 	bl	800477c <__lshift>
 8003da0:	4631      	mov	r1, r6
 8003da2:	4682      	mov	sl, r0
 8003da4:	f000 fd3b 	bl	800481e <__mcmp>
 8003da8:	2800      	cmp	r0, #0
 8003daa:	f300 808d 	bgt.w	8003ec8 <_dtoa_r+0xad0>
 8003dae:	d103      	bne.n	8003db8 <_dtoa_r+0x9c0>
 8003db0:	f019 0f01 	tst.w	r9, #1
 8003db4:	f040 8088 	bne.w	8003ec8 <_dtoa_r+0xad0>
 8003db8:	4645      	mov	r5, r8
 8003dba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003dbe:	2b30      	cmp	r3, #48	; 0x30
 8003dc0:	f105 32ff 	add.w	r2, r5, #4294967295
 8003dc4:	d1af      	bne.n	8003d26 <_dtoa_r+0x92e>
 8003dc6:	4615      	mov	r5, r2
 8003dc8:	e7f7      	b.n	8003dba <_dtoa_r+0x9c2>
 8003dca:	9b03      	ldr	r3, [sp, #12]
 8003dcc:	9304      	str	r3, [sp, #16]
 8003dce:	2d00      	cmp	r5, #0
 8003dd0:	dd05      	ble.n	8003dde <_dtoa_r+0x9e6>
 8003dd2:	4639      	mov	r1, r7
 8003dd4:	462a      	mov	r2, r5
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	f000 fcd0 	bl	800477c <__lshift>
 8003ddc:	4607      	mov	r7, r0
 8003dde:	f1b8 0f00 	cmp.w	r8, #0
 8003de2:	d04c      	beq.n	8003e7e <_dtoa_r+0xa86>
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	4620      	mov	r0, r4
 8003de8:	f000 fb10 	bl	800440c <_Balloc>
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	3202      	adds	r2, #2
 8003df0:	4605      	mov	r5, r0
 8003df2:	0092      	lsls	r2, r2, #2
 8003df4:	f107 010c 	add.w	r1, r7, #12
 8003df8:	300c      	adds	r0, #12
 8003dfa:	f000 faef 	bl	80043dc <memcpy>
 8003dfe:	2201      	movs	r2, #1
 8003e00:	4629      	mov	r1, r5
 8003e02:	4620      	mov	r0, r4
 8003e04:	f000 fcba 	bl	800477c <__lshift>
 8003e08:	9b00      	ldr	r3, [sp, #0]
 8003e0a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003e0e:	9703      	str	r7, [sp, #12]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	4607      	mov	r7, r0
 8003e16:	9305      	str	r3, [sp, #20]
 8003e18:	4631      	mov	r1, r6
 8003e1a:	4650      	mov	r0, sl
 8003e1c:	f7ff fa60 	bl	80032e0 <quorem>
 8003e20:	9903      	ldr	r1, [sp, #12]
 8003e22:	4605      	mov	r5, r0
 8003e24:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003e28:	4650      	mov	r0, sl
 8003e2a:	f000 fcf8 	bl	800481e <__mcmp>
 8003e2e:	463a      	mov	r2, r7
 8003e30:	9000      	str	r0, [sp, #0]
 8003e32:	4631      	mov	r1, r6
 8003e34:	4620      	mov	r0, r4
 8003e36:	f000 fd0c 	bl	8004852 <__mdiff>
 8003e3a:	68c3      	ldr	r3, [r0, #12]
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	bb03      	cbnz	r3, 8003e82 <_dtoa_r+0xa8a>
 8003e40:	4601      	mov	r1, r0
 8003e42:	9006      	str	r0, [sp, #24]
 8003e44:	4650      	mov	r0, sl
 8003e46:	f000 fcea 	bl	800481e <__mcmp>
 8003e4a:	9a06      	ldr	r2, [sp, #24]
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	4611      	mov	r1, r2
 8003e50:	4620      	mov	r0, r4
 8003e52:	9306      	str	r3, [sp, #24]
 8003e54:	f000 fb0e 	bl	8004474 <_Bfree>
 8003e58:	9b06      	ldr	r3, [sp, #24]
 8003e5a:	b9a3      	cbnz	r3, 8003e86 <_dtoa_r+0xa8e>
 8003e5c:	9a07      	ldr	r2, [sp, #28]
 8003e5e:	b992      	cbnz	r2, 8003e86 <_dtoa_r+0xa8e>
 8003e60:	9a05      	ldr	r2, [sp, #20]
 8003e62:	b982      	cbnz	r2, 8003e86 <_dtoa_r+0xa8e>
 8003e64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003e68:	d029      	beq.n	8003ebe <_dtoa_r+0xac6>
 8003e6a:	9b00      	ldr	r3, [sp, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	dd01      	ble.n	8003e74 <_dtoa_r+0xa7c>
 8003e70:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003e74:	f108 0501 	add.w	r5, r8, #1
 8003e78:	f888 9000 	strb.w	r9, [r8]
 8003e7c:	e753      	b.n	8003d26 <_dtoa_r+0x92e>
 8003e7e:	4638      	mov	r0, r7
 8003e80:	e7c2      	b.n	8003e08 <_dtoa_r+0xa10>
 8003e82:	2301      	movs	r3, #1
 8003e84:	e7e3      	b.n	8003e4e <_dtoa_r+0xa56>
 8003e86:	9a00      	ldr	r2, [sp, #0]
 8003e88:	2a00      	cmp	r2, #0
 8003e8a:	db04      	blt.n	8003e96 <_dtoa_r+0xa9e>
 8003e8c:	d125      	bne.n	8003eda <_dtoa_r+0xae2>
 8003e8e:	9a07      	ldr	r2, [sp, #28]
 8003e90:	bb1a      	cbnz	r2, 8003eda <_dtoa_r+0xae2>
 8003e92:	9a05      	ldr	r2, [sp, #20]
 8003e94:	bb0a      	cbnz	r2, 8003eda <_dtoa_r+0xae2>
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	ddec      	ble.n	8003e74 <_dtoa_r+0xa7c>
 8003e9a:	4651      	mov	r1, sl
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	f000 fc6c 	bl	800477c <__lshift>
 8003ea4:	4631      	mov	r1, r6
 8003ea6:	4682      	mov	sl, r0
 8003ea8:	f000 fcb9 	bl	800481e <__mcmp>
 8003eac:	2800      	cmp	r0, #0
 8003eae:	dc03      	bgt.n	8003eb8 <_dtoa_r+0xac0>
 8003eb0:	d1e0      	bne.n	8003e74 <_dtoa_r+0xa7c>
 8003eb2:	f019 0f01 	tst.w	r9, #1
 8003eb6:	d0dd      	beq.n	8003e74 <_dtoa_r+0xa7c>
 8003eb8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003ebc:	d1d8      	bne.n	8003e70 <_dtoa_r+0xa78>
 8003ebe:	2339      	movs	r3, #57	; 0x39
 8003ec0:	f888 3000 	strb.w	r3, [r8]
 8003ec4:	f108 0801 	add.w	r8, r8, #1
 8003ec8:	4645      	mov	r5, r8
 8003eca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003ece:	2b39      	cmp	r3, #57	; 0x39
 8003ed0:	f105 32ff 	add.w	r2, r5, #4294967295
 8003ed4:	d03b      	beq.n	8003f4e <_dtoa_r+0xb56>
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	e040      	b.n	8003f5c <_dtoa_r+0xb64>
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f108 0501 	add.w	r5, r8, #1
 8003ee0:	dd05      	ble.n	8003eee <_dtoa_r+0xaf6>
 8003ee2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003ee6:	d0ea      	beq.n	8003ebe <_dtoa_r+0xac6>
 8003ee8:	f109 0901 	add.w	r9, r9, #1
 8003eec:	e7c4      	b.n	8003e78 <_dtoa_r+0xa80>
 8003eee:	9b02      	ldr	r3, [sp, #8]
 8003ef0:	9a04      	ldr	r2, [sp, #16]
 8003ef2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8003ef6:	1aeb      	subs	r3, r5, r3
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	46a8      	mov	r8, r5
 8003efc:	f43f af4b 	beq.w	8003d96 <_dtoa_r+0x99e>
 8003f00:	4651      	mov	r1, sl
 8003f02:	2300      	movs	r3, #0
 8003f04:	220a      	movs	r2, #10
 8003f06:	4620      	mov	r0, r4
 8003f08:	f000 facb 	bl	80044a2 <__multadd>
 8003f0c:	9b03      	ldr	r3, [sp, #12]
 8003f0e:	9903      	ldr	r1, [sp, #12]
 8003f10:	42bb      	cmp	r3, r7
 8003f12:	4682      	mov	sl, r0
 8003f14:	f04f 0300 	mov.w	r3, #0
 8003f18:	f04f 020a 	mov.w	r2, #10
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	d104      	bne.n	8003f2a <_dtoa_r+0xb32>
 8003f20:	f000 fabf 	bl	80044a2 <__multadd>
 8003f24:	9003      	str	r0, [sp, #12]
 8003f26:	4607      	mov	r7, r0
 8003f28:	e776      	b.n	8003e18 <_dtoa_r+0xa20>
 8003f2a:	f000 faba 	bl	80044a2 <__multadd>
 8003f2e:	2300      	movs	r3, #0
 8003f30:	9003      	str	r0, [sp, #12]
 8003f32:	220a      	movs	r2, #10
 8003f34:	4639      	mov	r1, r7
 8003f36:	4620      	mov	r0, r4
 8003f38:	f000 fab3 	bl	80044a2 <__multadd>
 8003f3c:	e7f3      	b.n	8003f26 <_dtoa_r+0xb2e>
 8003f3e:	4651      	mov	r1, sl
 8003f40:	2300      	movs	r3, #0
 8003f42:	220a      	movs	r2, #10
 8003f44:	4620      	mov	r0, r4
 8003f46:	f000 faac 	bl	80044a2 <__multadd>
 8003f4a:	4682      	mov	sl, r0
 8003f4c:	e70d      	b.n	8003d6a <_dtoa_r+0x972>
 8003f4e:	9b02      	ldr	r3, [sp, #8]
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d105      	bne.n	8003f60 <_dtoa_r+0xb68>
 8003f54:	9a02      	ldr	r2, [sp, #8]
 8003f56:	f10b 0b01 	add.w	fp, fp, #1
 8003f5a:	2331      	movs	r3, #49	; 0x31
 8003f5c:	7013      	strb	r3, [r2, #0]
 8003f5e:	e6e2      	b.n	8003d26 <_dtoa_r+0x92e>
 8003f60:	4615      	mov	r5, r2
 8003f62:	e7b2      	b.n	8003eca <_dtoa_r+0xad2>
 8003f64:	4b09      	ldr	r3, [pc, #36]	; (8003f8c <_dtoa_r+0xb94>)
 8003f66:	f7ff baae 	b.w	80034c6 <_dtoa_r+0xce>
 8003f6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f47f aa88 	bne.w	8003482 <_dtoa_r+0x8a>
 8003f72:	4b07      	ldr	r3, [pc, #28]	; (8003f90 <_dtoa_r+0xb98>)
 8003f74:	f7ff baa7 	b.w	80034c6 <_dtoa_r+0xce>
 8003f78:	9b04      	ldr	r3, [sp, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f73f aef4 	bgt.w	8003d68 <_dtoa_r+0x970>
 8003f80:	9b07      	ldr	r3, [sp, #28]
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	f77f aef0 	ble.w	8003d68 <_dtoa_r+0x970>
 8003f88:	e6b8      	b.n	8003cfc <_dtoa_r+0x904>
 8003f8a:	bf00      	nop
 8003f8c:	08005156 	.word	0x08005156
 8003f90:	08005178 	.word	0x08005178

08003f94 <_localeconv_r>:
 8003f94:	4b04      	ldr	r3, [pc, #16]	; (8003fa8 <_localeconv_r+0x14>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6a18      	ldr	r0, [r3, #32]
 8003f9a:	4b04      	ldr	r3, [pc, #16]	; (8003fac <_localeconv_r+0x18>)
 8003f9c:	2800      	cmp	r0, #0
 8003f9e:	bf08      	it	eq
 8003fa0:	4618      	moveq	r0, r3
 8003fa2:	30f0      	adds	r0, #240	; 0xf0
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000078 	.word	0x20000078
 8003fac:	2000057c 	.word	0x2000057c

08003fb0 <malloc>:
 8003fb0:	4b02      	ldr	r3, [pc, #8]	; (8003fbc <malloc+0xc>)
 8003fb2:	4601      	mov	r1, r0
 8003fb4:	6818      	ldr	r0, [r3, #0]
 8003fb6:	f000 b803 	b.w	8003fc0 <_malloc_r>
 8003fba:	bf00      	nop
 8003fbc:	20000078 	.word	0x20000078

08003fc0 <_malloc_r>:
 8003fc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc4:	f101 040b 	add.w	r4, r1, #11
 8003fc8:	2c16      	cmp	r4, #22
 8003fca:	4681      	mov	r9, r0
 8003fcc:	d907      	bls.n	8003fde <_malloc_r+0x1e>
 8003fce:	f034 0407 	bics.w	r4, r4, #7
 8003fd2:	d505      	bpl.n	8003fe0 <_malloc_r+0x20>
 8003fd4:	230c      	movs	r3, #12
 8003fd6:	f8c9 3000 	str.w	r3, [r9]
 8003fda:	2600      	movs	r6, #0
 8003fdc:	e131      	b.n	8004242 <_malloc_r+0x282>
 8003fde:	2410      	movs	r4, #16
 8003fe0:	428c      	cmp	r4, r1
 8003fe2:	d3f7      	bcc.n	8003fd4 <_malloc_r+0x14>
 8003fe4:	4648      	mov	r0, r9
 8003fe6:	f000 fa05 	bl	80043f4 <__malloc_lock>
 8003fea:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003fee:	4d9c      	ldr	r5, [pc, #624]	; (8004260 <_malloc_r+0x2a0>)
 8003ff0:	d236      	bcs.n	8004060 <_malloc_r+0xa0>
 8003ff2:	f104 0208 	add.w	r2, r4, #8
 8003ff6:	442a      	add	r2, r5
 8003ff8:	f1a2 0108 	sub.w	r1, r2, #8
 8003ffc:	6856      	ldr	r6, [r2, #4]
 8003ffe:	428e      	cmp	r6, r1
 8004000:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8004004:	d102      	bne.n	800400c <_malloc_r+0x4c>
 8004006:	68d6      	ldr	r6, [r2, #12]
 8004008:	42b2      	cmp	r2, r6
 800400a:	d010      	beq.n	800402e <_malloc_r+0x6e>
 800400c:	6873      	ldr	r3, [r6, #4]
 800400e:	68f2      	ldr	r2, [r6, #12]
 8004010:	68b1      	ldr	r1, [r6, #8]
 8004012:	f023 0303 	bic.w	r3, r3, #3
 8004016:	60ca      	str	r2, [r1, #12]
 8004018:	4433      	add	r3, r6
 800401a:	6091      	str	r1, [r2, #8]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	605a      	str	r2, [r3, #4]
 8004024:	4648      	mov	r0, r9
 8004026:	f000 f9eb 	bl	8004400 <__malloc_unlock>
 800402a:	3608      	adds	r6, #8
 800402c:	e109      	b.n	8004242 <_malloc_r+0x282>
 800402e:	3302      	adds	r3, #2
 8004030:	4a8c      	ldr	r2, [pc, #560]	; (8004264 <_malloc_r+0x2a4>)
 8004032:	692e      	ldr	r6, [r5, #16]
 8004034:	4296      	cmp	r6, r2
 8004036:	4611      	mov	r1, r2
 8004038:	d06d      	beq.n	8004116 <_malloc_r+0x156>
 800403a:	6870      	ldr	r0, [r6, #4]
 800403c:	f020 0003 	bic.w	r0, r0, #3
 8004040:	1b07      	subs	r7, r0, r4
 8004042:	2f0f      	cmp	r7, #15
 8004044:	dd47      	ble.n	80040d6 <_malloc_r+0x116>
 8004046:	1933      	adds	r3, r6, r4
 8004048:	f044 0401 	orr.w	r4, r4, #1
 800404c:	6074      	str	r4, [r6, #4]
 800404e:	616b      	str	r3, [r5, #20]
 8004050:	612b      	str	r3, [r5, #16]
 8004052:	60da      	str	r2, [r3, #12]
 8004054:	609a      	str	r2, [r3, #8]
 8004056:	f047 0201 	orr.w	r2, r7, #1
 800405a:	605a      	str	r2, [r3, #4]
 800405c:	5037      	str	r7, [r6, r0]
 800405e:	e7e1      	b.n	8004024 <_malloc_r+0x64>
 8004060:	0a63      	lsrs	r3, r4, #9
 8004062:	d02a      	beq.n	80040ba <_malloc_r+0xfa>
 8004064:	2b04      	cmp	r3, #4
 8004066:	d812      	bhi.n	800408e <_malloc_r+0xce>
 8004068:	09a3      	lsrs	r3, r4, #6
 800406a:	3338      	adds	r3, #56	; 0x38
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004072:	f1a2 0008 	sub.w	r0, r2, #8
 8004076:	6856      	ldr	r6, [r2, #4]
 8004078:	4286      	cmp	r6, r0
 800407a:	d006      	beq.n	800408a <_malloc_r+0xca>
 800407c:	6872      	ldr	r2, [r6, #4]
 800407e:	f022 0203 	bic.w	r2, r2, #3
 8004082:	1b11      	subs	r1, r2, r4
 8004084:	290f      	cmp	r1, #15
 8004086:	dd1c      	ble.n	80040c2 <_malloc_r+0x102>
 8004088:	3b01      	subs	r3, #1
 800408a:	3301      	adds	r3, #1
 800408c:	e7d0      	b.n	8004030 <_malloc_r+0x70>
 800408e:	2b14      	cmp	r3, #20
 8004090:	d801      	bhi.n	8004096 <_malloc_r+0xd6>
 8004092:	335b      	adds	r3, #91	; 0x5b
 8004094:	e7ea      	b.n	800406c <_malloc_r+0xac>
 8004096:	2b54      	cmp	r3, #84	; 0x54
 8004098:	d802      	bhi.n	80040a0 <_malloc_r+0xe0>
 800409a:	0b23      	lsrs	r3, r4, #12
 800409c:	336e      	adds	r3, #110	; 0x6e
 800409e:	e7e5      	b.n	800406c <_malloc_r+0xac>
 80040a0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80040a4:	d802      	bhi.n	80040ac <_malloc_r+0xec>
 80040a6:	0be3      	lsrs	r3, r4, #15
 80040a8:	3377      	adds	r3, #119	; 0x77
 80040aa:	e7df      	b.n	800406c <_malloc_r+0xac>
 80040ac:	f240 5254 	movw	r2, #1364	; 0x554
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d804      	bhi.n	80040be <_malloc_r+0xfe>
 80040b4:	0ca3      	lsrs	r3, r4, #18
 80040b6:	337c      	adds	r3, #124	; 0x7c
 80040b8:	e7d8      	b.n	800406c <_malloc_r+0xac>
 80040ba:	233f      	movs	r3, #63	; 0x3f
 80040bc:	e7d6      	b.n	800406c <_malloc_r+0xac>
 80040be:	237e      	movs	r3, #126	; 0x7e
 80040c0:	e7d4      	b.n	800406c <_malloc_r+0xac>
 80040c2:	2900      	cmp	r1, #0
 80040c4:	68f1      	ldr	r1, [r6, #12]
 80040c6:	db04      	blt.n	80040d2 <_malloc_r+0x112>
 80040c8:	68b3      	ldr	r3, [r6, #8]
 80040ca:	60d9      	str	r1, [r3, #12]
 80040cc:	608b      	str	r3, [r1, #8]
 80040ce:	18b3      	adds	r3, r6, r2
 80040d0:	e7a4      	b.n	800401c <_malloc_r+0x5c>
 80040d2:	460e      	mov	r6, r1
 80040d4:	e7d0      	b.n	8004078 <_malloc_r+0xb8>
 80040d6:	2f00      	cmp	r7, #0
 80040d8:	616a      	str	r2, [r5, #20]
 80040da:	612a      	str	r2, [r5, #16]
 80040dc:	db05      	blt.n	80040ea <_malloc_r+0x12a>
 80040de:	4430      	add	r0, r6
 80040e0:	6843      	ldr	r3, [r0, #4]
 80040e2:	f043 0301 	orr.w	r3, r3, #1
 80040e6:	6043      	str	r3, [r0, #4]
 80040e8:	e79c      	b.n	8004024 <_malloc_r+0x64>
 80040ea:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80040ee:	d244      	bcs.n	800417a <_malloc_r+0x1ba>
 80040f0:	08c0      	lsrs	r0, r0, #3
 80040f2:	1087      	asrs	r7, r0, #2
 80040f4:	2201      	movs	r2, #1
 80040f6:	fa02 f707 	lsl.w	r7, r2, r7
 80040fa:	686a      	ldr	r2, [r5, #4]
 80040fc:	3001      	adds	r0, #1
 80040fe:	433a      	orrs	r2, r7
 8004100:	606a      	str	r2, [r5, #4]
 8004102:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004106:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800410a:	60b7      	str	r7, [r6, #8]
 800410c:	3a08      	subs	r2, #8
 800410e:	60f2      	str	r2, [r6, #12]
 8004110:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8004114:	60fe      	str	r6, [r7, #12]
 8004116:	2001      	movs	r0, #1
 8004118:	109a      	asrs	r2, r3, #2
 800411a:	fa00 f202 	lsl.w	r2, r0, r2
 800411e:	6868      	ldr	r0, [r5, #4]
 8004120:	4282      	cmp	r2, r0
 8004122:	f200 80a1 	bhi.w	8004268 <_malloc_r+0x2a8>
 8004126:	4202      	tst	r2, r0
 8004128:	d106      	bne.n	8004138 <_malloc_r+0x178>
 800412a:	f023 0303 	bic.w	r3, r3, #3
 800412e:	0052      	lsls	r2, r2, #1
 8004130:	4202      	tst	r2, r0
 8004132:	f103 0304 	add.w	r3, r3, #4
 8004136:	d0fa      	beq.n	800412e <_malloc_r+0x16e>
 8004138:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800413c:	46e0      	mov	r8, ip
 800413e:	469e      	mov	lr, r3
 8004140:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8004144:	4546      	cmp	r6, r8
 8004146:	d153      	bne.n	80041f0 <_malloc_r+0x230>
 8004148:	f10e 0e01 	add.w	lr, lr, #1
 800414c:	f01e 0f03 	tst.w	lr, #3
 8004150:	f108 0808 	add.w	r8, r8, #8
 8004154:	d1f4      	bne.n	8004140 <_malloc_r+0x180>
 8004156:	0798      	lsls	r0, r3, #30
 8004158:	d179      	bne.n	800424e <_malloc_r+0x28e>
 800415a:	686b      	ldr	r3, [r5, #4]
 800415c:	ea23 0302 	bic.w	r3, r3, r2
 8004160:	606b      	str	r3, [r5, #4]
 8004162:	6868      	ldr	r0, [r5, #4]
 8004164:	0052      	lsls	r2, r2, #1
 8004166:	4282      	cmp	r2, r0
 8004168:	d87e      	bhi.n	8004268 <_malloc_r+0x2a8>
 800416a:	2a00      	cmp	r2, #0
 800416c:	d07c      	beq.n	8004268 <_malloc_r+0x2a8>
 800416e:	4673      	mov	r3, lr
 8004170:	4202      	tst	r2, r0
 8004172:	d1e1      	bne.n	8004138 <_malloc_r+0x178>
 8004174:	3304      	adds	r3, #4
 8004176:	0052      	lsls	r2, r2, #1
 8004178:	e7fa      	b.n	8004170 <_malloc_r+0x1b0>
 800417a:	0a42      	lsrs	r2, r0, #9
 800417c:	2a04      	cmp	r2, #4
 800417e:	d815      	bhi.n	80041ac <_malloc_r+0x1ec>
 8004180:	0982      	lsrs	r2, r0, #6
 8004182:	3238      	adds	r2, #56	; 0x38
 8004184:	1c57      	adds	r7, r2, #1
 8004186:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800418a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800418e:	45be      	cmp	lr, r7
 8004190:	d126      	bne.n	80041e0 <_malloc_r+0x220>
 8004192:	2001      	movs	r0, #1
 8004194:	1092      	asrs	r2, r2, #2
 8004196:	fa00 f202 	lsl.w	r2, r0, r2
 800419a:	6868      	ldr	r0, [r5, #4]
 800419c:	4310      	orrs	r0, r2
 800419e:	6068      	str	r0, [r5, #4]
 80041a0:	f8c6 e00c 	str.w	lr, [r6, #12]
 80041a4:	60b7      	str	r7, [r6, #8]
 80041a6:	f8ce 6008 	str.w	r6, [lr, #8]
 80041aa:	e7b3      	b.n	8004114 <_malloc_r+0x154>
 80041ac:	2a14      	cmp	r2, #20
 80041ae:	d801      	bhi.n	80041b4 <_malloc_r+0x1f4>
 80041b0:	325b      	adds	r2, #91	; 0x5b
 80041b2:	e7e7      	b.n	8004184 <_malloc_r+0x1c4>
 80041b4:	2a54      	cmp	r2, #84	; 0x54
 80041b6:	d802      	bhi.n	80041be <_malloc_r+0x1fe>
 80041b8:	0b02      	lsrs	r2, r0, #12
 80041ba:	326e      	adds	r2, #110	; 0x6e
 80041bc:	e7e2      	b.n	8004184 <_malloc_r+0x1c4>
 80041be:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80041c2:	d802      	bhi.n	80041ca <_malloc_r+0x20a>
 80041c4:	0bc2      	lsrs	r2, r0, #15
 80041c6:	3277      	adds	r2, #119	; 0x77
 80041c8:	e7dc      	b.n	8004184 <_malloc_r+0x1c4>
 80041ca:	f240 5754 	movw	r7, #1364	; 0x554
 80041ce:	42ba      	cmp	r2, r7
 80041d0:	bf9a      	itte	ls
 80041d2:	0c82      	lsrls	r2, r0, #18
 80041d4:	327c      	addls	r2, #124	; 0x7c
 80041d6:	227e      	movhi	r2, #126	; 0x7e
 80041d8:	e7d4      	b.n	8004184 <_malloc_r+0x1c4>
 80041da:	68bf      	ldr	r7, [r7, #8]
 80041dc:	45be      	cmp	lr, r7
 80041de:	d004      	beq.n	80041ea <_malloc_r+0x22a>
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	f022 0203 	bic.w	r2, r2, #3
 80041e6:	4290      	cmp	r0, r2
 80041e8:	d3f7      	bcc.n	80041da <_malloc_r+0x21a>
 80041ea:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80041ee:	e7d7      	b.n	80041a0 <_malloc_r+0x1e0>
 80041f0:	6870      	ldr	r0, [r6, #4]
 80041f2:	68f7      	ldr	r7, [r6, #12]
 80041f4:	f020 0003 	bic.w	r0, r0, #3
 80041f8:	eba0 0a04 	sub.w	sl, r0, r4
 80041fc:	f1ba 0f0f 	cmp.w	sl, #15
 8004200:	dd10      	ble.n	8004224 <_malloc_r+0x264>
 8004202:	68b2      	ldr	r2, [r6, #8]
 8004204:	1933      	adds	r3, r6, r4
 8004206:	f044 0401 	orr.w	r4, r4, #1
 800420a:	6074      	str	r4, [r6, #4]
 800420c:	60d7      	str	r7, [r2, #12]
 800420e:	60ba      	str	r2, [r7, #8]
 8004210:	f04a 0201 	orr.w	r2, sl, #1
 8004214:	616b      	str	r3, [r5, #20]
 8004216:	612b      	str	r3, [r5, #16]
 8004218:	60d9      	str	r1, [r3, #12]
 800421a:	6099      	str	r1, [r3, #8]
 800421c:	605a      	str	r2, [r3, #4]
 800421e:	f846 a000 	str.w	sl, [r6, r0]
 8004222:	e6ff      	b.n	8004024 <_malloc_r+0x64>
 8004224:	f1ba 0f00 	cmp.w	sl, #0
 8004228:	db0f      	blt.n	800424a <_malloc_r+0x28a>
 800422a:	4430      	add	r0, r6
 800422c:	6843      	ldr	r3, [r0, #4]
 800422e:	f043 0301 	orr.w	r3, r3, #1
 8004232:	6043      	str	r3, [r0, #4]
 8004234:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8004238:	4648      	mov	r0, r9
 800423a:	60df      	str	r7, [r3, #12]
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	f000 f8df 	bl	8004400 <__malloc_unlock>
 8004242:	4630      	mov	r0, r6
 8004244:	b003      	add	sp, #12
 8004246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800424a:	463e      	mov	r6, r7
 800424c:	e77a      	b.n	8004144 <_malloc_r+0x184>
 800424e:	f85c 0908 	ldr.w	r0, [ip], #-8
 8004252:	4584      	cmp	ip, r0
 8004254:	f103 33ff 	add.w	r3, r3, #4294967295
 8004258:	f43f af7d 	beq.w	8004156 <_malloc_r+0x196>
 800425c:	e781      	b.n	8004162 <_malloc_r+0x1a2>
 800425e:	bf00      	nop
 8004260:	2000016c 	.word	0x2000016c
 8004264:	20000174 	.word	0x20000174
 8004268:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800426c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004270:	f026 0603 	bic.w	r6, r6, #3
 8004274:	42b4      	cmp	r4, r6
 8004276:	d803      	bhi.n	8004280 <_malloc_r+0x2c0>
 8004278:	1b33      	subs	r3, r6, r4
 800427a:	2b0f      	cmp	r3, #15
 800427c:	f300 8096 	bgt.w	80043ac <_malloc_r+0x3ec>
 8004280:	4a4f      	ldr	r2, [pc, #316]	; (80043c0 <_malloc_r+0x400>)
 8004282:	6817      	ldr	r7, [r2, #0]
 8004284:	4a4f      	ldr	r2, [pc, #316]	; (80043c4 <_malloc_r+0x404>)
 8004286:	6811      	ldr	r1, [r2, #0]
 8004288:	3710      	adds	r7, #16
 800428a:	3101      	adds	r1, #1
 800428c:	eb0b 0306 	add.w	r3, fp, r6
 8004290:	4427      	add	r7, r4
 8004292:	d005      	beq.n	80042a0 <_malloc_r+0x2e0>
 8004294:	494c      	ldr	r1, [pc, #304]	; (80043c8 <_malloc_r+0x408>)
 8004296:	3901      	subs	r1, #1
 8004298:	440f      	add	r7, r1
 800429a:	3101      	adds	r1, #1
 800429c:	4249      	negs	r1, r1
 800429e:	400f      	ands	r7, r1
 80042a0:	4639      	mov	r1, r7
 80042a2:	4648      	mov	r0, r9
 80042a4:	9201      	str	r2, [sp, #4]
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	f000 fb80 	bl	80049ac <_sbrk_r>
 80042ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80042b0:	4680      	mov	r8, r0
 80042b2:	d056      	beq.n	8004362 <_malloc_r+0x3a2>
 80042b4:	9b00      	ldr	r3, [sp, #0]
 80042b6:	9a01      	ldr	r2, [sp, #4]
 80042b8:	4283      	cmp	r3, r0
 80042ba:	d901      	bls.n	80042c0 <_malloc_r+0x300>
 80042bc:	45ab      	cmp	fp, r5
 80042be:	d150      	bne.n	8004362 <_malloc_r+0x3a2>
 80042c0:	4842      	ldr	r0, [pc, #264]	; (80043cc <_malloc_r+0x40c>)
 80042c2:	6801      	ldr	r1, [r0, #0]
 80042c4:	4543      	cmp	r3, r8
 80042c6:	eb07 0e01 	add.w	lr, r7, r1
 80042ca:	f8c0 e000 	str.w	lr, [r0]
 80042ce:	4940      	ldr	r1, [pc, #256]	; (80043d0 <_malloc_r+0x410>)
 80042d0:	4682      	mov	sl, r0
 80042d2:	d113      	bne.n	80042fc <_malloc_r+0x33c>
 80042d4:	420b      	tst	r3, r1
 80042d6:	d111      	bne.n	80042fc <_malloc_r+0x33c>
 80042d8:	68ab      	ldr	r3, [r5, #8]
 80042da:	443e      	add	r6, r7
 80042dc:	f046 0601 	orr.w	r6, r6, #1
 80042e0:	605e      	str	r6, [r3, #4]
 80042e2:	4a3c      	ldr	r2, [pc, #240]	; (80043d4 <_malloc_r+0x414>)
 80042e4:	f8da 3000 	ldr.w	r3, [sl]
 80042e8:	6811      	ldr	r1, [r2, #0]
 80042ea:	428b      	cmp	r3, r1
 80042ec:	bf88      	it	hi
 80042ee:	6013      	strhi	r3, [r2, #0]
 80042f0:	4a39      	ldr	r2, [pc, #228]	; (80043d8 <_malloc_r+0x418>)
 80042f2:	6811      	ldr	r1, [r2, #0]
 80042f4:	428b      	cmp	r3, r1
 80042f6:	bf88      	it	hi
 80042f8:	6013      	strhi	r3, [r2, #0]
 80042fa:	e032      	b.n	8004362 <_malloc_r+0x3a2>
 80042fc:	6810      	ldr	r0, [r2, #0]
 80042fe:	3001      	adds	r0, #1
 8004300:	bf1b      	ittet	ne
 8004302:	eba8 0303 	subne.w	r3, r8, r3
 8004306:	4473      	addne	r3, lr
 8004308:	f8c2 8000 	streq.w	r8, [r2]
 800430c:	f8ca 3000 	strne.w	r3, [sl]
 8004310:	f018 0007 	ands.w	r0, r8, #7
 8004314:	bf1c      	itt	ne
 8004316:	f1c0 0008 	rsbne	r0, r0, #8
 800431a:	4480      	addne	r8, r0
 800431c:	4b2a      	ldr	r3, [pc, #168]	; (80043c8 <_malloc_r+0x408>)
 800431e:	4447      	add	r7, r8
 8004320:	4418      	add	r0, r3
 8004322:	400f      	ands	r7, r1
 8004324:	1bc7      	subs	r7, r0, r7
 8004326:	4639      	mov	r1, r7
 8004328:	4648      	mov	r0, r9
 800432a:	f000 fb3f 	bl	80049ac <_sbrk_r>
 800432e:	1c43      	adds	r3, r0, #1
 8004330:	bf08      	it	eq
 8004332:	4640      	moveq	r0, r8
 8004334:	f8da 3000 	ldr.w	r3, [sl]
 8004338:	f8c5 8008 	str.w	r8, [r5, #8]
 800433c:	bf08      	it	eq
 800433e:	2700      	moveq	r7, #0
 8004340:	eba0 0008 	sub.w	r0, r0, r8
 8004344:	443b      	add	r3, r7
 8004346:	4407      	add	r7, r0
 8004348:	f047 0701 	orr.w	r7, r7, #1
 800434c:	45ab      	cmp	fp, r5
 800434e:	f8ca 3000 	str.w	r3, [sl]
 8004352:	f8c8 7004 	str.w	r7, [r8, #4]
 8004356:	d0c4      	beq.n	80042e2 <_malloc_r+0x322>
 8004358:	2e0f      	cmp	r6, #15
 800435a:	d810      	bhi.n	800437e <_malloc_r+0x3be>
 800435c:	2301      	movs	r3, #1
 800435e:	f8c8 3004 	str.w	r3, [r8, #4]
 8004362:	68ab      	ldr	r3, [r5, #8]
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	f022 0203 	bic.w	r2, r2, #3
 800436a:	4294      	cmp	r4, r2
 800436c:	eba2 0304 	sub.w	r3, r2, r4
 8004370:	d801      	bhi.n	8004376 <_malloc_r+0x3b6>
 8004372:	2b0f      	cmp	r3, #15
 8004374:	dc1a      	bgt.n	80043ac <_malloc_r+0x3ec>
 8004376:	4648      	mov	r0, r9
 8004378:	f000 f842 	bl	8004400 <__malloc_unlock>
 800437c:	e62d      	b.n	8003fda <_malloc_r+0x1a>
 800437e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004382:	3e0c      	subs	r6, #12
 8004384:	f026 0607 	bic.w	r6, r6, #7
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	4333      	orrs	r3, r6
 800438e:	f8cb 3004 	str.w	r3, [fp, #4]
 8004392:	eb0b 0306 	add.w	r3, fp, r6
 8004396:	2205      	movs	r2, #5
 8004398:	2e0f      	cmp	r6, #15
 800439a:	605a      	str	r2, [r3, #4]
 800439c:	609a      	str	r2, [r3, #8]
 800439e:	d9a0      	bls.n	80042e2 <_malloc_r+0x322>
 80043a0:	f10b 0108 	add.w	r1, fp, #8
 80043a4:	4648      	mov	r0, r9
 80043a6:	f000 fc0f 	bl	8004bc8 <_free_r>
 80043aa:	e79a      	b.n	80042e2 <_malloc_r+0x322>
 80043ac:	68ae      	ldr	r6, [r5, #8]
 80043ae:	f044 0201 	orr.w	r2, r4, #1
 80043b2:	4434      	add	r4, r6
 80043b4:	f043 0301 	orr.w	r3, r3, #1
 80043b8:	6072      	str	r2, [r6, #4]
 80043ba:	60ac      	str	r4, [r5, #8]
 80043bc:	6063      	str	r3, [r4, #4]
 80043be:	e631      	b.n	8004024 <_malloc_r+0x64>
 80043c0:	20000740 	.word	0x20000740
 80043c4:	20000574 	.word	0x20000574
 80043c8:	00000080 	.word	0x00000080
 80043cc:	20000710 	.word	0x20000710
 80043d0:	0000007f 	.word	0x0000007f
 80043d4:	20000738 	.word	0x20000738
 80043d8:	2000073c 	.word	0x2000073c

080043dc <memcpy>:
 80043dc:	b510      	push	{r4, lr}
 80043de:	1e43      	subs	r3, r0, #1
 80043e0:	440a      	add	r2, r1
 80043e2:	4291      	cmp	r1, r2
 80043e4:	d100      	bne.n	80043e8 <memcpy+0xc>
 80043e6:	bd10      	pop	{r4, pc}
 80043e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043f0:	e7f7      	b.n	80043e2 <memcpy+0x6>
	...

080043f4 <__malloc_lock>:
 80043f4:	4801      	ldr	r0, [pc, #4]	; (80043fc <__malloc_lock+0x8>)
 80043f6:	f000 bca3 	b.w	8004d40 <__retarget_lock_acquire_recursive>
 80043fa:	bf00      	nop
 80043fc:	2000075c 	.word	0x2000075c

08004400 <__malloc_unlock>:
 8004400:	4801      	ldr	r0, [pc, #4]	; (8004408 <__malloc_unlock+0x8>)
 8004402:	f000 bc9e 	b.w	8004d42 <__retarget_lock_release_recursive>
 8004406:	bf00      	nop
 8004408:	2000075c 	.word	0x2000075c

0800440c <_Balloc>:
 800440c:	b570      	push	{r4, r5, r6, lr}
 800440e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004410:	4604      	mov	r4, r0
 8004412:	460e      	mov	r6, r1
 8004414:	b93d      	cbnz	r5, 8004426 <_Balloc+0x1a>
 8004416:	2010      	movs	r0, #16
 8004418:	f7ff fdca 	bl	8003fb0 <malloc>
 800441c:	6260      	str	r0, [r4, #36]	; 0x24
 800441e:	6045      	str	r5, [r0, #4]
 8004420:	6085      	str	r5, [r0, #8]
 8004422:	6005      	str	r5, [r0, #0]
 8004424:	60c5      	str	r5, [r0, #12]
 8004426:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004428:	68eb      	ldr	r3, [r5, #12]
 800442a:	b183      	cbz	r3, 800444e <_Balloc+0x42>
 800442c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004434:	b9b8      	cbnz	r0, 8004466 <_Balloc+0x5a>
 8004436:	2101      	movs	r1, #1
 8004438:	fa01 f506 	lsl.w	r5, r1, r6
 800443c:	1d6a      	adds	r2, r5, #5
 800443e:	0092      	lsls	r2, r2, #2
 8004440:	4620      	mov	r0, r4
 8004442:	f000 fb3d 	bl	8004ac0 <_calloc_r>
 8004446:	b160      	cbz	r0, 8004462 <_Balloc+0x56>
 8004448:	6046      	str	r6, [r0, #4]
 800444a:	6085      	str	r5, [r0, #8]
 800444c:	e00e      	b.n	800446c <_Balloc+0x60>
 800444e:	2221      	movs	r2, #33	; 0x21
 8004450:	2104      	movs	r1, #4
 8004452:	4620      	mov	r0, r4
 8004454:	f000 fb34 	bl	8004ac0 <_calloc_r>
 8004458:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800445a:	60e8      	str	r0, [r5, #12]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1e4      	bne.n	800442c <_Balloc+0x20>
 8004462:	2000      	movs	r0, #0
 8004464:	bd70      	pop	{r4, r5, r6, pc}
 8004466:	6802      	ldr	r2, [r0, #0]
 8004468:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800446c:	2300      	movs	r3, #0
 800446e:	6103      	str	r3, [r0, #16]
 8004470:	60c3      	str	r3, [r0, #12]
 8004472:	bd70      	pop	{r4, r5, r6, pc}

08004474 <_Bfree>:
 8004474:	b570      	push	{r4, r5, r6, lr}
 8004476:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004478:	4606      	mov	r6, r0
 800447a:	460d      	mov	r5, r1
 800447c:	b93c      	cbnz	r4, 800448e <_Bfree+0x1a>
 800447e:	2010      	movs	r0, #16
 8004480:	f7ff fd96 	bl	8003fb0 <malloc>
 8004484:	6270      	str	r0, [r6, #36]	; 0x24
 8004486:	6044      	str	r4, [r0, #4]
 8004488:	6084      	str	r4, [r0, #8]
 800448a:	6004      	str	r4, [r0, #0]
 800448c:	60c4      	str	r4, [r0, #12]
 800448e:	b13d      	cbz	r5, 80044a0 <_Bfree+0x2c>
 8004490:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004492:	686a      	ldr	r2, [r5, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800449a:	6029      	str	r1, [r5, #0]
 800449c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80044a0:	bd70      	pop	{r4, r5, r6, pc}

080044a2 <__multadd>:
 80044a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044a6:	690d      	ldr	r5, [r1, #16]
 80044a8:	461f      	mov	r7, r3
 80044aa:	4606      	mov	r6, r0
 80044ac:	460c      	mov	r4, r1
 80044ae:	f101 0e14 	add.w	lr, r1, #20
 80044b2:	2300      	movs	r3, #0
 80044b4:	f8de 0000 	ldr.w	r0, [lr]
 80044b8:	b281      	uxth	r1, r0
 80044ba:	fb02 7101 	mla	r1, r2, r1, r7
 80044be:	0c0f      	lsrs	r7, r1, #16
 80044c0:	0c00      	lsrs	r0, r0, #16
 80044c2:	fb02 7000 	mla	r0, r2, r0, r7
 80044c6:	b289      	uxth	r1, r1
 80044c8:	3301      	adds	r3, #1
 80044ca:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80044ce:	429d      	cmp	r5, r3
 80044d0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80044d4:	f84e 1b04 	str.w	r1, [lr], #4
 80044d8:	dcec      	bgt.n	80044b4 <__multadd+0x12>
 80044da:	b1d7      	cbz	r7, 8004512 <__multadd+0x70>
 80044dc:	68a3      	ldr	r3, [r4, #8]
 80044de:	429d      	cmp	r5, r3
 80044e0:	db12      	blt.n	8004508 <__multadd+0x66>
 80044e2:	6861      	ldr	r1, [r4, #4]
 80044e4:	4630      	mov	r0, r6
 80044e6:	3101      	adds	r1, #1
 80044e8:	f7ff ff90 	bl	800440c <_Balloc>
 80044ec:	6922      	ldr	r2, [r4, #16]
 80044ee:	3202      	adds	r2, #2
 80044f0:	f104 010c 	add.w	r1, r4, #12
 80044f4:	4680      	mov	r8, r0
 80044f6:	0092      	lsls	r2, r2, #2
 80044f8:	300c      	adds	r0, #12
 80044fa:	f7ff ff6f 	bl	80043dc <memcpy>
 80044fe:	4621      	mov	r1, r4
 8004500:	4630      	mov	r0, r6
 8004502:	f7ff ffb7 	bl	8004474 <_Bfree>
 8004506:	4644      	mov	r4, r8
 8004508:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800450c:	3501      	adds	r5, #1
 800450e:	615f      	str	r7, [r3, #20]
 8004510:	6125      	str	r5, [r4, #16]
 8004512:	4620      	mov	r0, r4
 8004514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004518 <__hi0bits>:
 8004518:	0c02      	lsrs	r2, r0, #16
 800451a:	0412      	lsls	r2, r2, #16
 800451c:	4603      	mov	r3, r0
 800451e:	b9b2      	cbnz	r2, 800454e <__hi0bits+0x36>
 8004520:	0403      	lsls	r3, r0, #16
 8004522:	2010      	movs	r0, #16
 8004524:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004528:	bf04      	itt	eq
 800452a:	021b      	lsleq	r3, r3, #8
 800452c:	3008      	addeq	r0, #8
 800452e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004532:	bf04      	itt	eq
 8004534:	011b      	lsleq	r3, r3, #4
 8004536:	3004      	addeq	r0, #4
 8004538:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800453c:	bf04      	itt	eq
 800453e:	009b      	lsleq	r3, r3, #2
 8004540:	3002      	addeq	r0, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	db06      	blt.n	8004554 <__hi0bits+0x3c>
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	d503      	bpl.n	8004552 <__hi0bits+0x3a>
 800454a:	3001      	adds	r0, #1
 800454c:	4770      	bx	lr
 800454e:	2000      	movs	r0, #0
 8004550:	e7e8      	b.n	8004524 <__hi0bits+0xc>
 8004552:	2020      	movs	r0, #32
 8004554:	4770      	bx	lr

08004556 <__lo0bits>:
 8004556:	6803      	ldr	r3, [r0, #0]
 8004558:	f013 0207 	ands.w	r2, r3, #7
 800455c:	4601      	mov	r1, r0
 800455e:	d00b      	beq.n	8004578 <__lo0bits+0x22>
 8004560:	07da      	lsls	r2, r3, #31
 8004562:	d423      	bmi.n	80045ac <__lo0bits+0x56>
 8004564:	0798      	lsls	r0, r3, #30
 8004566:	bf49      	itett	mi
 8004568:	085b      	lsrmi	r3, r3, #1
 800456a:	089b      	lsrpl	r3, r3, #2
 800456c:	2001      	movmi	r0, #1
 800456e:	600b      	strmi	r3, [r1, #0]
 8004570:	bf5c      	itt	pl
 8004572:	600b      	strpl	r3, [r1, #0]
 8004574:	2002      	movpl	r0, #2
 8004576:	4770      	bx	lr
 8004578:	b298      	uxth	r0, r3
 800457a:	b9a8      	cbnz	r0, 80045a8 <__lo0bits+0x52>
 800457c:	0c1b      	lsrs	r3, r3, #16
 800457e:	2010      	movs	r0, #16
 8004580:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004584:	bf04      	itt	eq
 8004586:	0a1b      	lsreq	r3, r3, #8
 8004588:	3008      	addeq	r0, #8
 800458a:	071a      	lsls	r2, r3, #28
 800458c:	bf04      	itt	eq
 800458e:	091b      	lsreq	r3, r3, #4
 8004590:	3004      	addeq	r0, #4
 8004592:	079a      	lsls	r2, r3, #30
 8004594:	bf04      	itt	eq
 8004596:	089b      	lsreq	r3, r3, #2
 8004598:	3002      	addeq	r0, #2
 800459a:	07da      	lsls	r2, r3, #31
 800459c:	d402      	bmi.n	80045a4 <__lo0bits+0x4e>
 800459e:	085b      	lsrs	r3, r3, #1
 80045a0:	d006      	beq.n	80045b0 <__lo0bits+0x5a>
 80045a2:	3001      	adds	r0, #1
 80045a4:	600b      	str	r3, [r1, #0]
 80045a6:	4770      	bx	lr
 80045a8:	4610      	mov	r0, r2
 80045aa:	e7e9      	b.n	8004580 <__lo0bits+0x2a>
 80045ac:	2000      	movs	r0, #0
 80045ae:	4770      	bx	lr
 80045b0:	2020      	movs	r0, #32
 80045b2:	4770      	bx	lr

080045b4 <__i2b>:
 80045b4:	b510      	push	{r4, lr}
 80045b6:	460c      	mov	r4, r1
 80045b8:	2101      	movs	r1, #1
 80045ba:	f7ff ff27 	bl	800440c <_Balloc>
 80045be:	2201      	movs	r2, #1
 80045c0:	6144      	str	r4, [r0, #20]
 80045c2:	6102      	str	r2, [r0, #16]
 80045c4:	bd10      	pop	{r4, pc}

080045c6 <__multiply>:
 80045c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ca:	4614      	mov	r4, r2
 80045cc:	690a      	ldr	r2, [r1, #16]
 80045ce:	6923      	ldr	r3, [r4, #16]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	bfb8      	it	lt
 80045d4:	460b      	movlt	r3, r1
 80045d6:	4689      	mov	r9, r1
 80045d8:	bfbc      	itt	lt
 80045da:	46a1      	movlt	r9, r4
 80045dc:	461c      	movlt	r4, r3
 80045de:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80045e2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80045e6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80045ea:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80045ee:	eb07 060a 	add.w	r6, r7, sl
 80045f2:	429e      	cmp	r6, r3
 80045f4:	bfc8      	it	gt
 80045f6:	3101      	addgt	r1, #1
 80045f8:	f7ff ff08 	bl	800440c <_Balloc>
 80045fc:	f100 0514 	add.w	r5, r0, #20
 8004600:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004604:	462b      	mov	r3, r5
 8004606:	2200      	movs	r2, #0
 8004608:	4543      	cmp	r3, r8
 800460a:	d316      	bcc.n	800463a <__multiply+0x74>
 800460c:	f104 0214 	add.w	r2, r4, #20
 8004610:	f109 0114 	add.w	r1, r9, #20
 8004614:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8004618:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800461c:	9301      	str	r3, [sp, #4]
 800461e:	9c01      	ldr	r4, [sp, #4]
 8004620:	4294      	cmp	r4, r2
 8004622:	4613      	mov	r3, r2
 8004624:	d80c      	bhi.n	8004640 <__multiply+0x7a>
 8004626:	2e00      	cmp	r6, #0
 8004628:	dd03      	ble.n	8004632 <__multiply+0x6c>
 800462a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800462e:	2b00      	cmp	r3, #0
 8004630:	d054      	beq.n	80046dc <__multiply+0x116>
 8004632:	6106      	str	r6, [r0, #16]
 8004634:	b003      	add	sp, #12
 8004636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800463a:	f843 2b04 	str.w	r2, [r3], #4
 800463e:	e7e3      	b.n	8004608 <__multiply+0x42>
 8004640:	f8b3 a000 	ldrh.w	sl, [r3]
 8004644:	3204      	adds	r2, #4
 8004646:	f1ba 0f00 	cmp.w	sl, #0
 800464a:	d020      	beq.n	800468e <__multiply+0xc8>
 800464c:	46ae      	mov	lr, r5
 800464e:	4689      	mov	r9, r1
 8004650:	f04f 0c00 	mov.w	ip, #0
 8004654:	f859 4b04 	ldr.w	r4, [r9], #4
 8004658:	f8be b000 	ldrh.w	fp, [lr]
 800465c:	b2a3      	uxth	r3, r4
 800465e:	fb0a b303 	mla	r3, sl, r3, fp
 8004662:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004666:	f8de 4000 	ldr.w	r4, [lr]
 800466a:	4463      	add	r3, ip
 800466c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004670:	fb0a c40b 	mla	r4, sl, fp, ip
 8004674:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004678:	b29b      	uxth	r3, r3
 800467a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800467e:	454f      	cmp	r7, r9
 8004680:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004684:	f84e 3b04 	str.w	r3, [lr], #4
 8004688:	d8e4      	bhi.n	8004654 <__multiply+0x8e>
 800468a:	f8ce c000 	str.w	ip, [lr]
 800468e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8004692:	f1b9 0f00 	cmp.w	r9, #0
 8004696:	d01f      	beq.n	80046d8 <__multiply+0x112>
 8004698:	682b      	ldr	r3, [r5, #0]
 800469a:	46ae      	mov	lr, r5
 800469c:	468c      	mov	ip, r1
 800469e:	f04f 0a00 	mov.w	sl, #0
 80046a2:	f8bc 4000 	ldrh.w	r4, [ip]
 80046a6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80046aa:	fb09 b404 	mla	r4, r9, r4, fp
 80046ae:	44a2      	add	sl, r4
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80046b6:	f84e 3b04 	str.w	r3, [lr], #4
 80046ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 80046be:	f8be 4000 	ldrh.w	r4, [lr]
 80046c2:	0c1b      	lsrs	r3, r3, #16
 80046c4:	fb09 4303 	mla	r3, r9, r3, r4
 80046c8:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80046cc:	4567      	cmp	r7, ip
 80046ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80046d2:	d8e6      	bhi.n	80046a2 <__multiply+0xdc>
 80046d4:	f8ce 3000 	str.w	r3, [lr]
 80046d8:	3504      	adds	r5, #4
 80046da:	e7a0      	b.n	800461e <__multiply+0x58>
 80046dc:	3e01      	subs	r6, #1
 80046de:	e7a2      	b.n	8004626 <__multiply+0x60>

080046e0 <__pow5mult>:
 80046e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046e4:	4615      	mov	r5, r2
 80046e6:	f012 0203 	ands.w	r2, r2, #3
 80046ea:	4606      	mov	r6, r0
 80046ec:	460f      	mov	r7, r1
 80046ee:	d007      	beq.n	8004700 <__pow5mult+0x20>
 80046f0:	3a01      	subs	r2, #1
 80046f2:	4c21      	ldr	r4, [pc, #132]	; (8004778 <__pow5mult+0x98>)
 80046f4:	2300      	movs	r3, #0
 80046f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80046fa:	f7ff fed2 	bl	80044a2 <__multadd>
 80046fe:	4607      	mov	r7, r0
 8004700:	10ad      	asrs	r5, r5, #2
 8004702:	d035      	beq.n	8004770 <__pow5mult+0x90>
 8004704:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004706:	b93c      	cbnz	r4, 8004718 <__pow5mult+0x38>
 8004708:	2010      	movs	r0, #16
 800470a:	f7ff fc51 	bl	8003fb0 <malloc>
 800470e:	6270      	str	r0, [r6, #36]	; 0x24
 8004710:	6044      	str	r4, [r0, #4]
 8004712:	6084      	str	r4, [r0, #8]
 8004714:	6004      	str	r4, [r0, #0]
 8004716:	60c4      	str	r4, [r0, #12]
 8004718:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800471c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004720:	b94c      	cbnz	r4, 8004736 <__pow5mult+0x56>
 8004722:	f240 2171 	movw	r1, #625	; 0x271
 8004726:	4630      	mov	r0, r6
 8004728:	f7ff ff44 	bl	80045b4 <__i2b>
 800472c:	2300      	movs	r3, #0
 800472e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004732:	4604      	mov	r4, r0
 8004734:	6003      	str	r3, [r0, #0]
 8004736:	f04f 0800 	mov.w	r8, #0
 800473a:	07eb      	lsls	r3, r5, #31
 800473c:	d50a      	bpl.n	8004754 <__pow5mult+0x74>
 800473e:	4639      	mov	r1, r7
 8004740:	4622      	mov	r2, r4
 8004742:	4630      	mov	r0, r6
 8004744:	f7ff ff3f 	bl	80045c6 <__multiply>
 8004748:	4639      	mov	r1, r7
 800474a:	4681      	mov	r9, r0
 800474c:	4630      	mov	r0, r6
 800474e:	f7ff fe91 	bl	8004474 <_Bfree>
 8004752:	464f      	mov	r7, r9
 8004754:	106d      	asrs	r5, r5, #1
 8004756:	d00b      	beq.n	8004770 <__pow5mult+0x90>
 8004758:	6820      	ldr	r0, [r4, #0]
 800475a:	b938      	cbnz	r0, 800476c <__pow5mult+0x8c>
 800475c:	4622      	mov	r2, r4
 800475e:	4621      	mov	r1, r4
 8004760:	4630      	mov	r0, r6
 8004762:	f7ff ff30 	bl	80045c6 <__multiply>
 8004766:	6020      	str	r0, [r4, #0]
 8004768:	f8c0 8000 	str.w	r8, [r0]
 800476c:	4604      	mov	r4, r0
 800476e:	e7e4      	b.n	800473a <__pow5mult+0x5a>
 8004770:	4638      	mov	r0, r7
 8004772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004776:	bf00      	nop
 8004778:	08005278 	.word	0x08005278

0800477c <__lshift>:
 800477c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004780:	460c      	mov	r4, r1
 8004782:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004786:	6923      	ldr	r3, [r4, #16]
 8004788:	6849      	ldr	r1, [r1, #4]
 800478a:	eb0a 0903 	add.w	r9, sl, r3
 800478e:	68a3      	ldr	r3, [r4, #8]
 8004790:	4607      	mov	r7, r0
 8004792:	4616      	mov	r6, r2
 8004794:	f109 0501 	add.w	r5, r9, #1
 8004798:	42ab      	cmp	r3, r5
 800479a:	db31      	blt.n	8004800 <__lshift+0x84>
 800479c:	4638      	mov	r0, r7
 800479e:	f7ff fe35 	bl	800440c <_Balloc>
 80047a2:	2200      	movs	r2, #0
 80047a4:	4680      	mov	r8, r0
 80047a6:	f100 0314 	add.w	r3, r0, #20
 80047aa:	4611      	mov	r1, r2
 80047ac:	4552      	cmp	r2, sl
 80047ae:	db2a      	blt.n	8004806 <__lshift+0x8a>
 80047b0:	6920      	ldr	r0, [r4, #16]
 80047b2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80047b6:	f104 0114 	add.w	r1, r4, #20
 80047ba:	f016 021f 	ands.w	r2, r6, #31
 80047be:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80047c2:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80047c6:	d022      	beq.n	800480e <__lshift+0x92>
 80047c8:	f1c2 0c20 	rsb	ip, r2, #32
 80047cc:	2000      	movs	r0, #0
 80047ce:	680e      	ldr	r6, [r1, #0]
 80047d0:	4096      	lsls	r6, r2
 80047d2:	4330      	orrs	r0, r6
 80047d4:	f843 0b04 	str.w	r0, [r3], #4
 80047d8:	f851 0b04 	ldr.w	r0, [r1], #4
 80047dc:	458e      	cmp	lr, r1
 80047de:	fa20 f00c 	lsr.w	r0, r0, ip
 80047e2:	d8f4      	bhi.n	80047ce <__lshift+0x52>
 80047e4:	6018      	str	r0, [r3, #0]
 80047e6:	b108      	cbz	r0, 80047ec <__lshift+0x70>
 80047e8:	f109 0502 	add.w	r5, r9, #2
 80047ec:	3d01      	subs	r5, #1
 80047ee:	4638      	mov	r0, r7
 80047f0:	f8c8 5010 	str.w	r5, [r8, #16]
 80047f4:	4621      	mov	r1, r4
 80047f6:	f7ff fe3d 	bl	8004474 <_Bfree>
 80047fa:	4640      	mov	r0, r8
 80047fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004800:	3101      	adds	r1, #1
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	e7c8      	b.n	8004798 <__lshift+0x1c>
 8004806:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800480a:	3201      	adds	r2, #1
 800480c:	e7ce      	b.n	80047ac <__lshift+0x30>
 800480e:	3b04      	subs	r3, #4
 8004810:	f851 2b04 	ldr.w	r2, [r1], #4
 8004814:	f843 2f04 	str.w	r2, [r3, #4]!
 8004818:	458e      	cmp	lr, r1
 800481a:	d8f9      	bhi.n	8004810 <__lshift+0x94>
 800481c:	e7e6      	b.n	80047ec <__lshift+0x70>

0800481e <__mcmp>:
 800481e:	6903      	ldr	r3, [r0, #16]
 8004820:	690a      	ldr	r2, [r1, #16]
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	b530      	push	{r4, r5, lr}
 8004826:	d10c      	bne.n	8004842 <__mcmp+0x24>
 8004828:	0092      	lsls	r2, r2, #2
 800482a:	3014      	adds	r0, #20
 800482c:	3114      	adds	r1, #20
 800482e:	1884      	adds	r4, r0, r2
 8004830:	4411      	add	r1, r2
 8004832:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004836:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800483a:	4295      	cmp	r5, r2
 800483c:	d003      	beq.n	8004846 <__mcmp+0x28>
 800483e:	d305      	bcc.n	800484c <__mcmp+0x2e>
 8004840:	2301      	movs	r3, #1
 8004842:	4618      	mov	r0, r3
 8004844:	bd30      	pop	{r4, r5, pc}
 8004846:	42a0      	cmp	r0, r4
 8004848:	d3f3      	bcc.n	8004832 <__mcmp+0x14>
 800484a:	e7fa      	b.n	8004842 <__mcmp+0x24>
 800484c:	f04f 33ff 	mov.w	r3, #4294967295
 8004850:	e7f7      	b.n	8004842 <__mcmp+0x24>

08004852 <__mdiff>:
 8004852:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004856:	460d      	mov	r5, r1
 8004858:	4607      	mov	r7, r0
 800485a:	4611      	mov	r1, r2
 800485c:	4628      	mov	r0, r5
 800485e:	4614      	mov	r4, r2
 8004860:	f7ff ffdd 	bl	800481e <__mcmp>
 8004864:	1e06      	subs	r6, r0, #0
 8004866:	d108      	bne.n	800487a <__mdiff+0x28>
 8004868:	4631      	mov	r1, r6
 800486a:	4638      	mov	r0, r7
 800486c:	f7ff fdce 	bl	800440c <_Balloc>
 8004870:	2301      	movs	r3, #1
 8004872:	6103      	str	r3, [r0, #16]
 8004874:	6146      	str	r6, [r0, #20]
 8004876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800487a:	bfa4      	itt	ge
 800487c:	4623      	movge	r3, r4
 800487e:	462c      	movge	r4, r5
 8004880:	4638      	mov	r0, r7
 8004882:	6861      	ldr	r1, [r4, #4]
 8004884:	bfa6      	itte	ge
 8004886:	461d      	movge	r5, r3
 8004888:	2600      	movge	r6, #0
 800488a:	2601      	movlt	r6, #1
 800488c:	f7ff fdbe 	bl	800440c <_Balloc>
 8004890:	692b      	ldr	r3, [r5, #16]
 8004892:	60c6      	str	r6, [r0, #12]
 8004894:	6926      	ldr	r6, [r4, #16]
 8004896:	f105 0914 	add.w	r9, r5, #20
 800489a:	f104 0214 	add.w	r2, r4, #20
 800489e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80048a2:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80048a6:	f100 0514 	add.w	r5, r0, #20
 80048aa:	f04f 0c00 	mov.w	ip, #0
 80048ae:	f852 ab04 	ldr.w	sl, [r2], #4
 80048b2:	f859 4b04 	ldr.w	r4, [r9], #4
 80048b6:	fa1c f18a 	uxtah	r1, ip, sl
 80048ba:	b2a3      	uxth	r3, r4
 80048bc:	1ac9      	subs	r1, r1, r3
 80048be:	0c23      	lsrs	r3, r4, #16
 80048c0:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80048c4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80048c8:	b289      	uxth	r1, r1
 80048ca:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80048ce:	45c8      	cmp	r8, r9
 80048d0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80048d4:	4696      	mov	lr, r2
 80048d6:	f845 3b04 	str.w	r3, [r5], #4
 80048da:	d8e8      	bhi.n	80048ae <__mdiff+0x5c>
 80048dc:	45be      	cmp	lr, r7
 80048de:	d305      	bcc.n	80048ec <__mdiff+0x9a>
 80048e0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80048e4:	b18b      	cbz	r3, 800490a <__mdiff+0xb8>
 80048e6:	6106      	str	r6, [r0, #16]
 80048e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ec:	f85e 1b04 	ldr.w	r1, [lr], #4
 80048f0:	fa1c f381 	uxtah	r3, ip, r1
 80048f4:	141a      	asrs	r2, r3, #16
 80048f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004900:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004904:	f845 3b04 	str.w	r3, [r5], #4
 8004908:	e7e8      	b.n	80048dc <__mdiff+0x8a>
 800490a:	3e01      	subs	r6, #1
 800490c:	e7e8      	b.n	80048e0 <__mdiff+0x8e>

0800490e <__d2b>:
 800490e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004912:	460e      	mov	r6, r1
 8004914:	2101      	movs	r1, #1
 8004916:	ec59 8b10 	vmov	r8, r9, d0
 800491a:	4615      	mov	r5, r2
 800491c:	f7ff fd76 	bl	800440c <_Balloc>
 8004920:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004924:	4607      	mov	r7, r0
 8004926:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800492a:	bb34      	cbnz	r4, 800497a <__d2b+0x6c>
 800492c:	9301      	str	r3, [sp, #4]
 800492e:	f1b8 0f00 	cmp.w	r8, #0
 8004932:	d027      	beq.n	8004984 <__d2b+0x76>
 8004934:	a802      	add	r0, sp, #8
 8004936:	f840 8d08 	str.w	r8, [r0, #-8]!
 800493a:	f7ff fe0c 	bl	8004556 <__lo0bits>
 800493e:	9900      	ldr	r1, [sp, #0]
 8004940:	b1f0      	cbz	r0, 8004980 <__d2b+0x72>
 8004942:	9a01      	ldr	r2, [sp, #4]
 8004944:	f1c0 0320 	rsb	r3, r0, #32
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	430b      	orrs	r3, r1
 800494e:	40c2      	lsrs	r2, r0
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	9201      	str	r2, [sp, #4]
 8004954:	9b01      	ldr	r3, [sp, #4]
 8004956:	61bb      	str	r3, [r7, #24]
 8004958:	2b00      	cmp	r3, #0
 800495a:	bf14      	ite	ne
 800495c:	2102      	movne	r1, #2
 800495e:	2101      	moveq	r1, #1
 8004960:	6139      	str	r1, [r7, #16]
 8004962:	b1c4      	cbz	r4, 8004996 <__d2b+0x88>
 8004964:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004968:	4404      	add	r4, r0
 800496a:	6034      	str	r4, [r6, #0]
 800496c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004970:	6028      	str	r0, [r5, #0]
 8004972:	4638      	mov	r0, r7
 8004974:	b003      	add	sp, #12
 8004976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800497a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800497e:	e7d5      	b.n	800492c <__d2b+0x1e>
 8004980:	6179      	str	r1, [r7, #20]
 8004982:	e7e7      	b.n	8004954 <__d2b+0x46>
 8004984:	a801      	add	r0, sp, #4
 8004986:	f7ff fde6 	bl	8004556 <__lo0bits>
 800498a:	9b01      	ldr	r3, [sp, #4]
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	2101      	movs	r1, #1
 8004990:	6139      	str	r1, [r7, #16]
 8004992:	3020      	adds	r0, #32
 8004994:	e7e5      	b.n	8004962 <__d2b+0x54>
 8004996:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800499a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800499e:	6030      	str	r0, [r6, #0]
 80049a0:	6918      	ldr	r0, [r3, #16]
 80049a2:	f7ff fdb9 	bl	8004518 <__hi0bits>
 80049a6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80049aa:	e7e1      	b.n	8004970 <__d2b+0x62>

080049ac <_sbrk_r>:
 80049ac:	b538      	push	{r3, r4, r5, lr}
 80049ae:	4c06      	ldr	r4, [pc, #24]	; (80049c8 <_sbrk_r+0x1c>)
 80049b0:	2300      	movs	r3, #0
 80049b2:	4605      	mov	r5, r0
 80049b4:	4608      	mov	r0, r1
 80049b6:	6023      	str	r3, [r4, #0]
 80049b8:	f000 fb86 	bl	80050c8 <_sbrk>
 80049bc:	1c43      	adds	r3, r0, #1
 80049be:	d102      	bne.n	80049c6 <_sbrk_r+0x1a>
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	b103      	cbz	r3, 80049c6 <_sbrk_r+0x1a>
 80049c4:	602b      	str	r3, [r5, #0]
 80049c6:	bd38      	pop	{r3, r4, r5, pc}
 80049c8:	20000764 	.word	0x20000764

080049cc <__ssprint_r>:
 80049cc:	6893      	ldr	r3, [r2, #8]
 80049ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049d2:	4681      	mov	r9, r0
 80049d4:	460c      	mov	r4, r1
 80049d6:	4617      	mov	r7, r2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d060      	beq.n	8004a9e <__ssprint_r+0xd2>
 80049dc:	f04f 0b00 	mov.w	fp, #0
 80049e0:	f8d2 a000 	ldr.w	sl, [r2]
 80049e4:	465e      	mov	r6, fp
 80049e6:	b356      	cbz	r6, 8004a3e <__ssprint_r+0x72>
 80049e8:	68a3      	ldr	r3, [r4, #8]
 80049ea:	429e      	cmp	r6, r3
 80049ec:	d344      	bcc.n	8004a78 <__ssprint_r+0xac>
 80049ee:	89a2      	ldrh	r2, [r4, #12]
 80049f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049f4:	d03e      	beq.n	8004a74 <__ssprint_r+0xa8>
 80049f6:	6825      	ldr	r5, [r4, #0]
 80049f8:	6921      	ldr	r1, [r4, #16]
 80049fa:	eba5 0801 	sub.w	r8, r5, r1
 80049fe:	6965      	ldr	r5, [r4, #20]
 8004a00:	2302      	movs	r3, #2
 8004a02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a06:	fb95 f5f3 	sdiv	r5, r5, r3
 8004a0a:	f108 0301 	add.w	r3, r8, #1
 8004a0e:	4433      	add	r3, r6
 8004a10:	429d      	cmp	r5, r3
 8004a12:	bf38      	it	cc
 8004a14:	461d      	movcc	r5, r3
 8004a16:	0553      	lsls	r3, r2, #21
 8004a18:	d546      	bpl.n	8004aa8 <__ssprint_r+0xdc>
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	4648      	mov	r0, r9
 8004a1e:	f7ff facf 	bl	8003fc0 <_malloc_r>
 8004a22:	b998      	cbnz	r0, 8004a4c <__ssprint_r+0x80>
 8004a24:	230c      	movs	r3, #12
 8004a26:	f8c9 3000 	str.w	r3, [r9]
 8004a2a:	89a3      	ldrh	r3, [r4, #12]
 8004a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a30:	81a3      	strh	r3, [r4, #12]
 8004a32:	2300      	movs	r3, #0
 8004a34:	60bb      	str	r3, [r7, #8]
 8004a36:	607b      	str	r3, [r7, #4]
 8004a38:	f04f 30ff 	mov.w	r0, #4294967295
 8004a3c:	e031      	b.n	8004aa2 <__ssprint_r+0xd6>
 8004a3e:	f8da b000 	ldr.w	fp, [sl]
 8004a42:	f8da 6004 	ldr.w	r6, [sl, #4]
 8004a46:	f10a 0a08 	add.w	sl, sl, #8
 8004a4a:	e7cc      	b.n	80049e6 <__ssprint_r+0x1a>
 8004a4c:	4642      	mov	r2, r8
 8004a4e:	6921      	ldr	r1, [r4, #16]
 8004a50:	9001      	str	r0, [sp, #4]
 8004a52:	f7ff fcc3 	bl	80043dc <memcpy>
 8004a56:	89a2      	ldrh	r2, [r4, #12]
 8004a58:	9b01      	ldr	r3, [sp, #4]
 8004a5a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8004a5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a62:	81a2      	strh	r2, [r4, #12]
 8004a64:	6123      	str	r3, [r4, #16]
 8004a66:	6165      	str	r5, [r4, #20]
 8004a68:	4443      	add	r3, r8
 8004a6a:	eba5 0508 	sub.w	r5, r5, r8
 8004a6e:	6023      	str	r3, [r4, #0]
 8004a70:	60a5      	str	r5, [r4, #8]
 8004a72:	4633      	mov	r3, r6
 8004a74:	429e      	cmp	r6, r3
 8004a76:	d200      	bcs.n	8004a7a <__ssprint_r+0xae>
 8004a78:	4633      	mov	r3, r6
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	4659      	mov	r1, fp
 8004a7e:	6820      	ldr	r0, [r4, #0]
 8004a80:	9301      	str	r3, [sp, #4]
 8004a82:	f000 f971 	bl	8004d68 <memmove>
 8004a86:	68a2      	ldr	r2, [r4, #8]
 8004a88:	9b01      	ldr	r3, [sp, #4]
 8004a8a:	1ad2      	subs	r2, r2, r3
 8004a8c:	60a2      	str	r2, [r4, #8]
 8004a8e:	6822      	ldr	r2, [r4, #0]
 8004a90:	4413      	add	r3, r2
 8004a92:	6023      	str	r3, [r4, #0]
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	1b9e      	subs	r6, r3, r6
 8004a98:	60be      	str	r6, [r7, #8]
 8004a9a:	2e00      	cmp	r6, #0
 8004a9c:	d1cf      	bne.n	8004a3e <__ssprint_r+0x72>
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	6078      	str	r0, [r7, #4]
 8004aa2:	b003      	add	sp, #12
 8004aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aa8:	462a      	mov	r2, r5
 8004aaa:	4648      	mov	r0, r9
 8004aac:	f000 f97e 	bl	8004dac <_realloc_r>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2800      	cmp	r0, #0
 8004ab4:	d1d6      	bne.n	8004a64 <__ssprint_r+0x98>
 8004ab6:	6921      	ldr	r1, [r4, #16]
 8004ab8:	4648      	mov	r0, r9
 8004aba:	f000 f885 	bl	8004bc8 <_free_r>
 8004abe:	e7b1      	b.n	8004a24 <__ssprint_r+0x58>

08004ac0 <_calloc_r>:
 8004ac0:	b510      	push	{r4, lr}
 8004ac2:	4351      	muls	r1, r2
 8004ac4:	f7ff fa7c 	bl	8003fc0 <_malloc_r>
 8004ac8:	4604      	mov	r4, r0
 8004aca:	b198      	cbz	r0, 8004af4 <_calloc_r+0x34>
 8004acc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8004ad0:	f022 0203 	bic.w	r2, r2, #3
 8004ad4:	3a04      	subs	r2, #4
 8004ad6:	2a24      	cmp	r2, #36	; 0x24
 8004ad8:	d81b      	bhi.n	8004b12 <_calloc_r+0x52>
 8004ada:	2a13      	cmp	r2, #19
 8004adc:	d917      	bls.n	8004b0e <_calloc_r+0x4e>
 8004ade:	2100      	movs	r1, #0
 8004ae0:	2a1b      	cmp	r2, #27
 8004ae2:	6001      	str	r1, [r0, #0]
 8004ae4:	6041      	str	r1, [r0, #4]
 8004ae6:	d807      	bhi.n	8004af8 <_calloc_r+0x38>
 8004ae8:	f100 0308 	add.w	r3, r0, #8
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	4620      	mov	r0, r4
 8004af6:	bd10      	pop	{r4, pc}
 8004af8:	2a24      	cmp	r2, #36	; 0x24
 8004afa:	6081      	str	r1, [r0, #8]
 8004afc:	60c1      	str	r1, [r0, #12]
 8004afe:	bf11      	iteee	ne
 8004b00:	f100 0310 	addne.w	r3, r0, #16
 8004b04:	6101      	streq	r1, [r0, #16]
 8004b06:	f100 0318 	addeq.w	r3, r0, #24
 8004b0a:	6141      	streq	r1, [r0, #20]
 8004b0c:	e7ee      	b.n	8004aec <_calloc_r+0x2c>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	e7ec      	b.n	8004aec <_calloc_r+0x2c>
 8004b12:	2100      	movs	r1, #0
 8004b14:	f000 f942 	bl	8004d9c <memset>
 8004b18:	e7ec      	b.n	8004af4 <_calloc_r+0x34>
	...

08004b1c <_malloc_trim_r>:
 8004b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b20:	4f25      	ldr	r7, [pc, #148]	; (8004bb8 <_malloc_trim_r+0x9c>)
 8004b22:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004bc4 <_malloc_trim_r+0xa8>
 8004b26:	4689      	mov	r9, r1
 8004b28:	4606      	mov	r6, r0
 8004b2a:	f7ff fc63 	bl	80043f4 <__malloc_lock>
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	685d      	ldr	r5, [r3, #4]
 8004b32:	f1a8 0411 	sub.w	r4, r8, #17
 8004b36:	f025 0503 	bic.w	r5, r5, #3
 8004b3a:	eba4 0409 	sub.w	r4, r4, r9
 8004b3e:	442c      	add	r4, r5
 8004b40:	fbb4 f4f8 	udiv	r4, r4, r8
 8004b44:	3c01      	subs	r4, #1
 8004b46:	fb08 f404 	mul.w	r4, r8, r4
 8004b4a:	4544      	cmp	r4, r8
 8004b4c:	da05      	bge.n	8004b5a <_malloc_trim_r+0x3e>
 8004b4e:	4630      	mov	r0, r6
 8004b50:	f7ff fc56 	bl	8004400 <__malloc_unlock>
 8004b54:	2000      	movs	r0, #0
 8004b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	4630      	mov	r0, r6
 8004b5e:	f7ff ff25 	bl	80049ac <_sbrk_r>
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	442b      	add	r3, r5
 8004b66:	4298      	cmp	r0, r3
 8004b68:	d1f1      	bne.n	8004b4e <_malloc_trim_r+0x32>
 8004b6a:	4261      	negs	r1, r4
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	f7ff ff1d 	bl	80049ac <_sbrk_r>
 8004b72:	3001      	adds	r0, #1
 8004b74:	d110      	bne.n	8004b98 <_malloc_trim_r+0x7c>
 8004b76:	2100      	movs	r1, #0
 8004b78:	4630      	mov	r0, r6
 8004b7a:	f7ff ff17 	bl	80049ac <_sbrk_r>
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	1a83      	subs	r3, r0, r2
 8004b82:	2b0f      	cmp	r3, #15
 8004b84:	dde3      	ble.n	8004b4e <_malloc_trim_r+0x32>
 8004b86:	490d      	ldr	r1, [pc, #52]	; (8004bbc <_malloc_trim_r+0xa0>)
 8004b88:	6809      	ldr	r1, [r1, #0]
 8004b8a:	1a40      	subs	r0, r0, r1
 8004b8c:	490c      	ldr	r1, [pc, #48]	; (8004bc0 <_malloc_trim_r+0xa4>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	6008      	str	r0, [r1, #0]
 8004b94:	6053      	str	r3, [r2, #4]
 8004b96:	e7da      	b.n	8004b4e <_malloc_trim_r+0x32>
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4a09      	ldr	r2, [pc, #36]	; (8004bc0 <_malloc_trim_r+0xa4>)
 8004b9c:	1b2d      	subs	r5, r5, r4
 8004b9e:	f045 0501 	orr.w	r5, r5, #1
 8004ba2:	605d      	str	r5, [r3, #4]
 8004ba4:	6813      	ldr	r3, [r2, #0]
 8004ba6:	4630      	mov	r0, r6
 8004ba8:	1b1c      	subs	r4, r3, r4
 8004baa:	6014      	str	r4, [r2, #0]
 8004bac:	f7ff fc28 	bl	8004400 <__malloc_unlock>
 8004bb0:	2001      	movs	r0, #1
 8004bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bb6:	bf00      	nop
 8004bb8:	2000016c 	.word	0x2000016c
 8004bbc:	20000574 	.word	0x20000574
 8004bc0:	20000710 	.word	0x20000710
 8004bc4:	00000080 	.word	0x00000080

08004bc8 <_free_r>:
 8004bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bcc:	4604      	mov	r4, r0
 8004bce:	4688      	mov	r8, r1
 8004bd0:	2900      	cmp	r1, #0
 8004bd2:	f000 80ab 	beq.w	8004d2c <_free_r+0x164>
 8004bd6:	f7ff fc0d 	bl	80043f4 <__malloc_lock>
 8004bda:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004bde:	4d54      	ldr	r5, [pc, #336]	; (8004d30 <_free_r+0x168>)
 8004be0:	f022 0001 	bic.w	r0, r2, #1
 8004be4:	f1a8 0308 	sub.w	r3, r8, #8
 8004be8:	181f      	adds	r7, r3, r0
 8004bea:	68a9      	ldr	r1, [r5, #8]
 8004bec:	687e      	ldr	r6, [r7, #4]
 8004bee:	428f      	cmp	r7, r1
 8004bf0:	f026 0603 	bic.w	r6, r6, #3
 8004bf4:	f002 0201 	and.w	r2, r2, #1
 8004bf8:	d11b      	bne.n	8004c32 <_free_r+0x6a>
 8004bfa:	4430      	add	r0, r6
 8004bfc:	b93a      	cbnz	r2, 8004c0e <_free_r+0x46>
 8004bfe:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004c02:	1a9b      	subs	r3, r3, r2
 8004c04:	4410      	add	r0, r2
 8004c06:	6899      	ldr	r1, [r3, #8]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	60ca      	str	r2, [r1, #12]
 8004c0c:	6091      	str	r1, [r2, #8]
 8004c0e:	f040 0201 	orr.w	r2, r0, #1
 8004c12:	605a      	str	r2, [r3, #4]
 8004c14:	60ab      	str	r3, [r5, #8]
 8004c16:	4b47      	ldr	r3, [pc, #284]	; (8004d34 <_free_r+0x16c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4298      	cmp	r0, r3
 8004c1c:	d304      	bcc.n	8004c28 <_free_r+0x60>
 8004c1e:	4b46      	ldr	r3, [pc, #280]	; (8004d38 <_free_r+0x170>)
 8004c20:	4620      	mov	r0, r4
 8004c22:	6819      	ldr	r1, [r3, #0]
 8004c24:	f7ff ff7a 	bl	8004b1c <_malloc_trim_r>
 8004c28:	4620      	mov	r0, r4
 8004c2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c2e:	f7ff bbe7 	b.w	8004400 <__malloc_unlock>
 8004c32:	607e      	str	r6, [r7, #4]
 8004c34:	2a00      	cmp	r2, #0
 8004c36:	d139      	bne.n	8004cac <_free_r+0xe4>
 8004c38:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004c3c:	1a5b      	subs	r3, r3, r1
 8004c3e:	4408      	add	r0, r1
 8004c40:	6899      	ldr	r1, [r3, #8]
 8004c42:	f105 0e08 	add.w	lr, r5, #8
 8004c46:	4571      	cmp	r1, lr
 8004c48:	d032      	beq.n	8004cb0 <_free_r+0xe8>
 8004c4a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004c4e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8004c52:	f8ce 1008 	str.w	r1, [lr, #8]
 8004c56:	19b9      	adds	r1, r7, r6
 8004c58:	6849      	ldr	r1, [r1, #4]
 8004c5a:	07c9      	lsls	r1, r1, #31
 8004c5c:	d40a      	bmi.n	8004c74 <_free_r+0xac>
 8004c5e:	4430      	add	r0, r6
 8004c60:	68b9      	ldr	r1, [r7, #8]
 8004c62:	bb3a      	cbnz	r2, 8004cb4 <_free_r+0xec>
 8004c64:	4e35      	ldr	r6, [pc, #212]	; (8004d3c <_free_r+0x174>)
 8004c66:	42b1      	cmp	r1, r6
 8004c68:	d124      	bne.n	8004cb4 <_free_r+0xec>
 8004c6a:	616b      	str	r3, [r5, #20]
 8004c6c:	612b      	str	r3, [r5, #16]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	60d9      	str	r1, [r3, #12]
 8004c72:	6099      	str	r1, [r3, #8]
 8004c74:	f040 0101 	orr.w	r1, r0, #1
 8004c78:	6059      	str	r1, [r3, #4]
 8004c7a:	5018      	str	r0, [r3, r0]
 8004c7c:	2a00      	cmp	r2, #0
 8004c7e:	d1d3      	bne.n	8004c28 <_free_r+0x60>
 8004c80:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004c84:	d21a      	bcs.n	8004cbc <_free_r+0xf4>
 8004c86:	08c0      	lsrs	r0, r0, #3
 8004c88:	1081      	asrs	r1, r0, #2
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	408a      	lsls	r2, r1
 8004c8e:	6869      	ldr	r1, [r5, #4]
 8004c90:	3001      	adds	r0, #1
 8004c92:	430a      	orrs	r2, r1
 8004c94:	606a      	str	r2, [r5, #4]
 8004c96:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004c9a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004c9e:	6099      	str	r1, [r3, #8]
 8004ca0:	3a08      	subs	r2, #8
 8004ca2:	60da      	str	r2, [r3, #12]
 8004ca4:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004ca8:	60cb      	str	r3, [r1, #12]
 8004caa:	e7bd      	b.n	8004c28 <_free_r+0x60>
 8004cac:	2200      	movs	r2, #0
 8004cae:	e7d2      	b.n	8004c56 <_free_r+0x8e>
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	e7d0      	b.n	8004c56 <_free_r+0x8e>
 8004cb4:	68fe      	ldr	r6, [r7, #12]
 8004cb6:	60ce      	str	r6, [r1, #12]
 8004cb8:	60b1      	str	r1, [r6, #8]
 8004cba:	e7db      	b.n	8004c74 <_free_r+0xac>
 8004cbc:	0a42      	lsrs	r2, r0, #9
 8004cbe:	2a04      	cmp	r2, #4
 8004cc0:	d813      	bhi.n	8004cea <_free_r+0x122>
 8004cc2:	0982      	lsrs	r2, r0, #6
 8004cc4:	3238      	adds	r2, #56	; 0x38
 8004cc6:	1c51      	adds	r1, r2, #1
 8004cc8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004ccc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004cd0:	428e      	cmp	r6, r1
 8004cd2:	d124      	bne.n	8004d1e <_free_r+0x156>
 8004cd4:	2001      	movs	r0, #1
 8004cd6:	1092      	asrs	r2, r2, #2
 8004cd8:	fa00 f202 	lsl.w	r2, r0, r2
 8004cdc:	6868      	ldr	r0, [r5, #4]
 8004cde:	4302      	orrs	r2, r0
 8004ce0:	606a      	str	r2, [r5, #4]
 8004ce2:	60de      	str	r6, [r3, #12]
 8004ce4:	6099      	str	r1, [r3, #8]
 8004ce6:	60b3      	str	r3, [r6, #8]
 8004ce8:	e7de      	b.n	8004ca8 <_free_r+0xe0>
 8004cea:	2a14      	cmp	r2, #20
 8004cec:	d801      	bhi.n	8004cf2 <_free_r+0x12a>
 8004cee:	325b      	adds	r2, #91	; 0x5b
 8004cf0:	e7e9      	b.n	8004cc6 <_free_r+0xfe>
 8004cf2:	2a54      	cmp	r2, #84	; 0x54
 8004cf4:	d802      	bhi.n	8004cfc <_free_r+0x134>
 8004cf6:	0b02      	lsrs	r2, r0, #12
 8004cf8:	326e      	adds	r2, #110	; 0x6e
 8004cfa:	e7e4      	b.n	8004cc6 <_free_r+0xfe>
 8004cfc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004d00:	d802      	bhi.n	8004d08 <_free_r+0x140>
 8004d02:	0bc2      	lsrs	r2, r0, #15
 8004d04:	3277      	adds	r2, #119	; 0x77
 8004d06:	e7de      	b.n	8004cc6 <_free_r+0xfe>
 8004d08:	f240 5154 	movw	r1, #1364	; 0x554
 8004d0c:	428a      	cmp	r2, r1
 8004d0e:	bf9a      	itte	ls
 8004d10:	0c82      	lsrls	r2, r0, #18
 8004d12:	327c      	addls	r2, #124	; 0x7c
 8004d14:	227e      	movhi	r2, #126	; 0x7e
 8004d16:	e7d6      	b.n	8004cc6 <_free_r+0xfe>
 8004d18:	6889      	ldr	r1, [r1, #8]
 8004d1a:	428e      	cmp	r6, r1
 8004d1c:	d004      	beq.n	8004d28 <_free_r+0x160>
 8004d1e:	684a      	ldr	r2, [r1, #4]
 8004d20:	f022 0203 	bic.w	r2, r2, #3
 8004d24:	4290      	cmp	r0, r2
 8004d26:	d3f7      	bcc.n	8004d18 <_free_r+0x150>
 8004d28:	68ce      	ldr	r6, [r1, #12]
 8004d2a:	e7da      	b.n	8004ce2 <_free_r+0x11a>
 8004d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d30:	2000016c 	.word	0x2000016c
 8004d34:	20000578 	.word	0x20000578
 8004d38:	20000740 	.word	0x20000740
 8004d3c:	20000174 	.word	0x20000174

08004d40 <__retarget_lock_acquire_recursive>:
 8004d40:	4770      	bx	lr

08004d42 <__retarget_lock_release_recursive>:
 8004d42:	4770      	bx	lr

08004d44 <__ascii_mbtowc>:
 8004d44:	b082      	sub	sp, #8
 8004d46:	b901      	cbnz	r1, 8004d4a <__ascii_mbtowc+0x6>
 8004d48:	a901      	add	r1, sp, #4
 8004d4a:	b142      	cbz	r2, 8004d5e <__ascii_mbtowc+0x1a>
 8004d4c:	b14b      	cbz	r3, 8004d62 <__ascii_mbtowc+0x1e>
 8004d4e:	7813      	ldrb	r3, [r2, #0]
 8004d50:	600b      	str	r3, [r1, #0]
 8004d52:	7812      	ldrb	r2, [r2, #0]
 8004d54:	1c10      	adds	r0, r2, #0
 8004d56:	bf18      	it	ne
 8004d58:	2001      	movne	r0, #1
 8004d5a:	b002      	add	sp, #8
 8004d5c:	4770      	bx	lr
 8004d5e:	4610      	mov	r0, r2
 8004d60:	e7fb      	b.n	8004d5a <__ascii_mbtowc+0x16>
 8004d62:	f06f 0001 	mvn.w	r0, #1
 8004d66:	e7f8      	b.n	8004d5a <__ascii_mbtowc+0x16>

08004d68 <memmove>:
 8004d68:	4288      	cmp	r0, r1
 8004d6a:	b510      	push	{r4, lr}
 8004d6c:	eb01 0302 	add.w	r3, r1, r2
 8004d70:	d803      	bhi.n	8004d7a <memmove+0x12>
 8004d72:	1e42      	subs	r2, r0, #1
 8004d74:	4299      	cmp	r1, r3
 8004d76:	d10c      	bne.n	8004d92 <memmove+0x2a>
 8004d78:	bd10      	pop	{r4, pc}
 8004d7a:	4298      	cmp	r0, r3
 8004d7c:	d2f9      	bcs.n	8004d72 <memmove+0xa>
 8004d7e:	1881      	adds	r1, r0, r2
 8004d80:	1ad2      	subs	r2, r2, r3
 8004d82:	42d3      	cmn	r3, r2
 8004d84:	d100      	bne.n	8004d88 <memmove+0x20>
 8004d86:	bd10      	pop	{r4, pc}
 8004d88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d8c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004d90:	e7f7      	b.n	8004d82 <memmove+0x1a>
 8004d92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d96:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004d9a:	e7eb      	b.n	8004d74 <memmove+0xc>

08004d9c <memset>:
 8004d9c:	4402      	add	r2, r0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d100      	bne.n	8004da6 <memset+0xa>
 8004da4:	4770      	bx	lr
 8004da6:	f803 1b01 	strb.w	r1, [r3], #1
 8004daa:	e7f9      	b.n	8004da0 <memset+0x4>

08004dac <_realloc_r>:
 8004dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db0:	4682      	mov	sl, r0
 8004db2:	460c      	mov	r4, r1
 8004db4:	b929      	cbnz	r1, 8004dc2 <_realloc_r+0x16>
 8004db6:	4611      	mov	r1, r2
 8004db8:	b003      	add	sp, #12
 8004dba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dbe:	f7ff b8ff 	b.w	8003fc0 <_malloc_r>
 8004dc2:	9201      	str	r2, [sp, #4]
 8004dc4:	f7ff fb16 	bl	80043f4 <__malloc_lock>
 8004dc8:	9a01      	ldr	r2, [sp, #4]
 8004dca:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8004dce:	f102 080b 	add.w	r8, r2, #11
 8004dd2:	f1b8 0f16 	cmp.w	r8, #22
 8004dd6:	f1a4 0908 	sub.w	r9, r4, #8
 8004dda:	f025 0603 	bic.w	r6, r5, #3
 8004dde:	d90a      	bls.n	8004df6 <_realloc_r+0x4a>
 8004de0:	f038 0807 	bics.w	r8, r8, #7
 8004de4:	d509      	bpl.n	8004dfa <_realloc_r+0x4e>
 8004de6:	230c      	movs	r3, #12
 8004de8:	f8ca 3000 	str.w	r3, [sl]
 8004dec:	2700      	movs	r7, #0
 8004dee:	4638      	mov	r0, r7
 8004df0:	b003      	add	sp, #12
 8004df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df6:	f04f 0810 	mov.w	r8, #16
 8004dfa:	4590      	cmp	r8, r2
 8004dfc:	d3f3      	bcc.n	8004de6 <_realloc_r+0x3a>
 8004dfe:	45b0      	cmp	r8, r6
 8004e00:	f340 8145 	ble.w	800508e <_realloc_r+0x2e2>
 8004e04:	4ba8      	ldr	r3, [pc, #672]	; (80050a8 <_realloc_r+0x2fc>)
 8004e06:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8004e0a:	eb09 0106 	add.w	r1, r9, r6
 8004e0e:	4571      	cmp	r1, lr
 8004e10:	469b      	mov	fp, r3
 8004e12:	684b      	ldr	r3, [r1, #4]
 8004e14:	d005      	beq.n	8004e22 <_realloc_r+0x76>
 8004e16:	f023 0001 	bic.w	r0, r3, #1
 8004e1a:	4408      	add	r0, r1
 8004e1c:	6840      	ldr	r0, [r0, #4]
 8004e1e:	07c7      	lsls	r7, r0, #31
 8004e20:	d447      	bmi.n	8004eb2 <_realloc_r+0x106>
 8004e22:	f023 0303 	bic.w	r3, r3, #3
 8004e26:	4571      	cmp	r1, lr
 8004e28:	eb06 0703 	add.w	r7, r6, r3
 8004e2c:	d119      	bne.n	8004e62 <_realloc_r+0xb6>
 8004e2e:	f108 0010 	add.w	r0, r8, #16
 8004e32:	4287      	cmp	r7, r0
 8004e34:	db3f      	blt.n	8004eb6 <_realloc_r+0x10a>
 8004e36:	eb09 0308 	add.w	r3, r9, r8
 8004e3a:	eba7 0708 	sub.w	r7, r7, r8
 8004e3e:	f047 0701 	orr.w	r7, r7, #1
 8004e42:	f8cb 3008 	str.w	r3, [fp, #8]
 8004e46:	605f      	str	r7, [r3, #4]
 8004e48:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004e4c:	f003 0301 	and.w	r3, r3, #1
 8004e50:	ea43 0308 	orr.w	r3, r3, r8
 8004e54:	f844 3c04 	str.w	r3, [r4, #-4]
 8004e58:	4650      	mov	r0, sl
 8004e5a:	f7ff fad1 	bl	8004400 <__malloc_unlock>
 8004e5e:	4627      	mov	r7, r4
 8004e60:	e7c5      	b.n	8004dee <_realloc_r+0x42>
 8004e62:	45b8      	cmp	r8, r7
 8004e64:	dc27      	bgt.n	8004eb6 <_realloc_r+0x10a>
 8004e66:	68cb      	ldr	r3, [r1, #12]
 8004e68:	688a      	ldr	r2, [r1, #8]
 8004e6a:	60d3      	str	r3, [r2, #12]
 8004e6c:	609a      	str	r2, [r3, #8]
 8004e6e:	eba7 0008 	sub.w	r0, r7, r8
 8004e72:	280f      	cmp	r0, #15
 8004e74:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004e78:	eb09 0207 	add.w	r2, r9, r7
 8004e7c:	f240 8109 	bls.w	8005092 <_realloc_r+0x2e6>
 8004e80:	eb09 0108 	add.w	r1, r9, r8
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	ea43 0308 	orr.w	r3, r3, r8
 8004e8c:	f040 0001 	orr.w	r0, r0, #1
 8004e90:	f8c9 3004 	str.w	r3, [r9, #4]
 8004e94:	6048      	str	r0, [r1, #4]
 8004e96:	6853      	ldr	r3, [r2, #4]
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	6053      	str	r3, [r2, #4]
 8004e9e:	3108      	adds	r1, #8
 8004ea0:	4650      	mov	r0, sl
 8004ea2:	f7ff fe91 	bl	8004bc8 <_free_r>
 8004ea6:	4650      	mov	r0, sl
 8004ea8:	f7ff faaa 	bl	8004400 <__malloc_unlock>
 8004eac:	f109 0708 	add.w	r7, r9, #8
 8004eb0:	e79d      	b.n	8004dee <_realloc_r+0x42>
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	07e8      	lsls	r0, r5, #31
 8004eb8:	f100 8084 	bmi.w	8004fc4 <_realloc_r+0x218>
 8004ebc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8004ec0:	eba9 0505 	sub.w	r5, r9, r5
 8004ec4:	6868      	ldr	r0, [r5, #4]
 8004ec6:	f020 0003 	bic.w	r0, r0, #3
 8004eca:	4430      	add	r0, r6
 8004ecc:	2900      	cmp	r1, #0
 8004ece:	d076      	beq.n	8004fbe <_realloc_r+0x212>
 8004ed0:	4571      	cmp	r1, lr
 8004ed2:	d150      	bne.n	8004f76 <_realloc_r+0x1ca>
 8004ed4:	4403      	add	r3, r0
 8004ed6:	f108 0110 	add.w	r1, r8, #16
 8004eda:	428b      	cmp	r3, r1
 8004edc:	db6f      	blt.n	8004fbe <_realloc_r+0x212>
 8004ede:	462f      	mov	r7, r5
 8004ee0:	68ea      	ldr	r2, [r5, #12]
 8004ee2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8004ee6:	60ca      	str	r2, [r1, #12]
 8004ee8:	6091      	str	r1, [r2, #8]
 8004eea:	1f32      	subs	r2, r6, #4
 8004eec:	2a24      	cmp	r2, #36	; 0x24
 8004eee:	d83b      	bhi.n	8004f68 <_realloc_r+0x1bc>
 8004ef0:	2a13      	cmp	r2, #19
 8004ef2:	d936      	bls.n	8004f62 <_realloc_r+0x1b6>
 8004ef4:	6821      	ldr	r1, [r4, #0]
 8004ef6:	60a9      	str	r1, [r5, #8]
 8004ef8:	6861      	ldr	r1, [r4, #4]
 8004efa:	60e9      	str	r1, [r5, #12]
 8004efc:	2a1b      	cmp	r2, #27
 8004efe:	d81c      	bhi.n	8004f3a <_realloc_r+0x18e>
 8004f00:	f105 0210 	add.w	r2, r5, #16
 8004f04:	f104 0108 	add.w	r1, r4, #8
 8004f08:	6808      	ldr	r0, [r1, #0]
 8004f0a:	6010      	str	r0, [r2, #0]
 8004f0c:	6848      	ldr	r0, [r1, #4]
 8004f0e:	6050      	str	r0, [r2, #4]
 8004f10:	6889      	ldr	r1, [r1, #8]
 8004f12:	6091      	str	r1, [r2, #8]
 8004f14:	eb05 0208 	add.w	r2, r5, r8
 8004f18:	eba3 0308 	sub.w	r3, r3, r8
 8004f1c:	f043 0301 	orr.w	r3, r3, #1
 8004f20:	f8cb 2008 	str.w	r2, [fp, #8]
 8004f24:	6053      	str	r3, [r2, #4]
 8004f26:	686b      	ldr	r3, [r5, #4]
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	ea43 0308 	orr.w	r3, r3, r8
 8004f30:	606b      	str	r3, [r5, #4]
 8004f32:	4650      	mov	r0, sl
 8004f34:	f7ff fa64 	bl	8004400 <__malloc_unlock>
 8004f38:	e759      	b.n	8004dee <_realloc_r+0x42>
 8004f3a:	68a1      	ldr	r1, [r4, #8]
 8004f3c:	6129      	str	r1, [r5, #16]
 8004f3e:	68e1      	ldr	r1, [r4, #12]
 8004f40:	6169      	str	r1, [r5, #20]
 8004f42:	2a24      	cmp	r2, #36	; 0x24
 8004f44:	bf01      	itttt	eq
 8004f46:	6922      	ldreq	r2, [r4, #16]
 8004f48:	61aa      	streq	r2, [r5, #24]
 8004f4a:	6960      	ldreq	r0, [r4, #20]
 8004f4c:	61e8      	streq	r0, [r5, #28]
 8004f4e:	bf19      	ittee	ne
 8004f50:	f105 0218 	addne.w	r2, r5, #24
 8004f54:	f104 0110 	addne.w	r1, r4, #16
 8004f58:	f105 0220 	addeq.w	r2, r5, #32
 8004f5c:	f104 0118 	addeq.w	r1, r4, #24
 8004f60:	e7d2      	b.n	8004f08 <_realloc_r+0x15c>
 8004f62:	463a      	mov	r2, r7
 8004f64:	4621      	mov	r1, r4
 8004f66:	e7cf      	b.n	8004f08 <_realloc_r+0x15c>
 8004f68:	4621      	mov	r1, r4
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	9301      	str	r3, [sp, #4]
 8004f6e:	f7ff fefb 	bl	8004d68 <memmove>
 8004f72:	9b01      	ldr	r3, [sp, #4]
 8004f74:	e7ce      	b.n	8004f14 <_realloc_r+0x168>
 8004f76:	18c7      	adds	r7, r0, r3
 8004f78:	45b8      	cmp	r8, r7
 8004f7a:	dc20      	bgt.n	8004fbe <_realloc_r+0x212>
 8004f7c:	68cb      	ldr	r3, [r1, #12]
 8004f7e:	688a      	ldr	r2, [r1, #8]
 8004f80:	60d3      	str	r3, [r2, #12]
 8004f82:	609a      	str	r2, [r3, #8]
 8004f84:	4628      	mov	r0, r5
 8004f86:	68eb      	ldr	r3, [r5, #12]
 8004f88:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8004f8c:	60d3      	str	r3, [r2, #12]
 8004f8e:	609a      	str	r2, [r3, #8]
 8004f90:	1f32      	subs	r2, r6, #4
 8004f92:	2a24      	cmp	r2, #36	; 0x24
 8004f94:	d842      	bhi.n	800501c <_realloc_r+0x270>
 8004f96:	2a13      	cmp	r2, #19
 8004f98:	d93e      	bls.n	8005018 <_realloc_r+0x26c>
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	60ab      	str	r3, [r5, #8]
 8004f9e:	6863      	ldr	r3, [r4, #4]
 8004fa0:	60eb      	str	r3, [r5, #12]
 8004fa2:	2a1b      	cmp	r2, #27
 8004fa4:	d824      	bhi.n	8004ff0 <_realloc_r+0x244>
 8004fa6:	f105 0010 	add.w	r0, r5, #16
 8004faa:	f104 0308 	add.w	r3, r4, #8
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	6002      	str	r2, [r0, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	6042      	str	r2, [r0, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	6083      	str	r3, [r0, #8]
 8004fba:	46a9      	mov	r9, r5
 8004fbc:	e757      	b.n	8004e6e <_realloc_r+0xc2>
 8004fbe:	4580      	cmp	r8, r0
 8004fc0:	4607      	mov	r7, r0
 8004fc2:	dddf      	ble.n	8004f84 <_realloc_r+0x1d8>
 8004fc4:	4611      	mov	r1, r2
 8004fc6:	4650      	mov	r0, sl
 8004fc8:	f7fe fffa 	bl	8003fc0 <_malloc_r>
 8004fcc:	4607      	mov	r7, r0
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d0af      	beq.n	8004f32 <_realloc_r+0x186>
 8004fd2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004fd6:	f023 0301 	bic.w	r3, r3, #1
 8004fda:	f1a0 0208 	sub.w	r2, r0, #8
 8004fde:	444b      	add	r3, r9
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d11f      	bne.n	8005024 <_realloc_r+0x278>
 8004fe4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8004fe8:	f027 0703 	bic.w	r7, r7, #3
 8004fec:	4437      	add	r7, r6
 8004fee:	e73e      	b.n	8004e6e <_realloc_r+0xc2>
 8004ff0:	68a3      	ldr	r3, [r4, #8]
 8004ff2:	612b      	str	r3, [r5, #16]
 8004ff4:	68e3      	ldr	r3, [r4, #12]
 8004ff6:	616b      	str	r3, [r5, #20]
 8004ff8:	2a24      	cmp	r2, #36	; 0x24
 8004ffa:	bf01      	itttt	eq
 8004ffc:	6923      	ldreq	r3, [r4, #16]
 8004ffe:	61ab      	streq	r3, [r5, #24]
 8005000:	6962      	ldreq	r2, [r4, #20]
 8005002:	61ea      	streq	r2, [r5, #28]
 8005004:	bf19      	ittee	ne
 8005006:	f105 0018 	addne.w	r0, r5, #24
 800500a:	f104 0310 	addne.w	r3, r4, #16
 800500e:	f105 0020 	addeq.w	r0, r5, #32
 8005012:	f104 0318 	addeq.w	r3, r4, #24
 8005016:	e7ca      	b.n	8004fae <_realloc_r+0x202>
 8005018:	4623      	mov	r3, r4
 800501a:	e7c8      	b.n	8004fae <_realloc_r+0x202>
 800501c:	4621      	mov	r1, r4
 800501e:	f7ff fea3 	bl	8004d68 <memmove>
 8005022:	e7ca      	b.n	8004fba <_realloc_r+0x20e>
 8005024:	1f32      	subs	r2, r6, #4
 8005026:	2a24      	cmp	r2, #36	; 0x24
 8005028:	d82d      	bhi.n	8005086 <_realloc_r+0x2da>
 800502a:	2a13      	cmp	r2, #19
 800502c:	d928      	bls.n	8005080 <_realloc_r+0x2d4>
 800502e:	6823      	ldr	r3, [r4, #0]
 8005030:	6003      	str	r3, [r0, #0]
 8005032:	6863      	ldr	r3, [r4, #4]
 8005034:	6043      	str	r3, [r0, #4]
 8005036:	2a1b      	cmp	r2, #27
 8005038:	d80e      	bhi.n	8005058 <_realloc_r+0x2ac>
 800503a:	f100 0308 	add.w	r3, r0, #8
 800503e:	f104 0208 	add.w	r2, r4, #8
 8005042:	6811      	ldr	r1, [r2, #0]
 8005044:	6019      	str	r1, [r3, #0]
 8005046:	6851      	ldr	r1, [r2, #4]
 8005048:	6059      	str	r1, [r3, #4]
 800504a:	6892      	ldr	r2, [r2, #8]
 800504c:	609a      	str	r2, [r3, #8]
 800504e:	4621      	mov	r1, r4
 8005050:	4650      	mov	r0, sl
 8005052:	f7ff fdb9 	bl	8004bc8 <_free_r>
 8005056:	e76c      	b.n	8004f32 <_realloc_r+0x186>
 8005058:	68a3      	ldr	r3, [r4, #8]
 800505a:	6083      	str	r3, [r0, #8]
 800505c:	68e3      	ldr	r3, [r4, #12]
 800505e:	60c3      	str	r3, [r0, #12]
 8005060:	2a24      	cmp	r2, #36	; 0x24
 8005062:	bf01      	itttt	eq
 8005064:	6923      	ldreq	r3, [r4, #16]
 8005066:	6103      	streq	r3, [r0, #16]
 8005068:	6961      	ldreq	r1, [r4, #20]
 800506a:	6141      	streq	r1, [r0, #20]
 800506c:	bf19      	ittee	ne
 800506e:	f100 0310 	addne.w	r3, r0, #16
 8005072:	f104 0210 	addne.w	r2, r4, #16
 8005076:	f100 0318 	addeq.w	r3, r0, #24
 800507a:	f104 0218 	addeq.w	r2, r4, #24
 800507e:	e7e0      	b.n	8005042 <_realloc_r+0x296>
 8005080:	4603      	mov	r3, r0
 8005082:	4622      	mov	r2, r4
 8005084:	e7dd      	b.n	8005042 <_realloc_r+0x296>
 8005086:	4621      	mov	r1, r4
 8005088:	f7ff fe6e 	bl	8004d68 <memmove>
 800508c:	e7df      	b.n	800504e <_realloc_r+0x2a2>
 800508e:	4637      	mov	r7, r6
 8005090:	e6ed      	b.n	8004e6e <_realloc_r+0xc2>
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	431f      	orrs	r7, r3
 8005098:	f8c9 7004 	str.w	r7, [r9, #4]
 800509c:	6853      	ldr	r3, [r2, #4]
 800509e:	f043 0301 	orr.w	r3, r3, #1
 80050a2:	6053      	str	r3, [r2, #4]
 80050a4:	e6ff      	b.n	8004ea6 <_realloc_r+0xfa>
 80050a6:	bf00      	nop
 80050a8:	2000016c 	.word	0x2000016c

080050ac <__ascii_wctomb>:
 80050ac:	b149      	cbz	r1, 80050c2 <__ascii_wctomb+0x16>
 80050ae:	2aff      	cmp	r2, #255	; 0xff
 80050b0:	bf85      	ittet	hi
 80050b2:	238a      	movhi	r3, #138	; 0x8a
 80050b4:	6003      	strhi	r3, [r0, #0]
 80050b6:	700a      	strbls	r2, [r1, #0]
 80050b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80050bc:	bf98      	it	ls
 80050be:	2001      	movls	r0, #1
 80050c0:	4770      	bx	lr
 80050c2:	4608      	mov	r0, r1
 80050c4:	4770      	bx	lr
	...

080050c8 <_sbrk>:
 80050c8:	4b04      	ldr	r3, [pc, #16]	; (80050dc <_sbrk+0x14>)
 80050ca:	6819      	ldr	r1, [r3, #0]
 80050cc:	4602      	mov	r2, r0
 80050ce:	b909      	cbnz	r1, 80050d4 <_sbrk+0xc>
 80050d0:	4903      	ldr	r1, [pc, #12]	; (80050e0 <_sbrk+0x18>)
 80050d2:	6019      	str	r1, [r3, #0]
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	4402      	add	r2, r0
 80050d8:	601a      	str	r2, [r3, #0]
 80050da:	4770      	bx	lr
 80050dc:	20000744 	.word	0x20000744
 80050e0:	20000768 	.word	0x20000768

080050e4 <_init>:
 80050e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e6:	bf00      	nop
 80050e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ea:	bc08      	pop	{r3}
 80050ec:	469e      	mov	lr, r3
 80050ee:	4770      	bx	lr

080050f0 <_fini>:
 80050f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050f2:	bf00      	nop
 80050f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050f6:	bc08      	pop	{r3}
 80050f8:	469e      	mov	lr, r3
 80050fa:	4770      	bx	lr
