#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6141437ee630 .scope module, "lfsr_tb" "lfsr_tb" 2 1;
 .timescale 0 0;
v0x6141438146d0_0 .var "clk", 0 0;
v0x614143814790_0 .var "load", 0 0;
v0x614143814850_0 .net "q", 0 0, L_0x6141438163f0;  1 drivers
v0x614143814920_0 .var "rst", 0 0;
v0x6141438149c0_0 .var "seed", 3 0;
S_0x6141437ee7c0 .scope module, "L" "lfsr" 2 8, 3 28 0, S_0x6141437ee630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "seed";
    .port_info 4 /INPUT 1 "load";
L_0x614143815970 .functor XOR 1, L_0x614143816160, L_0x614143816250, C4<0>, C4<0>;
L_0x6141438163f0 .functor BUFZ 1, L_0x614143815970, C4<0>, C4<0>, C4<0>;
v0x614143813980_0 .net *"_ivl_11", 0 0, L_0x614143815800;  1 drivers
v0x614143813a80_0 .net *"_ivl_13", 0 0, L_0x6141438158d0;  1 drivers
v0x614143813b60_0 .net *"_ivl_15", 0 0, L_0x6141438159e0;  1 drivers
v0x614143813c20_0 .net *"_ivl_16", 3 0, L_0x614143815b40;  1 drivers
v0x614143813d00_0 .net *"_ivl_23", 0 0, L_0x614143816160;  1 drivers
v0x614143813e30_0 .net *"_ivl_25", 0 0, L_0x614143816250;  1 drivers
v0x614143813f10_0 .net "clk", 0 0, v0x6141438146d0_0;  1 drivers
v0x614143813fb0_0 .net "load", 0 0, v0x614143814790_0;  1 drivers
v0x614143814050_0 .net "nextbit", 0 0, L_0x614143815970;  1 drivers
v0x6141438141a0_0 .net "q", 0 0, L_0x6141438163f0;  alias, 1 drivers
v0x614143814260_0 .net "rst", 0 0, v0x614143814920_0;  1 drivers
v0x614143814390_0 .net "seed", 3 0, v0x6141438149c0_0;  1 drivers
v0x614143814470_0 .net "state_in", 3 0, L_0x6141438152a0;  1 drivers
v0x614143814550_0 .net "state_out", 3 0, L_0x614143814a60;  1 drivers
L_0x614143814a60 .concat [ 1 1 1 1], v0x6141437e0700_0, v0x614143810d60_0, v0x614143811370_0, v0x614143811970_0;
L_0x614143814c20 .part L_0x6141438152a0, 0, 1;
L_0x614143814d20 .part L_0x6141438152a0, 1, 1;
L_0x614143814df0 .part L_0x6141438152a0, 2, 1;
L_0x614143814ec0 .part L_0x6141438152a0, 3, 1;
L_0x6141438152a0 .concat [ 1 1 1 1], v0x6141438121a0_0, v0x614143812930_0, v0x6141438130c0_0, v0x6141438137f0_0;
L_0x614143815470 .part v0x6141438149c0_0, 0, 1;
L_0x614143815510 .part v0x6141438149c0_0, 1, 1;
L_0x614143815600 .part v0x6141438149c0_0, 2, 1;
L_0x6141438156d0 .part v0x6141438149c0_0, 3, 1;
L_0x614143815800 .part L_0x614143814a60, 2, 1;
L_0x6141438158d0 .part L_0x614143814a60, 1, 1;
L_0x6141438159e0 .part L_0x614143814a60, 0, 1;
L_0x614143815b40 .concat [ 1 1 1 1], L_0x614143815970, L_0x6141438159e0, L_0x6141438158d0, L_0x614143815800;
L_0x614143815cf0 .part L_0x614143815b40, 0, 1;
L_0x614143815d90 .part L_0x614143815b40, 1, 1;
L_0x614143815ec0 .part L_0x614143815b40, 2, 1;
L_0x614143815ff0 .part L_0x614143815b40, 3, 1;
L_0x614143816160 .part L_0x614143814a60, 2, 1;
L_0x614143816250 .part L_0x614143814a60, 3, 1;
S_0x6141437f1730 .scope module, "F[0]" "flipflop" 3 39, 3 13 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x6141437e0dc0_0 .net "clk", 0 0, v0x6141438146d0_0;  alias, 1 drivers
v0x6141437e0ec0_0 .net "d", 0 0, L_0x614143814c20;  1 drivers
v0x6141437e0700_0 .var "q", 0 0;
v0x6141437e0800_0 .net "rst", 0 0, v0x614143814920_0;  alias, 1 drivers
E_0x6141437eda30 .event posedge, v0x6141437e0800_0, v0x6141437e0dc0_0;
S_0x614143810b40 .scope module, "F[1]" "flipflop" 3 39, 3 13 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x6141437e0040_0 .net "clk", 0 0, v0x6141438146d0_0;  alias, 1 drivers
v0x6141437e0140_0 .net "d", 0 0, L_0x614143814d20;  1 drivers
v0x614143810d60_0 .var "q", 0 0;
v0x614143810e30_0 .net "rst", 0 0, v0x614143814920_0;  alias, 1 drivers
S_0x614143810f90 .scope module, "F[2]" "flipflop" 3 39, 3 13 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x6141438111c0_0 .net "clk", 0 0, v0x6141438146d0_0;  alias, 1 drivers
v0x6141438112b0_0 .net "d", 0 0, L_0x614143814df0;  1 drivers
v0x614143811370_0 .var "q", 0 0;
v0x614143811410_0 .net "rst", 0 0, v0x614143814920_0;  alias, 1 drivers
S_0x614143811580 .scope module, "F[3]" "flipflop" 3 39, 3 13 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x6141438117f0_0 .net "clk", 0 0, v0x6141438146d0_0;  alias, 1 drivers
v0x6141438118b0_0 .net "d", 0 0, L_0x614143814ec0;  1 drivers
v0x614143811970_0 .var "q", 0 0;
v0x614143811a40_0 .net "rst", 0 0, v0x614143814920_0;  alias, 1 drivers
S_0x614143811b90 .scope module, "M1[0]" "mux" 3 40, 3 1 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x614143815020 .functor NOT 1, v0x614143814790_0, C4<0>, C4<0>, C4<0>;
v0x614143811ea0_0 .net "a", 0 0, L_0x614143815470;  1 drivers
v0x614143811f80_0 .net "b", 0 0, L_0x614143815cf0;  1 drivers
v0x614143812040_0 .net "control", 0 0, v0x614143814790_0;  alias, 1 drivers
v0x6141438120e0_0 .net "notcontrol", 0 0, L_0x614143815020;  1 drivers
v0x6141438121a0_0 .var "q", 0 0;
E_0x6141437edb90 .event anyedge, v0x614143811f80_0, v0x614143811ea0_0, v0x6141438120e0_0, v0x614143812040_0;
S_0x614143812330 .scope module, "M1[1]" "mux" 3 40, 3 1 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x6141438150c0 .functor NOT 1, v0x614143814790_0, C4<0>, C4<0>, C4<0>;
v0x6141438125f0_0 .net "a", 0 0, L_0x614143815510;  1 drivers
v0x6141438126d0_0 .net "b", 0 0, L_0x614143815d90;  1 drivers
v0x614143812790_0 .net "control", 0 0, v0x614143814790_0;  alias, 1 drivers
v0x614143812890_0 .net "notcontrol", 0 0, L_0x6141438150c0;  1 drivers
v0x614143812930_0 .var "q", 0 0;
E_0x6141437ed8d0 .event anyedge, v0x6141438126d0_0, v0x6141438125f0_0, v0x614143812890_0, v0x614143812040_0;
S_0x614143812aa0 .scope module, "M1[2]" "mux" 3 40, 3 1 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x614143815160 .functor NOT 1, v0x614143814790_0, C4<0>, C4<0>, C4<0>;
v0x614143812d60_0 .net "a", 0 0, L_0x614143815600;  1 drivers
v0x614143812e40_0 .net "b", 0 0, L_0x614143815ec0;  1 drivers
v0x614143812f00_0 .net "control", 0 0, v0x614143814790_0;  alias, 1 drivers
v0x614143813020_0 .net "notcontrol", 0 0, L_0x614143815160;  1 drivers
v0x6141438130c0_0 .var "q", 0 0;
E_0x6141437d71d0 .event anyedge, v0x614143812e40_0, v0x614143812d60_0, v0x614143813020_0, v0x614143812040_0;
S_0x614143813250 .scope module, "M1[3]" "mux" 3 40, 3 1 0, S_0x6141437ee7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x614143815200 .functor NOT 1, v0x614143814790_0, C4<0>, C4<0>, C4<0>;
v0x614143813510_0 .net "a", 0 0, L_0x6141438156d0;  1 drivers
v0x6141438135f0_0 .net "b", 0 0, L_0x614143815ff0;  1 drivers
v0x6141438136b0_0 .net "control", 0 0, v0x614143814790_0;  alias, 1 drivers
v0x614143813750_0 .net "notcontrol", 0 0, L_0x614143815200;  1 drivers
v0x6141438137f0_0 .var "q", 0 0;
E_0x6141437e74e0 .event anyedge, v0x6141438135f0_0, v0x614143813510_0, v0x614143813750_0, v0x614143812040_0;
    .scope S_0x6141437f1730;
T_0 ;
    %wait E_0x6141437eda30;
    %load/vec4 v0x6141437e0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6141437e0700_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6141437e0ec0_0;
    %store/vec4 v0x6141437e0700_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x614143810b40;
T_1 ;
    %wait E_0x6141437eda30;
    %load/vec4 v0x614143810e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143810d60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6141437e0140_0;
    %store/vec4 v0x614143810d60_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x614143810f90;
T_2 ;
    %wait E_0x6141437eda30;
    %load/vec4 v0x614143811410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143811370_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6141438112b0_0;
    %store/vec4 v0x614143811370_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x614143811580;
T_3 ;
    %wait E_0x6141437eda30;
    %load/vec4 v0x614143811a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143811970_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6141438118b0_0;
    %store/vec4 v0x614143811970_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x614143811b90;
T_4 ;
    %wait E_0x6141437edb90;
    %load/vec4 v0x614143812040_0;
    %load/vec4 v0x614143811ea0_0;
    %and;
    %load/vec4 v0x6141438120e0_0;
    %load/vec4 v0x614143811f80_0;
    %and;
    %or;
    %store/vec4 v0x6141438121a0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x614143812330;
T_5 ;
    %wait E_0x6141437ed8d0;
    %load/vec4 v0x614143812790_0;
    %load/vec4 v0x6141438125f0_0;
    %and;
    %load/vec4 v0x614143812890_0;
    %load/vec4 v0x6141438126d0_0;
    %and;
    %or;
    %store/vec4 v0x614143812930_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x614143812aa0;
T_6 ;
    %wait E_0x6141437d71d0;
    %load/vec4 v0x614143812f00_0;
    %load/vec4 v0x614143812d60_0;
    %and;
    %load/vec4 v0x614143813020_0;
    %load/vec4 v0x614143812e40_0;
    %and;
    %or;
    %store/vec4 v0x6141438130c0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x614143813250;
T_7 ;
    %wait E_0x6141437e74e0;
    %load/vec4 v0x6141438136b0_0;
    %load/vec4 v0x614143813510_0;
    %and;
    %load/vec4 v0x614143813750_0;
    %load/vec4 v0x6141438135f0_0;
    %and;
    %or;
    %store/vec4 v0x6141438137f0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6141437ee630;
T_8 ;
    %vpi_call 2 12 "$dumpfile", "../sim/lfsr.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6141437ee630 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6141438146d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143814790_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6141438149c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143814920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614143814920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143814920_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x6141437ee630;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0x6141438146d0_0;
    %nor/r;
    %store/vec4 v0x6141438146d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6141437ee630;
T_10 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6141438149c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614143814790_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614143814790_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/lfsr_tb.v";
    "../src/lfsr.v";
