Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 10 12:01:35 2018
| Host         : DESKTOP-02M2VBV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_system_wrapper_control_sets_placed.rpt
| Design       : cpu_system_wrapper
| Device       : xc7k70t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1104 |
| Unused register locations in slices containing registers |  1780 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           33 |
|      4 |           14 |
|      6 |           26 |
|      8 |          257 |
|     10 |           56 |
|     12 |           79 |
|     14 |           17 |
|    16+ |          622 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           17810 |         2447 |
| No           | No                    | Yes                    |             424 |           62 |
| No           | Yes                   | No                     |            8092 |         1536 |
| Yes          | No                    | No                     |           14886 |         2025 |
| Yes          | No                    | Yes                    |             194 |           25 |
| Yes          | Yes                   | No                     |            9718 |         1462 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                                                                          Enable Signal                                                                                                                                         |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                               | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                 |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                        |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r1_reg[6][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                        |                1 |              2 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                        |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                         |                1 |              2 |
| ~cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            |                                                                                                                                                                                                                                                                                                | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                  |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                        |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                             | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                        |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                        |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                             | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                             | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                              |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1_0                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
| ~cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                    |                1 |              2 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                         |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                |                1 |              4 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                         |                3 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                     |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                2 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                     |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                     |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                2 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i       |                1 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              6 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__133_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__134_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__165_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__164_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__163_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__162_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__161_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__177_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__160_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__159_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__180_n_0                                                                                                                    |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__178_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__168_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__167_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__166_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__155_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__154_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                      | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              8 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
| ~cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            |                                                                                                                                                                                                                                                                                                | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__153_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__152_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__151_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__143_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                              |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__146_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                      | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                 |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__144_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__176_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__158_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__157_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                            |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__156_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                          |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__145_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__175_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                             |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                             |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__174_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__173_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__172_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__171_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                 |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__170_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__169_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__179_n_0                                                                                                                                    |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                      | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                              |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                        |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                  |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                            | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                             |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                             | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                       |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                        |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                               | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                       |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                             | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                         |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                             | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                              | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[0][0]                                                                      | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                                       | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/SR[0]                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_0[0]                                                                                                                                                               | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                             | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | cpu_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                      | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                              |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                      |                3 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                    |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                                  | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___84_n_0                                                                                                                                 |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                         |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                   |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                      | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                 |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                        |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                        |                4 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                       |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                       |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                     |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                  | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                    |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                            |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__147_n_0                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__148_n_0                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__149_n_0                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__150_n_0                                                                                                                     |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__142_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__132_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__131_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__130_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__128_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__141_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__127_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__126_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__125_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__122_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__124_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__123_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__129_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__140_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__112_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__121_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__120_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__111_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__119_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__118_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__110_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__117_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__116_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__115_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__114_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__113_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__109_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__108_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                          |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__139_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__138_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__137_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__136_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__135_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                           |                1 |              8 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                      | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                   |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[3]_0[0]                                                                                                                                         | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                             | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                               | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                     |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_2_n_0                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                       |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                    | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1_0                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                            |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                         | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                              |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___68_n_0                                                                                                                                 |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                4 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                                                                                                           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                             | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                            | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                 |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                       | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                    |                                                                                                                                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                         | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                      | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                          |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                       |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                     |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                         |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                      |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                2 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                              | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                              |                1 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                       |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_DCache_WT_Access                                                                                                     |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                   | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                               |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                 | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                        |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                    |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                               |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                    |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                    |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                       |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                          | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | cpu_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                      | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                     |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                                                                                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                      |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                  | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                      | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                       |                4 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                     |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                   |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                  | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                4 |             12 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                                                 |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |             12 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |                3 |             12 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | cpu_system_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                 |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                         |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                              |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                                                 |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                       |                2 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                  | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                       |                3 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             12 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                               |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                6 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                    |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                             | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                            |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                             | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                            |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/all_is_idle_d1_reg                                                                                                                                            | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                     |                1 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                  |                2 |             14 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                                                                                      | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                         | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                         | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                             | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                  | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
| ~cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                     |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                          |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                  |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                7 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                     |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_2_n_0                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                    |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_103_out                                                                                                                                                         | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                               |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                      | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                         |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                              | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                             |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                              |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                  | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                  | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                        |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                         |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                      | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                              |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                         |                4 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                         |                5 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | cpu_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                  | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                        | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                      |                1 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                               | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                         | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[3]_i_1__4_n_0                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                         |                2 |             16 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                    | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                       |                3 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                          |                5 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                       |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                       |                2 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                       |                3 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                              | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                2 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                              |                2 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                        | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                     |                3 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_2_n_0                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                       |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                  | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                        |                2 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                       | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                            |                3 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             18 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                       |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                     |                3 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                       | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                        | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                            |                2 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2_n_0                                                                                                                                                     | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_1_n_0                                                                                              |                3 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                          | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                        |                3 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                4 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                 | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                             |                4 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_1_reg[0]_0                                                          |                2 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                       | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                4 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                     |                3 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             20 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             20 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             22 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                              | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                        |                4 |             22 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             22 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                         | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |                3 |             22 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                         | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                               |                3 |             22 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                          |                3 |             22 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1_n_0                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                        |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                      | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/vgaSync_0/inst/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                                             |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                9 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                         | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                  | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                             | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                     | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                 |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                             | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/vgaSync_0/inst/rout[1]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                              |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                              |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                         |                                                                                                                                                                                                                                         |                2 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                                                  |                3 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                     | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                        |                5 |             24 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                        | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                     |                4 |             26 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                6 |             26 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                 |                3 |             26 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                               |                5 |             26 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                   | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |                4 |             26 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                  | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0         |                3 |             28 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                                        | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                     |                4 |             28 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                         |                5 |             28 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                       |                9 |             30 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                       |                6 |             30 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             30 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                        | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                5 |             30 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                               | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                6 |             30 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                             | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                5 |             30 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                | rst_in_IBUF                                                                                                                                                                                                                             |                3 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              |                                                                                                                                                                                                                                         |                2 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_0[0]                                                                                                                                                               | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                   |                9 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                       |                7 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                     |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                                                                  | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15][0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                          |                8 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                        | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                    |                9 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/new_tag_valid_bits_1_reg[15][0]                                                                                                                                   | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                7 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info_reg[tag_info][0]_0[0]                                                                    |                7 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                              | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                      |                9 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__16_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                      | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                                         | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                              |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |                4 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             32 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                7 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[2]                                                                                            |                7 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                        |                8 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                   | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |                4 |             34 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | cpu_system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                               |                6 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                       |                3 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                              |                8 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[8][0]                                                                                                                                                   | cpu_system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                               |                4 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                        |                9 |             38 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[91]                                                     |                5 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                                       | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]                                                    |                6 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                6 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                       |                6 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                                   | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                      |                5 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                     |                7 |             40 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                7 |             40 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    |                                                                                                                                                                                                                                                                                                | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                 |                4 |             46 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                          | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                8 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                          | cpu_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                9 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                          | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                7 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                       |                9 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/req_Addr_reg[25][0]                                                                                                                     | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                3 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                         | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             48 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                   | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1_reg[3][0]                                                                                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                            | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                            |               13 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                            |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             50 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                      |                8 |             52 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                       |               11 |             52 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | cpu_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                4 |             52 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                   | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                         |               10 |             52 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             54 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             54 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |               13 |             54 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             56 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | cpu_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                      |                4 |             56 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             56 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             56 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             56 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                     | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |               11 |             60 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             60 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                     |                                                                                                                                                                                                                                         |                8 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             62 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Using_AXI.M_AXI_ARCACHE_reg[3][0]                                                                                                       | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                7 |             62 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0_2                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             62 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                         |               14 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                                   | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                                   | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                        |                5 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                                                   | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                                       |               17 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                              |               15 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                                     | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                              |                5 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                    | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                   |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[31][0]                                                                                                                                                             | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                   |                                                                                                                                                                                                                                         |                9 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                       | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0]                                                                             |               10 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                 |                9 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/p_153_in                                                                                                         |                                                                                                                                                                                                                                         |                4 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                9 |             64 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/bypass_data_valid_reg[0]                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                                     | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                              |                5 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                              | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                  |                7 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                      | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                5 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                            | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                 |               11 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                              | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                     |                7 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                 | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                         |               13 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[39][0]                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[39][0]                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                      | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                                   |                9 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                        |               19 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             66 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |               14 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_ALEN_q_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                                     | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                              |                7 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_ALEN_q_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                         |                8 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             68 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             70 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             70 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             70 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             70 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                        |               12 |             70 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             70 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             72 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                        |               11 |             72 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                          |               14 |             72 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             72 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             72 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                       |                9 |             72 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             74 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                9 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |               16 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                9 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                             |               14 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                         |                                                                                                                                                                                                                                         |                6 |             76 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             80 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             80 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                9 |             82 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                              | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                 |                8 |             82 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |               19 |             84 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                       |                9 |             86 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                        |               29 |             88 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               10 |             90 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                              |               10 |             92 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               10 |             92 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                        |               15 |             94 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0                                                                                                                                             | cpu_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                     |               10 |             94 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             94 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                        |               14 |             94 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                      |               11 |             94 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |               19 |             94 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                               | cpu_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                             |               10 |             96 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               21 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             98 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               10 |            106 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |            108 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |            110 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |            112 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                         |                7 |            112 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |            112 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |            112 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |            112 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |            112 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               11 |            118 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               12 |            118 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               11 |            118 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info_reg[tag_info][0]_0[0]                                                                                                                           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               14 |            124 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               22 |            126 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                     |               28 |            126 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                         |               14 |            126 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                    | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_pb                                                         |               15 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                9 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                               |                                                                                                                                                                                                                                         |               13 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_8                                            |                                                                                                                                                                                                                                         |                8 |            128 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                         |               19 |            130 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                         |               33 |            132 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |               29 |            134 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_Perf_2.saved_new_data_reg[31][0]                                                                                                                            | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               20 |            142 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |            144 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |            144 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |            144 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |            144 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |            144 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |            150 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |               28 |            164 |
|  cpu_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                    |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |            166 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                         |               11 |            176 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |               34 |            178 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                         |               33 |            180 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |               29 |            180 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                            |               32 |            180 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                         |               31 |            180 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                         |               39 |            186 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                         |               33 |            188 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                         |               24 |            190 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                 |                                                                                                                                                                                                                                         |               12 |            192 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |            206 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               37 |            208 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_12                                           |                                                                                                                                                                                                                                         |               13 |            208 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data_reg[239]_1 |                                                                                                                                                                                                                                         |               13 |            208 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_7                                            |                                                                                                                                                                                                                                         |               13 |            208 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data_reg[245]   |                                                                                                                                                                                                                                         |               13 |            208 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_9                                            |                                                                                                                                                                                                                                         |               14 |            224 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_10                                           |                                                                                                                                                                                                                                         |               14 |            224 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                                           |                                                                                                                                                                                                                                         |               14 |            224 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[18]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |            256 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               23 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               23 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               28 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               28 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            322 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[15]_0                                                                                                                             |              116 |            364 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                          | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               80 |            468 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               94 |            468 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                           |                                                                                                                                                                                                                                         |               65 |            512 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               89 |            512 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                            |                                                                                                                                                                                                                                         |               71 |            514 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/storage_data2_reg[262][0]                                                                                                                                             |                                                                                                                                                                                                                                         |               44 |            514 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                       |               75 |            516 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                         |                                                                                                                                                                                                                                         |               83 |            576 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                            |                                                                                                                                                                                                                                         |               83 |            576 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                | cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |              151 |            632 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we              |                                                                                                                                                                                                                                         |               43 |            688 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               48 |            768 |
|  cpu_system_i/mig_7series_0/u_cpu_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |             2454 |          18174 |
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


