
Amplifier.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b404  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  0800b5f4  0800b5f4  0001b5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    0000006c  0800b9e0  0800b9e0  0001b9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000118  0800ba4c  0800ba4c  0001ba4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb64  0800bb64  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800bb64  0800bb64  0001bb64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb6c  0800bb6c  0001bb6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800bb70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a50  2000007c  0800bbec  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003acc  0800bbec  00023acc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00050ccc  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000940c  00000000  00000000  00070d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fd0  00000000  00000000  0007a180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001dc0  00000000  00000000  0007c150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000250a4  00000000  00000000  0007df10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002cd5d  00000000  00000000  000a2fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bad4c  00000000  00000000  000cfd11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018aa5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a544  00000000  00000000  0018aab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	2000007c 	.word	0x2000007c
 800020c:	00000000 	.word	0x00000000
 8000210:	0800b5dc 	.word	0x0800b5dc

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000080 	.word	0x20000080
 800022c:	0800b5dc 	.word	0x0800b5dc

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <selfrel_offset31>:
 8000240:	6803      	ldr	r3, [r0, #0]
 8000242:	005a      	lsls	r2, r3, #1
 8000244:	bf4c      	ite	mi
 8000246:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800024a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800024e:	4418      	add	r0, r3
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop

08000254 <search_EIT_table>:
 8000254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000258:	b339      	cbz	r1, 80002aa <search_EIT_table+0x56>
 800025a:	1e4f      	subs	r7, r1, #1
 800025c:	4604      	mov	r4, r0
 800025e:	4615      	mov	r5, r2
 8000260:	463e      	mov	r6, r7
 8000262:	f04f 0800 	mov.w	r8, #0
 8000266:	eb08 0106 	add.w	r1, r8, r6
 800026a:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800026e:	1049      	asrs	r1, r1, #1
 8000270:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000274:	4648      	mov	r0, r9
 8000276:	f7ff ffe3 	bl	8000240 <selfrel_offset31>
 800027a:	4603      	mov	r3, r0
 800027c:	00c8      	lsls	r0, r1, #3
 800027e:	3008      	adds	r0, #8
 8000280:	428f      	cmp	r7, r1
 8000282:	4420      	add	r0, r4
 8000284:	d00b      	beq.n	800029e <search_EIT_table+0x4a>
 8000286:	42ab      	cmp	r3, r5
 8000288:	d80b      	bhi.n	80002a2 <search_EIT_table+0x4e>
 800028a:	f7ff ffd9 	bl	8000240 <selfrel_offset31>
 800028e:	3801      	subs	r0, #1
 8000290:	42a8      	cmp	r0, r5
 8000292:	f101 0801 	add.w	r8, r1, #1
 8000296:	d3e6      	bcc.n	8000266 <search_EIT_table+0x12>
 8000298:	4648      	mov	r0, r9
 800029a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800029e:	42ab      	cmp	r3, r5
 80002a0:	d9fa      	bls.n	8000298 <search_EIT_table+0x44>
 80002a2:	4588      	cmp	r8, r1
 80002a4:	d001      	beq.n	80002aa <search_EIT_table+0x56>
 80002a6:	1e4e      	subs	r6, r1, #1
 80002a8:	e7dd      	b.n	8000266 <search_EIT_table+0x12>
 80002aa:	f04f 0900 	mov.w	r9, #0
 80002ae:	4648      	mov	r0, r9
 80002b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080002b4 <__gnu_unwind_get_pr_addr>:
 80002b4:	2801      	cmp	r0, #1
 80002b6:	d007      	beq.n	80002c8 <__gnu_unwind_get_pr_addr+0x14>
 80002b8:	2802      	cmp	r0, #2
 80002ba:	d007      	beq.n	80002cc <__gnu_unwind_get_pr_addr+0x18>
 80002bc:	4b04      	ldr	r3, [pc, #16]	; (80002d0 <__gnu_unwind_get_pr_addr+0x1c>)
 80002be:	2800      	cmp	r0, #0
 80002c0:	bf0c      	ite	eq
 80002c2:	4618      	moveq	r0, r3
 80002c4:	2000      	movne	r0, #0
 80002c6:	4770      	bx	lr
 80002c8:	4802      	ldr	r0, [pc, #8]	; (80002d4 <__gnu_unwind_get_pr_addr+0x20>)
 80002ca:	4770      	bx	lr
 80002cc:	4802      	ldr	r0, [pc, #8]	; (80002d8 <__gnu_unwind_get_pr_addr+0x24>)
 80002ce:	4770      	bx	lr
 80002d0:	080009a5 	.word	0x080009a5
 80002d4:	080009a9 	.word	0x080009a9
 80002d8:	080009ad 	.word	0x080009ad

080002dc <get_eit_entry>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	4b24      	ldr	r3, [pc, #144]	; (8000370 <get_eit_entry+0x94>)
 80002e0:	4604      	mov	r4, r0
 80002e2:	b083      	sub	sp, #12
 80002e4:	1e8d      	subs	r5, r1, #2
 80002e6:	b33b      	cbz	r3, 8000338 <get_eit_entry+0x5c>
 80002e8:	4628      	mov	r0, r5
 80002ea:	a901      	add	r1, sp, #4
 80002ec:	f3af 8000 	nop.w
 80002f0:	b1e8      	cbz	r0, 800032e <get_eit_entry+0x52>
 80002f2:	9901      	ldr	r1, [sp, #4]
 80002f4:	462a      	mov	r2, r5
 80002f6:	f7ff ffad 	bl	8000254 <search_EIT_table>
 80002fa:	4601      	mov	r1, r0
 80002fc:	b1b8      	cbz	r0, 800032e <get_eit_entry+0x52>
 80002fe:	f7ff ff9f 	bl	8000240 <selfrel_offset31>
 8000302:	684b      	ldr	r3, [r1, #4]
 8000304:	64a0      	str	r0, [r4, #72]	; 0x48
 8000306:	2b01      	cmp	r3, #1
 8000308:	d02e      	beq.n	8000368 <get_eit_entry+0x8c>
 800030a:	2b00      	cmp	r3, #0
 800030c:	db27      	blt.n	800035e <get_eit_entry+0x82>
 800030e:	1d08      	adds	r0, r1, #4
 8000310:	f7ff ff96 	bl	8000240 <selfrel_offset31>
 8000314:	2300      	movs	r3, #0
 8000316:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 800031a:	6803      	ldr	r3, [r0, #0]
 800031c:	2b00      	cmp	r3, #0
 800031e:	db12      	blt.n	8000346 <get_eit_entry+0x6a>
 8000320:	f7ff ff8e 	bl	8000240 <selfrel_offset31>
 8000324:	4603      	mov	r3, r0
 8000326:	2000      	movs	r0, #0
 8000328:	6123      	str	r3, [r4, #16]
 800032a:	b003      	add	sp, #12
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	2300      	movs	r3, #0
 8000330:	2009      	movs	r0, #9
 8000332:	6123      	str	r3, [r4, #16]
 8000334:	b003      	add	sp, #12
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	4b0e      	ldr	r3, [pc, #56]	; (8000374 <get_eit_entry+0x98>)
 800033a:	490f      	ldr	r1, [pc, #60]	; (8000378 <get_eit_entry+0x9c>)
 800033c:	4618      	mov	r0, r3
 800033e:	1ac9      	subs	r1, r1, r3
 8000340:	10c9      	asrs	r1, r1, #3
 8000342:	9101      	str	r1, [sp, #4]
 8000344:	e7d6      	b.n	80002f4 <get_eit_entry+0x18>
 8000346:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800034a:	f7ff ffb3 	bl	80002b4 <__gnu_unwind_get_pr_addr>
 800034e:	2800      	cmp	r0, #0
 8000350:	4603      	mov	r3, r0
 8000352:	bf14      	ite	ne
 8000354:	2000      	movne	r0, #0
 8000356:	2009      	moveq	r0, #9
 8000358:	6123      	str	r3, [r4, #16]
 800035a:	b003      	add	sp, #12
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	2301      	movs	r3, #1
 8000360:	1d08      	adds	r0, r1, #4
 8000362:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000366:	e7d8      	b.n	800031a <get_eit_entry+0x3e>
 8000368:	2300      	movs	r3, #0
 800036a:	2005      	movs	r0, #5
 800036c:	6123      	str	r3, [r4, #16]
 800036e:	e7dc      	b.n	800032a <get_eit_entry+0x4e>
 8000370:	00000000 	.word	0x00000000
 8000374:	0800ba4c 	.word	0x0800ba4c
 8000378:	0800bb64 	.word	0x0800bb64

0800037c <restore_non_core_regs>:
 800037c:	6803      	ldr	r3, [r0, #0]
 800037e:	b510      	push	{r4, lr}
 8000380:	07da      	lsls	r2, r3, #31
 8000382:	4604      	mov	r4, r0
 8000384:	d406      	bmi.n	8000394 <restore_non_core_regs+0x18>
 8000386:	079b      	lsls	r3, r3, #30
 8000388:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800038c:	d509      	bpl.n	80003a2 <restore_non_core_regs+0x26>
 800038e:	f000 fc5d 	bl	8000c4c <__gnu_Unwind_Restore_VFP_D>
 8000392:	6823      	ldr	r3, [r4, #0]
 8000394:	0759      	lsls	r1, r3, #29
 8000396:	d509      	bpl.n	80003ac <restore_non_core_regs+0x30>
 8000398:	071a      	lsls	r2, r3, #28
 800039a:	d50e      	bpl.n	80003ba <restore_non_core_regs+0x3e>
 800039c:	06db      	lsls	r3, r3, #27
 800039e:	d513      	bpl.n	80003c8 <restore_non_core_regs+0x4c>
 80003a0:	bd10      	pop	{r4, pc}
 80003a2:	f000 fc4b 	bl	8000c3c <__gnu_Unwind_Restore_VFP>
 80003a6:	6823      	ldr	r3, [r4, #0]
 80003a8:	0759      	lsls	r1, r3, #29
 80003aa:	d4f5      	bmi.n	8000398 <restore_non_core_regs+0x1c>
 80003ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80003b0:	f000 fc54 	bl	8000c5c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80003b4:	6823      	ldr	r3, [r4, #0]
 80003b6:	071a      	lsls	r2, r3, #28
 80003b8:	d4f0      	bmi.n	800039c <restore_non_core_regs+0x20>
 80003ba:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80003be:	f000 fc55 	bl	8000c6c <__gnu_Unwind_Restore_WMMXD>
 80003c2:	6823      	ldr	r3, [r4, #0]
 80003c4:	06db      	lsls	r3, r3, #27
 80003c6:	d4eb      	bmi.n	80003a0 <restore_non_core_regs+0x24>
 80003c8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80003cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80003d0:	f000 bc90 	b.w	8000cf4 <__gnu_Unwind_Restore_WMMXC>

080003d4 <__gnu_unwind_24bit.constprop.0>:
 80003d4:	2009      	movs	r0, #9
 80003d6:	4770      	bx	lr

080003d8 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 80003d8:	4603      	mov	r3, r0
 80003da:	6800      	ldr	r0, [r0, #0]
 80003dc:	b100      	cbz	r0, 80003e0 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 80003de:	4418      	add	r0, r3
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop

080003e4 <_Unwind_DebugHook>:
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop

080003e8 <unwind_phase2>:
 80003e8:	b570      	push	{r4, r5, r6, lr}
 80003ea:	4604      	mov	r4, r0
 80003ec:	460e      	mov	r6, r1
 80003ee:	4620      	mov	r0, r4
 80003f0:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80003f2:	f7ff ff73 	bl	80002dc <get_eit_entry>
 80003f6:	4605      	mov	r5, r0
 80003f8:	b998      	cbnz	r0, 8000422 <unwind_phase2+0x3a>
 80003fa:	f8d6 c040 	ldr.w	ip, [r6, #64]	; 0x40
 80003fe:	4632      	mov	r2, r6
 8000400:	4621      	mov	r1, r4
 8000402:	2001      	movs	r0, #1
 8000404:	6923      	ldr	r3, [r4, #16]
 8000406:	f8c4 c014 	str.w	ip, [r4, #20]
 800040a:	4798      	blx	r3
 800040c:	2808      	cmp	r0, #8
 800040e:	d0ee      	beq.n	80003ee <unwind_phase2+0x6>
 8000410:	2807      	cmp	r0, #7
 8000412:	d106      	bne.n	8000422 <unwind_phase2+0x3a>
 8000414:	4628      	mov	r0, r5
 8000416:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000418:	f7ff ffe4 	bl	80003e4 <_Unwind_DebugHook>
 800041c:	1d30      	adds	r0, r6, #4
 800041e:	f000 fc01 	bl	8000c24 <__restore_core_regs>
 8000422:	f00a fb4c 	bl	800aabe <abort>
 8000426:	bf00      	nop

08000428 <unwind_phase2_forced>:
 8000428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800042c:	f04f 0a00 	mov.w	sl, #0
 8000430:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000434:	f10d 0e0c 	add.w	lr, sp, #12
 8000438:	f101 0c04 	add.w	ip, r1, #4
 800043c:	68c7      	ldr	r7, [r0, #12]
 800043e:	f8d0 8018 	ldr.w	r8, [r0, #24]
 8000442:	4606      	mov	r6, r0
 8000444:	4614      	mov	r4, r2
 8000446:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800044a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800044e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000452:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000456:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800045a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800045e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000462:	ad02      	add	r5, sp, #8
 8000464:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8000468:	f8c5 a000 	str.w	sl, [r5]
 800046c:	e021      	b.n	80004b2 <unwind_phase2_forced+0x8a>
 800046e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000470:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000474:	4629      	mov	r1, r5
 8000476:	6173      	str	r3, [r6, #20]
 8000478:	a87a      	add	r0, sp, #488	; 0x1e8
 800047a:	f00a fb8f 	bl	800ab9c <memcpy>
 800047e:	4631      	mov	r1, r6
 8000480:	4650      	mov	r0, sl
 8000482:	6933      	ldr	r3, [r6, #16]
 8000484:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000486:	4798      	blx	r3
 8000488:	9c88      	ldr	r4, [sp, #544]	; 0x220
 800048a:	4682      	mov	sl, r0
 800048c:	646c      	str	r4, [r5, #68]	; 0x44
 800048e:	4633      	mov	r3, r6
 8000490:	4632      	mov	r2, r6
 8000492:	4649      	mov	r1, r9
 8000494:	2001      	movs	r0, #1
 8000496:	e9cd 5800 	strd	r5, r8, [sp]
 800049a:	47b8      	blx	r7
 800049c:	4604      	mov	r4, r0
 800049e:	b9f0      	cbnz	r0, 80004de <unwind_phase2_forced+0xb6>
 80004a0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004a4:	4628      	mov	r0, r5
 80004a6:	a97a      	add	r1, sp, #488	; 0x1e8
 80004a8:	f00a fb78 	bl	800ab9c <memcpy>
 80004ac:	f1ba 0f08 	cmp.w	sl, #8
 80004b0:	d11b      	bne.n	80004ea <unwind_phase2_forced+0xc2>
 80004b2:	4630      	mov	r0, r6
 80004b4:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004b6:	f7ff ff11 	bl	80002dc <get_eit_entry>
 80004ba:	f104 0909 	add.w	r9, r4, #9
 80004be:	fa5f fa89 	uxtb.w	sl, r9
 80004c2:	4604      	mov	r4, r0
 80004c4:	2800      	cmp	r0, #0
 80004c6:	d0d2      	beq.n	800046e <unwind_phase2_forced+0x46>
 80004c8:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 80004ca:	4633      	mov	r3, r6
 80004cc:	6469      	str	r1, [r5, #68]	; 0x44
 80004ce:	4632      	mov	r2, r6
 80004d0:	2001      	movs	r0, #1
 80004d2:	e9cd 5800 	strd	r5, r8, [sp]
 80004d6:	f04a 0110 	orr.w	r1, sl, #16
 80004da:	47b8      	blx	r7
 80004dc:	b100      	cbz	r0, 80004e0 <unwind_phase2_forced+0xb8>
 80004de:	2409      	movs	r4, #9
 80004e0:	4620      	mov	r0, r4
 80004e2:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1ba 0f07 	cmp.w	sl, #7
 80004ee:	d1f6      	bne.n	80004de <unwind_phase2_forced+0xb6>
 80004f0:	4620      	mov	r0, r4
 80004f2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004f4:	f7ff ff76 	bl	80003e4 <_Unwind_DebugHook>
 80004f8:	a803      	add	r0, sp, #12
 80004fa:	f000 fb93 	bl	8000c24 <__restore_core_regs>
 80004fe:	bf00      	nop

08000500 <_Unwind_GetCFA>:
 8000500:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000502:	4770      	bx	lr

08000504 <__gnu_Unwind_RaiseException>:
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000506:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800050a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800050c:	b0f9      	sub	sp, #484	; 0x1e4
 800050e:	640b      	str	r3, [r1, #64]	; 0x40
 8000510:	ac01      	add	r4, sp, #4
 8000512:	f101 0c04 	add.w	ip, r1, #4
 8000516:	460e      	mov	r6, r1
 8000518:	4605      	mov	r5, r0
 800051a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800051e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000520:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000524:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000526:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800052a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800052c:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000534:	9700      	str	r7, [sp, #0]
 8000536:	e006      	b.n	8000546 <__gnu_Unwind_RaiseException+0x42>
 8000538:	466a      	mov	r2, sp
 800053a:	4629      	mov	r1, r5
 800053c:	692b      	ldr	r3, [r5, #16]
 800053e:	4798      	blx	r3
 8000540:	2808      	cmp	r0, #8
 8000542:	4604      	mov	r4, r0
 8000544:	d108      	bne.n	8000558 <__gnu_Unwind_RaiseException+0x54>
 8000546:	4628      	mov	r0, r5
 8000548:	9910      	ldr	r1, [sp, #64]	; 0x40
 800054a:	f7ff fec7 	bl	80002dc <get_eit_entry>
 800054e:	2800      	cmp	r0, #0
 8000550:	d0f2      	beq.n	8000538 <__gnu_Unwind_RaiseException+0x34>
 8000552:	2009      	movs	r0, #9
 8000554:	b079      	add	sp, #484	; 0x1e4
 8000556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000558:	4668      	mov	r0, sp
 800055a:	f7ff ff0f 	bl	800037c <restore_non_core_regs>
 800055e:	2c06      	cmp	r4, #6
 8000560:	d1f7      	bne.n	8000552 <__gnu_Unwind_RaiseException+0x4e>
 8000562:	4631      	mov	r1, r6
 8000564:	4628      	mov	r0, r5
 8000566:	f7ff ff3f 	bl	80003e8 <unwind_phase2>
 800056a:	bf00      	nop

0800056c <__gnu_Unwind_ForcedUnwind>:
 800056c:	b410      	push	{r4}
 800056e:	4614      	mov	r4, r2
 8000570:	6184      	str	r4, [r0, #24]
 8000572:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 8000574:	60c1      	str	r1, [r0, #12]
 8000576:	2200      	movs	r2, #0
 8000578:	641c      	str	r4, [r3, #64]	; 0x40
 800057a:	4619      	mov	r1, r3
 800057c:	bc10      	pop	{r4}
 800057e:	e753      	b.n	8000428 <unwind_phase2_forced>

08000580 <__gnu_Unwind_Resume>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	6943      	ldr	r3, [r0, #20]
 8000584:	68c6      	ldr	r6, [r0, #12]
 8000586:	640b      	str	r3, [r1, #64]	; 0x40
 8000588:	b9ae      	cbnz	r6, 80005b6 <__gnu_Unwind_Resume+0x36>
 800058a:	460a      	mov	r2, r1
 800058c:	6903      	ldr	r3, [r0, #16]
 800058e:	4604      	mov	r4, r0
 8000590:	460d      	mov	r5, r1
 8000592:	4601      	mov	r1, r0
 8000594:	2002      	movs	r0, #2
 8000596:	4798      	blx	r3
 8000598:	2807      	cmp	r0, #7
 800059a:	d005      	beq.n	80005a8 <__gnu_Unwind_Resume+0x28>
 800059c:	2808      	cmp	r0, #8
 800059e:	d10f      	bne.n	80005c0 <__gnu_Unwind_Resume+0x40>
 80005a0:	4629      	mov	r1, r5
 80005a2:	4620      	mov	r0, r4
 80005a4:	f7ff ff20 	bl	80003e8 <unwind_phase2>
 80005a8:	4630      	mov	r0, r6
 80005aa:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80005ac:	f7ff ff1a 	bl	80003e4 <_Unwind_DebugHook>
 80005b0:	1d28      	adds	r0, r5, #4
 80005b2:	f000 fb37 	bl	8000c24 <__restore_core_regs>
 80005b6:	2201      	movs	r2, #1
 80005b8:	f7ff ff36 	bl	8000428 <unwind_phase2_forced>
 80005bc:	f00a fa7f 	bl	800aabe <abort>
 80005c0:	f00a fa7d 	bl	800aabe <abort>

080005c4 <__gnu_Unwind_Resume_or_Rethrow>:
 80005c4:	68c2      	ldr	r2, [r0, #12]
 80005c6:	b12a      	cbz	r2, 80005d4 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80005c8:	f8d1 c03c 	ldr.w	ip, [r1, #60]	; 0x3c
 80005cc:	2200      	movs	r2, #0
 80005ce:	f8c1 c040 	str.w	ip, [r1, #64]	; 0x40
 80005d2:	e729      	b.n	8000428 <unwind_phase2_forced>
 80005d4:	e796      	b.n	8000504 <__gnu_Unwind_RaiseException>
 80005d6:	bf00      	nop

080005d8 <_Unwind_Complete>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <_Unwind_DeleteException>:
 80005dc:	6883      	ldr	r3, [r0, #8]
 80005de:	4601      	mov	r1, r0
 80005e0:	b10b      	cbz	r3, 80005e6 <_Unwind_DeleteException+0xa>
 80005e2:	2001      	movs	r0, #1
 80005e4:	4718      	bx	r3
 80005e6:	4770      	bx	lr

080005e8 <_Unwind_VRS_Get>:
 80005e8:	2901      	cmp	r1, #1
 80005ea:	d012      	beq.n	8000612 <_Unwind_VRS_Get+0x2a>
 80005ec:	d809      	bhi.n	8000602 <_Unwind_VRS_Get+0x1a>
 80005ee:	b973      	cbnz	r3, 800060e <_Unwind_VRS_Get+0x26>
 80005f0:	2a0f      	cmp	r2, #15
 80005f2:	d80c      	bhi.n	800060e <_Unwind_VRS_Get+0x26>
 80005f4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80005f8:	6842      	ldr	r2, [r0, #4]
 80005fa:	4618      	mov	r0, r3
 80005fc:	9b00      	ldr	r3, [sp, #0]
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	4770      	bx	lr
 8000602:	3903      	subs	r1, #3
 8000604:	2901      	cmp	r1, #1
 8000606:	bf94      	ite	ls
 8000608:	2001      	movls	r0, #1
 800060a:	2002      	movhi	r0, #2
 800060c:	4770      	bx	lr
 800060e:	2002      	movs	r0, #2
 8000610:	4770      	bx	lr
 8000612:	4608      	mov	r0, r1
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <_Unwind_GetGR>:
 8000618:	2300      	movs	r3, #0
 800061a:	b500      	push	{lr}
 800061c:	b085      	sub	sp, #20
 800061e:	460a      	mov	r2, r1
 8000620:	a903      	add	r1, sp, #12
 8000622:	9100      	str	r1, [sp, #0]
 8000624:	4619      	mov	r1, r3
 8000626:	f7ff ffdf 	bl	80005e8 <_Unwind_VRS_Get>
 800062a:	9803      	ldr	r0, [sp, #12]
 800062c:	b005      	add	sp, #20
 800062e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000632:	bf00      	nop

08000634 <_Unwind_VRS_Set>:
 8000634:	2901      	cmp	r1, #1
 8000636:	d012      	beq.n	800065e <_Unwind_VRS_Set+0x2a>
 8000638:	d809      	bhi.n	800064e <_Unwind_VRS_Set+0x1a>
 800063a:	b973      	cbnz	r3, 800065a <_Unwind_VRS_Set+0x26>
 800063c:	2a0f      	cmp	r2, #15
 800063e:	d80c      	bhi.n	800065a <_Unwind_VRS_Set+0x26>
 8000640:	9900      	ldr	r1, [sp, #0]
 8000642:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000646:	6809      	ldr	r1, [r1, #0]
 8000648:	4618      	mov	r0, r3
 800064a:	6051      	str	r1, [r2, #4]
 800064c:	4770      	bx	lr
 800064e:	3903      	subs	r1, #3
 8000650:	2901      	cmp	r1, #1
 8000652:	bf94      	ite	ls
 8000654:	2001      	movls	r0, #1
 8000656:	2002      	movhi	r0, #2
 8000658:	4770      	bx	lr
 800065a:	2002      	movs	r0, #2
 800065c:	4770      	bx	lr
 800065e:	4608      	mov	r0, r1
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop

08000664 <_Unwind_SetGR>:
 8000664:	2300      	movs	r3, #0
 8000666:	b510      	push	{r4, lr}
 8000668:	b084      	sub	sp, #16
 800066a:	ac03      	add	r4, sp, #12
 800066c:	9203      	str	r2, [sp, #12]
 800066e:	9400      	str	r4, [sp, #0]
 8000670:	460a      	mov	r2, r1
 8000672:	4619      	mov	r1, r3
 8000674:	f7ff ffde 	bl	8000634 <_Unwind_VRS_Set>
 8000678:	b004      	add	sp, #16
 800067a:	bd10      	pop	{r4, pc}

0800067c <__gnu_Unwind_Backtrace>:
 800067c:	b570      	push	{r4, r5, r6, lr}
 800067e:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8000682:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000684:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8000688:	6413      	str	r3, [r2, #64]	; 0x40
 800068a:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 800068e:	f102 0c04 	add.w	ip, r2, #4
 8000692:	4605      	mov	r5, r0
 8000694:	460c      	mov	r4, r1
 8000696:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800069a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800069e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80006a2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80006a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80006aa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80006ae:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80006b2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80006b6:	9616      	str	r6, [sp, #88]	; 0x58
 80006b8:	e012      	b.n	80006e0 <__gnu_Unwind_Backtrace+0x64>
 80006ba:	210c      	movs	r1, #12
 80006bc:	a816      	add	r0, sp, #88	; 0x58
 80006be:	466a      	mov	r2, sp
 80006c0:	f7ff ffd0 	bl	8000664 <_Unwind_SetGR>
 80006c4:	4621      	mov	r1, r4
 80006c6:	a816      	add	r0, sp, #88	; 0x58
 80006c8:	47a8      	blx	r5
 80006ca:	b978      	cbnz	r0, 80006ec <__gnu_Unwind_Backtrace+0x70>
 80006cc:	4669      	mov	r1, sp
 80006ce:	2008      	movs	r0, #8
 80006d0:	9b04      	ldr	r3, [sp, #16]
 80006d2:	aa16      	add	r2, sp, #88	; 0x58
 80006d4:	4798      	blx	r3
 80006d6:	2805      	cmp	r0, #5
 80006d8:	4606      	mov	r6, r0
 80006da:	d008      	beq.n	80006ee <__gnu_Unwind_Backtrace+0x72>
 80006dc:	2809      	cmp	r0, #9
 80006de:	d005      	beq.n	80006ec <__gnu_Unwind_Backtrace+0x70>
 80006e0:	4668      	mov	r0, sp
 80006e2:	9926      	ldr	r1, [sp, #152]	; 0x98
 80006e4:	f7ff fdfa 	bl	80002dc <get_eit_entry>
 80006e8:	2800      	cmp	r0, #0
 80006ea:	d0e6      	beq.n	80006ba <__gnu_Unwind_Backtrace+0x3e>
 80006ec:	2609      	movs	r6, #9
 80006ee:	a816      	add	r0, sp, #88	; 0x58
 80006f0:	f7ff fe44 	bl	800037c <restore_non_core_regs>
 80006f4:	4630      	mov	r0, r6
 80006f6:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 80006fa:	bd70      	pop	{r4, r5, r6, pc}

080006fc <__gnu_unwind_pr_common>:
 80006fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000700:	461e      	mov	r6, r3
 8000702:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8000704:	b089      	sub	sp, #36	; 0x24
 8000706:	f854 3b04 	ldr.w	r3, [r4], #4
 800070a:	460d      	mov	r5, r1
 800070c:	4617      	mov	r7, r2
 800070e:	f000 0803 	and.w	r8, r0, #3
 8000712:	9406      	str	r4, [sp, #24]
 8000714:	2e00      	cmp	r6, #0
 8000716:	d079      	beq.n	800080c <__gnu_unwind_pr_common+0x110>
 8000718:	2202      	movs	r2, #2
 800071a:	f88d 201c 	strb.w	r2, [sp, #28]
 800071e:	0c1a      	lsrs	r2, r3, #16
 8000720:	f88d 201d 	strb.w	r2, [sp, #29]
 8000724:	041b      	lsls	r3, r3, #16
 8000726:	b2d2      	uxtb	r2, r2
 8000728:	9305      	str	r3, [sp, #20]
 800072a:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800072e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000730:	f1b8 0f02 	cmp.w	r8, #2
 8000734:	bf08      	it	eq
 8000736:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8000738:	f013 0301 	ands.w	r3, r3, #1
 800073c:	d00c      	beq.n	8000758 <__gnu_unwind_pr_common+0x5c>
 800073e:	4638      	mov	r0, r7
 8000740:	a905      	add	r1, sp, #20
 8000742:	f000 fb71 	bl	8000e28 <__gnu_unwind_execute>
 8000746:	b918      	cbnz	r0, 8000750 <__gnu_unwind_pr_common+0x54>
 8000748:	2008      	movs	r0, #8
 800074a:	b009      	add	sp, #36	; 0x24
 800074c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000750:	2009      	movs	r0, #9
 8000752:	b009      	add	sp, #36	; 0x24
 8000754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000758:	f8d4 a000 	ldr.w	sl, [r4]
 800075c:	f1ba 0f00 	cmp.w	sl, #0
 8000760:	d0ed      	beq.n	800073e <__gnu_unwind_pr_common+0x42>
 8000762:	9301      	str	r3, [sp, #4]
 8000764:	f000 0308 	and.w	r3, r0, #8
 8000768:	9302      	str	r3, [sp, #8]
 800076a:	2e02      	cmp	r6, #2
 800076c:	d04a      	beq.n	8000804 <__gnu_unwind_pr_common+0x108>
 800076e:	f8b4 a000 	ldrh.w	sl, [r4]
 8000772:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8000776:	3404      	adds	r4, #4
 8000778:	6caa      	ldr	r2, [r5, #72]	; 0x48
 800077a:	210f      	movs	r1, #15
 800077c:	4638      	mov	r0, r7
 800077e:	f029 0b01 	bic.w	fp, r9, #1
 8000782:	4493      	add	fp, r2
 8000784:	f7ff ff48 	bl	8000618 <_Unwind_GetGR>
 8000788:	4583      	cmp	fp, r0
 800078a:	d839      	bhi.n	8000800 <__gnu_unwind_pr_common+0x104>
 800078c:	f02a 0201 	bic.w	r2, sl, #1
 8000790:	445a      	add	r2, fp
 8000792:	4282      	cmp	r2, r0
 8000794:	bf94      	ite	ls
 8000796:	2000      	movls	r0, #0
 8000798:	2001      	movhi	r0, #1
 800079a:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	f00a 0a01 	and.w	sl, sl, #1
 80007a6:	ea43 030a 	orr.w	r3, r3, sl
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d049      	beq.n	8000842 <__gnu_unwind_pr_common+0x146>
 80007ae:	2b02      	cmp	r3, #2
 80007b0:	d032      	beq.n	8000818 <__gnu_unwind_pr_common+0x11c>
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d1cc      	bne.n	8000750 <__gnu_unwind_pr_common+0x54>
 80007b6:	f1b8 0f00 	cmp.w	r8, #0
 80007ba:	d002      	beq.n	80007c2 <__gnu_unwind_pr_common+0xc6>
 80007bc:	2800      	cmp	r0, #0
 80007be:	f040 80ce 	bne.w	800095e <__gnu_unwind_pr_common+0x262>
 80007c2:	3404      	adds	r4, #4
 80007c4:	f8d4 a000 	ldr.w	sl, [r4]
 80007c8:	f1ba 0f00 	cmp.w	sl, #0
 80007cc:	d1cd      	bne.n	800076a <__gnu_unwind_pr_common+0x6e>
 80007ce:	4638      	mov	r0, r7
 80007d0:	a905      	add	r1, sp, #20
 80007d2:	f000 fb29 	bl	8000e28 <__gnu_unwind_execute>
 80007d6:	2800      	cmp	r0, #0
 80007d8:	d1ba      	bne.n	8000750 <__gnu_unwind_pr_common+0x54>
 80007da:	9b01      	ldr	r3, [sp, #4]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d0b3      	beq.n	8000748 <__gnu_unwind_pr_common+0x4c>
 80007e0:	210f      	movs	r1, #15
 80007e2:	4638      	mov	r0, r7
 80007e4:	f7ff ff18 	bl	8000618 <_Unwind_GetGR>
 80007e8:	210e      	movs	r1, #14
 80007ea:	4602      	mov	r2, r0
 80007ec:	4638      	mov	r0, r7
 80007ee:	f7ff ff39 	bl	8000664 <_Unwind_SetGR>
 80007f2:	4638      	mov	r0, r7
 80007f4:	210f      	movs	r1, #15
 80007f6:	4a6a      	ldr	r2, [pc, #424]	; (80009a0 <__gnu_unwind_pr_common+0x2a4>)
 80007f8:	f7ff ff34 	bl	8000664 <_Unwind_SetGR>
 80007fc:	2007      	movs	r0, #7
 80007fe:	e7a8      	b.n	8000752 <__gnu_unwind_pr_common+0x56>
 8000800:	2000      	movs	r0, #0
 8000802:	e7ca      	b.n	800079a <__gnu_unwind_pr_common+0x9e>
 8000804:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8000808:	3408      	adds	r4, #8
 800080a:	e7b5      	b.n	8000778 <__gnu_unwind_pr_common+0x7c>
 800080c:	021b      	lsls	r3, r3, #8
 800080e:	9305      	str	r3, [sp, #20]
 8000810:	2303      	movs	r3, #3
 8000812:	f8ad 301c 	strh.w	r3, [sp, #28]
 8000816:	e78a      	b.n	800072e <__gnu_unwind_pr_common+0x32>
 8000818:	6823      	ldr	r3, [r4, #0]
 800081a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800081e:	f1b8 0f00 	cmp.w	r8, #0
 8000822:	d145      	bne.n	80008b0 <__gnu_unwind_pr_common+0x1b4>
 8000824:	b128      	cbz	r0, 8000832 <__gnu_unwind_pr_common+0x136>
 8000826:	9a02      	ldr	r2, [sp, #8]
 8000828:	2a00      	cmp	r2, #0
 800082a:	d05c      	beq.n	80008e6 <__gnu_unwind_pr_common+0x1ea>
 800082c:	f1bb 0f00 	cmp.w	fp, #0
 8000830:	d074      	beq.n	800091c <__gnu_unwind_pr_common+0x220>
 8000832:	2b00      	cmp	r3, #0
 8000834:	da00      	bge.n	8000838 <__gnu_unwind_pr_common+0x13c>
 8000836:	3404      	adds	r4, #4
 8000838:	f10b 0b01 	add.w	fp, fp, #1
 800083c:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8000840:	e7c0      	b.n	80007c4 <__gnu_unwind_pr_common+0xc8>
 8000842:	f1b8 0f00 	cmp.w	r8, #0
 8000846:	d119      	bne.n	800087c <__gnu_unwind_pr_common+0x180>
 8000848:	b1b0      	cbz	r0, 8000878 <__gnu_unwind_pr_common+0x17c>
 800084a:	6863      	ldr	r3, [r4, #4]
 800084c:	6822      	ldr	r2, [r4, #0]
 800084e:	1c99      	adds	r1, r3, #2
 8000850:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000854:	f43f af7c 	beq.w	8000750 <__gnu_unwind_pr_common+0x54>
 8000858:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800085c:	3301      	adds	r3, #1
 800085e:	9104      	str	r1, [sp, #16]
 8000860:	f000 8091 	beq.w	8000986 <__gnu_unwind_pr_common+0x28a>
 8000864:	1d20      	adds	r0, r4, #4
 8000866:	f7ff fdb7 	bl	80003d8 <_Unwind_decode_typeinfo_ptr.constprop.0>
 800086a:	ab04      	add	r3, sp, #16
 800086c:	4601      	mov	r1, r0
 800086e:	4628      	mov	r0, r5
 8000870:	f3af 8000 	nop.w
 8000874:	2800      	cmp	r0, #0
 8000876:	d15c      	bne.n	8000932 <__gnu_unwind_pr_common+0x236>
 8000878:	3408      	adds	r4, #8
 800087a:	e7a3      	b.n	80007c4 <__gnu_unwind_pr_common+0xc8>
 800087c:	210d      	movs	r1, #13
 800087e:	4638      	mov	r0, r7
 8000880:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8000884:	f7ff fec8 	bl	8000618 <_Unwind_GetGR>
 8000888:	4581      	cmp	r9, r0
 800088a:	d1f5      	bne.n	8000878 <__gnu_unwind_pr_common+0x17c>
 800088c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800088e:	429c      	cmp	r4, r3
 8000890:	d1f2      	bne.n	8000878 <__gnu_unwind_pr_common+0x17c>
 8000892:	4620      	mov	r0, r4
 8000894:	f7ff fcd4 	bl	8000240 <selfrel_offset31>
 8000898:	210f      	movs	r1, #15
 800089a:	4602      	mov	r2, r0
 800089c:	4638      	mov	r0, r7
 800089e:	f7ff fee1 	bl	8000664 <_Unwind_SetGR>
 80008a2:	4638      	mov	r0, r7
 80008a4:	462a      	mov	r2, r5
 80008a6:	2100      	movs	r1, #0
 80008a8:	f7ff fedc 	bl	8000664 <_Unwind_SetGR>
 80008ac:	2007      	movs	r0, #7
 80008ae:	e750      	b.n	8000752 <__gnu_unwind_pr_common+0x56>
 80008b0:	210d      	movs	r1, #13
 80008b2:	4638      	mov	r0, r7
 80008b4:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80008b8:	f7ff feae 	bl	8000618 <_Unwind_GetGR>
 80008bc:	4581      	cmp	r9, r0
 80008be:	d001      	beq.n	80008c4 <__gnu_unwind_pr_common+0x1c8>
 80008c0:	6823      	ldr	r3, [r4, #0]
 80008c2:	e7b6      	b.n	8000832 <__gnu_unwind_pr_common+0x136>
 80008c4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008c6:	429c      	cmp	r4, r3
 80008c8:	d1fa      	bne.n	80008c0 <__gnu_unwind_pr_common+0x1c4>
 80008ca:	2304      	movs	r3, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 80008d2:	18e3      	adds	r3, r4, r3
 80008d4:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 80008d8:	636b      	str	r3, [r5, #52]	; 0x34
 80008da:	6823      	ldr	r3, [r4, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	db5a      	blt.n	8000996 <__gnu_unwind_pr_common+0x29a>
 80008e0:	2301      	movs	r3, #1
 80008e2:	9301      	str	r3, [sp, #4]
 80008e4:	e7a8      	b.n	8000838 <__gnu_unwind_pr_common+0x13c>
 80008e6:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80008ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80008ee:	4691      	mov	r9, r2
 80008f0:	46b0      	mov	r8, r6
 80008f2:	f104 0a04 	add.w	sl, r4, #4
 80008f6:	461e      	mov	r6, r3
 80008f8:	e00e      	b.n	8000918 <__gnu_unwind_pr_common+0x21c>
 80008fa:	4650      	mov	r0, sl
 80008fc:	9604      	str	r6, [sp, #16]
 80008fe:	f7ff fd6b 	bl	80003d8 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000902:	2200      	movs	r2, #0
 8000904:	4601      	mov	r1, r0
 8000906:	ab04      	add	r3, sp, #16
 8000908:	4628      	mov	r0, r5
 800090a:	f109 0901 	add.w	r9, r9, #1
 800090e:	f10a 0a04 	add.w	sl, sl, #4
 8000912:	f3af 8000 	nop.w
 8000916:	b9e8      	cbnz	r0, 8000954 <__gnu_unwind_pr_common+0x258>
 8000918:	45d9      	cmp	r9, fp
 800091a:	d1ee      	bne.n	80008fa <__gnu_unwind_pr_common+0x1fe>
 800091c:	210d      	movs	r1, #13
 800091e:	4638      	mov	r0, r7
 8000920:	f7ff fe7a 	bl	8000618 <_Unwind_GetGR>
 8000924:	4603      	mov	r3, r0
 8000926:	9a04      	ldr	r2, [sp, #16]
 8000928:	2006      	movs	r0, #6
 800092a:	e9c5 2409 	strd	r2, r4, [r5, #36]	; 0x24
 800092e:	622b      	str	r3, [r5, #32]
 8000930:	e70f      	b.n	8000752 <__gnu_unwind_pr_common+0x56>
 8000932:	4681      	mov	r9, r0
 8000934:	210d      	movs	r1, #13
 8000936:	4638      	mov	r0, r7
 8000938:	f7ff fe6e 	bl	8000618 <_Unwind_GetGR>
 800093c:	f1b9 0f02 	cmp.w	r9, #2
 8000940:	6228      	str	r0, [r5, #32]
 8000942:	d125      	bne.n	8000990 <__gnu_unwind_pr_common+0x294>
 8000944:	462b      	mov	r3, r5
 8000946:	9a04      	ldr	r2, [sp, #16]
 8000948:	f843 2f2c 	str.w	r2, [r3, #44]!
 800094c:	626b      	str	r3, [r5, #36]	; 0x24
 800094e:	2006      	movs	r0, #6
 8000950:	62ac      	str	r4, [r5, #40]	; 0x28
 8000952:	e6fe      	b.n	8000752 <__gnu_unwind_pr_common+0x56>
 8000954:	4646      	mov	r6, r8
 8000956:	6823      	ldr	r3, [r4, #0]
 8000958:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800095c:	e769      	b.n	8000832 <__gnu_unwind_pr_common+0x136>
 800095e:	4620      	mov	r0, r4
 8000960:	f7ff fc6e 	bl	8000240 <selfrel_offset31>
 8000964:	4602      	mov	r2, r0
 8000966:	3404      	adds	r4, #4
 8000968:	63ac      	str	r4, [r5, #56]	; 0x38
 800096a:	4628      	mov	r0, r5
 800096c:	4614      	mov	r4, r2
 800096e:	f3af 8000 	nop.w
 8000972:	2800      	cmp	r0, #0
 8000974:	f43f aeec 	beq.w	8000750 <__gnu_unwind_pr_common+0x54>
 8000978:	4638      	mov	r0, r7
 800097a:	4622      	mov	r2, r4
 800097c:	210f      	movs	r1, #15
 800097e:	f7ff fe71 	bl	8000664 <_Unwind_SetGR>
 8000982:	2007      	movs	r0, #7
 8000984:	e6e5      	b.n	8000752 <__gnu_unwind_pr_common+0x56>
 8000986:	210d      	movs	r1, #13
 8000988:	4638      	mov	r0, r7
 800098a:	f7ff fe45 	bl	8000618 <_Unwind_GetGR>
 800098e:	6228      	str	r0, [r5, #32]
 8000990:	9b04      	ldr	r3, [sp, #16]
 8000992:	626b      	str	r3, [r5, #36]	; 0x24
 8000994:	e7db      	b.n	800094e <__gnu_unwind_pr_common+0x252>
 8000996:	f10b 0001 	add.w	r0, fp, #1
 800099a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800099e:	e779      	b.n	8000894 <__gnu_unwind_pr_common+0x198>
 80009a0:	00000000 	.word	0x00000000

080009a4 <__aeabi_unwind_cpp_pr0>:
 80009a4:	2300      	movs	r3, #0
 80009a6:	e6a9      	b.n	80006fc <__gnu_unwind_pr_common>

080009a8 <__aeabi_unwind_cpp_pr1>:
 80009a8:	2301      	movs	r3, #1
 80009aa:	e6a7      	b.n	80006fc <__gnu_unwind_pr_common>

080009ac <__aeabi_unwind_cpp_pr2>:
 80009ac:	2302      	movs	r3, #2
 80009ae:	e6a5      	b.n	80006fc <__gnu_unwind_pr_common>

080009b0 <_Unwind_VRS_Pop>:
 80009b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80009b4:	4606      	mov	r6, r0
 80009b6:	4615      	mov	r5, r2
 80009b8:	461c      	mov	r4, r3
 80009ba:	b0c3      	sub	sp, #268	; 0x10c
 80009bc:	2904      	cmp	r1, #4
 80009be:	f200 80b8 	bhi.w	8000b32 <_Unwind_VRS_Pop+0x182>
 80009c2:	e8df f001 	tbb	[pc, r1]
 80009c6:	569c      	.short	0x569c
 80009c8:	2db6      	.short	0x2db6
 80009ca:	03          	.byte	0x03
 80009cb:	00          	.byte	0x00
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	f040 80b0 	bne.w	8000b32 <_Unwind_VRS_Pop+0x182>
 80009d2:	2a10      	cmp	r2, #16
 80009d4:	f200 80ad 	bhi.w	8000b32 <_Unwind_VRS_Pop+0x182>
 80009d8:	6803      	ldr	r3, [r0, #0]
 80009da:	06d8      	lsls	r0, r3, #27
 80009dc:	f100 80f1 	bmi.w	8000bc2 <_Unwind_VRS_Pop+0x212>
 80009e0:	af20      	add	r7, sp, #128	; 0x80
 80009e2:	4638      	mov	r0, r7
 80009e4:	f000 f990 	bl	8000d08 <__gnu_Unwind_Save_WMMXC>
 80009e8:	2401      	movs	r4, #1
 80009ea:	4638      	mov	r0, r7
 80009ec:	2300      	movs	r3, #0
 80009ee:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 80009f0:	fa04 f203 	lsl.w	r2, r4, r3
 80009f4:	422a      	tst	r2, r5
 80009f6:	f103 0301 	add.w	r3, r3, #1
 80009fa:	d005      	beq.n	8000a08 <_Unwind_VRS_Pop+0x58>
 80009fc:	460a      	mov	r2, r1
 80009fe:	f852 cb04 	ldr.w	ip, [r2], #4
 8000a02:	4611      	mov	r1, r2
 8000a04:	f8c0 c000 	str.w	ip, [r0]
 8000a08:	2b04      	cmp	r3, #4
 8000a0a:	f100 0004 	add.w	r0, r0, #4
 8000a0e:	d1ef      	bne.n	80009f0 <_Unwind_VRS_Pop+0x40>
 8000a10:	4638      	mov	r0, r7
 8000a12:	63b1      	str	r1, [r6, #56]	; 0x38
 8000a14:	f000 f96e 	bl	8000cf4 <__gnu_Unwind_Restore_WMMXC>
 8000a18:	2000      	movs	r0, #0
 8000a1a:	b043      	add	sp, #268	; 0x10c
 8000a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a20:	2c03      	cmp	r4, #3
 8000a22:	f040 8086 	bne.w	8000b32 <_Unwind_VRS_Pop+0x182>
 8000a26:	b294      	uxth	r4, r2
 8000a28:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8000a2c:	2b10      	cmp	r3, #16
 8000a2e:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8000a32:	d87e      	bhi.n	8000b32 <_Unwind_VRS_Pop+0x182>
 8000a34:	6803      	ldr	r3, [r0, #0]
 8000a36:	071f      	lsls	r7, r3, #28
 8000a38:	f100 80cb 	bmi.w	8000bd2 <_Unwind_VRS_Pop+0x222>
 8000a3c:	af20      	add	r7, sp, #128	; 0x80
 8000a3e:	4638      	mov	r0, r7
 8000a40:	f000 f936 	bl	8000cb0 <__gnu_Unwind_Save_WMMXD>
 8000a44:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8000a46:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8000a4a:	b154      	cbz	r4, 8000a62 <_Unwind_VRS_Pop+0xb2>
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8000a52:	1ad0      	subs	r0, r2, r3
 8000a54:	00e4      	lsls	r4, r4, #3
 8000a56:	581d      	ldr	r5, [r3, r0]
 8000a58:	f843 5b04 	str.w	r5, [r3], #4
 8000a5c:	428b      	cmp	r3, r1
 8000a5e:	d1fa      	bne.n	8000a56 <_Unwind_VRS_Pop+0xa6>
 8000a60:	4422      	add	r2, r4
 8000a62:	4638      	mov	r0, r7
 8000a64:	63b2      	str	r2, [r6, #56]	; 0x38
 8000a66:	f000 f901 	bl	8000c6c <__gnu_Unwind_Restore_WMMXD>
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	b043      	add	sp, #268	; 0x10c
 8000a6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a72:	2c01      	cmp	r4, #1
 8000a74:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8000a78:	b295      	uxth	r5, r2
 8000a7a:	d056      	beq.n	8000b2a <_Unwind_VRS_Pop+0x17a>
 8000a7c:	2c05      	cmp	r4, #5
 8000a7e:	d158      	bne.n	8000b32 <_Unwind_VRS_Pop+0x182>
 8000a80:	eb08 0905 	add.w	r9, r8, r5
 8000a84:	f1b9 0f20 	cmp.w	r9, #32
 8000a88:	d853      	bhi.n	8000b32 <_Unwind_VRS_Pop+0x182>
 8000a8a:	f1b8 0f0f 	cmp.w	r8, #15
 8000a8e:	d973      	bls.n	8000b78 <_Unwind_VRS_Pop+0x1c8>
 8000a90:	46a9      	mov	r9, r5
 8000a92:	2d00      	cmp	r5, #0
 8000a94:	f040 8084 	bne.w	8000ba0 <_Unwind_VRS_Pop+0x1f0>
 8000a98:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000a9a:	b365      	cbz	r5, 8000af6 <_Unwind_VRS_Pop+0x146>
 8000a9c:	af20      	add	r7, sp, #128	; 0x80
 8000a9e:	f04f 0900 	mov.w	r9, #0
 8000aa2:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8000aa6:	3f04      	subs	r7, #4
 8000aa8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8000aac:	f853 1b04 	ldr.w	r1, [r3], #4
 8000ab0:	42ab      	cmp	r3, r5
 8000ab2:	f847 1f04 	str.w	r1, [r7, #4]!
 8000ab6:	d1f9      	bne.n	8000aac <_Unwind_VRS_Pop+0xfc>
 8000ab8:	f1b9 0f00 	cmp.w	r9, #0
 8000abc:	d00f      	beq.n	8000ade <_Unwind_VRS_Pop+0x12e>
 8000abe:	466f      	mov	r7, sp
 8000ac0:	4641      	mov	r1, r8
 8000ac2:	2910      	cmp	r1, #16
 8000ac4:	bf38      	it	cc
 8000ac6:	2110      	movcc	r1, #16
 8000ac8:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8000acc:	3984      	subs	r1, #132	; 0x84
 8000ace:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8000ad2:	f853 0b04 	ldr.w	r0, [r3], #4
 8000ad6:	42ab      	cmp	r3, r5
 8000ad8:	f841 0f04 	str.w	r0, [r1, #4]!
 8000adc:	d1f9      	bne.n	8000ad2 <_Unwind_VRS_Pop+0x122>
 8000ade:	2c01      	cmp	r4, #1
 8000ae0:	d07f      	beq.n	8000be2 <_Unwind_VRS_Pop+0x232>
 8000ae2:	f1b8 0f0f 	cmp.w	r8, #15
 8000ae6:	63b5      	str	r5, [r6, #56]	; 0x38
 8000ae8:	d942      	bls.n	8000b70 <_Unwind_VRS_Pop+0x1c0>
 8000aea:	f1b9 0f00 	cmp.w	r9, #0
 8000aee:	d002      	beq.n	8000af6 <_Unwind_VRS_Pop+0x146>
 8000af0:	4668      	mov	r0, sp
 8000af2:	f000 f8b3 	bl	8000c5c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000af6:	2000      	movs	r0, #0
 8000af8:	b043      	add	sp, #268	; 0x10c
 8000afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000afe:	b9c4      	cbnz	r4, 8000b32 <_Unwind_VRS_Pop+0x182>
 8000b00:	4623      	mov	r3, r4
 8000b02:	2401      	movs	r4, #1
 8000b04:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8000b06:	1d37      	adds	r7, r6, #4
 8000b08:	b2a8      	uxth	r0, r5
 8000b0a:	fa04 f103 	lsl.w	r1, r4, r3
 8000b0e:	4201      	tst	r1, r0
 8000b10:	bf1c      	itt	ne
 8000b12:	f852 1b04 	ldrne.w	r1, [r2], #4
 8000b16:	f847 1023 	strne.w	r1, [r7, r3, lsl #2]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	2b10      	cmp	r3, #16
 8000b1e:	d1f4      	bne.n	8000b0a <_Unwind_VRS_Pop+0x15a>
 8000b20:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 8000b24:	d1e7      	bne.n	8000af6 <_Unwind_VRS_Pop+0x146>
 8000b26:	63b2      	str	r2, [r6, #56]	; 0x38
 8000b28:	e004      	b.n	8000b34 <_Unwind_VRS_Pop+0x184>
 8000b2a:	eb08 0305 	add.w	r3, r8, r5
 8000b2e:	2b10      	cmp	r3, #16
 8000b30:	d903      	bls.n	8000b3a <_Unwind_VRS_Pop+0x18a>
 8000b32:	2002      	movs	r0, #2
 8000b34:	b043      	add	sp, #268	; 0x10c
 8000b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000b3a:	f1b8 0f0f 	cmp.w	r8, #15
 8000b3e:	d8f8      	bhi.n	8000b32 <_Unwind_VRS_Pop+0x182>
 8000b40:	6833      	ldr	r3, [r6, #0]
 8000b42:	07da      	lsls	r2, r3, #31
 8000b44:	d506      	bpl.n	8000b54 <_Unwind_VRS_Pop+0x1a4>
 8000b46:	4630      	mov	r0, r6
 8000b48:	f023 0303 	bic.w	r3, r3, #3
 8000b4c:	f840 3b48 	str.w	r3, [r0], #72
 8000b50:	f000 f878 	bl	8000c44 <__gnu_Unwind_Save_VFP>
 8000b54:	af20      	add	r7, sp, #128	; 0x80
 8000b56:	4638      	mov	r0, r7
 8000b58:	f000 f874 	bl	8000c44 <__gnu_Unwind_Save_VFP>
 8000b5c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d19d      	bne.n	8000a9e <_Unwind_VRS_Pop+0xee>
 8000b62:	461d      	mov	r5, r3
 8000b64:	3504      	adds	r5, #4
 8000b66:	4638      	mov	r0, r7
 8000b68:	63b5      	str	r5, [r6, #56]	; 0x38
 8000b6a:	f000 f867 	bl	8000c3c <__gnu_Unwind_Restore_VFP>
 8000b6e:	e7c2      	b.n	8000af6 <_Unwind_VRS_Pop+0x146>
 8000b70:	a820      	add	r0, sp, #128	; 0x80
 8000b72:	f000 f86b 	bl	8000c4c <__gnu_Unwind_Restore_VFP_D>
 8000b76:	e7b8      	b.n	8000aea <_Unwind_VRS_Pop+0x13a>
 8000b78:	f1b9 0f10 	cmp.w	r9, #16
 8000b7c:	d93f      	bls.n	8000bfe <_Unwind_VRS_Pop+0x24e>
 8000b7e:	f1a9 0910 	sub.w	r9, r9, #16
 8000b82:	6833      	ldr	r3, [r6, #0]
 8000b84:	07d9      	lsls	r1, r3, #31
 8000b86:	d508      	bpl.n	8000b9a <_Unwind_VRS_Pop+0x1ea>
 8000b88:	4630      	mov	r0, r6
 8000b8a:	f023 0301 	bic.w	r3, r3, #1
 8000b8e:	f043 0302 	orr.w	r3, r3, #2
 8000b92:	f840 3b48 	str.w	r3, [r0], #72
 8000b96:	f000 f85d 	bl	8000c54 <__gnu_Unwind_Save_VFP_D>
 8000b9a:	f1b9 0f00 	cmp.w	r9, #0
 8000b9e:	d031      	beq.n	8000c04 <_Unwind_VRS_Pop+0x254>
 8000ba0:	6833      	ldr	r3, [r6, #0]
 8000ba2:	075a      	lsls	r2, r3, #29
 8000ba4:	d41f      	bmi.n	8000be6 <_Unwind_VRS_Pop+0x236>
 8000ba6:	f1b8 0f0f 	cmp.w	r8, #15
 8000baa:	d924      	bls.n	8000bf6 <_Unwind_VRS_Pop+0x246>
 8000bac:	466f      	mov	r7, sp
 8000bae:	f1c8 0510 	rsb	r5, r8, #16
 8000bb2:	4638      	mov	r0, r7
 8000bb4:	f000 f856 	bl	8000c64 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000bb8:	2d00      	cmp	r5, #0
 8000bba:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000bbc:	dd80      	ble.n	8000ac0 <_Unwind_VRS_Pop+0x110>
 8000bbe:	af20      	add	r7, sp, #128	; 0x80
 8000bc0:	e76f      	b.n	8000aa2 <_Unwind_VRS_Pop+0xf2>
 8000bc2:	f023 0310 	bic.w	r3, r3, #16
 8000bc6:	6033      	str	r3, [r6, #0]
 8000bc8:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8000bcc:	f000 f89c 	bl	8000d08 <__gnu_Unwind_Save_WMMXC>
 8000bd0:	e706      	b.n	80009e0 <_Unwind_VRS_Pop+0x30>
 8000bd2:	f023 0308 	bic.w	r3, r3, #8
 8000bd6:	6003      	str	r3, [r0, #0]
 8000bd8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8000bdc:	f000 f868 	bl	8000cb0 <__gnu_Unwind_Save_WMMXD>
 8000be0:	e72c      	b.n	8000a3c <_Unwind_VRS_Pop+0x8c>
 8000be2:	af20      	add	r7, sp, #128	; 0x80
 8000be4:	e7be      	b.n	8000b64 <_Unwind_VRS_Pop+0x1b4>
 8000be6:	4630      	mov	r0, r6
 8000be8:	f023 0304 	bic.w	r3, r3, #4
 8000bec:	f840 3bd0 	str.w	r3, [r0], #208
 8000bf0:	f000 f838 	bl	8000c64 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000bf4:	e7d7      	b.n	8000ba6 <_Unwind_VRS_Pop+0x1f6>
 8000bf6:	a820      	add	r0, sp, #128	; 0x80
 8000bf8:	f000 f82c 	bl	8000c54 <__gnu_Unwind_Save_VFP_D>
 8000bfc:	e7d6      	b.n	8000bac <_Unwind_VRS_Pop+0x1fc>
 8000bfe:	f04f 0900 	mov.w	r9, #0
 8000c02:	e7be      	b.n	8000b82 <_Unwind_VRS_Pop+0x1d2>
 8000c04:	f1b8 0f0f 	cmp.w	r8, #15
 8000c08:	f63f af46 	bhi.w	8000a98 <_Unwind_VRS_Pop+0xe8>
 8000c0c:	af20      	add	r7, sp, #128	; 0x80
 8000c0e:	4638      	mov	r0, r7
 8000c10:	f000 f820 	bl	8000c54 <__gnu_Unwind_Save_VFP_D>
 8000c14:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	f47f af41 	bne.w	8000a9e <_Unwind_VRS_Pop+0xee>
 8000c1c:	4638      	mov	r0, r7
 8000c1e:	f000 f815 	bl	8000c4c <__gnu_Unwind_Restore_VFP_D>
 8000c22:	e768      	b.n	8000af6 <_Unwind_VRS_Pop+0x146>

08000c24 <__restore_core_regs>:
 8000c24:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000c28:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000c2c:	469c      	mov	ip, r3
 8000c2e:	46a6      	mov	lr, r4
 8000c30:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000c34:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000c38:	46e5      	mov	sp, ip
 8000c3a:	bd00      	pop	{pc}

08000c3c <__gnu_Unwind_Restore_VFP>:
 8000c3c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop

08000c44 <__gnu_Unwind_Save_VFP>:
 8000c44:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__gnu_Unwind_Restore_VFP_D>:
 8000c4c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <__gnu_Unwind_Save_VFP_D>:
 8000c54:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000c5c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000c64:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__gnu_Unwind_Restore_WMMXD>:
 8000c6c:	ecf0 0102 	ldfe	f0, [r0], #8
 8000c70:	ecf0 1102 	ldfe	f1, [r0], #8
 8000c74:	ecf0 2102 	ldfe	f2, [r0], #8
 8000c78:	ecf0 3102 	ldfe	f3, [r0], #8
 8000c7c:	ecf0 4102 	ldfe	f4, [r0], #8
 8000c80:	ecf0 5102 	ldfe	f5, [r0], #8
 8000c84:	ecf0 6102 	ldfe	f6, [r0], #8
 8000c88:	ecf0 7102 	ldfe	f7, [r0], #8
 8000c8c:	ecf0 8102 	ldfp	f0, [r0], #8
 8000c90:	ecf0 9102 	ldfp	f1, [r0], #8
 8000c94:	ecf0 a102 	ldfp	f2, [r0], #8
 8000c98:	ecf0 b102 	ldfp	f3, [r0], #8
 8000c9c:	ecf0 c102 	ldfp	f4, [r0], #8
 8000ca0:	ecf0 d102 	ldfp	f5, [r0], #8
 8000ca4:	ecf0 e102 	ldfp	f6, [r0], #8
 8000ca8:	ecf0 f102 	ldfp	f7, [r0], #8
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <__gnu_Unwind_Save_WMMXD>:
 8000cb0:	ece0 0102 	stfe	f0, [r0], #8
 8000cb4:	ece0 1102 	stfe	f1, [r0], #8
 8000cb8:	ece0 2102 	stfe	f2, [r0], #8
 8000cbc:	ece0 3102 	stfe	f3, [r0], #8
 8000cc0:	ece0 4102 	stfe	f4, [r0], #8
 8000cc4:	ece0 5102 	stfe	f5, [r0], #8
 8000cc8:	ece0 6102 	stfe	f6, [r0], #8
 8000ccc:	ece0 7102 	stfe	f7, [r0], #8
 8000cd0:	ece0 8102 	stfp	f0, [r0], #8
 8000cd4:	ece0 9102 	stfp	f1, [r0], #8
 8000cd8:	ece0 a102 	stfp	f2, [r0], #8
 8000cdc:	ece0 b102 	stfp	f3, [r0], #8
 8000ce0:	ece0 c102 	stfp	f4, [r0], #8
 8000ce4:	ece0 d102 	stfp	f5, [r0], #8
 8000ce8:	ece0 e102 	stfp	f6, [r0], #8
 8000cec:	ece0 f102 	stfp	f7, [r0], #8
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop

08000cf4 <__gnu_Unwind_Restore_WMMXC>:
 8000cf4:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000cf8:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000cfc:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000d00:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <__gnu_Unwind_Save_WMMXC>:
 8000d08:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000d0c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000d10:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000d14:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <_Unwind_RaiseException>:
 8000d1c:	46ec      	mov	ip, sp
 8000d1e:	b500      	push	{lr}
 8000d20:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d24:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d30:	a901      	add	r1, sp, #4
 8000d32:	f7ff fbe7 	bl	8000504 <__gnu_Unwind_RaiseException>
 8000d36:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d3a:	b012      	add	sp, #72	; 0x48
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop

08000d40 <_Unwind_Resume>:
 8000d40:	46ec      	mov	ip, sp
 8000d42:	b500      	push	{lr}
 8000d44:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d48:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d54:	a901      	add	r1, sp, #4
 8000d56:	f7ff fc13 	bl	8000580 <__gnu_Unwind_Resume>
 8000d5a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d5e:	b012      	add	sp, #72	; 0x48
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <_Unwind_Resume_or_Rethrow>:
 8000d64:	46ec      	mov	ip, sp
 8000d66:	b500      	push	{lr}
 8000d68:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d6c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d78:	a901      	add	r1, sp, #4
 8000d7a:	f7ff fc23 	bl	80005c4 <__gnu_Unwind_Resume_or_Rethrow>
 8000d7e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d82:	b012      	add	sp, #72	; 0x48
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <_Unwind_ForcedUnwind>:
 8000d88:	46ec      	mov	ip, sp
 8000d8a:	b500      	push	{lr}
 8000d8c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d90:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d9c:	ab01      	add	r3, sp, #4
 8000d9e:	f7ff fbe5 	bl	800056c <__gnu_Unwind_ForcedUnwind>
 8000da2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000da6:	b012      	add	sp, #72	; 0x48
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop

08000dac <_Unwind_Backtrace>:
 8000dac:	46ec      	mov	ip, sp
 8000dae:	b500      	push	{lr}
 8000db0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000db4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000db8:	f04f 0300 	mov.w	r3, #0
 8000dbc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000dc0:	aa01      	add	r2, sp, #4
 8000dc2:	f7ff fc5b 	bl	800067c <__gnu_Unwind_Backtrace>
 8000dc6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000dca:	b012      	add	sp, #72	; 0x48
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <next_unwind_byte>:
 8000dd0:	7a02      	ldrb	r2, [r0, #8]
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	b97a      	cbnz	r2, 8000df6 <next_unwind_byte+0x26>
 8000dd6:	7a42      	ldrb	r2, [r0, #9]
 8000dd8:	b1a2      	cbz	r2, 8000e04 <next_unwind_byte+0x34>
 8000dda:	f04f 0c03 	mov.w	ip, #3
 8000dde:	6841      	ldr	r1, [r0, #4]
 8000de0:	3a01      	subs	r2, #1
 8000de2:	7242      	strb	r2, [r0, #9]
 8000de4:	6808      	ldr	r0, [r1, #0]
 8000de6:	1d0a      	adds	r2, r1, #4
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	0202      	lsls	r2, r0, #8
 8000dec:	f883 c008 	strb.w	ip, [r3, #8]
 8000df0:	0e00      	lsrs	r0, r0, #24
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	4770      	bx	lr
 8000df6:	6800      	ldr	r0, [r0, #0]
 8000df8:	3a01      	subs	r2, #1
 8000dfa:	721a      	strb	r2, [r3, #8]
 8000dfc:	0202      	lsls	r2, r0, #8
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	0e00      	lsrs	r0, r0, #24
 8000e02:	4770      	bx	lr
 8000e04:	20b0      	movs	r0, #176	; 0xb0
 8000e06:	4770      	bx	lr

08000e08 <_Unwind_GetGR.constprop.0>:
 8000e08:	2300      	movs	r3, #0
 8000e0a:	b500      	push	{lr}
 8000e0c:	b085      	sub	sp, #20
 8000e0e:	a903      	add	r1, sp, #12
 8000e10:	9100      	str	r1, [sp, #0]
 8000e12:	220c      	movs	r2, #12
 8000e14:	4619      	mov	r1, r3
 8000e16:	f7ff fbe7 	bl	80005e8 <_Unwind_VRS_Get>
 8000e1a:	9803      	ldr	r0, [sp, #12]
 8000e1c:	b005      	add	sp, #20
 8000e1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e22:	bf00      	nop

08000e24 <unwind_UCB_from_context>:
 8000e24:	e7f0      	b.n	8000e08 <_Unwind_GetGR.constprop.0>
 8000e26:	bf00      	nop

08000e28 <__gnu_unwind_execute>:
 8000e28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e2c:	f04f 0800 	mov.w	r8, #0
 8000e30:	4605      	mov	r5, r0
 8000e32:	460e      	mov	r6, r1
 8000e34:	b085      	sub	sp, #20
 8000e36:	4630      	mov	r0, r6
 8000e38:	f7ff ffca 	bl	8000dd0 <next_unwind_byte>
 8000e3c:	28b0      	cmp	r0, #176	; 0xb0
 8000e3e:	4604      	mov	r4, r0
 8000e40:	f000 80ba 	beq.w	8000fb8 <__gnu_unwind_execute+0x190>
 8000e44:	0607      	lsls	r7, r0, #24
 8000e46:	d520      	bpl.n	8000e8a <__gnu_unwind_execute+0x62>
 8000e48:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000e4c:	2b80      	cmp	r3, #128	; 0x80
 8000e4e:	d04d      	beq.n	8000eec <__gnu_unwind_execute+0xc4>
 8000e50:	2b90      	cmp	r3, #144	; 0x90
 8000e52:	d036      	beq.n	8000ec2 <__gnu_unwind_execute+0x9a>
 8000e54:	2ba0      	cmp	r3, #160	; 0xa0
 8000e56:	d060      	beq.n	8000f1a <__gnu_unwind_execute+0xf2>
 8000e58:	2bb0      	cmp	r3, #176	; 0xb0
 8000e5a:	d073      	beq.n	8000f44 <__gnu_unwind_execute+0x11c>
 8000e5c:	2bc0      	cmp	r3, #192	; 0xc0
 8000e5e:	f000 808a 	beq.w	8000f76 <__gnu_unwind_execute+0x14e>
 8000e62:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000e66:	2bd0      	cmp	r3, #208	; 0xd0
 8000e68:	d10b      	bne.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000e6a:	f000 0207 	and.w	r2, r0, #7
 8000e6e:	3201      	adds	r2, #1
 8000e70:	2305      	movs	r3, #5
 8000e72:	2101      	movs	r1, #1
 8000e74:	4628      	mov	r0, r5
 8000e76:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000e7a:	f7ff fd99 	bl	80009b0 <_Unwind_VRS_Pop>
 8000e7e:	2800      	cmp	r0, #0
 8000e80:	d0d9      	beq.n	8000e36 <__gnu_unwind_execute+0xe>
 8000e82:	2009      	movs	r0, #9
 8000e84:	b005      	add	sp, #20
 8000e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000e8a:	0083      	lsls	r3, r0, #2
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	1d1f      	adds	r7, r3, #4
 8000e90:	2300      	movs	r3, #0
 8000e92:	f10d 090c 	add.w	r9, sp, #12
 8000e96:	4619      	mov	r1, r3
 8000e98:	220d      	movs	r2, #13
 8000e9a:	4628      	mov	r0, r5
 8000e9c:	f8cd 9000 	str.w	r9, [sp]
 8000ea0:	f7ff fba2 	bl	80005e8 <_Unwind_VRS_Get>
 8000ea4:	9b03      	ldr	r3, [sp, #12]
 8000ea6:	0660      	lsls	r0, r4, #25
 8000ea8:	bf4c      	ite	mi
 8000eaa:	1bdf      	submi	r7, r3, r7
 8000eac:	18ff      	addpl	r7, r7, r3
 8000eae:	2300      	movs	r3, #0
 8000eb0:	220d      	movs	r2, #13
 8000eb2:	4628      	mov	r0, r5
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f8cd 9000 	str.w	r9, [sp]
 8000eba:	9703      	str	r7, [sp, #12]
 8000ebc:	f7ff fbba 	bl	8000634 <_Unwind_VRS_Set>
 8000ec0:	e7b9      	b.n	8000e36 <__gnu_unwind_execute+0xe>
 8000ec2:	f000 030d 	and.w	r3, r0, #13
 8000ec6:	2b0d      	cmp	r3, #13
 8000ec8:	d0db      	beq.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	af03      	add	r7, sp, #12
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f000 020f 	and.w	r2, r0, #15
 8000ed4:	9700      	str	r7, [sp, #0]
 8000ed6:	4628      	mov	r0, r5
 8000ed8:	f7ff fb86 	bl	80005e8 <_Unwind_VRS_Get>
 8000edc:	2300      	movs	r3, #0
 8000ede:	220d      	movs	r2, #13
 8000ee0:	4628      	mov	r0, r5
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	9700      	str	r7, [sp, #0]
 8000ee6:	f7ff fba5 	bl	8000634 <_Unwind_VRS_Set>
 8000eea:	e7a4      	b.n	8000e36 <__gnu_unwind_execute+0xe>
 8000eec:	4630      	mov	r0, r6
 8000eee:	f7ff ff6f 	bl	8000dd0 <next_unwind_byte>
 8000ef2:	0224      	lsls	r4, r4, #8
 8000ef4:	4320      	orrs	r0, r4
 8000ef6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000efa:	d0c2      	beq.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000efc:	2300      	movs	r3, #0
 8000efe:	0104      	lsls	r4, r0, #4
 8000f00:	4619      	mov	r1, r3
 8000f02:	4628      	mov	r0, r5
 8000f04:	b2a2      	uxth	r2, r4
 8000f06:	f7ff fd53 	bl	80009b0 <_Unwind_VRS_Pop>
 8000f0a:	2800      	cmp	r0, #0
 8000f0c:	d1b9      	bne.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000f0e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000f12:	bf18      	it	ne
 8000f14:	f04f 0801 	movne.w	r8, #1
 8000f18:	e78d      	b.n	8000e36 <__gnu_unwind_execute+0xe>
 8000f1a:	43c3      	mvns	r3, r0
 8000f1c:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000f20:	f003 0307 	and.w	r3, r3, #7
 8000f24:	411a      	asrs	r2, r3
 8000f26:	2300      	movs	r3, #0
 8000f28:	0701      	lsls	r1, r0, #28
 8000f2a:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000f2e:	bf48      	it	mi
 8000f30:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000f34:	4628      	mov	r0, r5
 8000f36:	4619      	mov	r1, r3
 8000f38:	f7ff fd3a 	bl	80009b0 <_Unwind_VRS_Pop>
 8000f3c:	2800      	cmp	r0, #0
 8000f3e:	f43f af7a 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8000f42:	e79e      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000f44:	28b1      	cmp	r0, #177	; 0xb1
 8000f46:	d03c      	beq.n	8000fc2 <__gnu_unwind_execute+0x19a>
 8000f48:	28b2      	cmp	r0, #178	; 0xb2
 8000f4a:	f000 80b0 	beq.w	80010ae <__gnu_unwind_execute+0x286>
 8000f4e:	28b3      	cmp	r0, #179	; 0xb3
 8000f50:	d04a      	beq.n	8000fe8 <__gnu_unwind_execute+0x1c0>
 8000f52:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000f56:	2bb4      	cmp	r3, #180	; 0xb4
 8000f58:	d093      	beq.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	f000 0207 	and.w	r2, r0, #7
 8000f60:	441a      	add	r2, r3
 8000f62:	4628      	mov	r0, r5
 8000f64:	4619      	mov	r1, r3
 8000f66:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f6a:	f7ff fd21 	bl	80009b0 <_Unwind_VRS_Pop>
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	f43f af61 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8000f74:	e785      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000f76:	28c6      	cmp	r0, #198	; 0xc6
 8000f78:	d04f      	beq.n	800101a <__gnu_unwind_execute+0x1f2>
 8000f7a:	28c7      	cmp	r0, #199	; 0xc7
 8000f7c:	d061      	beq.n	8001042 <__gnu_unwind_execute+0x21a>
 8000f7e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000f82:	2bc0      	cmp	r3, #192	; 0xc0
 8000f84:	d070      	beq.n	8001068 <__gnu_unwind_execute+0x240>
 8000f86:	28c8      	cmp	r0, #200	; 0xc8
 8000f88:	d07c      	beq.n	8001084 <__gnu_unwind_execute+0x25c>
 8000f8a:	28c9      	cmp	r0, #201	; 0xc9
 8000f8c:	f47f af79 	bne.w	8000e82 <__gnu_unwind_execute+0x5a>
 8000f90:	4630      	mov	r0, r6
 8000f92:	f7ff ff1d 	bl	8000dd0 <next_unwind_byte>
 8000f96:	2305      	movs	r3, #5
 8000f98:	4602      	mov	r2, r0
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4628      	mov	r0, r5
 8000f9e:	0314      	lsls	r4, r2, #12
 8000fa0:	f002 020f 	and.w	r2, r2, #15
 8000fa4:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 8000fa8:	440a      	add	r2, r1
 8000faa:	4322      	orrs	r2, r4
 8000fac:	f7ff fd00 	bl	80009b0 <_Unwind_VRS_Pop>
 8000fb0:	2800      	cmp	r0, #0
 8000fb2:	f43f af40 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8000fb6:	e764      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000fb8:	f1b8 0f00 	cmp.w	r8, #0
 8000fbc:	d01c      	beq.n	8000ff8 <__gnu_unwind_execute+0x1d0>
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	e760      	b.n	8000e84 <__gnu_unwind_execute+0x5c>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	f7ff ff04 	bl	8000dd0 <next_unwind_byte>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	2800      	cmp	r0, #0
 8000fcc:	f43f af59 	beq.w	8000e82 <__gnu_unwind_execute+0x5a>
 8000fd0:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000fd4:	f47f af55 	bne.w	8000e82 <__gnu_unwind_execute+0x5a>
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4628      	mov	r0, r5
 8000fdc:	f7ff fce8 	bl	80009b0 <_Unwind_VRS_Pop>
 8000fe0:	2800      	cmp	r0, #0
 8000fe2:	f43f af28 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8000fe6:	e74c      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8000fe8:	4630      	mov	r0, r6
 8000fea:	f7ff fef1 	bl	8000dd0 <next_unwind_byte>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4628      	mov	r0, r5
 8000ff6:	e7d2      	b.n	8000f9e <__gnu_unwind_execute+0x176>
 8000ff8:	ac03      	add	r4, sp, #12
 8000ffa:	4643      	mov	r3, r8
 8000ffc:	220e      	movs	r2, #14
 8000ffe:	4641      	mov	r1, r8
 8001000:	4628      	mov	r0, r5
 8001002:	9400      	str	r4, [sp, #0]
 8001004:	f7ff faf0 	bl	80005e8 <_Unwind_VRS_Get>
 8001008:	4643      	mov	r3, r8
 800100a:	220f      	movs	r2, #15
 800100c:	4628      	mov	r0, r5
 800100e:	4641      	mov	r1, r8
 8001010:	9400      	str	r4, [sp, #0]
 8001012:	f7ff fb0f 	bl	8000634 <_Unwind_VRS_Set>
 8001016:	4640      	mov	r0, r8
 8001018:	e734      	b.n	8000e84 <__gnu_unwind_execute+0x5c>
 800101a:	4630      	mov	r0, r6
 800101c:	f7ff fed8 	bl	8000dd0 <next_unwind_byte>
 8001020:	4602      	mov	r2, r0
 8001022:	2303      	movs	r3, #3
 8001024:	0314      	lsls	r4, r2, #12
 8001026:	f002 020f 	and.w	r2, r2, #15
 800102a:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 800102e:	3201      	adds	r2, #1
 8001030:	4628      	mov	r0, r5
 8001032:	4619      	mov	r1, r3
 8001034:	4322      	orrs	r2, r4
 8001036:	f7ff fcbb 	bl	80009b0 <_Unwind_VRS_Pop>
 800103a:	2800      	cmp	r0, #0
 800103c:	f43f aefb 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8001040:	e71f      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8001042:	4630      	mov	r0, r6
 8001044:	f7ff fec4 	bl	8000dd0 <next_unwind_byte>
 8001048:	4602      	mov	r2, r0
 800104a:	2800      	cmp	r0, #0
 800104c:	f43f af19 	beq.w	8000e82 <__gnu_unwind_execute+0x5a>
 8001050:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001054:	f47f af15 	bne.w	8000e82 <__gnu_unwind_execute+0x5a>
 8001058:	2104      	movs	r1, #4
 800105a:	4628      	mov	r0, r5
 800105c:	f7ff fca8 	bl	80009b0 <_Unwind_VRS_Pop>
 8001060:	2800      	cmp	r0, #0
 8001062:	f43f aee8 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8001066:	e70c      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8001068:	2303      	movs	r3, #3
 800106a:	f000 020f 	and.w	r2, r0, #15
 800106e:	3201      	adds	r2, #1
 8001070:	4628      	mov	r0, r5
 8001072:	4619      	mov	r1, r3
 8001074:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001078:	f7ff fc9a 	bl	80009b0 <_Unwind_VRS_Pop>
 800107c:	2800      	cmp	r0, #0
 800107e:	f43f aeda 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 8001082:	e6fe      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 8001084:	4630      	mov	r0, r6
 8001086:	f7ff fea3 	bl	8000dd0 <next_unwind_byte>
 800108a:	4602      	mov	r2, r0
 800108c:	2101      	movs	r1, #1
 800108e:	f002 04f0 	and.w	r4, r2, #240	; 0xf0
 8001092:	f002 020f 	and.w	r2, r2, #15
 8001096:	3410      	adds	r4, #16
 8001098:	440a      	add	r2, r1
 800109a:	2305      	movs	r3, #5
 800109c:	4628      	mov	r0, r5
 800109e:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 80010a2:	f7ff fc85 	bl	80009b0 <_Unwind_VRS_Pop>
 80010a6:	2800      	cmp	r0, #0
 80010a8:	f43f aec5 	beq.w	8000e36 <__gnu_unwind_execute+0xe>
 80010ac:	e6e9      	b.n	8000e82 <__gnu_unwind_execute+0x5a>
 80010ae:	2300      	movs	r3, #0
 80010b0:	f10d 090c 	add.w	r9, sp, #12
 80010b4:	220d      	movs	r2, #13
 80010b6:	4619      	mov	r1, r3
 80010b8:	4628      	mov	r0, r5
 80010ba:	f8cd 9000 	str.w	r9, [sp]
 80010be:	f7ff fa93 	bl	80005e8 <_Unwind_VRS_Get>
 80010c2:	4630      	mov	r0, r6
 80010c4:	f7ff fe84 	bl	8000dd0 <next_unwind_byte>
 80010c8:	0602      	lsls	r2, r0, #24
 80010ca:	f04f 0402 	mov.w	r4, #2
 80010ce:	d50c      	bpl.n	80010ea <__gnu_unwind_execute+0x2c2>
 80010d0:	9b03      	ldr	r3, [sp, #12]
 80010d2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80010d6:	40a0      	lsls	r0, r4
 80010d8:	4418      	add	r0, r3
 80010da:	9003      	str	r0, [sp, #12]
 80010dc:	4630      	mov	r0, r6
 80010de:	f7ff fe77 	bl	8000dd0 <next_unwind_byte>
 80010e2:	0603      	lsls	r3, r0, #24
 80010e4:	f104 0407 	add.w	r4, r4, #7
 80010e8:	d4f2      	bmi.n	80010d0 <__gnu_unwind_execute+0x2a8>
 80010ea:	9b03      	ldr	r3, [sp, #12]
 80010ec:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 80010f0:	40a2      	lsls	r2, r4
 80010f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80010f6:	441a      	add	r2, r3
 80010f8:	2300      	movs	r3, #0
 80010fa:	9203      	str	r2, [sp, #12]
 80010fc:	4628      	mov	r0, r5
 80010fe:	220d      	movs	r2, #13
 8001100:	4619      	mov	r1, r3
 8001102:	f8cd 9000 	str.w	r9, [sp]
 8001106:	f7ff fa95 	bl	8000634 <_Unwind_VRS_Set>
 800110a:	e694      	b.n	8000e36 <__gnu_unwind_execute+0xe>

0800110c <__gnu_unwind_frame>:
 800110c:	460b      	mov	r3, r1
 800110e:	f04f 0c03 	mov.w	ip, #3
 8001112:	b500      	push	{lr}
 8001114:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001116:	4618      	mov	r0, r3
 8001118:	6853      	ldr	r3, [r2, #4]
 800111a:	b085      	sub	sp, #20
 800111c:	3208      	adds	r2, #8
 800111e:	9202      	str	r2, [sp, #8]
 8001120:	a901      	add	r1, sp, #4
 8001122:	0e1a      	lsrs	r2, r3, #24
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	f88d c00c 	strb.w	ip, [sp, #12]
 800112a:	9301      	str	r3, [sp, #4]
 800112c:	f88d 200d 	strb.w	r2, [sp, #13]
 8001130:	f7ff fe7a 	bl	8000e28 <__gnu_unwind_execute>
 8001134:	b005      	add	sp, #20
 8001136:	f85d fb04 	ldr.w	pc, [sp], #4
 800113a:	bf00      	nop

0800113c <_Unwind_GetRegionStart>:
 800113c:	b508      	push	{r3, lr}
 800113e:	f7ff fe71 	bl	8000e24 <unwind_UCB_from_context>
 8001142:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001144:	bd08      	pop	{r3, pc}
 8001146:	bf00      	nop

08001148 <_Unwind_GetLanguageSpecificData>:
 8001148:	b508      	push	{r3, lr}
 800114a:	f7ff fe6b 	bl	8000e24 <unwind_UCB_from_context>
 800114e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001150:	79c3      	ldrb	r3, [r0, #7]
 8001152:	3302      	adds	r3, #2
 8001154:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001158:	bd08      	pop	{r3, pc}
 800115a:	bf00      	nop

0800115c <_ZN3I2CC1Ev>:
	osMutexId_t mMutex;
private:
	uint8_t mBuffer[16] = {0};

public:
	I2C() {}
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	4a07      	ldr	r2, [pc, #28]	; (8001184 <_ZN3I2CC1Ev+0x28>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	335c      	adds	r3, #92	; 0x5c
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	0800b838 	.word	0x0800b838

08001188 <_ZN3I2C10setBusDataE17I2C_HandleTypeDefPv>:
	I2C( I2C_HandleTypeDef bus, osMutexId_t mutex );
	virtual ~I2C();

	void setBusData( I2C_HandleTypeDef bus, osMutexId_t mutex  ) { mI2C = bus; mMutex = mutex; }
 8001188:	b084      	sub	sp, #16
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
 8001192:	f107 0014 	add.w	r0, r7, #20
 8001196:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	3304      	adds	r3, #4
 800119e:	f107 0114 	add.w	r1, r7, #20
 80011a2:	2254      	movs	r2, #84	; 0x54
 80011a4:	4618      	mov	r0, r3
 80011a6:	f009 fcf9 	bl	800ab9c <memcpy>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80011ae:	659a      	str	r2, [r3, #88]	; 0x58
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011ba:	b004      	add	sp, #16
 80011bc:	4770      	bx	lr

080011be <_ZN7Display6setLCDEP3LCD>:
		SCREEN_MAIN = 0
	};

	Display();
	virtual ~Display();
	void setLCD( LCD *lcd ) { mLCD = lcd; }
 80011be:	b480      	push	{r7}
 80011c0:	b083      	sub	sp, #12
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	6039      	str	r1, [r7, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr

080011d8 <_ZN5Audio10setDecoderEP12DolbyDecoder>:
	virtual ~Audio();

	virtual void tick();
	virtual void preTick();

	virtual void setDecoder( DolbyDecoder *decoder ) { mDecoder = decoder; }
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr

080011f2 <_ZN5Audio6setDACEP6DAC_IC>:
	virtual void setDAC( DAC_IC *dac ) { mDAC = dac; }
 80011f2:	b480      	push	{r7}
 80011f4:	b083      	sub	sp, #12
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
 80011fa:	6039      	str	r1, [r7, #0]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr

0800120c <_ZN9AmplifierC1Ev>:
#include "DACPCM1681.h"
#include "DolbyDecoderSTA310.h"
//#include "usbd_cdc_if.h"
#include "Debug.h"

Amplifier::Amplifier() : mAudio( this ), mDAC( 0 ), mDecoder( 0 ), mLastVolumeTimer( 0 ), mCurrentVolume( 50 ), mSamplingFrequency( 0 ) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4618      	mov	r0, r3
 8001218:	f000 fcaa 	bl	8001b70 <_ZN13DecoderEventsC1Ev>
 800121c:	4a18      	ldr	r2, [pc, #96]	; (8001280 <_ZN9AmplifierC1Ev+0x74>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3304      	adds	r3, #4
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fcc2 	bl	8001bb0 <_ZN7DisplayC1Ev>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3334      	adds	r3, #52	; 0x34
 8001230:	6879      	ldr	r1, [r7, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f97c 	bl	8001530 <_ZN5AudioC1EP9Amplifier>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	334c      	adds	r3, #76	; 0x4c
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff8d 	bl	800115c <_ZN3I2CC1Ev>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2200      	movs	r2, #0
 8001246:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2232      	movs	r2, #50	; 0x32
 800125e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	33d4      	adds	r3, #212	; 0xd4
 8001266:	4618      	mov	r0, r3
 8001268:	f009 fb72 	bl	800a950 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	// TODO Auto-generated constructor stub
}
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	0800b6c8 	.word	0x0800b6c8

08001284 <_ZN9AmplifierD1Ev>:

Amplifier::~Amplifier() {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	4a0f      	ldr	r2, [pc, #60]	; (80012cc <_ZN9AmplifierD1Ev+0x48>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	33d4      	adds	r3, #212	; 0xd4
 8001296:	4618      	mov	r0, r3
 8001298:	f009 fb61 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	334c      	adds	r3, #76	; 0x4c
 80012a0:	4618      	mov	r0, r3
 80012a2:	f001 fc13 	bl	8002acc <_ZN3I2CD1Ev>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3334      	adds	r3, #52	; 0x34
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 f960 	bl	8001570 <_ZN5AudioD1Ev>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3304      	adds	r3, #4
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 fc9b 	bl	8001bf0 <_ZN7DisplayD1Ev>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 fc67 	bl	8001b90 <_ZN13DecoderEventsD1Ev>
	// TODO Auto-generated destructor stub
}
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	0800b6c8 	.word	0x0800b6c8

080012d0 <_ZN9AmplifierD0Ev>:
Amplifier::~Amplifier() {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
}
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ffd3 	bl	8001284 <_ZN9AmplifierD1Ev>
 80012de:	21f0      	movs	r1, #240	; 0xf0
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f009 fab0 	bl	800a846 <_ZdlPvj>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <_ZN9Amplifier20onSamplingRateChangeEm>:

void
Amplifier::onSamplingRateChange( uint32_t samplingRate ) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
	mDisplay.setSamplingRate( samplingRate );
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3304      	adds	r3, #4
 80012fe:	6839      	ldr	r1, [r7, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fcb0 	bl	8001c66 <_ZN7Display15setSamplingRateEm>
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <_ZN9Amplifier17onAlgorithmChangeERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

void
Amplifier::onAlgorithmChange( const std::string &algorithm ) {
 800130e:	b590      	push	{r4, r7, lr}
 8001310:	b089      	sub	sp, #36	; 0x24
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
	mDisplay.setAlgorithm( algorithm );
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	1d1c      	adds	r4, r3, #4
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f009 fb5e 	bl	800a9e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8001328:	f107 0308 	add.w	r3, r7, #8
 800132c:	4619      	mov	r1, r3
 800132e:	4620      	mov	r0, r4
 8001330:	f000 fcae 	bl	8001c90 <_ZN7Display12setAlgorithmENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001334:	f107 0308 	add.w	r3, r7, #8
 8001338:	4618      	mov	r0, r3
 800133a:	f009 fb10 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 800133e:	bf00      	nop
 8001340:	3724      	adds	r7, #36	; 0x24
 8001342:	46bd      	mov	sp, r7
 8001344:	bd90      	pop	{r4, r7, pc}

08001346 <_ZN9Amplifier10initializeE17I2C_HandleTypeDefPv>:

void
Amplifier::initialize( I2C_HandleTypeDef bus, osMutexId_t mutex ) {
 8001346:	b084      	sub	sp, #16
 8001348:	b5b0      	push	{r4, r5, r7, lr}
 800134a:	b096      	sub	sp, #88	; 0x58
 800134c:	af14      	add	r7, sp, #80	; 0x50
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	f107 001c 	add.w	r0, r7, #28
 8001354:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	// Take the I2C bus info and configure our internal I2C bus class
	mBusI2C.setBusData( bus, mutex );
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f103 044c 	add.w	r4, r3, #76	; 0x4c
 800135e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001360:	9312      	str	r3, [sp, #72]	; 0x48
 8001362:	4668      	mov	r0, sp
 8001364:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001368:	2248      	movs	r2, #72	; 0x48
 800136a:	4619      	mov	r1, r3
 800136c:	f009 fc16 	bl	800ab9c <memcpy>
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001376:	4620      	mov	r0, r4
 8001378:	f7ff ff06 	bl	8001188 <_ZN3I2C10setBusDataE17I2C_HandleTypeDefPv>

	mMutex = mutex;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001380:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	mDAC = new DAC_PCM1681( mBusI2C.makeDevice( 0x4c << 1 ) );
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	334c      	adds	r3, #76	; 0x4c
 8001388:	2198      	movs	r1, #152	; 0x98
 800138a:	4618      	mov	r0, r3
 800138c:	f001 fcb8 	bl	8002d00 <_ZN3I2C10makeDeviceEh>
 8001390:	4605      	mov	r5, r0
 8001392:	2010      	movs	r0, #16
 8001394:	f009 fa59 	bl	800a84a <_Znwj>
 8001398:	4603      	mov	r3, r0
 800139a:	461c      	mov	r4, r3
 800139c:	4629      	mov	r1, r5
 800139e:	4620      	mov	r0, r4
 80013a0:	f000 fa80 	bl	80018a4 <_ZN11DAC_PCM1681C1EP10I2C_Device>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f8c3 40bc 	str.w	r4, [r3, #188]	; 0xbc
	mDecoder = new DolbyDecoder_STA310( mBusI2C.makeDevice( 0x60 << 1 ) );
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	334c      	adds	r3, #76	; 0x4c
 80013ae:	21c0      	movs	r1, #192	; 0xc0
 80013b0:	4618      	mov	r0, r3
 80013b2:	f001 fca5 	bl	8002d00 <_ZN3I2C10makeDeviceEh>
 80013b6:	4605      	mov	r5, r0
 80013b8:	2018      	movs	r0, #24
 80013ba:	f009 fa46 	bl	800a84a <_Znwj>
 80013be:	4603      	mov	r3, r0
 80013c0:	461c      	mov	r4, r3
 80013c2:	4629      	mov	r1, r5
 80013c4:	4620      	mov	r0, r4
 80013c6:	f000 fd6b 	bl	8001ea0 <_ZN19DolbyDecoder_STA310C1EP10I2C_Device>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f8c3 40c0 	str.w	r4, [r3, #192]	; 0xc0

	mDecoder->setEventHandler( this );
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	3324      	adds	r3, #36	; 0x24
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	6879      	ldr	r1, [r7, #4]
 80013e4:	4610      	mov	r0, r2
 80013e6:	4798      	blx	r3

	// Configure the audio thread
	mAudio.setDecoder( mDecoder );
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80013f4:	4619      	mov	r1, r3
 80013f6:	4610      	mov	r0, r2
 80013f8:	f7ff feee 	bl	80011d8 <_ZN5Audio10setDecoderEP12DolbyDecoder>
	mAudio.setDAC( mDAC );
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001408:	4619      	mov	r1, r3
 800140a:	4610      	mov	r0, r2
 800140c:	f7ff fef1 	bl	80011f2 <_ZN5Audio6setDACEP6DAC_IC>

	mLCD = new LCD( mBusI2C.makeDevice( LCD_I2C_ADDR ) );
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	334c      	adds	r3, #76	; 0x4c
 8001414:	214e      	movs	r1, #78	; 0x4e
 8001416:	4618      	mov	r0, r3
 8001418:	f001 fc72 	bl	8002d00 <_ZN3I2C10makeDeviceEh>
 800141c:	4605      	mov	r5, r0
 800141e:	200c      	movs	r0, #12
 8001420:	f009 fa13 	bl	800a84a <_Znwj>
 8001424:	4603      	mov	r3, r0
 8001426:	461c      	mov	r4, r3
 8001428:	4629      	mov	r1, r5
 800142a:	4620      	mov	r0, r4
 800142c:	f001 fe1a 	bl	8003064 <_ZN3LCDC1EP10I2C_Device>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
	mDisplay.setLCD( mLCD );
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	1d1a      	adds	r2, r3, #4
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001440:	4619      	mov	r1, r3
 8001442:	4610      	mov	r0, r2
 8001444:	f7ff febb 	bl	80011be <_ZN7Display6setLCDEP3LCD>

	mVolumeEncoder = new Encoder();
 8001448:	2008      	movs	r0, #8
 800144a:	f009 f9fe 	bl	800a84a <_Znwj>
 800144e:	4603      	mov	r3, r0
 8001450:	461c      	mov	r4, r3
 8001452:	4620      	mov	r0, r4
 8001454:	f001 fa80 	bl	8002958 <_ZN7EncoderC1Ev>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f8c3 40c4 	str.w	r4, [r3, #196]	; 0xc4
	mStatusLEDs[ STATUS_MUTE ].setPortAndPin( LED_MUTE_GPIO_Port, LED_MUTE_Pin );
	mStatusLEDs[ STATUS_RUN ].setPortAndPin( LED_RUN_GPIO_Port, LED_RUN_Pin );
	*/


}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001468:	b004      	add	sp, #16
 800146a:	4770      	bx	lr

0800146c <_ZN9Amplifier7preTickEv>:

void
Amplifier::preTick() {
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]

	mLCD->initialize();
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	3308      	adds	r3, #8
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4610      	mov	r0, r2
 8001488:	4798      	blx	r3

	mDisplay.updateVolume( mCurrentVolume );
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	1d1a      	adds	r2, r3, #4
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001494:	4619      	mov	r1, r3
 8001496:	4610      	mov	r0, r2
 8001498:	f000 fc1a 	bl	8001cd0 <_ZN7Display12updateVolumeEi>
	mDisplay.update();
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3304      	adds	r3, #4
 80014a0:	4618      	mov	r0, r3
 80014a2:	f000 fbc9 	bl	8001c38 <_ZN7Display6updateEv>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <_ZN9Amplifier4tickEv>:

void Amplifier::tick() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
		uint32_t currentCount = (uint32_t)TIM4->CNT;
 80014b8:	4b1c      	ldr	r3, [pc, #112]	; (800152c <_ZN9Amplifier4tickEv+0x7c>)
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	60fb      	str	r3, [r7, #12]
		ENCODER_VALUE encoderChange = mVolumeEncoder->checkEncoder( currentCount );
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3308      	adds	r3, #8
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	68f9      	ldr	r1, [r7, #12]
 80014d2:	4610      	mov	r0, r2
 80014d4:	4798      	blx	r3
 80014d6:	60b8      	str	r0, [r7, #8]
		if ( encoderChange == Encoder::ENCODER_INCREASE ) {
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d107      	bne.n	80014ee <_ZN9Amplifier4tickEv+0x3e>
			mCurrentVolume++;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80014e4:	1c5a      	adds	r2, r3, #1
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
 80014ec:	e009      	b.n	8001502 <_ZN9Amplifier4tickEv+0x52>
		} else if ( encoderChange == Encoder::ENCODER_DECREASE ) {
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d106      	bne.n	8001502 <_ZN9Amplifier4tickEv+0x52>
			mCurrentVolume--;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80014fa:	1e5a      	subs	r2, r3, #1
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		if ( encoderChange != Encoder::ENCODER_NOCHANGE ) {
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	2b02      	cmp	r3, #2
 8001506:	d00d      	beq.n	8001524 <_ZN9Amplifier4tickEv+0x74>
			mDisplay.updateVolume( mCurrentVolume );
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	1d1a      	adds	r2, r3, #4
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001512:	4619      	mov	r1, r3
 8001514:	4610      	mov	r0, r2
 8001516:	f000 fbdb 	bl	8001cd0 <_ZN7Display12updateVolumeEi>
			mDisplay.update();
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3304      	adds	r3, #4
 800151e:	4618      	mov	r0, r3
 8001520:	f000 fb8a 	bl	8001c38 <_ZN7Display6updateEv>
		}
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40000800 	.word	0x40000800

08001530 <_ZN5AudioC1EP9Amplifier>:
 */

#include "Audio.h"
#include "cmsis_os.h"

Audio::Audio( Amplifier *amp ) : Runnable( amp ), mDecoder( 0 ), mDAC( 0 ), mHasBeenInitialized( false ), mTick( 0 ) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6839      	ldr	r1, [r7, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f001 fe26 	bl	8003190 <_ZN8RunnableC1EP9Amplifier>
 8001544:	4a09      	ldr	r2, [pc, #36]	; (800156c <_ZN5AudioC1EP9Amplifier+0x3c>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2200      	movs	r2, #0
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	741a      	strb	r2, [r3, #16]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	615a      	str	r2, [r3, #20]
	// TODO Auto-generated constructor stub

}
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4618      	mov	r0, r3
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	0800b6ec 	.word	0x0800b6ec

08001570 <_ZN5AudioD1Ev>:

Audio::~Audio() {
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	4a05      	ldr	r2, [pc, #20]	; (8001590 <_ZN5AudioD1Ev+0x20>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4618      	mov	r0, r3
 8001582:	f001 fe19 	bl	80031b8 <_ZN8RunnableD1Ev>
	// TODO Auto-generated destructor stub
}
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4618      	mov	r0, r3
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	0800b6ec 	.word	0x0800b6ec

08001594 <_ZN5AudioD0Ev>:
Audio::~Audio() {
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
}
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffe7 	bl	8001570 <_ZN5AudioD1Ev>
 80015a2:	2118      	movs	r1, #24
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f009 f94e 	bl	800a846 <_ZdlPvj>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <_ZN5Audio7preTickEv>:

void
Audio::preTick() {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	if ( !mHasBeenInitialized ) {
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	7c1b      	ldrb	r3, [r3, #16]
 80015c0:	f083 0301 	eor.w	r3, r3, #1
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d048      	beq.n	800165c <_ZN5Audio7preTickEv+0xa8>
		// Let's run the audio init.. we'll put this in the for loop in case for some reason we need to initialize again
		if ( mDAC && mDecoder ) {
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d044      	beq.n	800165c <_ZN5Audio7preTickEv+0xa8>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d040      	beq.n	800165c <_ZN5Audio7preTickEv+0xa8>
			// We have a valid DAC and a valid decoder.. for now both are required

			// Initialize the Dolby Decoder
			mDecoder->initialize();
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689a      	ldr	r2, [r3, #8]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	3308      	adds	r3, #8
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4610      	mov	r0, r2
 80015ea:	4798      	blx	r3

			if ( mDecoder->isInitialized() ) {
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	330c      	adds	r3, #12
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4610      	mov	r0, r2
 80015fc:	4798      	blx	r3
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d02b      	beq.n	800165c <_ZN5Audio7preTickEv+0xa8>
				// Let's mute the output on the decoder
				//mDecoder->mute( true );

				// Decoder should be sending a clock signal to the DAC chip, so it should be responsive
				// The datasheet says the DAC needs about 5ms to be responsive, so let's wait 10
				osDelay( 10 );
 8001604:	200a      	movs	r0, #10
 8001606:	f006 fbfd 	bl	8007e04 <osDelay>

				mDAC->init();
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	330c      	adds	r3, #12
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4610      	mov	r0, r2
 800161a:	4798      	blx	r3

				// Time to unleash the KRAKEN!  Let's start decoding...

				// Now let's pull the Decoder out of the IDLE state.

				mDecoder->play();
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	3314      	adds	r3, #20
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2101      	movs	r1, #1
 800162c:	4610      	mov	r0, r2
 800162e:	4798      	blx	r3

				mDecoder->mute( false );
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	3310      	adds	r3, #16
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2100      	movs	r1, #0
 8001640:	4610      	mov	r0, r2
 8001642:	4798      	blx	r3

				mDecoder->run();
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	3318      	adds	r3, #24
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4610      	mov	r0, r2
 8001654:	4798      	blx	r3

				mHasBeenInitialized = true;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2201      	movs	r2, #1
 800165a:	741a      	strb	r2, [r3, #16]

			//	mDAC->enable( true );
			}
		}
	}
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <_ZN5Audio4tickEv>:

void
Audio::tick() {
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	// We need to start setting up the audio interfaces
	// First we'll configure the Dolby Decoder
	for(;;) {
		if ( mDecoder && mHasBeenInitialized ) {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d022      	beq.n	80016ba <_ZN5Audio4tickEv+0x56>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	7c1b      	ldrb	r3, [r3, #16]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d01e      	beq.n	80016ba <_ZN5Audio4tickEv+0x56>
			mDecoder->checkForInterrupt();
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	331c      	adds	r3, #28
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4610      	mov	r0, r2
 800168c:	4798      	blx	r3

			if ( mTick % 5000 == 0 ) {
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	695a      	ldr	r2, [r3, #20]
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <_ZN5Audio4tickEv+0x68>)
 8001694:	fba3 1302 	umull	r1, r3, r3, r2
 8001698:	0b1b      	lsrs	r3, r3, #12
 800169a:	f241 3188 	movw	r1, #5000	; 0x1388
 800169e:	fb01 f303 	mul.w	r3, r1, r3
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d108      	bne.n	80016ba <_ZN5Audio4tickEv+0x56>
				mDecoder->checkFormat();
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	3320      	adds	r3, #32
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4610      	mov	r0, r2
 80016b8:	4798      	blx	r3
			}
		}

		mTick = mTick + 1;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	615a      	str	r2, [r3, #20]

		osDelay(1);
 80016c4:	2001      	movs	r0, #1
 80016c6:	f006 fb9d 	bl	8007e04 <osDelay>
		if ( mDecoder && mHasBeenInitialized ) {
 80016ca:	e7cf      	b.n	800166c <_ZN5Audio4tickEv+0x8>
 80016cc:	d1b71759 	.word	0xd1b71759

080016d0 <_ZN5Audio5startEv>:
	}
}

void
Audio::start() {
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
//	mHasBeenInitialized = true;
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr

080016e2 <_ZN6DAC_IC9isEnabledEv>:

	// the name for this DAC
	virtual std::string name() = 0;
	virtual void init() = 0;

	virtual bool isEnabled() { return true; }
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	2301      	movs	r3, #1
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr

080016f6 <_ZN6DAC_IC6enableEb>:
	virtual void enable( bool state ) {};
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	460b      	mov	r3, r1
 8001700:	70fb      	strb	r3, [r7, #3]
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <_ZN6DAC_IC14supportsFormatEh>:
	virtual bool supportsFormat( uint8_t format ) { return false; }
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
 8001718:	2300      	movs	r3, #0
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr

08001724 <_ZN6DAC_IC14supportsVolumeEv>:
	virtual bool supportsVolume() { return false; }
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	2300      	movs	r3, #0
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <_ZN6DAC_IC12supportsMuteEv>:
	virtual bool supportsMute() { return false; }
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	2300      	movs	r3, #0
 8001742:	4618      	mov	r0, r3
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <_ZN6DAC_IC8channelsEv>:
	virtual int channels() { return 0; }
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	2300      	movs	r3, #0
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <_ZN6DAC_IC16setChannelVolumeEii>:

	// volume is 0 to 63, where 0 is lowest and 63 is highest
	virtual void setChannelVolume( int channel, int volume ) {}
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <_ZN6DAC_IC9setVolumeEi>:

	// sets the volume on all channels
	virtual void setVolume( int volume ) {};
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
 800177e:	6039      	str	r1, [r7, #0]
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr

0800178a <_ZN6DAC_IC11muteChannelEib>:

	virtual void muteChannel( int channel, bool enable ) {}
 800178a:	b480      	push	{r7}
 800178c:	b085      	sub	sp, #20
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	60b9      	str	r1, [r7, #8]
 8001794:	4613      	mov	r3, r2
 8001796:	71fb      	strb	r3, [r7, #7]
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr

080017a2 <_ZN6DAC_IC4muteEb>:
	virtual void mute( bool enable ) {}
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
 80017aa:	460b      	mov	r3, r1
 80017ac:	70fb      	strb	r3, [r7, #3]
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr

080017b8 <_ZN6DAC_IC9setFormatEh>:

	virtual void setFormat( uint8_t format ) {};
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	70fb      	strb	r3, [r7, #3]
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
	...

080017d0 <_ZN6DAC_ICC1Ev>:
 *      Author: duane
 */

#include "DAC.h"

DAC_IC::DAC_IC() {
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	4a04      	ldr	r2, [pc, #16]	; (80017ec <_ZN6DAC_ICC1Ev+0x1c>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4618      	mov	r0, r3
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	0800b710 	.word	0x0800b710

080017f0 <_ZN6DAC_ICD1Ev>:

DAC_IC::~DAC_IC() {
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	4a04      	ldr	r2, [pc, #16]	; (800180c <_ZN6DAC_ICD1Ev+0x1c>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	0800b710 	.word	0x0800b710

08001810 <_ZN11DAC_PCM16819isEnabledEv>:
	DAC_PCM1681( I2C_Device *device );
	virtual ~DAC_PCM1681();

	virtual void init();

	virtual bool isEnabled() { return mEnabled; }
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	7b5b      	ldrb	r3, [r3, #13]
 800181c:	2b00      	cmp	r3, #0
 800181e:	bf14      	ite	ne
 8001820:	2301      	movne	r3, #1
 8001822:	2300      	moveq	r3, #0
 8001824:	b2db      	uxtb	r3, r3
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <_ZN11DAC_PCM168114supportsVolumeEv>:
	virtual void enable( bool state );

	virtual bool supportsFormat( uint8_t format );
	virtual bool supportsVolume() { return true; }
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	2301      	movs	r3, #1
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <_ZN11DAC_PCM168112supportsMuteEv>:
	virtual bool supportsMute() { return true; }
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	2301      	movs	r3, #1
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <_ZN11DAC_PCM16818channelsEv>:
	virtual int channels() { return 8; }
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	2308      	movs	r3, #8
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <_ZN11DAC_PCM16814nameB5cxx11Ev>:

	virtual std::string name() { return "PCM1681"; }
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	4618      	mov	r0, r3
 800187c:	f008 fff9 	bl	800a872 <_ZNSaIcEC1Ev>
 8001880:	f107 030c 	add.w	r3, r7, #12
 8001884:	461a      	mov	r2, r3
 8001886:	4906      	ldr	r1, [pc, #24]	; (80018a0 <_ZN11DAC_PCM16814nameB5cxx11Ev+0x34>)
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f009 f8dd 	bl	800aa48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800188e:	f107 030c 	add.w	r3, r7, #12
 8001892:	4618      	mov	r0, r3
 8001894:	f008 ffee 	bl	800a874 <_ZNSaIcED1Ev>
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	0800b5f4 	.word	0x0800b5f4

080018a4 <_ZN11DAC_PCM1681C1EP10I2C_Device>:
#define PCM1681_REG_ENABLE	8
#define PCM1681_REG_FORMAT	9
#define PCM1681_REG_OVER	12
#define PCM1681_REG_DAMS	13

DAC_PCM1681::DAC_PCM1681( I2C_Device *device ) : mDevice( device ), mEnabled( true ) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff8d 	bl	80017d0 <_ZN6DAC_ICC1Ev>
 80018b6:	4a08      	ldr	r2, [pc, #32]	; (80018d8 <_ZN11DAC_PCM1681C1EP10I2C_Device+0x34>)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	735a      	strb	r2, [r3, #13]
	// TODO Auto-generated constructor stub
	mMuteStatus = 0;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	731a      	strb	r2, [r3, #12]
}
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	0800b754 	.word	0x0800b754

080018dc <_ZN11DAC_PCM1681D1Ev>:

DAC_PCM1681::~DAC_PCM1681() {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	4a05      	ldr	r2, [pc, #20]	; (80018fc <_ZN11DAC_PCM1681D1Ev+0x20>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ff7f 	bl	80017f0 <_ZN6DAC_ICD1Ev>
	// TODO Auto-generated destructor stub
}
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4618      	mov	r0, r3
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	0800b754 	.word	0x0800b754

08001900 <_ZN11DAC_PCM1681D0Ev>:
DAC_PCM1681::~DAC_PCM1681() {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
}
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ffe7 	bl	80018dc <_ZN11DAC_PCM1681D1Ev>
 800190e:	2110      	movs	r1, #16
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f008 ff98 	bl	800a846 <_ZdlPvj>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <_ZN11DAC_PCM16816enableEb>:

void
DAC_PCM1681::enable( bool state ) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
	if ( state ) {
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d00a      	beq.n	8001948 <_ZN11DAC_PCM16816enableEb+0x28>
		mDevice->writeRegister( PCM1681_REG_ENABLE, 0 );
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6898      	ldr	r0, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	3318      	adds	r3, #24
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2200      	movs	r2, #0
 8001942:	2108      	movs	r1, #8
 8001944:	4798      	blx	r3
 8001946:	e009      	b.n	800195c <_ZN11DAC_PCM16816enableEb+0x3c>
	} else {
		mDevice->writeRegister( PCM1681_REG_ENABLE, 0xff );
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6898      	ldr	r0, [r3, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	3318      	adds	r3, #24
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	22ff      	movs	r2, #255	; 0xff
 8001958:	2108      	movs	r1, #8
 800195a:	4798      	blx	r3
	}

	mEnabled = state;
 800195c:	78fa      	ldrb	r2, [r7, #3]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	735a      	strb	r2, [r3, #13]
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_ZN11DAC_PCM168114supportsFormatEh>:

bool
DAC_PCM1681::supportsFormat( uint8_t format ) {
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
 8001972:	460b      	mov	r3, r1
 8001974:	70fb      	strb	r3, [r7, #3]
	return ( format == DAC_IC::FORMAT_SONY || format == DAC_IC::FORMAT_I2S );
 8001976:	78fb      	ldrb	r3, [r7, #3]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d002      	beq.n	8001982 <_ZN11DAC_PCM168114supportsFormatEh+0x18>
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d101      	bne.n	8001986 <_ZN11DAC_PCM168114supportsFormatEh+0x1c>
 8001982:	2301      	movs	r3, #1
 8001984:	e000      	b.n	8001988 <_ZN11DAC_PCM168114supportsFormatEh+0x1e>
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr

08001992 <_ZN11DAC_PCM16819setFormatEh>:

void
DAC_PCM1681::setFormat( uint8_t format ) {
 8001992:	b580      	push	{r7, lr}
 8001994:	b084      	sub	sp, #16
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	460b      	mov	r3, r1
 800199c:	70fb      	strb	r3, [r7, #3]
	uint8_t value = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	73fb      	strb	r3, [r7, #15]
	if ( format == FORMAT_SONY ) {
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d102      	bne.n	80019ae <_ZN11DAC_PCM16819setFormatEh+0x1c>
		value = 5;
 80019a8:	2305      	movs	r3, #5
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e004      	b.n	80019b8 <_ZN11DAC_PCM16819setFormatEh+0x26>
	} else if ( format == FORMAT_I2S ) {
 80019ae:	78fb      	ldrb	r3, [r7, #3]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d101      	bne.n	80019b8 <_ZN11DAC_PCM16819setFormatEh+0x26>
		value = 4;
 80019b4:	2304      	movs	r3, #4
 80019b6:	73fb      	strb	r3, [r7, #15]
	}

	//mDevice->writeRegister( PCM1681_REG_FORMAT, value );
	uint8_t data[2];
	data[0] = PCM1681_REG_FORMAT;
 80019b8:	2309      	movs	r3, #9
 80019ba:	733b      	strb	r3, [r7, #12]
	data[1] = 4;
 80019bc:	2304      	movs	r3, #4
 80019be:	737b      	strb	r3, [r7, #13]
	//mDevice->writeData( data, 2 );
	mDevice->writeRegister( PCM1681_REG_FORMAT, 4 );
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6898      	ldr	r0, [r3, #8]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	3318      	adds	r3, #24
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2204      	movs	r2, #4
 80019d0:	2109      	movs	r1, #9
 80019d2:	4798      	blx	r3
	mDevice->writeRegister( PCM1681_REG_OVER, 1 );
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6898      	ldr	r0, [r3, #8]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	3318      	adds	r3, #24
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2201      	movs	r2, #1
 80019e4:	210c      	movs	r1, #12
 80019e6:	4798      	blx	r3
//	mDevice->writeData( data, 2 );
}
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <_ZN11DAC_PCM16814initEv>:

void
DAC_PCM1681::init() {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	// do setup

	// set digital attenuation range of 0-63db in 0.5db increments
//	mDevice->writeRegister( PCM1681_REG_DAMS, 0 );

	setFormat( FORMAT_SONY );
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	3338      	adds	r3, #56	; 0x38
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2100      	movs	r1, #0
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	4798      	blx	r3

	// Let's set a reasonable volume at first
	//setVolume( 127 );
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <_ZN11DAC_PCM168116setChannelVolumeEii>:

void
DAC_PCM1681::setChannelVolume( int channel, int volume ) {
 8001a10:	b480      	push	{r7}
 8001a12:	b087      	sub	sp, #28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
	uint8_t reg = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	75fb      	strb	r3, [r7, #23]
	switch( channel ) {
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	2b05      	cmp	r3, #5
 8001a24:	d820      	bhi.n	8001a68 <_ZN11DAC_PCM168116setChannelVolumeEii+0x58>
 8001a26:	a201      	add	r2, pc, #4	; (adr r2, 8001a2c <_ZN11DAC_PCM168116setChannelVolumeEii+0x1c>)
 8001a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2c:	08001a45 	.word	0x08001a45
 8001a30:	08001a4b 	.word	0x08001a4b
 8001a34:	08001a51 	.word	0x08001a51
 8001a38:	08001a57 	.word	0x08001a57
 8001a3c:	08001a5d 	.word	0x08001a5d
 8001a40:	08001a63 	.word	0x08001a63
		case FRONT_LEFT:
			reg = 1;
 8001a44:	2301      	movs	r3, #1
 8001a46:	75fb      	strb	r3, [r7, #23]
			break;
 8001a48:	e00e      	b.n	8001a68 <_ZN11DAC_PCM168116setChannelVolumeEii+0x58>
		case FRONT_RIGHT:
			reg = 2;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	75fb      	strb	r3, [r7, #23]
			break;
 8001a4e:	e00b      	b.n	8001a68 <_ZN11DAC_PCM168116setChannelVolumeEii+0x58>
		case REAR_LEFT:
			reg = 3;
 8001a50:	2303      	movs	r3, #3
 8001a52:	75fb      	strb	r3, [r7, #23]
			break;
 8001a54:	e008      	b.n	8001a68 <_ZN11DAC_PCM168116setChannelVolumeEii+0x58>
		case REAR_RIGHT:
			reg = 4;
 8001a56:	2304      	movs	r3, #4
 8001a58:	75fb      	strb	r3, [r7, #23]
			break;
 8001a5a:	e005      	b.n	8001a68 <_ZN11DAC_PCM168116setChannelVolumeEii+0x58>
		case CENTER:
			reg = 5;
 8001a5c:	2305      	movs	r3, #5
 8001a5e:	75fb      	strb	r3, [r7, #23]
			break;
 8001a60:	e002      	b.n	8001a68 <_ZN11DAC_PCM168116setChannelVolumeEii+0x58>
		case SUBWOOFER:
			reg = 6;
 8001a62:	2306      	movs	r3, #6
 8001a64:	75fb      	strb	r3, [r7, #23]
			break;
 8001a66:	bf00      	nop
	}

	// Clamp the volume to the upper limit
	if ( volume > 127 ) {
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b7f      	cmp	r3, #127	; 0x7f
 8001a6c:	dd01      	ble.n	8001a72 <_ZN11DAC_PCM168116setChannelVolumeEii+0x62>
		volume = 127;
 8001a6e:	237f      	movs	r3, #127	; 0x7f
 8001a70:	607b      	str	r3, [r7, #4]
	}

	uint8_t volumeLevel = volume + 128;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	3b80      	subs	r3, #128	; 0x80
 8001a78:	75bb      	strb	r3, [r7, #22]
//	mDevice->writeRegister( reg, volumeLevel );
}
 8001a7a:	bf00      	nop
 8001a7c:	371c      	adds	r7, #28
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <_ZN11DAC_PCM16819setVolumeEi>:

void
DAC_PCM1681::setVolume( int volume ) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
	setChannelVolume( FRONT_LEFT, volume );
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	3328      	adds	r3, #40	; 0x28
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	2100      	movs	r1, #0
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	4798      	blx	r3
	setChannelVolume( FRONT_RIGHT, volume );
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	3328      	adds	r3, #40	; 0x28
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	4798      	blx	r3
	setChannelVolume( REAR_LEFT, volume );
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	3328      	adds	r3, #40	; 0x28
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	2102      	movs	r1, #2
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	4798      	blx	r3
	setChannelVolume( REAR_RIGHT, volume );
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	3328      	adds	r3, #40	; 0x28
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	2103      	movs	r1, #3
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	4798      	blx	r3
	setChannelVolume( CENTER, volume );
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	3328      	adds	r3, #40	; 0x28
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	2104      	movs	r1, #4
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	4798      	blx	r3
	setChannelVolume( SUBWOOFER, volume );
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	3328      	adds	r3, #40	; 0x28
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	2105      	movs	r1, #5
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	4798      	blx	r3
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_ZN11DAC_PCM168111muteChannelEib>:

void
DAC_PCM1681::muteChannel( int channel, bool enable ) {
 8001af6:	b480      	push	{r7}
 8001af8:	b087      	sub	sp, #28
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	60f8      	str	r0, [r7, #12]
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	4613      	mov	r3, r2
 8001b02:	71fb      	strb	r3, [r7, #7]
	uint8_t mask =  ( 1 << ( channel ) );
 8001b04:	2201      	movs	r2, #1
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	75fb      	strb	r3, [r7, #23]
	if ( enable ) {
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d007      	beq.n	8001b24 <_ZN11DAC_PCM168111muteChannelEib+0x2e>
		// enable the bit representing this channel
		mMuteStatus = mMuteStatus & mask;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	7b1a      	ldrb	r2, [r3, #12]
 8001b18:	7dfb      	ldrb	r3, [r7, #23]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	731a      	strb	r2, [r3, #12]
		// disable the bit representing the channel
		mMuteStatus = mMuteStatus & ~mask;
	}

	//mDevice->writeRegister( PCM1681_REG_MUTE, mMuteStatus );
}
 8001b22:	e00b      	b.n	8001b3c <_ZN11DAC_PCM168111muteChannelEib+0x46>
		mMuteStatus = mMuteStatus & ~mask;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	7b1b      	ldrb	r3, [r3, #12]
 8001b28:	b25a      	sxtb	r2, r3
 8001b2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	b25b      	sxtb	r3, r3
 8001b32:	4013      	ands	r3, r2
 8001b34:	b25b      	sxtb	r3, r3
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	731a      	strb	r2, [r3, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	371c      	adds	r7, #28
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr

08001b46 <_ZN11DAC_PCM16814muteEb>:

void
DAC_PCM1681::mute( bool enable ) {
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
 8001b4e:	460b      	mov	r3, r1
 8001b50:	70fb      	strb	r3, [r7, #3]
	 if ( enable ) {
 8001b52:	78fb      	ldrb	r3, [r7, #3]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <_ZN11DAC_PCM16814muteEb+0x1a>
		 mMuteStatus = 0xff;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	22ff      	movs	r2, #255	; 0xff
 8001b5c:	731a      	strb	r2, [r3, #12]
	 } else {
		 mMuteStatus = 0;
	 }

	// mDevice->writeRegister( PCM1681_REG_MUTE, mMuteStatus );
}
 8001b5e:	e002      	b.n	8001b66 <_ZN11DAC_PCM16814muteEb+0x20>
		 mMuteStatus = 0;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	731a      	strb	r2, [r3, #12]
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <_ZN13DecoderEventsC1Ev>:
 *      Author: duane
 */

#include "DecoderEvents.h"

DecoderEvents::DecoderEvents() {
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <_ZN13DecoderEventsC1Ev+0x1c>)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	0800b798 	.word	0x0800b798

08001b90 <_ZN13DecoderEventsD1Ev>:

DecoderEvents::~DecoderEvents() {
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	4a04      	ldr	r2, [pc, #16]	; (8001bac <_ZN13DecoderEventsD1Ev+0x1c>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	0800b798 	.word	0x0800b798

08001bb0 <_ZN7DisplayC1Ev>:
#include "main.h"
#include "cmsis_os.h"
#include <stdio.h>
#include "Debug.h"

Display::Display() : mShouldUpdate( true ), mCurrentScreen( SCREEN_MAIN ), mCurrentVolume( 50 ), mLCD( 0 ) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	4a0c      	ldr	r2, [pc, #48]	; (8001bec <_ZN7DisplayC1Ev+0x3c>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	711a      	strb	r2, [r3, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2232      	movs	r2, #50	; 0x32
 8001bce:	60da      	str	r2, [r3, #12]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	611a      	str	r2, [r3, #16]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3318      	adds	r3, #24
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f008 feb8 	bl	800a950 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	// TODO Auto-generated constructor stub

}
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	0800b7b0 	.word	0x0800b7b0

08001bf0 <_ZN7DisplayD1Ev>:

Display::~Display() {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <_ZN7DisplayD1Ev+0x24>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	3318      	adds	r3, #24
 8001c02:	4618      	mov	r0, r3
 8001c04:	f008 feab 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	// TODO Auto-generated destructor stub
}
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	0800b7b0 	.word	0x0800b7b0

08001c18 <_ZN7DisplayD0Ev>:
Display::~Display() {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
}
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ffe5 	bl	8001bf0 <_ZN7DisplayD1Ev>
 8001c26:	2130      	movs	r1, #48	; 0x30
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f008 fe0c 	bl	800a846 <_ZdlPvj>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_ZN7Display6updateEv>:

void
Display::update() {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	if ( mShouldUpdate ) {
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	791b      	ldrb	r3, [r3, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00a      	beq.n	8001c5e <_ZN7Display6updateEv+0x26>
		switch( mCurrentScreen ) {
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d103      	bne.n	8001c58 <_ZN7Display6updateEv+0x20>
			case SCREEN_MAIN:
				updateMainScreen();
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f000 f853 	bl	8001cfc <_ZN7Display16updateMainScreenEv>
				break;
 8001c56:	bf00      	nop
		}

		mShouldUpdate = false;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	711a      	strb	r2, [r3, #4]
	}

}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <_ZN7Display15setSamplingRateEm>:


void
Display::setSamplingRate( uint32_t samplingRate ) {
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
 8001c6e:	6039      	str	r1, [r7, #0]
	// This will happen on another thread, the audio one, so in and out quickly
	if ( samplingRate != mSamplingRate ) {
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	695b      	ldr	r3, [r3, #20]
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d005      	beq.n	8001c86 <_ZN7Display15setSamplingRateEm+0x20>
		mSamplingRate = samplingRate;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	615a      	str	r2, [r3, #20]
		mShouldUpdate = true;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	711a      	strb	r2, [r3, #4]
	}

}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <_ZN7Display12setAlgorithmENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

void
Display::setAlgorithm( const std::string algorithm ) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
	// This will happen on another thread, the audio one, so in and out quickly
	if ( algorithm.compare( mAlgorithm ) != 0 ) {
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	3318      	adds	r3, #24
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	6838      	ldr	r0, [r7, #0]
 8001ca2:	f008 fe6c 	bl	800a97e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	bf14      	ite	ne
 8001cac:	2301      	movne	r3, #1
 8001cae:	2300      	moveq	r3, #0
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d008      	beq.n	8001cc8 <_ZN7Display12setAlgorithmENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x38>
		mAlgorithm = algorithm;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3318      	adds	r3, #24
 8001cba:	6839      	ldr	r1, [r7, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f008 fe54 	bl	800a96a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
		mShouldUpdate = true;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	711a      	strb	r2, [r3, #4]
	}
}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_ZN7Display12updateVolumeEi>:
Display::initialize() {
	DEBUG_STR( "Initializing" );
}

void
Display::updateVolume( int volume ) {
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
	if ( volume != mCurrentVolume ) {
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d002      	beq.n	8001cea <_ZN7Display12updateVolumeEi+0x1a>
		//DEBUG_STR( "Adjusting volume" );
		mShouldUpdate = true;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	711a      	strb	r2, [r3, #4]
	}

	mCurrentVolume = volume;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	60da      	str	r2, [r3, #12]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
	...

08001cfc <_ZN7Display16updateMainScreenEv>:

void
Display::updateMainScreen() {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b094      	sub	sp, #80	; 0x50
 8001d00:	af02      	add	r7, sp, #8
 8001d02:	6078      	str	r0, [r7, #4]
	//DEBUG_STR( "Updating main screen" );

	char s[50];

	mLCD->setCursor( 0, 0 );
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f001 f921 	bl	8002f54 <_ZN3LCD9setCursorEhh>
	sprintf( s, "Volume %-3d          ", mCurrentVolume );
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	f107 030c 	add.w	r3, r7, #12
 8001d1a:	493f      	ldr	r1, [pc, #252]	; (8001e18 <_ZN7Display16updateMainScreenEv+0x11c>)
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f009 f907 	bl	800af30 <siprintf>
	mLCD->writeString( s );
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f107 020c 	add.w	r2, r7, #12
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f001 f94f 	bl	8002fd0 <_ZN3LCD11writeStringEPc>

	mLCD->setCursor( 0, 1 );
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	2201      	movs	r2, #1
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f001 f90a 	bl	8002f54 <_ZN3LCD9setCursorEhh>
	sprintf( s, "                     ", mCurrentVolume );
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	f107 030c 	add.w	r3, r7, #12
 8001d48:	4934      	ldr	r1, [pc, #208]	; (8001e1c <_ZN7Display16updateMainScreenEv+0x120>)
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f009 f8f0 	bl	800af30 <siprintf>
	mLCD->writeString( s );
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	f107 020c 	add.w	r2, r7, #12
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f001 f938 	bl	8002fd0 <_ZN3LCD11writeStringEPc>

	if ( mAlgorithm.length() && mSamplingRate ) {
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3318      	adds	r3, #24
 8001d64:	4618      	mov	r0, r3
 8001d66:	f008 fe06 	bl	800a976 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <_ZN7Display16updateMainScreenEv+0x80>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	695b      	ldr	r3, [r3, #20]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <_ZN7Display16updateMainScreenEv+0x80>
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e000      	b.n	8001d7e <_ZN7Display16updateMainScreenEv+0x82>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d030      	beq.n	8001de4 <_ZN7Display16updateMainScreenEv+0xe8>
		mLCD->setCursor( 0, 2 );
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	2202      	movs	r2, #2
 8001d88:	2100      	movs	r1, #0
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f001 f8e2 	bl	8002f54 <_ZN3LCD9setCursorEhh>
		int intPart = mSamplingRate / 1000;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	695b      	ldr	r3, [r3, #20]
 8001d94:	4a22      	ldr	r2, [pc, #136]	; (8001e20 <_ZN7Display16updateMainScreenEv+0x124>)
 8001d96:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9a:	099b      	lsrs	r3, r3, #6
 8001d9c:	647b      	str	r3, [r7, #68]	; 0x44
		int fracPart = ( mSamplingRate - ( intPart * 1000 ) ) / 100;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001da4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001da8:	fb01 f202 	mul.w	r2, r1, r2
 8001dac:	1a9b      	subs	r3, r3, r2
 8001dae:	4a1d      	ldr	r2, [pc, #116]	; (8001e24 <_ZN7Display16updateMainScreenEv+0x128>)
 8001db0:	fba2 2303 	umull	r2, r3, r2, r3
 8001db4:	095b      	lsrs	r3, r3, #5
 8001db6:	643b      	str	r3, [r7, #64]	; 0x40
		sprintf( s, "%-5s        %d.%dkHz", mAlgorithm.c_str(), intPart, fracPart );
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3318      	adds	r3, #24
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f008 fddc 	bl	800a97a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	f107 000c 	add.w	r0, r7, #12
 8001dc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001dce:	4916      	ldr	r1, [pc, #88]	; (8001e28 <_ZN7Display16updateMainScreenEv+0x12c>)
 8001dd0:	f009 f8ae 	bl	800af30 <siprintf>
		mLCD->writeString( s );
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	f107 020c 	add.w	r2, r7, #12
 8001ddc:	4611      	mov	r1, r2
 8001dde:	4618      	mov	r0, r3
 8001de0:	f001 f8f6 	bl	8002fd0 <_ZN3LCD11writeStringEPc>
	}

	mLCD->setCursor( 0, 3 );
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	2203      	movs	r2, #3
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f001 f8b1 	bl	8002f54 <_ZN3LCD9setCursorEhh>
	sprintf( s, "6-Ch         Digital" );
 8001df2:	f107 030c 	add.w	r3, r7, #12
 8001df6:	490d      	ldr	r1, [pc, #52]	; (8001e2c <_ZN7Display16updateMainScreenEv+0x130>)
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f009 f899 	bl	800af30 <siprintf>
	mLCD->writeString( s );
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	f107 020c 	add.w	r2, r7, #12
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f001 f8e1 	bl	8002fd0 <_ZN3LCD11writeStringEPc>
}
 8001e0e:	bf00      	nop
 8001e10:	3748      	adds	r7, #72	; 0x48
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	0800b5fc 	.word	0x0800b5fc
 8001e1c:	0800b614 	.word	0x0800b614
 8001e20:	10624dd3 	.word	0x10624dd3
 8001e24:	51eb851f 	.word	0x51eb851f
 8001e28:	0800b62c 	.word	0x0800b62c
 8001e2c:	0800b644 	.word	0x0800b644

08001e30 <_ZN12DolbyDecoderC1Ev>:
 *      Author: duane
 */

#include "DolbyDecoder.h"

DolbyDecoder::DolbyDecoder() {
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	4a04      	ldr	r2, [pc, #16]	; (8001e4c <_ZN12DolbyDecoderC1Ev+0x1c>)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	0800b7c0 	.word	0x0800b7c0

08001e50 <_ZN12DolbyDecoderD1Ev>:

DolbyDecoder::~DolbyDecoder() {
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <_ZN12DolbyDecoderD1Ev+0x1c>)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	0800b7c0 	.word	0x0800b7c0

08001e70 <_ZN19DolbyDecoder_STA31015setEventHandlerEP13DecoderEvents>:
	} REGISTERS;

	DolbyDecoder_STA310( I2C_Device *device  );
	virtual ~DolbyDecoder_STA310();

	virtual void setEventHandler( DecoderEvents *handler ) { mEventHandler = handler; }
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	60da      	str	r2, [r3, #12]
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <_ZN19DolbyDecoder_STA31013isInitializedEv>:
	virtual void initialize();
	virtual void mute( bool enable = true );
	virtual void run();
	virtual void play( bool enable = true );

	virtual bool isInitialized() { return mInitialized; }
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	7a1b      	ldrb	r3, [r3, #8]
 8001e96:	4618      	mov	r0, r3
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <_ZN19DolbyDecoder_STA310C1EP10I2C_Device>:
 */

#include "DolbyDecoderSTA310.h"
#include "cmsis_os.h"

DolbyDecoder_STA310::DolbyDecoder_STA310( I2C_Device *device ) :
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
	mDevice( device ), mInitialized( false ), mMuted( false ), mRunning( false ), mPlaying( false ), mEventHandler( 0 ), mIdent( 0 ), mSoftwareVersion( 0 ) {
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ffbf 	bl	8001e30 <_ZN12DolbyDecoderC1Ev>
 8001eb2:	4a10      	ldr	r2, [pc, #64]	; (8001ef4 <_ZN19DolbyDecoder_STA310C1EP10I2C_Device+0x54>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	721a      	strb	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	725a      	strb	r2, [r3, #9]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	729a      	strb	r2, [r3, #10]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	72da      	strb	r2, [r3, #11]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	60da      	str	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	741a      	strb	r2, [r3, #16]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	745a      	strb	r2, [r3, #17]
	// TODO Auto-generated constructor stub

}
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	0800b7f0 	.word	0x0800b7f0

08001ef8 <_ZN19DolbyDecoder_STA310D1Ev>:

DolbyDecoder_STA310::~DolbyDecoder_STA310() {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	4a05      	ldr	r2, [pc, #20]	; (8001f18 <_ZN19DolbyDecoder_STA310D1Ev+0x20>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ffa1 	bl	8001e50 <_ZN12DolbyDecoderD1Ev>
	// TODO Auto-generated destructor stub
}
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	0800b7f0 	.word	0x0800b7f0

08001f1c <_ZN19DolbyDecoder_STA310D0Ev>:
DolbyDecoder_STA310::~DolbyDecoder_STA310() {
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
}
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ffe7 	bl	8001ef8 <_ZN19DolbyDecoder_STA310D1Ev>
 8001f2a:	2118      	movs	r1, #24
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f008 fc8a 	bl	800a846 <_ZdlPvj>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_ZN19DolbyDecoder_STA3104muteEb>:



void
DolbyDecoder_STA310::mute( bool enable ) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	70fb      	strb	r3, [r7, #3]
	if ( enable ) {
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00a      	beq.n	8001f64 <_ZN19DolbyDecoder_STA3104muteEb+0x28>
		mDevice->writeRegister( DolbyDecoder_STA310::MUTE, 1 );
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6858      	ldr	r0, [r3, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	3318      	adds	r3, #24
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	2114      	movs	r1, #20
 8001f60:	4798      	blx	r3
 8001f62:	e009      	b.n	8001f78 <_ZN19DolbyDecoder_STA3104muteEb+0x3c>
	} else {
		mDevice->writeRegister( DolbyDecoder_STA310::MUTE, 0 );
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6858      	ldr	r0, [r3, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	3318      	adds	r3, #24
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2200      	movs	r2, #0
 8001f74:	2114      	movs	r1, #20
 8001f76:	4798      	blx	r3
	}

	mMuted = enable;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	78fa      	ldrb	r2, [r7, #3]
 8001f7c:	725a      	strb	r2, [r3, #9]
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <_ZN19DolbyDecoder_STA3104playEb>:

void
DolbyDecoder_STA310::play( bool enable ) {
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	460b      	mov	r3, r1
 8001f90:	70fb      	strb	r3, [r7, #3]
	if ( enable ) {
 8001f92:	78fb      	ldrb	r3, [r7, #3]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d00a      	beq.n	8001fae <_ZN19DolbyDecoder_STA3104playEb+0x28>
		mDevice->writeRegister( DolbyDecoder_STA310::PLAY, 1 );
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6858      	ldr	r0, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	3318      	adds	r3, #24
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	2113      	movs	r1, #19
 8001faa:	4798      	blx	r3
 8001fac:	e009      	b.n	8001fc2 <_ZN19DolbyDecoder_STA3104playEb+0x3c>
	} else {
		mDevice->writeRegister( DolbyDecoder_STA310::PLAY, 0 );
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6858      	ldr	r0, [r3, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	3318      	adds	r3, #24
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2113      	movs	r1, #19
 8001fc0:	4798      	blx	r3
	}

	mPlaying = enable;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	78fa      	ldrb	r2, [r7, #3]
 8001fc6:	72da      	strb	r2, [r3, #11]
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <_ZN19DolbyDecoder_STA3103runEv>:

void
DolbyDecoder_STA310::run() {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	if ( !mRunning ) {
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	7a9b      	ldrb	r3, [r3, #10]
 8001fdc:	f083 0301 	eor.w	r3, r3, #1
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00c      	beq.n	8002000 <_ZN19DolbyDecoder_STA3103runEv+0x30>
		mDevice->writeRegister( DolbyDecoder_STA310::RUN, 1 );
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6858      	ldr	r0, [r3, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	3318      	adds	r3, #24
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	2172      	movs	r1, #114	; 0x72
 8001ff8:	4798      	blx	r3
		mRunning = true;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	729a      	strb	r2, [r3, #10]
		// We are now running, the only way to stop is to do a reset of the chip
	}
}
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <_ZN19DolbyDecoder_STA31014enableAudioPLLEv>:

void
DolbyDecoder_STA310::enableAudioPLL() {
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	mDevice->writeRegister( DolbyDecoder_STA310::ENABLE_PLL, 1 );
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6858      	ldr	r0, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	3318      	adds	r3, #24
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2201      	movs	r2, #1
 8002020:	21b5      	movs	r1, #181	; 0xb5
 8002022:	4798      	blx	r3
}
 8002024:	bf00      	nop
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <_ZN19DolbyDecoder_STA31010initializeEv>:

void
DolbyDecoder_STA310::initialize() {
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin( DECODER_RESET_GPIO_Port, DECODER_RESET_Pin, GPIO_PIN_RESET );
 8002034:	2200      	movs	r2, #0
 8002036:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800203a:	482e      	ldr	r0, [pc, #184]	; (80020f4 <_ZN19DolbyDecoder_STA31010initializeEv+0xc8>)
 800203c:	f002 fab5 	bl	80045aa <HAL_GPIO_WritePin>
	osDelay( 100 );
 8002040:	2064      	movs	r0, #100	; 0x64
 8002042:	f005 fedf 	bl	8007e04 <osDelay>
	HAL_GPIO_WritePin( DECODER_RESET_GPIO_Port, DECODER_RESET_Pin, GPIO_PIN_SET );
 8002046:	2201      	movs	r2, #1
 8002048:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800204c:	4829      	ldr	r0, [pc, #164]	; (80020f4 <_ZN19DolbyDecoder_STA31010initializeEv+0xc8>)
 800204e:	f002 faac 	bl	80045aa <HAL_GPIO_WritePin>
	osDelay( 500 );
 8002052:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002056:	f005 fed5 	bl	8007e04 <osDelay>

	softReset();
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f9c1 	bl	80023e2 <_ZN19DolbyDecoder_STA3109softResetEv>

	if ( mInitialized ) {
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	7a1b      	ldrb	r3, [r3, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d041      	beq.n	80020ec <_ZN19DolbyDecoder_STA31010initializeEv+0xc0>
		// perform startup routine
		mIdent = mDevice->readRegister( DolbyDecoder_STA310::IDENT );
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	331c      	adds	r3, #28
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2101      	movs	r1, #1
 8002078:	4610      	mov	r0, r2
 800207a:	4798      	blx	r3
 800207c:	4603      	mov	r3, r0
 800207e:	b2da      	uxtb	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	741a      	strb	r2, [r3, #16]
		mSoftwareVersion = mDevice->readRegister( DolbyDecoder_STA310::SOFTVER );
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	331c      	adds	r3, #28
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2171      	movs	r1, #113	; 0x71
 8002094:	4610      	mov	r0, r2
 8002096:	4798      	blx	r3
 8002098:	4603      	mov	r3, r0
 800209a:	b2da      	uxtb	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	745a      	strb	r2, [r3, #17]

		// Enable the AUDIO PLL
		enableAudioPLL();
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffb1 	bl	8002008 <_ZN19DolbyDecoder_STA31014enableAudioPLLEv>
		configureAudioPLL();
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f992 	bl	80023d0 <_ZN19DolbyDecoder_STA31017configureAudioPLLEv>
		configureInterrupts();
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f857 	bl	8002160 <_ZN19DolbyDecoder_STA31019configureInterruptsEv>
		configureSync();
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f870 	bl	8002198 <_ZN19DolbyDecoder_STA31013configureSyncEv>
		configurePCMOUT();
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 f81d 	bl	80020f8 <_ZN19DolbyDecoder_STA31015configurePCMOUTEv>
		configureSPDIF();
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f8f4 	bl	80022ac <_ZN19DolbyDecoder_STA31014configureSPDIFEv>
		configureDecoder();
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f8a1 	bl	800220c <_ZN19DolbyDecoder_STA31016configureDecoderEv>
		configureAC3();
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f928 	bl	8002320 <_ZN19DolbyDecoder_STA31012configureAC3Ev>

		//write_host_reg (0x4E,20); ..... write_host_reg (0x63,20); ..... write_host_reg (0x67,0);

		mute();
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	3310      	adds	r3, #16
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2101      	movs	r1, #1
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	4798      	blx	r3
		mDevice->readRegister( 20 );
		mDevice->readRegister( 20 );
		mDevice->readRegister( 20 );
		*/

		mute();
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	3310      	adds	r3, #16
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2101      	movs	r1, #1
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	4798      	blx	r3
	//	run();

		// To start actual decoding and DAC playing, we need to run play().  But we need to configure the DAC first
	//	play();
	}
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40011000 	.word	0x40011000

080020f8 <_ZN19DolbyDecoder_STA31015configurePCMOUTEv>:

void
DolbyDecoder_STA310::configurePCMOUT() {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
	// Set SPDIF configuration register
	mDevice->writeRegister( DolbyDecoder_STA310::SPDIF_CONF, 1 );
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6858      	ldr	r0, [r3, #4]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	3318      	adds	r3, #24
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2201      	movs	r2, #1
 8002110:	2160      	movs	r1, #96	; 0x60
 8002112:	4798      	blx	r3

	// Set PCM clock divider to support 384*Fs as 32 bits //
	mDevice->writeRegister( DolbyDecoder_STA310::PCM_DIV, 1 );
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6858      	ldr	r0, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	3318      	adds	r3, #24
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2201      	movs	r2, #1
 8002124:	2154      	movs	r1, #84	; 0x54
 8002126:	4798      	blx	r3
	//mDevice->writeRegister( DolbyDecoder_STA310::PCM_DIV, 2 );

	// Set for 24 bit data ??
	int SONY = 8;
 8002128:	2308      	movs	r3, #8
 800212a:	617b      	str	r3, [r7, #20]
	int I2S = 0;
 800212c:	2300      	movs	r3, #0
 800212e:	613b      	str	r3, [r7, #16]

	int BIT24 = 3;
 8002130:	2303      	movs	r3, #3
 8002132:	60fb      	str	r3, [r7, #12]
	int RPAD = 32;
 8002134:	2320      	movs	r3, #32
 8002136:	60bb      	str	r3, [r7, #8]
	mDevice->writeRegister( DolbyDecoder_STA310::PCM_CONF, BIT24 | RPAD );
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6858      	ldr	r0, [r3, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3318      	adds	r3, #24
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	b251      	sxtb	r1, r2
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	b252      	sxtb	r2, r2
 800214e:	430a      	orrs	r2, r1
 8002150:	b252      	sxtb	r2, r2
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	2155      	movs	r1, #85	; 0x55
 8002156:	4798      	blx	r3
	//mDevice->writeRegister( DolbyDecoder_STA310::PCM_CONF, 3 );
	//mDevice->writeRegister( DolbyDecoder_STA310::PCM_CONF, 35 + 8 );
	//mDevice->writeRegister( DolbyDecoder_STA310::PCM_CONF, 35 );
	//mDevice->writeRegister( DolbyDecoder_STA310::PCM_CONF, 3 );
	//mDevice->writeRegister( DolbyDecoder_STA310::PCM_CONF, 3 );
}
 8002158:	bf00      	nop
 800215a:	3718      	adds	r7, #24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <_ZN19DolbyDecoder_STA31019configureInterruptsEv>:

void
DolbyDecoder_STA310::configureInterrupts() {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
	mDevice->writeRegister( DolbyDecoder_STA310::INT1, DolbyDecoder_STA310::ERR | DolbyDecoder_STA310::SFR );
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6858      	ldr	r0, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3318      	adds	r3, #24
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	220c      	movs	r2, #12
 8002178:	2107      	movs	r1, #7
 800217a:	4798      	blx	r3
	mDevice->writeRegister( DolbyDecoder_STA310::INT2, DolbyDecoder_STA310::RST | DolbyDecoder_STA310::LCK );
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6858      	ldr	r0, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	3318      	adds	r3, #24
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2230      	movs	r2, #48	; 0x30
 800218c:	2108      	movs	r1, #8
 800218e:	4798      	blx	r3
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <_ZN19DolbyDecoder_STA31013configureSyncEv>:

void
DolbyDecoder_STA310::configureSync() {
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	// Only 1 packet needed to synchronize stream
	mDevice->writeRegister( DolbyDecoder_STA310::PACKET_LOCK, 0 );
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6858      	ldr	r0, [r3, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	3318      	adds	r3, #24
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2200      	movs	r2, #0
 80021b0:	214f      	movs	r1, #79	; 0x4f
 80021b2:	4798      	blx	r3

	// Only 1 packet for synchronization lock
	mDevice->writeRegister( DolbyDecoder_STA310::SYNC_LOCK, 0 );
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6858      	ldr	r0, [r3, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	3318      	adds	r3, #24
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2200      	movs	r2, #0
 80021c4:	2153      	movs	r1, #83	; 0x53
 80021c6:	4798      	blx	r3

	// Disable only decoding one particular audio stream (i.e decode them all)
	mDevice->writeRegister( DolbyDecoder_STA310::ID_EN, 0 );
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6858      	ldr	r0, [r3, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	3318      	adds	r3, #24
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2200      	movs	r2, #0
 80021d8:	2150      	movs	r1, #80	; 0x50
 80021da:	4798      	blx	r3

	// Should be ignored if the ID_EN is set to 0, but also set ID of channel to 0
	mDevice->writeRegister( DolbyDecoder_STA310::ID, 0 );
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6858      	ldr	r0, [r3, #4]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	3318      	adds	r3, #24
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2200      	movs	r2, #0
 80021ec:	2151      	movs	r1, #81	; 0x51
 80021ee:	4798      	blx	r3

	// Should be ignored if the ID_EN is set to 0, but also set ID extended to 0
	mDevice->writeRegister( DolbyDecoder_STA310::ID_EXT, 0 );
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6858      	ldr	r0, [r3, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	3318      	adds	r3, #24
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2200      	movs	r2, #0
 8002200:	2152      	movs	r1, #82	; 0x52
 8002202:	4798      	blx	r3

}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <_ZN19DolbyDecoder_STA31016configureDecoderEv>:

void
DolbyDecoder_STA310::configureDecoder() {
 800220c:	b5b0      	push	{r4, r5, r7, lr}
 800220e:	b08a      	sub	sp, #40	; 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	// Set for SPDIF data format
	mDevice->writeRegister( DolbyDecoder_STA310::STREAM_SEL, 5 );
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6858      	ldr	r0, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	3318      	adds	r3, #24
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2205      	movs	r2, #5
 8002224:	214c      	movs	r1, #76	; 0x4c
 8002226:	4798      	blx	r3

	// Set for Dolby Digital
	mDevice->writeRegister( DolbyDecoder_STA310::DECODE_SEL, 0 );
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6858      	ldr	r0, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	3318      	adds	r3, #24
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2200      	movs	r2, #0
 8002238:	214d      	movs	r1, #77	; 0x4d
 800223a:	4798      	blx	r3
	//mDevice->writeRegister( DolbyDecoder_STA310::DECODE_SEL, 0 );

	// Beep
	//mDevice->writeRegister( DolbyDecoder_STA310::DECODE_SEL, 7 );

	if ( mEventHandler ) {
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d02d      	beq.n	80022a0 <_ZN19DolbyDecoder_STA31016configureDecoderEv+0x94>
		mEventHandler->onAlgorithmChange( std::string( "AC3" ) );
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	68dd      	ldr	r5, [r3, #12]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	330c      	adds	r3, #12
 8002250:	681c      	ldr	r4, [r3, #0]
 8002252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002256:	4618      	mov	r0, r3
 8002258:	f008 fb0b 	bl	800a872 <_ZNSaIcEC1Ev>
 800225c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002260:	f107 030c 	add.w	r3, r7, #12
 8002264:	4910      	ldr	r1, [pc, #64]	; (80022a8 <_ZN19DolbyDecoder_STA31016configureDecoderEv+0x9c>)
 8002266:	4618      	mov	r0, r3
 8002268:	f008 fbee 	bl	800aa48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800226c:	f107 030c 	add.w	r3, r7, #12
 8002270:	4619      	mov	r1, r3
 8002272:	4628      	mov	r0, r5
 8002274:	47a0      	blx	r4
 8002276:	f107 030c 	add.w	r3, r7, #12
 800227a:	4618      	mov	r0, r3
 800227c:	f008 fb6f 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002284:	4618      	mov	r0, r3
 8002286:	f008 faf5 	bl	800a874 <_ZNSaIcED1Ev>
		mEventHandler->onSamplingRateChange( 48000 );
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	3308      	adds	r3, #8
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f64b 3180 	movw	r1, #48000	; 0xbb80
 800229c:	4610      	mov	r0, r2
 800229e:	4798      	blx	r3
	}
}
 80022a0:	bf00      	nop
 80022a2:	3728      	adds	r7, #40	; 0x28
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bdb0      	pop	{r4, r5, r7, pc}
 80022a8:	0800b65c 	.word	0x0800b65c

080022ac <_ZN19DolbyDecoder_STA31014configureSPDIFEv>:

void
DolbyDecoder_STA310::configureSPDIF() {
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
	// Configure the use of the SPDIF input and serial
	mDevice->writeRegister( DolbyDecoder_STA310::SIN_SETUP, 11 );
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6858      	ldr	r0, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	3318      	adds	r3, #24
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	220b      	movs	r2, #11
 80022c4:	210c      	movs	r1, #12
 80022c6:	4798      	blx	r3

	// Must be set to 2 for SPDIF
	mDevice->writeRegister( DolbyDecoder_STA310::CAN_SETUP, 0 );
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6858      	ldr	r0, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	3318      	adds	r3, #24
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2200      	movs	r2, #0
 80022d8:	210d      	movs	r1, #13
 80022da:	4798      	blx	r3
	//mDevice->writeRegister( DolbyDecoder_STA310::CAN_SETUP, 0 );

	mDevice->writeRegister( DolbyDecoder_STA310::PLL_CTRL, 30 );
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6858      	ldr	r0, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3318      	adds	r3, #24
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	221e      	movs	r2, #30
 80022ec:	2112      	movs	r1, #18
 80022ee:	4798      	blx	r3
	// 11 110 = PLL/2 - SPDIF
	// 32 + 16 + 8 + 4


	// Enable auto detection on the stream
	mDevice->writeRegister( DolbyDecoder_STA310::AUTODETECT_ENA, 1 );
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6858      	ldr	r0, [r3, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	3318      	adds	r3, #24
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2201      	movs	r2, #1
 8002300:	21e0      	movs	r1, #224	; 0xe0
 8002302:	4798      	blx	r3

	// Set SPDIF auto-detection sensitivity
	mDevice->writeRegister( DolbyDecoder_STA310::AUTODETECT_SENS, 0 );
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6858      	ldr	r0, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	3318      	adds	r3, #24
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2200      	movs	r2, #0
 8002314:	21e1      	movs	r1, #225	; 0xe1
 8002316:	4798      	blx	r3
}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_ZN19DolbyDecoder_STA31012configureAC3Ev>:

void
DolbyDecoder_STA310::configureAC3() {
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
	// Enable LFE
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_DECODE_LFE, 1 );
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6858      	ldr	r0, [r3, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3318      	adds	r3, #24
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2201      	movs	r2, #1
 8002338:	2168      	movs	r1, #104	; 0x68
 800233a:	4798      	blx	r3

	// Configure for line out or spreakers
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_COMP_MOD, 2 );
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6858      	ldr	r0, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	3318      	adds	r3, #24
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2202      	movs	r2, #2
 800234c:	2169      	movs	r1, #105	; 0x69
 800234e:	4798      	blx	r3

	// Full dynamic range for loud sounds
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_HDR, 0 );
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6858      	ldr	r0, [r3, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	3318      	adds	r3, #24
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2200      	movs	r2, #0
 8002360:	216a      	movs	r1, #106	; 0x6a
 8002362:	4798      	blx	r3

	// Don't boost low signals
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_LDR, 0 );
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6858      	ldr	r0, [r3, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	3318      	adds	r3, #24
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2200      	movs	r2, #0
 8002374:	216b      	movs	r1, #107	; 0x6b
 8002376:	4798      	blx	r3

	// Mute audio output if stream errors are detected
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_RPC, 0 );
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6858      	ldr	r0, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	3318      	adds	r3, #24
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2200      	movs	r2, #0
 8002388:	216c      	movs	r1, #108	; 0x6c
 800238a:	4798      	blx	r3

	// Karaoke aware
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_KARAOKE, 0 );
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6858      	ldr	r0, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	3318      	adds	r3, #24
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	216d      	movs	r1, #109	; 0x6d
 800239e:	4798      	blx	r3

	// Output dual mode streams as stereo
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_DUALMODE, 0 );
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6858      	ldr	r0, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	3318      	adds	r3, #24
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2200      	movs	r2, #0
 80023b0:	216e      	movs	r1, #110	; 0x6e
 80023b2:	4798      	blx	r3

	// Set for a 5.1 downmix - this is useful to change if certain speakers are missing
	mDevice->writeRegister( DolbyDecoder_STA310::AC3_DOWNMIX, 7 );
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6858      	ldr	r0, [r3, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	3318      	adds	r3, #24
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2207      	movs	r2, #7
 80023c4:	216f      	movs	r1, #111	; 0x6f
 80023c6:	4798      	blx	r3
}
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <_ZN19DolbyDecoder_STA31017configureAudioPLLEv>:

void
DolbyDecoder_STA310::configureAudioPLL() {
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	// Our DAC supports 384*FS, so nothing to do here
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <_ZN19DolbyDecoder_STA3109softResetEv>:

void
DolbyDecoder_STA310::softReset() {
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b086      	sub	sp, #24
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
	mInitialized = false;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	721a      	strb	r2, [r3, #8]
	mRunning = false;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	729a      	strb	r2, [r3, #10]

	// Perform soft mute on incoming framers
	mDevice->writeRegister( DolbyDecoder_STA310::SOFT_MUTE, 1 );
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6858      	ldr	r0, [r3, #4]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	3318      	adds	r3, #24
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2201      	movs	r2, #1
 8002406:	2173      	movs	r1, #115	; 0x73
 8002408:	4798      	blx	r3

	// Perform soft reset
	mDevice->writeRegister( DolbyDecoder_STA310::SOFT_RESET, 1 );
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6858      	ldr	r0, [r3, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	3318      	adds	r3, #24
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2201      	movs	r2, #1
 800241a:	2110      	movs	r1, #16
 800241c:	4798      	blx	r3

	// Write magical breakpoint register
	mDevice->writeRegister( DolbyDecoder_STA310::BREAKPOINT, 8 );
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6858      	ldr	r0, [r3, #4]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	3318      	adds	r3, #24
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2208      	movs	r2, #8
 800242e:	212b      	movs	r1, #43	; 0x2b
 8002430:	4798      	blx	r3

	// Write clock command
	mDevice->writeRegister( DolbyDecoder_STA310::CLOCK_CMD, 0 );
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6858      	ldr	r0, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	3318      	adds	r3, #24
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2200      	movs	r2, #0
 8002442:	213a      	movs	r1, #58	; 0x3a
 8002444:	4798      	blx	r3

	int attempts = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
	while ( attempts < 20 && !mInitialized ) {
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2b13      	cmp	r3, #19
 800244e:	dc1d      	bgt.n	800248c <_ZN19DolbyDecoder_STA3109softResetEv+0xaa>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	7a1b      	ldrb	r3, [r3, #8]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d119      	bne.n	800248c <_ZN19DolbyDecoder_STA3109softResetEv+0xaa>
		// We need to check for the device to say it's ready
		I2C_RESULT result = mDevice->readRegister( 0xff );
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	331c      	adds	r3, #28
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	21ff      	movs	r1, #255	; 0xff
 8002468:	4610      	mov	r0, r2
 800246a:	4798      	blx	r3
 800246c:	4603      	mov	r3, r0
 800246e:	827b      	strh	r3, [r7, #18]
		if ( result == 1 ) {
 8002470:	8a7b      	ldrh	r3, [r7, #18]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d103      	bne.n	800247e <_ZN19DolbyDecoder_STA3109softResetEv+0x9c>
			// Device is ready
			mInitialized = true;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	721a      	strb	r2, [r3, #8]
 800247c:	e7e5      	b.n	800244a <_ZN19DolbyDecoder_STA3109softResetEv+0x68>
		} else {
			attempts++;
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	3301      	adds	r3, #1
 8002482:	617b      	str	r3, [r7, #20]
			// if it's not ready, let's wait 5ms and try again
			osDelay( 10 );
 8002484:	200a      	movs	r0, #10
 8002486:	f005 fcbd 	bl	8007e04 <osDelay>
	while ( attempts < 20 && !mInitialized ) {
 800248a:	e7de      	b.n	800244a <_ZN19DolbyDecoder_STA3109softResetEv+0x68>
		}
	}

	if ( !mInitialized ) {
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	7a1b      	ldrb	r3, [r3, #8]
 8002490:	f083 0301 	eor.w	r3, r3, #1
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <_ZN19DolbyDecoder_STA3109softResetEv+0xbc>
		// this is an error condition we should deal with
		int i;
		i = 10;
 800249a:	230a      	movs	r3, #10
 800249c:	60fb      	str	r3, [r7, #12]
	}
}
 800249e:	bf00      	nop
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <_ZN19DolbyDecoder_STA31017checkForInterruptEv>:

void
DolbyDecoder_STA310::checkForInterrupt() {
 80024a8:	b5b0      	push	{r4, r5, r7, lr}
 80024aa:	b09e      	sub	sp, #120	; 0x78
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	if ( !HAL_GPIO_ReadPin ( DECODER_IRQ_GPIO_Port, DECODER_IRQ_Pin ) ) {
 80024b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024b4:	4890      	ldr	r0, [pc, #576]	; (80026f8 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x250>)
 80024b6:	f002 f861 	bl	800457c <HAL_GPIO_ReadPin>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	bf0c      	ite	eq
 80024c0:	2301      	moveq	r3, #1
 80024c2:	2300      	movne	r3, #0
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 81ea 	beq.w	80028a0 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3f8>
		// IRQ
		int i;
		i = 1;
 80024cc:	2301      	movs	r3, #1
 80024ce:	677b      	str	r3, [r7, #116]	; 0x74
		I2C_RESULT int1 = mDevice->readRegister( DolbyDecoder_STA310::INT1_RES );
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	331c      	adds	r3, #28
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2109      	movs	r1, #9
 80024e0:	4610      	mov	r0, r2
 80024e2:	4798      	blx	r3
 80024e4:	4603      	mov	r3, r0
 80024e6:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		I2C_RESULT int2 = mDevice->readRegister( DolbyDecoder_STA310::INT2_RES );
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	331c      	adds	r3, #28
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	210a      	movs	r1, #10
 80024fa:	4610      	mov	r0, r2
 80024fc:	4798      	blx	r3
 80024fe:	4603      	mov	r3, r0
 8002500:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
		if ( int1 & ERR ) {
 8002504:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00e      	beq.n	800252e <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x86>
			// SYN
			I2C_RESULT errorReg = mDevice->readRegister( DolbyDecoder_STA310::ERROR );
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	331c      	adds	r3, #28
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	210f      	movs	r1, #15
 8002520:	4610      	mov	r0, r2
 8002522:	4798      	blx	r3
 8002524:	4603      	mov	r3, r0
 8002526:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

			i = 3;
 800252a:	2303      	movs	r3, #3
 800252c:	677b      	str	r3, [r7, #116]	; 0x74
		}
		if ( int1 & HDR ) {
 800252e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d028      	beq.n	800258c <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0xe4>
			 I2C_RESULT ac3Status = mDevice->readRegister( DolbyDecoder_STA310::AC3_STATUS_1 );
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	331c      	adds	r3, #28
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2177      	movs	r1, #119	; 0x77
 800254a:	4610      	mov	r0, r2
 800254c:	4798      	blx	r3
 800254e:	4603      	mov	r3, r0
 8002550:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
			 I2C_RESULT head3 = mDevice->readRegister( DolbyDecoder_STA310::HEAD_3 );
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	331c      	adds	r3, #28
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2143      	movs	r1, #67	; 0x43
 8002564:	4610      	mov	r0, r2
 8002566:	4798      	blx	r3
 8002568:	4603      	mov	r3, r0
 800256a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
			 I2C_RESULT head4 = mDevice->readRegister( DolbyDecoder_STA310::HEAD_4 );
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	331c      	adds	r3, #28
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2142      	movs	r1, #66	; 0x42
 800257e:	4610      	mov	r0, r2
 8002580:	4798      	blx	r3
 8002582:	4603      	mov	r3, r0
 8002584:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

			 i = 2;
 8002588:	2302      	movs	r3, #2
 800258a:	677b      	str	r3, [r7, #116]	; 0x74
		}
		if ( int1 & SFR ) {
 800258c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002590:	f003 0308 	and.w	r3, r3, #8
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00e      	beq.n	80025b6 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x10e>
			I2C_RESULT freq = mDevice->readRegister( DolbyDecoder_STA310::FREQ );
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	331c      	adds	r3, #28
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2105      	movs	r1, #5
 80025a8:	4610      	mov	r0, r2
 80025aa:	4798      	blx	r3
 80025ac:	4603      	mov	r3, r0
 80025ae:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			i = 1;
 80025b2:	2301      	movs	r3, #1
 80025b4:	677b      	str	r3, [r7, #116]	; 0x74
		}

		if ( ( int2 & LCK ) > 0 || ( int2 & RST ) > 0 ) {
 80025b6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	dc06      	bgt.n	80025d0 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x128>
 80025c2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80025c6:	f003 0310 	and.w	r3, r3, #16
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f340 8166 	ble.w	800289c <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3f4>
			 i = 3;
 80025d0:	2303      	movs	r3, #3
 80025d2:	677b      	str	r3, [r7, #116]	; 0x74
			 mRunning = false;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	729a      	strb	r2, [r3, #10]

			 I2C_RESULT decodeSel = mDevice->readRegister( DolbyDecoder_STA310::DECODE_SEL );
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	331c      	adds	r3, #28
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	214d      	movs	r1, #77	; 0x4d
 80025ea:	4610      	mov	r0, r2
 80025ec:	4798      	blx	r3
 80025ee:	4603      	mov	r3, r0
 80025f0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			 I2C_RESULT streamSel = mDevice->readRegister( DolbyDecoder_STA310::STREAM_SEL );
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	331c      	adds	r3, #28
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	214c      	movs	r1, #76	; 0x4c
 8002604:	4610      	mov	r0, r2
 8002606:	4798      	blx	r3
 8002608:	4603      	mov	r3, r0
 800260a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
			 I2C_RESULT freq = mDevice->readRegister( 0x05 );
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	331c      	adds	r3, #28
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2105      	movs	r1, #5
 800261e:	4610      	mov	r0, r2
 8002620:	4798      	blx	r3
 8002622:	4603      	mov	r3, r0
 8002624:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

			 if ( mEventHandler ) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d074      	beq.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
				 switch ( freq ) {
 8002630:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8002634:	2b10      	cmp	r3, #16
 8002636:	d870      	bhi.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
 8002638:	a201      	add	r2, pc, #4	; (adr r2, 8002640 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x198>)
 800263a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263e:	bf00      	nop
 8002640:	08002685 	.word	0x08002685
 8002644:	0800269d 	.word	0x0800269d
 8002648:	080026b5 	.word	0x080026b5
 800264c:	0800271b 	.word	0x0800271b
 8002650:	080026cd 	.word	0x080026cd
 8002654:	080026e3 	.word	0x080026e3
 8002658:	0800271b 	.word	0x0800271b
 800265c:	0800271b 	.word	0x0800271b
 8002660:	0800271b 	.word	0x0800271b
 8002664:	0800271b 	.word	0x0800271b
 8002668:	0800271b 	.word	0x0800271b
 800266c:	0800271b 	.word	0x0800271b
 8002670:	0800271b 	.word	0x0800271b
 8002674:	0800271b 	.word	0x0800271b
 8002678:	0800271b 	.word	0x0800271b
 800267c:	0800271b 	.word	0x0800271b
 8002680:	08002705 	.word	0x08002705
				 	 case 0:
				 		 mEventHandler->onSamplingRateChange( 48000 );
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	3308      	adds	r3, #8
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f64b 3180 	movw	r1, #48000	; 0xbb80
 8002696:	4610      	mov	r0, r2
 8002698:	4798      	blx	r3
				 		 break;
 800269a:	e03e      	b.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
				 	 case 1:
				 		 mEventHandler->onSamplingRateChange( 44100 );
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	3308      	adds	r3, #8
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f64a 4144 	movw	r1, #44100	; 0xac44
 80026ae:	4610      	mov	r0, r2
 80026b0:	4798      	blx	r3
				 		 break;
 80026b2:	e032      	b.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
				 	 case 2:
				 		 mEventHandler->onSamplingRateChange( 32000 );
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	3308      	adds	r3, #8
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 80026c6:	4610      	mov	r0, r2
 80026c8:	4798      	blx	r3
				 		 break;
 80026ca:	e026      	b.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
				 	 case 4:
				 		 mEventHandler->onSamplingRateChange( 96000 );
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	3308      	adds	r3, #8
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4908      	ldr	r1, [pc, #32]	; (80026fc <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x254>)
 80026dc:	4610      	mov	r0, r2
 80026de:	4798      	blx	r3
				 		 break;
 80026e0:	e01b      	b.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
				 	 case 5:
				 		 mEventHandler->onSamplingRateChange( 88200 );
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	3308      	adds	r3, #8
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4903      	ldr	r1, [pc, #12]	; (8002700 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x258>)
 80026f2:	4610      	mov	r0, r2
 80026f4:	4798      	blx	r3
				 		 break;
 80026f6:	e010      	b.n	800271a <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x272>
 80026f8:	40011000 	.word	0x40011000
 80026fc:	00017700 	.word	0x00017700
 8002700:	00015888 	.word	0x00015888
				 	 case 16:
				 		 mEventHandler->onSamplingRateChange( 192000 );
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	3308      	adds	r3, #8
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4965      	ldr	r1, [pc, #404]	; (80028a8 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x400>)
 8002714:	4610      	mov	r0, r2
 8002716:	4798      	blx	r3
				 		 break;
 8002718:	bf00      	nop
				 }
			}

			softReset();
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fe61 	bl	80023e2 <_ZN19DolbyDecoder_STA3109softResetEv>

			if ( !mInitialized ) {
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	7a1b      	ldrb	r3, [r3, #8]
 8002724:	f083 0301 	eor.w	r3, r3, #1
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x28a>
				int a;
				a = 5;
 800272e:	2305      	movs	r3, #5
 8002730:	65fb      	str	r3, [r7, #92]	; 0x5c
			}

			configureInterrupts();
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff fd14 	bl	8002160 <_ZN19DolbyDecoder_STA31019configureInterruptsEv>

			//mDevice->writeRegister( DolbyDecoder_STA310::DECODE_SEL, decodeSel );
			//mDevice->writeRegister( DolbyDecoder_STA310::STREAM_SEL, streamSel );

			enableAudioPLL();
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff fc65 	bl	8002008 <_ZN19DolbyDecoder_STA31014enableAudioPLLEv>

			if ( streamSel == 5 && decodeSel == 0 ) {
 800273e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8002742:	2b05      	cmp	r3, #5
 8002744:	d131      	bne.n	80027aa <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x302>
 8002746:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800274a:	2b00      	cmp	r3, #0
 800274c:	d12d      	bne.n	80027aa <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x302>
				// this is a dolby digital stream
				if ( mEventHandler ) {
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d025      	beq.n	80027a2 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x2fa>
					mEventHandler->onAlgorithmChange( std::string( "AC3" ) );
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68dd      	ldr	r5, [r3, #12]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	330c      	adds	r3, #12
 8002762:	681c      	ldr	r4, [r3, #0]
 8002764:	f107 0320 	add.w	r3, r7, #32
 8002768:	4618      	mov	r0, r3
 800276a:	f008 f882 	bl	800a872 <_ZNSaIcEC1Ev>
 800276e:	f107 0220 	add.w	r2, r7, #32
 8002772:	f107 0308 	add.w	r3, r7, #8
 8002776:	494d      	ldr	r1, [pc, #308]	; (80028ac <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x404>)
 8002778:	4618      	mov	r0, r3
 800277a:	f008 f965 	bl	800aa48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800277e:	f107 0308 	add.w	r3, r7, #8
 8002782:	4619      	mov	r1, r3
 8002784:	4628      	mov	r0, r5
 8002786:	47a0      	blx	r4
 8002788:	f107 0308 	add.w	r3, r7, #8
 800278c:	4618      	mov	r0, r3
 800278e:	f008 f8e6 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002792:	f107 0320 	add.w	r3, r7, #32
 8002796:	4618      	mov	r0, r3
 8002798:	f008 f86c 	bl	800a874 <_ZNSaIcED1Ev>
					configureAC3();
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff fdbf 	bl	8002320 <_ZN19DolbyDecoder_STA31012configureAC3Ev>
				}

				configureAC3();
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff fdbc 	bl	8002320 <_ZN19DolbyDecoder_STA31012configureAC3Ev>
 80027a8:	e064      	b.n	8002874 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3cc>
			} else if ( streamSel == 3 && decodeSel == 6 ) {
 80027aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80027ae:	2b03      	cmp	r3, #3
 80027b0:	d131      	bne.n	8002816 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x36e>
 80027b2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80027b6:	2b06      	cmp	r3, #6
 80027b8:	d12d      	bne.n	8002816 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x36e>
				// This is a DTS stream
				if ( mEventHandler ) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d025      	beq.n	800280e <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x366>
					mEventHandler->onAlgorithmChange( std::string( "DTS" ) );
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68dd      	ldr	r5, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	330c      	adds	r3, #12
 80027ce:	681c      	ldr	r4, [r3, #0]
 80027d0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80027d4:	4618      	mov	r0, r3
 80027d6:	f008 f84c 	bl	800a872 <_ZNSaIcEC1Ev>
 80027da:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80027de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027e2:	4933      	ldr	r1, [pc, #204]	; (80028b0 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x408>)
 80027e4:	4618      	mov	r0, r3
 80027e6:	f008 f92f 	bl	800aa48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80027ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027ee:	4619      	mov	r1, r3
 80027f0:	4628      	mov	r0, r5
 80027f2:	47a0      	blx	r4
 80027f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027f8:	4618      	mov	r0, r3
 80027fa:	f008 f8b0 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80027fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002802:	4618      	mov	r0, r3
 8002804:	f008 f836 	bl	800a874 <_ZNSaIcED1Ev>
					configureAC3();
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff fd89 	bl	8002320 <_ZN19DolbyDecoder_STA31012configureAC3Ev>
				}

				configureAC3();
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff fd86 	bl	8002320 <_ZN19DolbyDecoder_STA31012configureAC3Ev>
 8002814:	e02e      	b.n	8002874 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3cc>
			} else if ( streamSel == 3 && decodeSel == 3 ) {
 8002816:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800281a:	2b03      	cmp	r3, #3
 800281c:	d12a      	bne.n	8002874 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3cc>
 800281e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002822:	2b03      	cmp	r3, #3
 8002824:	d126      	bne.n	8002874 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3cc>
				// This is PCM
				if ( mEventHandler ) {
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d022      	beq.n	8002874 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x3cc>
					mEventHandler->onAlgorithmChange( std::string( "PCM" ) );
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68dd      	ldr	r5, [r3, #12]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	330c      	adds	r3, #12
 800283a:	681c      	ldr	r4, [r3, #0]
 800283c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002840:	4618      	mov	r0, r3
 8002842:	f008 f816 	bl	800a872 <_ZNSaIcEC1Ev>
 8002846:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800284a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800284e:	4919      	ldr	r1, [pc, #100]	; (80028b4 <_ZN19DolbyDecoder_STA31017checkForInterruptEv+0x40c>)
 8002850:	4618      	mov	r0, r3
 8002852:	f008 f8f9 	bl	800aa48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002856:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800285a:	4619      	mov	r1, r3
 800285c:	4628      	mov	r0, r5
 800285e:	47a0      	blx	r4
 8002860:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002864:	4618      	mov	r0, r3
 8002866:	f008 f87a 	bl	800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800286a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800286e:	4618      	mov	r0, r3
 8002870:	f008 f800 	bl	800a874 <_ZNSaIcED1Ev>
				}
			}

			mute( false );
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	3310      	adds	r3, #16
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2100      	movs	r1, #0
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	4798      	blx	r3
			run();
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3318      	adds	r3, #24
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	4798      	blx	r3
			play();
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	3314      	adds	r3, #20
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2101      	movs	r1, #1
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4798      	blx	r3
		}
		i = 2;
 800289c:	2302      	movs	r3, #2
 800289e:	677b      	str	r3, [r7, #116]	; 0x74
	}
}
 80028a0:	bf00      	nop
 80028a2:	3778      	adds	r7, #120	; 0x78
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bdb0      	pop	{r4, r5, r7, pc}
 80028a8:	0002ee00 	.word	0x0002ee00
 80028ac:	0800b65c 	.word	0x0800b65c
 80028b0:	0800b660 	.word	0x0800b660
 80028b4:	0800b664 	.word	0x0800b664

080028b8 <_ZN19DolbyDecoder_STA31011checkFormatEv>:

void
DolbyDecoder_STA310::checkFormat() {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	 I2C_RESULT decodeSel = mDevice->readRegister( DolbyDecoder_STA310::DECODE_SEL );
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	331c      	adds	r3, #28
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	214d      	movs	r1, #77	; 0x4d
 80028d0:	4610      	mov	r0, r2
 80028d2:	4798      	blx	r3
 80028d4:	4603      	mov	r3, r0
 80028d6:	82fb      	strh	r3, [r7, #22]
	 I2C_RESULT streamSel = mDevice->readRegister( DolbyDecoder_STA310::STREAM_SEL );
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	331c      	adds	r3, #28
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	214c      	movs	r1, #76	; 0x4c
 80028e8:	4610      	mov	r0, r2
 80028ea:	4798      	blx	r3
 80028ec:	4603      	mov	r3, r0
 80028ee:	82bb      	strh	r3, [r7, #20]
	// I2C_RESULT dolbyStatus1 = mDevice->readRegister( DolbyDecoder_STA310::DOLBY_STATUS_1 );
	// I2C_RESULT ac3Status = mDevice->readRegister( DolbyDecoder_STA310::AC3_STATUS_1 );
	 I2C_RESULT head3 = mDevice->readRegister( DolbyDecoder_STA310::HEAD_3 );
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	331c      	adds	r3, #28
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2143      	movs	r1, #67	; 0x43
 8002900:	4610      	mov	r0, r2
 8002902:	4798      	blx	r3
 8002904:	4603      	mov	r3, r0
 8002906:	827b      	strh	r3, [r7, #18]
	 I2C_RESULT freq = mDevice->readRegister( 0x05 );
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	331c      	adds	r3, #28
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2105      	movs	r1, #5
 8002918:	4610      	mov	r0, r2
 800291a:	4798      	blx	r3
 800291c:	4603      	mov	r3, r0
 800291e:	823b      	strh	r3, [r7, #16]
	 I2C_RESULT spdif_status = mDevice->readRegister( 0x61 );
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	331c      	adds	r3, #28
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2161      	movs	r1, #97	; 0x61
 8002930:	4610      	mov	r0, r2
 8002932:	4798      	blx	r3
 8002934:	4603      	mov	r3, r0
 8002936:	81fb      	strh	r3, [r7, #14]
	// I2C_RESULT spdif_status2 = mDevice->readRegister( 0x7f );
}
 8002938:	bf00      	nop
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <_ZNK7Encoder12getLastValueEv>:
public:
	Encoder();
	virtual ~Encoder();

	virtual ENCODER_VALUE checkEncoder( uint32_t value );
	virtual ENCODER_VALUE getLastValue() const { return mLastTimerValue; }
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
	...

08002958 <_ZN7EncoderC1Ev>:
 *      Author: duane
 */

#include "Encoder.h"

Encoder::Encoder() : mLastTimerValue( 0 ) {
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	4a05      	ldr	r2, [pc, #20]	; (8002978 <_ZN7EncoderC1Ev+0x20>)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	605a      	str	r2, [r3, #4]
	// TODO Auto-generated constructor stub

}
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4618      	mov	r0, r3
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr
 8002978:	0800b820 	.word	0x0800b820

0800297c <_ZN7EncoderD1Ev>:

Encoder::~Encoder() {
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	4a04      	ldr	r2, [pc, #16]	; (8002998 <_ZN7EncoderD1Ev+0x1c>)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4618      	mov	r0, r3
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	0800b820 	.word	0x0800b820

0800299c <_ZN7EncoderD0Ev>:
Encoder::~Encoder() {
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
}
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ffe9 	bl	800297c <_ZN7EncoderD1Ev>
 80029aa:	2108      	movs	r1, #8
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f007 ff4a 	bl	800a846 <_ZdlPvj>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4618      	mov	r0, r3
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <_ZN7Encoder12checkEncoderEm>:

ENCODER_VALUE
Encoder::checkEncoder( uint32_t value ) {
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
	if ( mLastTimerValue < 50 && value > 65500 ) {
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	2b31      	cmp	r3, #49	; 0x31
 80029cc:	d809      	bhi.n	80029e2 <_ZN7Encoder12checkEncoderEm+0x26>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d904      	bls.n	80029e2 <_ZN7Encoder12checkEncoderEm+0x26>
		// the value rolled backwards from 0 up to 64000, so this is a nudge down
		mLastTimerValue = value;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	605a      	str	r2, [r3, #4]
		return ENCODER_DECREASE;
 80029de:	2301      	movs	r3, #1
 80029e0:	e02e      	b.n	8002a40 <_ZN7Encoder12checkEncoderEm+0x84>
	} else if ( mLastTimerValue > 65500 && value < 50 ) {
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d907      	bls.n	80029fe <_ZN7Encoder12checkEncoderEm+0x42>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	2b31      	cmp	r3, #49	; 0x31
 80029f2:	d804      	bhi.n	80029fe <_ZN7Encoder12checkEncoderEm+0x42>
		// the value rolled over the top, back to 0, so this is an increase
		mLastTimerValue = value;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	605a      	str	r2, [r3, #4]
		return ENCODER_INCREASE;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e020      	b.n	8002a40 <_ZN7Encoder12checkEncoderEm+0x84>
	} else if ( value > mLastTimerValue && ( value - mLastTimerValue ) > 3 ) {
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d90a      	bls.n	8002a1e <_ZN7Encoder12checkEncoderEm+0x62>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d904      	bls.n	8002a1e <_ZN7Encoder12checkEncoderEm+0x62>
		mLastTimerValue = value;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	605a      	str	r2, [r3, #4]
		// increase
		return ENCODER_INCREASE;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e010      	b.n	8002a40 <_ZN7Encoder12checkEncoderEm+0x84>
	} else if ( value < mLastTimerValue && ( mLastTimerValue - value ) > 3  ) {
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d20a      	bcs.n	8002a3e <_ZN7Encoder12checkEncoderEm+0x82>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b03      	cmp	r3, #3
 8002a32:	d904      	bls.n	8002a3e <_ZN7Encoder12checkEncoderEm+0x82>
		mLastTimerValue = value;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	605a      	str	r2, [r3, #4]
		return ENCODER_DECREASE;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <_ZN7Encoder12checkEncoderEm+0x84>
	} else {
		return ENCODER_NOCHANGE;
 8002a3e:	2302      	movs	r3, #2
	}
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
	...

08002a4c <_ZN3I2CC1ERKS_>:
class I2C {
 8002a4c:	b590      	push	{r4, r7, lr}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
 8002a56:	4a0e      	ldr	r2, [pc, #56]	; (8002a90 <_ZN3I2CC1ERKS_+0x44>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	1d10      	adds	r0, r2, #4
 8002a62:	3304      	adds	r3, #4
 8002a64:	2254      	movs	r2, #84	; 0x54
 8002a66:	4619      	mov	r1, r3
 8002a68:	f008 f898 	bl	800ab9c <memcpy>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	659a      	str	r2, [r3, #88]	; 0x58
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	f102 045c 	add.w	r4, r2, #92	; 0x5c
 8002a7c:	335c      	adds	r3, #92	; 0x5c
 8002a7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4618      	mov	r0, r3
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd90      	pop	{r4, r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	0800b838 	.word	0x0800b838

08002a94 <_ZN10I2C_DeviceC1E3I2Ch>:
	I2C mBus;
	I2C_ADDR mAddr;
public:
	I2C_Device( I2C bus ) : mBus( bus ), mAddr( 0 ) {}
	I2C_Device( I2C_ADDR addr );
	I2C_Device( I2C bus, I2C_ADDR addr ) : mBus( bus), mAddr( addr ) {}
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	71fb      	strb	r3, [r7, #7]
 8002aa2:	4a09      	ldr	r2, [pc, #36]	; (8002ac8 <_ZN10I2C_DeviceC1E3I2Ch+0x34>)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3304      	adds	r3, #4
 8002aac:	68b9      	ldr	r1, [r7, #8]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff ffcc 	bl	8002a4c <_ZN3I2CC1ERKS_>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	79fa      	ldrb	r2, [r7, #7]
 8002ab8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	0800b848 	.word	0x0800b848

08002acc <_ZN3I2CD1Ev>:
I2C::I2C( I2C_HandleTypeDef bus, osMutexId_t mutex ) : mI2C( bus ), mMutex( mutex ) {
	// TODO Auto-generated constructor stub

}

I2C::~I2C() {
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	4a04      	ldr	r2, [pc, #16]	; (8002ae8 <_ZN3I2CD1Ev+0x1c>)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	0800b838 	.word	0x0800b838

08002aec <_ZN3I2CD0Ev>:
I2C::~I2C() {
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
}
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff ffe9 	bl	8002acc <_ZN3I2CD1Ev>
 8002afa:	216c      	movs	r1, #108	; 0x6c
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f007 fea2 	bl	800a846 <_ZdlPvj>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4618      	mov	r0, r3
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <_ZN3I2C8readByteEh>:

uint8_t
I2C::readByte( I2C_ADDR addr ) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af02      	add	r7, sp, #8
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	70fb      	strb	r3, [r7, #3]
	int ret = I2C_ERROR;
 8002b18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b1c:	60fb      	str	r3, [r7, #12]
	//if ( xSemaphoreTake( mMutex, I2C_MAX_MUTEX ) ) {
		ret = HAL_I2C_Master_Receive( &mI2C, addr, mBuffer, 1, I2C_MAX_DELAY );
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	1d18      	adds	r0, r3, #4
 8002b22:	78fb      	ldrb	r3, [r7, #3]
 8002b24:	b299      	uxth	r1, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8002b2c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2301      	movs	r3, #1
 8002b34:	f001 ff94 	bl	8004a60 <HAL_I2C_Master_Receive>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	60fb      	str	r3, [r7, #12]
	//	xSemaphoreGive( mMutex );
	//}

	if ( ret == HAL_OK ) {
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d103      	bne.n	8002b4a <_ZN3I2C8readByteEh+0x3e>
		return mBuffer[ 0 ];
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b48:	e000      	b.n	8002b4c <_ZN3I2C8readByteEh+0x40>
	} else return I2C_ERROR;
 8002b4a:	23ff      	movs	r3, #255	; 0xff
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <_ZN3I2C9writeByteEhh>:

bool
I2C::writeByte( I2C_ADDR addr, uint8_t data ) {
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	70fb      	strb	r3, [r7, #3]
 8002b60:	4613      	mov	r3, r2
 8002b62:	70bb      	strb	r3, [r7, #2]
	int ret = I2C_ERROR;
 8002b64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b68:	60fb      	str	r3, [r7, #12]
//	if ( xSemaphoreTake( mMutex, I2C_MAX_MUTEX ) ) {
		ret = HAL_I2C_Master_Transmit( &mI2C, addr, &data, 1, I2C_MAX_DELAY );
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	1d18      	adds	r0, r3, #4
 8002b6e:	78fb      	ldrb	r3, [r7, #3]
 8002b70:	b299      	uxth	r1, r3
 8002b72:	1cba      	adds	r2, r7, #2
 8002b74:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f001 fe72 	bl	8004864 <HAL_I2C_Master_Transmit>
 8002b80:	4603      	mov	r3, r0
 8002b82:	60fb      	str	r3, [r7, #12]
////		xSemaphoreGive( mMutex );
//	}

	return ( ret == HAL_OK );
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	bf0c      	ite	eq
 8002b8a:	2301      	moveq	r3, #1
 8002b8c:	2300      	movne	r3, #0
 8002b8e:	b2db      	uxtb	r3, r3
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <_ZN3I2C9writeDataEhPhh>:

bool
I2C::writeData( I2C_ADDR addr, uint8_t *data, uint8_t size ) {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	72fb      	strb	r3, [r7, #11]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	72bb      	strb	r3, [r7, #10]
	int ret =  I2C_ERROR;
 8002bac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bb0:	617b      	str	r3, [r7, #20]
//	if ( xSemaphoreTake( mMutex, I2C_MAX_MUTEX ) ) {
		ret = HAL_I2C_Master_Transmit( &mI2C, addr, data, size, I2C_MAX_DELAY );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1d18      	adds	r0, r3, #4
 8002bb6:	7afb      	ldrb	r3, [r7, #11]
 8002bb8:	b299      	uxth	r1, r3
 8002bba:	7abb      	ldrb	r3, [r7, #10]
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002bc2:	9200      	str	r2, [sp, #0]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	f001 fe4d 	bl	8004864 <HAL_I2C_Master_Transmit>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	617b      	str	r3, [r7, #20]
//		xSemaphoreGive( mMutex );
//	}

	return ( ret == HAL_OK );
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2301      	moveq	r3, #1
 8002bd6:	2300      	movne	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <_ZN3I2C13writeRegisterEhhh>:

bool
I2C::writeRegister( I2C_ADDR addr, uint8_t reg, uint8_t value ) {
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b088      	sub	sp, #32
 8002be6:	af04      	add	r7, sp, #16
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	4608      	mov	r0, r1
 8002bec:	4611      	mov	r1, r2
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	70fb      	strb	r3, [r7, #3]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	70bb      	strb	r3, [r7, #2]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	707b      	strb	r3, [r7, #1]
	int ret = I2C_ERROR;
 8002bfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c00:	60fb      	str	r3, [r7, #12]
//	if ( xSemaphoreTake( mMutex, I2C_MAX_MUTEX ) ) {
		ret =  HAL_I2C_Mem_Write( &mI2C, addr, reg, 1, &value, sizeof( value ), I2C_MAX_DELAY );
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	1d18      	adds	r0, r3, #4
 8002c06:	78fb      	ldrb	r3, [r7, #3]
 8002c08:	b299      	uxth	r1, r3
 8002c0a:	78bb      	ldrb	r3, [r7, #2]
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002c12:	9302      	str	r3, [sp, #8]
 8002c14:	2301      	movs	r3, #1
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	1c7b      	adds	r3, r7, #1
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	f002 f97f 	bl	8004f20 <HAL_I2C_Mem_Write>
 8002c22:	4603      	mov	r3, r0
 8002c24:	60fb      	str	r3, [r7, #12]
//		xSemaphoreGive( mMutex );
//	}

	return ( ret == HAL_OK );
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf0c      	ite	eq
 8002c2c:	2301      	moveq	r3, #1
 8002c2e:	2300      	movne	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <_ZN3I2C12readRegisterEhh>:

I2C_RESULT
I2C::readRegister( I2C_ADDR addr, uint8_t reg ) {
 8002c3a:	b590      	push	{r4, r7, lr}
 8002c3c:	b089      	sub	sp, #36	; 0x24
 8002c3e:	af04      	add	r7, sp, #16
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	460b      	mov	r3, r1
 8002c44:	70fb      	strb	r3, [r7, #3]
 8002c46:	4613      	mov	r3, r2
 8002c48:	70bb      	strb	r3, [r7, #2]
	int ret = I2C_ERROR;
 8002c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c4e:	60fb      	str	r3, [r7, #12]
//	if ( xSemaphoreTake( mMutex, I2C_MAX_MUTEX ) ) {
		ret =  HAL_I2C_Mem_Read( &mI2C, addr, reg, 1, mBuffer, 1, I2C_MAX_DELAY );
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	1d18      	adds	r0, r3, #4
 8002c54:	78fb      	ldrb	r3, [r7, #3]
 8002c56:	b299      	uxth	r1, r3
 8002c58:	78bb      	ldrb	r3, [r7, #2]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	335c      	adds	r3, #92	; 0x5c
 8002c60:	f644 6420 	movw	r4, #20000	; 0x4e20
 8002c64:	9402      	str	r4, [sp, #8]
 8002c66:	2401      	movs	r4, #1
 8002c68:	9401      	str	r4, [sp, #4]
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	f002 fa51 	bl	8005114 <HAL_I2C_Mem_Read>
 8002c72:	4603      	mov	r3, r0
 8002c74:	60fb      	str	r3, [r7, #12]
//		xSemaphoreGive( mMutex );
//	}

	if ( ret == HAL_OK ) {
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d104      	bne.n	8002c86 <_ZN3I2C12readRegisterEhh+0x4c>
		return mBuffer[0];
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	e001      	b.n	8002c8a <_ZN3I2C12readRegisterEhh+0x50>
	} else {
		return I2C_ERROR;
 8002c86:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3714      	adds	r7, #20
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd90      	pop	{r4, r7, pc}

08002c92 <_ZN3I2C14readRegister16Ehh>:

I2C_RESULT
I2C::readRegister16( I2C_ADDR addr, uint8_t reg ) {
 8002c92:	b590      	push	{r4, r7, lr}
 8002c94:	b089      	sub	sp, #36	; 0x24
 8002c96:	af04      	add	r7, sp, #16
 8002c98:	6078      	str	r0, [r7, #4]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	70fb      	strb	r3, [r7, #3]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	70bb      	strb	r3, [r7, #2]
	int ret = I2C_ERROR;
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ca6:	60fb      	str	r3, [r7, #12]
//	if ( xSemaphoreTake( mMutex, I2C_MAX_MUTEX ) ) {
		ret = HAL_I2C_Mem_Read( &mI2C, addr, reg, 1, mBuffer, 2, I2C_MAX_DELAY );
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	1d18      	adds	r0, r3, #4
 8002cac:	78fb      	ldrb	r3, [r7, #3]
 8002cae:	b299      	uxth	r1, r3
 8002cb0:	78bb      	ldrb	r3, [r7, #2]
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	335c      	adds	r3, #92	; 0x5c
 8002cb8:	f644 6420 	movw	r4, #20000	; 0x4e20
 8002cbc:	9402      	str	r4, [sp, #8]
 8002cbe:	2402      	movs	r4, #2
 8002cc0:	9401      	str	r4, [sp, #4]
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	f002 fa25 	bl	8005114 <HAL_I2C_Mem_Read>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	60fb      	str	r3, [r7, #12]
//		xSemaphoreGive( mMutex );
//	}

	if ( ret == HAL_OK ) {
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10f      	bne.n	8002cf4 <_ZN3I2C14readRegister16Ehh+0x62>
		uint16_t result = 0;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	817b      	strh	r3, [r7, #10]
		result = ( (int16_t) mBuffer[0] ) << 8 | mBuffer[1];
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002cde:	021b      	lsls	r3, r3, #8
 8002ce0:	b21a      	sxth	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002ce8:	b21b      	sxth	r3, r3
 8002cea:	4313      	orrs	r3, r2
 8002cec:	b21b      	sxth	r3, r3
 8002cee:	817b      	strh	r3, [r7, #10]
		return result;
 8002cf0:	897b      	ldrh	r3, [r7, #10]
 8002cf2:	e001      	b.n	8002cf8 <_ZN3I2C14readRegister16Ehh+0x66>
	} else {
		return I2C_ERROR;
 8002cf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd90      	pop	{r4, r7, pc}

08002d00 <_ZN3I2C10makeDeviceEh>:

I2C_Device *
I2C::makeDevice( I2C_ADDR addr ) {
 8002d00:	b5b0      	push	{r4, r5, r7, lr}
 8002d02:	b09e      	sub	sp, #120	; 0x78
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	70fb      	strb	r3, [r7, #3]
	return new I2C_Device( *this, addr );
 8002d0c:	f107 030c 	add.w	r3, r7, #12
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff fe9a 	bl	8002a4c <_ZN3I2CC1ERKS_>
 8002d18:	f107 040c 	add.w	r4, r7, #12
 8002d1c:	2074      	movs	r0, #116	; 0x74
 8002d1e:	f007 fd94 	bl	800a84a <_Znwj>
 8002d22:	4603      	mov	r3, r0
 8002d24:	461d      	mov	r5, r3
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4621      	mov	r1, r4
 8002d2c:	4628      	mov	r0, r5
 8002d2e:	f7ff feb1 	bl	8002a94 <_ZN10I2C_DeviceC1E3I2Ch>
 8002d32:	f107 030c 	add.w	r3, r7, #12
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff fec8 	bl	8002acc <_ZN3I2CD1Ev>
 8002d3c:	462b      	mov	r3, r5
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3778      	adds	r7, #120	; 0x78
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bdb0      	pop	{r4, r5, r7, pc}

08002d46 <_ZN10I2C_Device7setAddrEh>:

	virtual ~I2C_Device();

	virtual void setAddr( I2C_ADDR addr ) { mAddr = addr; }
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	70fb      	strb	r3, [r7, #3]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <_ZN10I2C_DeviceD1Ev>:
I2C_Device::I2C_Device( I2C_ADDR addr ) : mAddr( addr ) {
	// TODO Auto-generated constructor stub

}

I2C_Device::~I2C_Device() {
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	4a06      	ldr	r2, [pc, #24]	; (8002d88 <_ZN10I2C_DeviceD1Ev+0x24>)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	601a      	str	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3304      	adds	r3, #4
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fea8 	bl	8002acc <_ZN3I2CD1Ev>
	// TODO Auto-generated destructor stub
}
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	0800b848 	.word	0x0800b848

08002d8c <_ZN10I2C_DeviceD0Ev>:
I2C_Device::~I2C_Device() {
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
}
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7ff ffe5 	bl	8002d64 <_ZN10I2C_DeviceD1Ev>
 8002d9a:	2174      	movs	r1, #116	; 0x74
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f007 fd52 	bl	800a846 <_ZdlPvj>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <_ZN10I2C_Device9writeByteEh>:

bool
I2C_Device::writeByte( uint8_t data ) {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	70fb      	strb	r3, [r7, #3]
	return mBus.writeByte( mAddr, data );
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	1d18      	adds	r0, r3, #4
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f7ff fec5 	bl	8002b54 <_ZN3I2C9writeByteEhh>
 8002dca:	4603      	mov	r3, r0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <_ZN10I2C_Device13writeRegisterEhh>:

bool
I2C_Device::writeRegister( uint8_t reg, uint8_t value ) {
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	70fb      	strb	r3, [r7, #3]
 8002de0:	4613      	mov	r3, r2
 8002de2:	70bb      	strb	r3, [r7, #2]
	return mBus.writeRegister( mAddr, reg, value );
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	1d18      	adds	r0, r3, #4
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 1070 	ldrb.w	r1, [r3, #112]	; 0x70
 8002dee:	78bb      	ldrb	r3, [r7, #2]
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	f7ff fef6 	bl	8002be2 <_ZN3I2C13writeRegisterEhhh>
 8002df6:	4603      	mov	r3, r0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <_ZN10I2C_Device9writeDataEPhh>:

bool
I2C_Device::writeData( uint8_t *data, uint8_t size ) {
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	71fb      	strb	r3, [r7, #7]
	return mBus.writeData( mAddr, data, size );
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	1d18      	adds	r0, r3, #4
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f893 1070 	ldrb.w	r1, [r3, #112]	; 0x70
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	f7ff febc 	bl	8002b98 <_ZN3I2C9writeDataEhPhh>
 8002e20:	4603      	mov	r3, r0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <_ZN10I2C_Device12readRegisterEh>:

I2C_RESULT
I2C_Device::readRegister( uint8_t reg ) {
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b082      	sub	sp, #8
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	460b      	mov	r3, r1
 8002e34:	70fb      	strb	r3, [r7, #3]
	return mBus.readRegister( mAddr, reg );
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	1d18      	adds	r0, r3, #4
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002e40:	78fa      	ldrb	r2, [r7, #3]
 8002e42:	4619      	mov	r1, r3
 8002e44:	f7ff fef9 	bl	8002c3a <_ZN3I2C12readRegisterEhh>
 8002e48:	4603      	mov	r3, r0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <_ZN10I2C_Device14readRegister16Eh>:

I2C_RESULT
I2C_Device::readRegister16( uint8_t reg ) {
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	70fb      	strb	r3, [r7, #3]
	return mBus.readRegister16( mAddr, reg );
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	1d18      	adds	r0, r3, #4
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f7ff ff11 	bl	8002c92 <_ZN3I2C14readRegister16Ehh>
 8002e70:	4603      	mov	r3, r0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <_ZN10I2C_Device8readByteEv>:

uint8_t
I2C_Device::readByte() {
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
	return mBus.readByte( mAddr );
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	1d1a      	adds	r2, r3, #4
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4610      	mov	r0, r2
 8002e90:	f7ff fe3c 	bl	8002b0c <_ZN3I2C8readByteEh>
 8002e94:	4603      	mov	r3, r0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <_ZN3LCD11sendCommandEh>:

#define LCD_DELAY 2


void
LCD::sendCommand( uint8_t command ) {
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b084      	sub	sp, #16
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	70fb      	strb	r3, [r7, #3]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (command&0xF0);
 8002eaa:	78fb      	ldrb	r3, [r7, #3]
 8002eac:	f023 030f 	bic.w	r3, r3, #15
 8002eb0:	73fb      	strb	r3, [r7, #15]
	data_l = ((command<<4)&0xF0);
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;	// en=1, rs=0
 8002eb8:	7bfb      	ldrb	r3, [r7, #15]
 8002eba:	f043 030c 	orr.w	r3, r3, #12
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;	// en=0, rs=0
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	f043 0308 	orr.w	r3, r3, #8
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;	// en=1, rs=0
 8002ecc:	7bbb      	ldrb	r3, [r7, #14]
 8002ece:	f043 030c 	orr.w	r3, r3, #12
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;	// en=0, rs=0
 8002ed6:	7bbb      	ldrb	r3, [r7, #14]
 8002ed8:	f043 0308 	orr.w	r3, r3, #8
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	72fb      	strb	r3, [r7, #11]

	mLCD->writeData( data_t, 4 );
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6858      	ldr	r0, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	3314      	adds	r3, #20
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f107 0108 	add.w	r1, r7, #8
 8002ef2:	2204      	movs	r2, #4
 8002ef4:	4798      	blx	r3
	osDelay( LCD_DELAY );
 8002ef6:	2002      	movs	r0, #2
 8002ef8:	f004 ff84 	bl	8007e04 <osDelay>
}
 8002efc:	bf00      	nop
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <_ZN3LCD15enableBacklightEb>:

void
LCD::enableBacklight( bool enable  ) {
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	70fb      	strb	r3, [r7, #3]
	uint8_t value = 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	73fb      	strb	r3, [r7, #15]
	if ( enable ) {
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00d      	beq.n	8002f36 <_ZN3LCD15enableBacklightEb+0x32>
		value = 0x08;
 8002f1a:	2308      	movs	r3, #8
 8002f1c:	73fb      	strb	r3, [r7, #15]
		mLCD->writeData( &value, 1 );
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6858      	ldr	r0, [r3, #4]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	3314      	adds	r3, #20
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f107 010f 	add.w	r1, r7, #15
 8002f30:	2201      	movs	r2, #1
 8002f32:	4798      	blx	r3
	} else {
		mLCD->writeData( &value, 1 );
	}
}
 8002f34:	e00a      	b.n	8002f4c <_ZN3LCD15enableBacklightEb+0x48>
		mLCD->writeData( &value, 1 );
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6858      	ldr	r0, [r3, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3314      	adds	r3, #20
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f107 010f 	add.w	r1, r7, #15
 8002f48:	2201      	movs	r2, #1
 8002f4a:	4798      	blx	r3
}
 8002f4c:	bf00      	nop
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <_ZN3LCD9setCursorEhh>:
	sendCommand( 0x01 );
	osDelay( LCD_DELAY );
}

void
LCD::setCursor( uint8_t x, uint8_t y ) {
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	70fb      	strb	r3, [r7, #3]
 8002f60:	4613      	mov	r3, r2
 8002f62:	70bb      	strb	r3, [r7, #2]
	int i = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60fb      	str	r3, [r7, #12]
	switch ( y ) {
 8002f68:	78bb      	ldrb	r3, [r7, #2]
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d81e      	bhi.n	8002fac <_ZN3LCD9setCursorEhh+0x58>
 8002f6e:	a201      	add	r2, pc, #4	; (adr r2, 8002f74 <_ZN3LCD9setCursorEhh+0x20>)
 8002f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f74:	08002f85 	.word	0x08002f85
 8002f78:	08002f8f 	.word	0x08002f8f
 8002f7c:	08002f99 	.word	0x08002f99
 8002f80:	08002fa3 	.word	0x08002fa3
		case 0:
			sendCommand( 0x80 );
 8002f84:	2180      	movs	r1, #128	; 0x80
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff ff89 	bl	8002e9e <_ZN3LCD11sendCommandEh>
			break;
 8002f8c:	e00e      	b.n	8002fac <_ZN3LCD9setCursorEhh+0x58>
		case 1:
			sendCommand( 0xC0 );
 8002f8e:	21c0      	movs	r1, #192	; 0xc0
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f7ff ff84 	bl	8002e9e <_ZN3LCD11sendCommandEh>
			break;
 8002f96:	e009      	b.n	8002fac <_ZN3LCD9setCursorEhh+0x58>
		case 2:
			sendCommand( 0x94 );
 8002f98:	2194      	movs	r1, #148	; 0x94
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff ff7f 	bl	8002e9e <_ZN3LCD11sendCommandEh>
			break;
 8002fa0:	e004      	b.n	8002fac <_ZN3LCD9setCursorEhh+0x58>
		case 3:
			sendCommand( 0xd4 );
 8002fa2:	21d4      	movs	r1, #212	; 0xd4
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7ff ff7a 	bl	8002e9e <_ZN3LCD11sendCommandEh>
			break;
 8002faa:	bf00      	nop
	}

	for( i = 0; i < x; i++ ) {
 8002fac:	2300      	movs	r3, #0
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	da07      	bge.n	8002fc8 <_ZN3LCD9setCursorEhh+0x74>
		sendCommand( 0x14 );
 8002fb8:	2114      	movs	r1, #20
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff ff6f 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	for( i = 0; i < x; i++ ) {
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	e7f3      	b.n	8002fb0 <_ZN3LCD9setCursorEhh+0x5c>
	}
}
 8002fc8:	bf00      	nop
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <_ZN3LCD11writeStringEPc>:
//	sendCommand( 0x20 );
	osDelay( 10 );
}

void
LCD::writeString( char *string ) {
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
	while ( *string ) {
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d008      	beq.n	8002ff4 <_ZN3LCD11writeStringEPc+0x24>
		sendData( *string++ );
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	1c5a      	adds	r2, r3, #1
 8002fe6:	603a      	str	r2, [r7, #0]
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	4619      	mov	r1, r3
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f805 	bl	8002ffc <_ZN3LCD8sendDataEc>
	while ( *string ) {
 8002ff2:	e7f2      	b.n	8002fda <_ZN3LCD11writeStringEPc+0xa>
	}
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <_ZN3LCD8sendDataEc>:

void
LCD::sendData( char data ) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	70fb      	strb	r3, [r7, #3]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = ( data & 0xF0 );
 8003008:	78fb      	ldrb	r3, [r7, #3]
 800300a:	f023 030f 	bic.w	r3, r3, #15
 800300e:	73fb      	strb	r3, [r7, #15]
	data_l = ( ( data << 4 ) & 0xF0);
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	011b      	lsls	r3, r3, #4
 8003014:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;	// en=1, rs=0
 8003016:	7bfb      	ldrb	r3, [r7, #15]
 8003018:	f043 030d 	orr.w	r3, r3, #13
 800301c:	b2db      	uxtb	r3, r3
 800301e:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;	// en=0, rs=0
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	f043 0309 	orr.w	r3, r3, #9
 8003026:	b2db      	uxtb	r3, r3
 8003028:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;	// en=1, rs=0
 800302a:	7bbb      	ldrb	r3, [r7, #14]
 800302c:	f043 030d 	orr.w	r3, r3, #13
 8003030:	b2db      	uxtb	r3, r3
 8003032:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;	// en=0, rs=0
 8003034:	7bbb      	ldrb	r3, [r7, #14]
 8003036:	f043 0309 	orr.w	r3, r3, #9
 800303a:	b2db      	uxtb	r3, r3
 800303c:	72fb      	strb	r3, [r7, #11]

	mLCD->writeData( data_t, 4 );
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6858      	ldr	r0, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	3314      	adds	r3, #20
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f107 0108 	add.w	r1, r7, #8
 8003050:	2204      	movs	r2, #4
 8003052:	4798      	blx	r3
	osDelay( LCD_DELAY );
 8003054:	2002      	movs	r0, #2
 8003056:	f004 fed5 	bl	8007e04 <osDelay>
}
 800305a:	bf00      	nop
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
	...

08003064 <_ZN3LCDC1EP10I2C_Device>:

}
 *
 */

LCD::LCD( I2C_Device *lcd ) : mLCD( lcd ), mCount( 0 ) {
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
 800306e:	4a07      	ldr	r2, [pc, #28]	; (800308c <_ZN3LCDC1EP10I2C_Device+0x28>)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
	// TODO Auto-generated constructor stub

}
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr
 800308c:	0800b874 	.word	0x0800b874

08003090 <_ZN3LCDD1Ev>:

LCD::~LCD() {
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	4a04      	ldr	r2, [pc, #16]	; (80030ac <_ZN3LCDD1Ev+0x1c>)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4618      	mov	r0, r3
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	0800b874 	.word	0x0800b874

080030b0 <_ZN3LCDD0Ev>:
LCD::~LCD() {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
}
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ffe9 	bl	8003090 <_ZN3LCDD1Ev>
 80030be:	210c      	movs	r1, #12
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f007 fbc0 	bl	800a846 <_ZdlPvj>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4618      	mov	r0, r3
 80030ca:	3708      	adds	r7, #8
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <_ZN3LCD10initializeEv>:
	sprintf( s, "Count %5d         ", mCount++ );
	writeString( s );
}

void
LCD::initialize() {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	osDelay( 1000 );
 80030d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030dc:	f004 fe92 	bl	8007e04 <osDelay>

	sendCommand( 0x30 );
 80030e0:	2130      	movs	r1, #48	; 0x30
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7ff fedb 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 10 );
 80030e8:	200a      	movs	r0, #10
 80030ea:	f004 fe8b 	bl	8007e04 <osDelay>
	sendCommand( 0x30 );
 80030ee:	2130      	movs	r1, #48	; 0x30
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff fed4 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 80030f6:	2005      	movs	r0, #5
 80030f8:	f004 fe84 	bl	8007e04 <osDelay>
	sendCommand( 0x30 );
 80030fc:	2130      	movs	r1, #48	; 0x30
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff fecd 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 10 );
 8003104:	200a      	movs	r0, #10
 8003106:	f004 fe7d 	bl	8007e04 <osDelay>
	sendCommand( 0x20 );
 800310a:	2120      	movs	r1, #32
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f7ff fec6 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 10 );
 8003112:	200a      	movs	r0, #10
 8003114:	f004 fe76 	bl	8007e04 <osDelay>


	enableBacklight( false );
 8003118:	2100      	movs	r1, #0
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff fef2 	bl	8002f04 <_ZN3LCD15enableBacklightEb>

	osDelay( 250 );
 8003120:	20fa      	movs	r0, #250	; 0xfa
 8003122:	f004 fe6f 	bl	8007e04 <osDelay>

	sendCommand( 0x28 );
 8003126:	2128      	movs	r1, #40	; 0x28
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff feb8 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 800312e:	2005      	movs	r0, #5
 8003130:	f004 fe68 	bl	8007e04 <osDelay>
	sendCommand( 0x08 );
 8003134:	2108      	movs	r1, #8
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f7ff feb1 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 800313c:	2005      	movs	r0, #5
 800313e:	f004 fe61 	bl	8007e04 <osDelay>
	sendCommand( 0x01 );
 8003142:	2101      	movs	r1, #1
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff feaa 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 800314a:	2005      	movs	r0, #5
 800314c:	f004 fe5a 	bl	8007e04 <osDelay>

	sendCommand( 0x06 );
 8003150:	2106      	movs	r1, #6
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7ff fea3 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 8003158:	2005      	movs	r0, #5
 800315a:	f004 fe53 	bl	8007e04 <osDelay>
	sendCommand( 0x0c );
 800315e:	210c      	movs	r1, #12
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff fe9c 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 8003166:	2005      	movs	r0, #5
 8003168:	f004 fe4c 	bl	8007e04 <osDelay>
	sendCommand( 0x01 );
 800316c:	2101      	movs	r1, #1
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff fe95 	bl	8002e9e <_ZN3LCD11sendCommandEh>
	osDelay( 5 );
 8003174:	2005      	movs	r0, #5
 8003176:	f004 fe45 	bl	8007e04 <osDelay>

	osDelay( 250 );
 800317a:	20fa      	movs	r0, #250	; 0xfa
 800317c:	f004 fe42 	bl	8007e04 <osDelay>

	enableBacklight( true );
 8003180:	2101      	movs	r1, #1
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff febe 	bl	8002f04 <_ZN3LCD15enableBacklightEb>
	lcd_send_cmd (0x20);  // 4bit mode
	HAL_Delay(10);
 *
 *
 */
}
 8003188:	bf00      	nop
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <_ZN8RunnableC1EP9Amplifier>:
 */

#include "Runnable.h"
#include "Amplifier.h"

Runnable::Runnable( Amplifier *amp ) : mAmplifier( amp ) {
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
 800319a:	4a06      	ldr	r2, [pc, #24]	; (80031b4 <_ZN8RunnableC1EP9Amplifier+0x24>)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	605a      	str	r2, [r3, #4]
	// TODO Auto-generated constructor stub

}
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4618      	mov	r0, r3
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	0800b888 	.word	0x0800b888

080031b8 <_ZN8RunnableD1Ev>:

Runnable::~Runnable() {
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	4a04      	ldr	r2, [pc, #16]	; (80031d4 <_ZN8RunnableD1Ev+0x1c>)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4618      	mov	r0, r3
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	0800b888 	.word	0x0800b888

080031d8 <_ZN9Amplifier8getAudioEv>:
public:
	Amplifier();
	virtual ~Amplifier();

	Display &getDisplay() { return mDisplay; }
	Audio &getAudio() { return mAudio; }
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3334      	adds	r3, #52	; 0x34
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr
	...

080031f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031f4:	f000 febe 	bl	8003f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031f8:	f000 f83c 	bl	8003274 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031fc:	f000 fa98 	bl	8003730 <_ZL12MX_GPIO_Initv>
  MX_SPI1_Init();
 8003200:	f000 f930 	bl	8003464 <_ZL12MX_SPI1_Initv>
  MX_SPI2_Init();
 8003204:	f000 f96a 	bl	80034dc <_ZL12MX_SPI2_Initv>
  MX_TIM3_Init();
 8003208:	f000 f9a4 	bl	8003554 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 800320c:	f000 fa00 	bl	8003610 <_ZL12MX_TIM4_Initv>
  MX_USART3_UART_Init();
 8003210:	f000 fa60 	bl	80036d4 <_ZL19MX_USART3_UART_Initv>
  MX_I2C1_Init();
 8003214:	f000 f898 	bl	8003348 <_ZL12MX_I2C1_Initv>
  MX_RTC_Init();
 8003218:	f000 f8ca 	bl	80033b0 <_ZL11MX_RTC_Initv>
  // The main amplifier class

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800321c:	f004 fce0 	bl	8007be0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of i2cMutex */
  i2cMutexHandle = osMutexNew(&i2cMutex_attributes);
 8003220:	480c      	ldr	r0, [pc, #48]	; (8003254 <main+0x64>)
 8003222:	f004 fe1d 	bl	8007e60 <osMutexNew>
 8003226:	4603      	mov	r3, r0
 8003228:	4a0b      	ldr	r2, [pc, #44]	; (8003258 <main+0x68>)
 800322a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800322c:	4a0b      	ldr	r2, [pc, #44]	; (800325c <main+0x6c>)
 800322e:	2100      	movs	r1, #0
 8003230:	480b      	ldr	r0, [pc, #44]	; (8003260 <main+0x70>)
 8003232:	f004 fd3b 	bl	8007cac <osThreadNew>
 8003236:	4603      	mov	r3, r0
 8003238:	4a0a      	ldr	r2, [pc, #40]	; (8003264 <main+0x74>)
 800323a:	6013      	str	r3, [r2, #0]

  /* creation of audio */
  audioHandle = osThreadNew(startAudio, NULL, &audio_attributes);
 800323c:	4a0a      	ldr	r2, [pc, #40]	; (8003268 <main+0x78>)
 800323e:	2100      	movs	r1, #0
 8003240:	480a      	ldr	r0, [pc, #40]	; (800326c <main+0x7c>)
 8003242:	f004 fd33 	bl	8007cac <osThreadNew>
 8003246:	4603      	mov	r3, r0
 8003248:	4a09      	ldr	r2, [pc, #36]	; (8003270 <main+0x80>)
 800324a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800324c:	f004 fcfa 	bl	8007c44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003250:	e7fe      	b.n	8003250 <main+0x60>
 8003252:	bf00      	nop
 8003254:	0800b8e0 	.word	0x0800b8e0
 8003258:	2000028c 	.word	0x2000028c
 800325c:	0800b898 	.word	0x0800b898
 8003260:	080038e9 	.word	0x080038e9
 8003264:	20000284 	.word	0x20000284
 8003268:	0800b8bc 	.word	0x0800b8bc
 800326c:	08003955 	.word	0x08003955
 8003270:	20000288 	.word	0x20000288

08003274 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b096      	sub	sp, #88	; 0x58
 8003278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800327a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800327e:	2228      	movs	r2, #40	; 0x28
 8003280:	2100      	movs	r1, #0
 8003282:	4618      	mov	r0, r3
 8003284:	f007 fcb2 	bl	800abec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003288:	f107 031c 	add.w	r3, r7, #28
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	605a      	str	r2, [r3, #4]
 8003292:	609a      	str	r2, [r3, #8]
 8003294:	60da      	str	r2, [r3, #12]
 8003296:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003298:	1d3b      	adds	r3, r7, #4
 800329a:	2200      	movs	r2, #0
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	605a      	str	r2, [r3, #4]
 80032a0:	609a      	str	r2, [r3, #8]
 80032a2:	60da      	str	r2, [r3, #12]
 80032a4:	611a      	str	r2, [r3, #16]
 80032a6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80032a8:	2306      	movs	r3, #6
 80032aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80032ac:	2301      	movs	r3, #1
 80032ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032b0:	2301      	movs	r3, #1
 80032b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80032b4:	2310      	movs	r3, #16
 80032b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032b8:	2302      	movs	r3, #2
 80032ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80032bc:	2300      	movs	r3, #0
 80032be:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80032c0:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80032c4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80032ca:	4618      	mov	r0, r3
 80032cc:	f002 fe40 	bl	8005f50 <HAL_RCC_OscConfig>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	bf14      	ite	ne
 80032d6:	2301      	movne	r3, #1
 80032d8:	2300      	moveq	r3, #0
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80032e0:	f000 fb40 	bl	8003964 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032e4:	230f      	movs	r3, #15
 80032e6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032e8:	2302      	movs	r3, #2
 80032ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032ec:	2300      	movs	r3, #0
 80032ee:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032f4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032f6:	2300      	movs	r3, #0
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80032fa:	f107 031c 	add.w	r3, r7, #28
 80032fe:	2101      	movs	r1, #1
 8003300:	4618      	mov	r0, r3
 8003302:	f003 f8a7 	bl	8006454 <HAL_RCC_ClockConfig>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	bf14      	ite	ne
 800330c:	2301      	movne	r3, #1
 800330e:	2300      	moveq	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8003316:	f000 fb25 	bl	8003964 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800331a:	2301      	movs	r3, #1
 800331c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800331e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003322:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003324:	1d3b      	adds	r3, r7, #4
 8003326:	4618      	mov	r0, r3
 8003328:	f003 fa2e 	bl	8006788 <HAL_RCCEx_PeriphCLKConfig>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	bf14      	ite	ne
 8003332:	2301      	movne	r3, #1
 8003334:	2300      	moveq	r3, #0
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 800333c:	f000 fb12 	bl	8003964 <Error_Handler>
  }
}
 8003340:	bf00      	nop
 8003342:	3758      	adds	r7, #88	; 0x58
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800334c:	4b15      	ldr	r3, [pc, #84]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 800334e:	4a16      	ldr	r2, [pc, #88]	; (80033a8 <_ZL12MX_I2C1_Initv+0x60>)
 8003350:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003352:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 8003354:	4a15      	ldr	r2, [pc, #84]	; (80033ac <_ZL12MX_I2C1_Initv+0x64>)
 8003356:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003358:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 800335a:	2200      	movs	r2, #0
 800335c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800335e:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 8003360:	2200      	movs	r2, #0
 8003362:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003364:	4b0f      	ldr	r3, [pc, #60]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 8003366:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800336a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800336c:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 800336e:	2200      	movs	r2, #0
 8003370:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003372:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 8003374:	2200      	movs	r2, #0
 8003376:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003378:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 800337a:	2200      	movs	r2, #0
 800337c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800337e:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 8003380:	2200      	movs	r2, #0
 8003382:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003384:	4807      	ldr	r0, [pc, #28]	; (80033a4 <_ZL12MX_I2C1_Initv+0x5c>)
 8003386:	f001 f929 	bl	80045dc <HAL_I2C_Init>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf14      	ite	ne
 8003390:	2301      	movne	r3, #1
 8003392:	2300      	moveq	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800339a:	f000 fae3 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800339e:	bf00      	nop
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000098 	.word	0x20000098
 80033a8:	40005400 	.word	0x40005400
 80033ac:	000186a0 	.word	0x000186a0

080033b0 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80033b6:	1d3b      	adds	r3, r7, #4
 80033b8:	2100      	movs	r1, #0
 80033ba:	460a      	mov	r2, r1
 80033bc:	801a      	strh	r2, [r3, #0]
 80033be:	460a      	mov	r2, r1
 80033c0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80033c2:	2300      	movs	r3, #0
 80033c4:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80033c6:	4b25      	ldr	r3, [pc, #148]	; (800345c <_ZL11MX_RTC_Initv+0xac>)
 80033c8:	4a25      	ldr	r2, [pc, #148]	; (8003460 <_ZL11MX_RTC_Initv+0xb0>)
 80033ca:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80033cc:	4b23      	ldr	r3, [pc, #140]	; (800345c <_ZL11MX_RTC_Initv+0xac>)
 80033ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80033d4:	4b21      	ldr	r3, [pc, #132]	; (800345c <_ZL11MX_RTC_Initv+0xac>)
 80033d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033da:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80033dc:	481f      	ldr	r0, [pc, #124]	; (800345c <_ZL11MX_RTC_Initv+0xac>)
 80033de:	f003 fb6f 	bl	8006ac0 <HAL_RTC_Init>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bf14      	ite	ne
 80033e8:	2301      	movne	r3, #1
 80033ea:	2300      	moveq	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <_ZL11MX_RTC_Initv+0x46>
  {
    Error_Handler();
 80033f2:	f000 fab7 	bl	8003964 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80033f6:	2300      	movs	r3, #0
 80033f8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80033fa:	2300      	movs	r3, #0
 80033fc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80033fe:	2300      	movs	r3, #0
 8003400:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003402:	1d3b      	adds	r3, r7, #4
 8003404:	2201      	movs	r2, #1
 8003406:	4619      	mov	r1, r3
 8003408:	4814      	ldr	r0, [pc, #80]	; (800345c <_ZL11MX_RTC_Initv+0xac>)
 800340a:	f003 fbef 	bl	8006bec <HAL_RTC_SetTime>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <_ZL11MX_RTC_Initv+0x72>
  {
    Error_Handler();
 800341e:	f000 faa1 	bl	8003964 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003422:	2301      	movs	r3, #1
 8003424:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003426:	2301      	movs	r3, #1
 8003428:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 800342a:	2301      	movs	r3, #1
 800342c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800342e:	2300      	movs	r3, #0
 8003430:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8003432:	463b      	mov	r3, r7
 8003434:	2201      	movs	r2, #1
 8003436:	4619      	mov	r1, r3
 8003438:	4808      	ldr	r0, [pc, #32]	; (800345c <_ZL11MX_RTC_Initv+0xac>)
 800343a:	f003 fc6f 	bl	8006d1c <HAL_RTC_SetDate>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf14      	ite	ne
 8003444:	2301      	movne	r3, #1
 8003446:	2300      	moveq	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <_ZL11MX_RTC_Initv+0xa2>
  {
    Error_Handler();
 800344e:	f000 fa89 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	200000ec 	.word	0x200000ec
 8003460:	40002800 	.word	0x40002800

08003464 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003468:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 800346a:	4a1b      	ldr	r2, [pc, #108]	; (80034d8 <_ZL12MX_SPI1_Initv+0x74>)
 800346c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800346e:	4b19      	ldr	r3, [pc, #100]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 8003470:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003474:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003476:	4b17      	ldr	r3, [pc, #92]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 8003478:	2200      	movs	r2, #0
 800347a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800347c:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 800347e:	2200      	movs	r2, #0
 8003480:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003482:	4b14      	ldr	r3, [pc, #80]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 8003484:	2200      	movs	r2, #0
 8003486:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 800348a:	2200      	movs	r2, #0
 800348c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 8003490:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003494:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003496:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 8003498:	2208      	movs	r2, #8
 800349a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800349c:	4b0d      	ldr	r3, [pc, #52]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 800349e:	2200      	movs	r2, #0
 80034a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80034a2:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034a8:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80034ae:	4b09      	ldr	r3, [pc, #36]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 80034b0:	220a      	movs	r2, #10
 80034b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80034b4:	4807      	ldr	r0, [pc, #28]	; (80034d4 <_ZL12MX_SPI1_Initv+0x70>)
 80034b6:	f003 fe91 	bl	80071dc <HAL_SPI_Init>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	bf14      	ite	ne
 80034c0:	2301      	movne	r3, #1
 80034c2:	2300      	moveq	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 80034ca:	f000 fa4b 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80034ce:	bf00      	nop
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20000100 	.word	0x20000100
 80034d8:	40013000 	.word	0x40013000

080034dc <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80034e0:	4b1a      	ldr	r3, [pc, #104]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 80034e2:	4a1b      	ldr	r2, [pc, #108]	; (8003550 <_ZL12MX_SPI2_Initv+0x74>)
 80034e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80034e6:	4b19      	ldr	r3, [pc, #100]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 80034e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80034ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80034ee:	4b17      	ldr	r3, [pc, #92]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80034f4:	4b15      	ldr	r3, [pc, #84]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034fa:	4b14      	ldr	r3, [pc, #80]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003500:	4b12      	ldr	r3, [pc, #72]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 8003502:	2200      	movs	r2, #0
 8003504:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003506:	4b11      	ldr	r3, [pc, #68]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 8003508:	f44f 7200 	mov.w	r2, #512	; 0x200
 800350c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800350e:	4b0f      	ldr	r3, [pc, #60]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 8003510:	2200      	movs	r2, #0
 8003512:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003514:	4b0d      	ldr	r3, [pc, #52]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 8003516:	2200      	movs	r2, #0
 8003518:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800351a:	4b0c      	ldr	r3, [pc, #48]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 800351c:	2200      	movs	r2, #0
 800351e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003520:	4b0a      	ldr	r3, [pc, #40]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 8003522:	2200      	movs	r2, #0
 8003524:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 8003528:	220a      	movs	r2, #10
 800352a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800352c:	4807      	ldr	r0, [pc, #28]	; (800354c <_ZL12MX_SPI2_Initv+0x70>)
 800352e:	f003 fe55 	bl	80071dc <HAL_SPI_Init>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	bf14      	ite	ne
 8003538:	2301      	movne	r3, #1
 800353a:	2300      	moveq	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <_ZL12MX_SPI2_Initv+0x6a>
  {
    Error_Handler();
 8003542:	f000 fa0f 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000158 	.word	0x20000158
 8003550:	40003800 	.word	0x40003800

08003554 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b08c      	sub	sp, #48	; 0x30
 8003558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800355a:	f107 030c 	add.w	r3, r7, #12
 800355e:	2224      	movs	r2, #36	; 0x24
 8003560:	2100      	movs	r1, #0
 8003562:	4618      	mov	r0, r3
 8003564:	f007 fb42 	bl	800abec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003568:	1d3b      	adds	r3, r7, #4
 800356a:	2200      	movs	r2, #0
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003570:	4b25      	ldr	r3, [pc, #148]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 8003572:	4a26      	ldr	r2, [pc, #152]	; (800360c <_ZL12MX_TIM3_Initv+0xb8>)
 8003574:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003576:	4b24      	ldr	r3, [pc, #144]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 8003578:	2200      	movs	r2, #0
 800357a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800357c:	4b22      	ldr	r3, [pc, #136]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 800357e:	2200      	movs	r2, #0
 8003580:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003582:	4b21      	ldr	r3, [pc, #132]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 8003584:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003588:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800358a:	4b1f      	ldr	r3, [pc, #124]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 800358c:	2200      	movs	r2, #0
 800358e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003590:	4b1d      	ldr	r3, [pc, #116]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 8003592:	2200      	movs	r2, #0
 8003594:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003596:	2301      	movs	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800359a:	2300      	movs	r3, #0
 800359c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800359e:	2301      	movs	r3, #1
 80035a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80035aa:	2300      	movs	r3, #0
 80035ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80035ae:	2301      	movs	r3, #1
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80035b2:	2300      	movs	r3, #0
 80035b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80035b6:	2300      	movs	r3, #0
 80035b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80035ba:	f107 030c 	add.w	r3, r7, #12
 80035be:	4619      	mov	r1, r3
 80035c0:	4811      	ldr	r0, [pc, #68]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 80035c2:	f003 fe8f 	bl	80072e4 <HAL_TIM_Encoder_Init>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bf14      	ite	ne
 80035cc:	2301      	movne	r3, #1
 80035ce:	2300      	moveq	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 80035d6:	f000 f9c5 	bl	8003964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035da:	2300      	movs	r3, #0
 80035dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80035e2:	1d3b      	adds	r3, r7, #4
 80035e4:	4619      	mov	r1, r3
 80035e6:	4808      	ldr	r0, [pc, #32]	; (8003608 <_ZL12MX_TIM3_Initv+0xb4>)
 80035e8:	f004 f9a0 	bl	800792c <HAL_TIMEx_MasterConfigSynchronization>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	bf14      	ite	ne
 80035f2:	2301      	movne	r3, #1
 80035f4:	2300      	moveq	r3, #0
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 80035fc:	f000 f9b2 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003600:	bf00      	nop
 8003602:	3730      	adds	r7, #48	; 0x30
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	200001b0 	.word	0x200001b0
 800360c:	40000400 	.word	0x40000400

08003610 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b08c      	sub	sp, #48	; 0x30
 8003614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003616:	f107 030c 	add.w	r3, r7, #12
 800361a:	2224      	movs	r2, #36	; 0x24
 800361c:	2100      	movs	r1, #0
 800361e:	4618      	mov	r0, r3
 8003620:	f007 fae4 	bl	800abec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003624:	1d3b      	adds	r3, r7, #4
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800362c:	4b27      	ldr	r3, [pc, #156]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 800362e:	4a28      	ldr	r2, [pc, #160]	; (80036d0 <_ZL12MX_TIM4_Initv+0xc0>)
 8003630:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003632:	4b26      	ldr	r3, [pc, #152]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 8003634:	2200      	movs	r2, #0
 8003636:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003638:	4b24      	ldr	r3, [pc, #144]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 800363a:	2200      	movs	r2, #0
 800363c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800363e:	4b23      	ldr	r3, [pc, #140]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 8003640:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003644:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003646:	4b21      	ldr	r3, [pc, #132]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 8003648:	2200      	movs	r2, #0
 800364a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800364c:	4b1f      	ldr	r3, [pc, #124]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 800364e:	2280      	movs	r2, #128	; 0x80
 8003650:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003652:	2303      	movs	r3, #3
 8003654:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003656:	2300      	movs	r3, #0
 8003658:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800365a:	2301      	movs	r3, #1
 800365c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800365e:	2300      	movs	r3, #0
 8003660:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8003662:	2305      	movs	r3, #5
 8003664:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003666:	2300      	movs	r3, #0
 8003668:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800366a:	2301      	movs	r3, #1
 800366c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800366e:	2300      	movs	r3, #0
 8003670:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 8003672:	2305      	movs	r3, #5
 8003674:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003676:	f107 030c 	add.w	r3, r7, #12
 800367a:	4619      	mov	r1, r3
 800367c:	4813      	ldr	r0, [pc, #76]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 800367e:	f003 fe31 	bl	80072e4 <HAL_TIM_Encoder_Init>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	bf14      	ite	ne
 8003688:	2301      	movne	r3, #1
 800368a:	2300      	moveq	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <_ZL12MX_TIM4_Initv+0x86>
  {
    Error_Handler();
 8003692:	f000 f967 	bl	8003964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800369a:	2300      	movs	r3, #0
 800369c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800369e:	1d3b      	adds	r3, r7, #4
 80036a0:	4619      	mov	r1, r3
 80036a2:	480a      	ldr	r0, [pc, #40]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 80036a4:	f004 f942 	bl	800792c <HAL_TIMEx_MasterConfigSynchronization>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	bf14      	ite	ne
 80036ae:	2301      	movne	r3, #1
 80036b0:	2300      	moveq	r3, #0
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <_ZL12MX_TIM4_Initv+0xac>
  {
    Error_Handler();
 80036b8:	f000 f954 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

	// Star the volume control timer
	HAL_TIM_Encoder_Start_IT( &htim4, TIM_CHANNEL_ALL );
 80036bc:	213c      	movs	r1, #60	; 0x3c
 80036be:	4803      	ldr	r0, [pc, #12]	; (80036cc <_ZL12MX_TIM4_Initv+0xbc>)
 80036c0:	f003 feb2 	bl	8007428 <HAL_TIM_Encoder_Start_IT>

  /* USER CODE END TIM4_Init 2 */

}
 80036c4:	bf00      	nop
 80036c6:	3730      	adds	r7, #48	; 0x30
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	200001f8 	.word	0x200001f8
 80036d0:	40000800 	.word	0x40000800

080036d4 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036d8:	4b13      	ldr	r3, [pc, #76]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 80036da:	4a14      	ldr	r2, [pc, #80]	; (800372c <_ZL19MX_USART3_UART_Initv+0x58>)
 80036dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036de:	4b12      	ldr	r3, [pc, #72]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 80036e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036e6:	4b10      	ldr	r3, [pc, #64]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036ec:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036f2:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 80036fa:	220c      	movs	r2, #12
 80036fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003700:	2200      	movs	r2, #0
 8003702:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003704:	4b08      	ldr	r3, [pc, #32]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003706:	2200      	movs	r2, #0
 8003708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800370a:	4807      	ldr	r0, [pc, #28]	; (8003728 <_ZL19MX_USART3_UART_Initv+0x54>)
 800370c:	f004 f98c 	bl	8007a28 <HAL_UART_Init>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	bf14      	ite	ne
 8003716:	2301      	movne	r3, #1
 8003718:	2300      	moveq	r3, #0
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8003720:	f000 f920 	bl	8003964 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003724:	bf00      	nop
 8003726:	bd80      	pop	{r7, pc}
 8003728:	20000240 	.word	0x20000240
 800372c:	40004800 	.word	0x40004800

08003730 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b08a      	sub	sp, #40	; 0x28
 8003734:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003736:	f107 0318 	add.w	r3, r7, #24
 800373a:	2200      	movs	r2, #0
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	605a      	str	r2, [r3, #4]
 8003740:	609a      	str	r2, [r3, #8]
 8003742:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003744:	4b62      	ldr	r3, [pc, #392]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	4a61      	ldr	r2, [pc, #388]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 800374a:	f043 0310 	orr.w	r3, r3, #16
 800374e:	6193      	str	r3, [r2, #24]
 8003750:	4b5f      	ldr	r3, [pc, #380]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f003 0310 	and.w	r3, r3, #16
 8003758:	617b      	str	r3, [r7, #20]
 800375a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800375c:	4b5c      	ldr	r3, [pc, #368]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	4a5b      	ldr	r2, [pc, #364]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	6193      	str	r3, [r2, #24]
 8003768:	4b59      	ldr	r3, [pc, #356]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	f003 0304 	and.w	r3, r3, #4
 8003770:	613b      	str	r3, [r7, #16]
 8003772:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003774:	4b56      	ldr	r3, [pc, #344]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	4a55      	ldr	r2, [pc, #340]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 800377a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800377e:	6193      	str	r3, [r2, #24]
 8003780:	4b53      	ldr	r3, [pc, #332]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800378c:	4b50      	ldr	r3, [pc, #320]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	4a4f      	ldr	r2, [pc, #316]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8003792:	f043 0308 	orr.w	r3, r3, #8
 8003796:	6193      	str	r3, [r2, #24]
 8003798:	4b4d      	ldr	r3, [pc, #308]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	f003 0308 	and.w	r3, r3, #8
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037a4:	4b4a      	ldr	r3, [pc, #296]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	4a49      	ldr	r2, [pc, #292]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 80037aa:	f043 0320 	orr.w	r3, r3, #32
 80037ae:	6193      	str	r3, [r2, #24]
 80037b0:	4b47      	ldr	r3, [pc, #284]	; (80038d0 <_ZL12MX_GPIO_Initv+0x1a0>)
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	f003 0320 	and.w	r3, r3, #32
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_MUTE_Pin|DECODER_RESET_Pin, GPIO_PIN_RESET);
 80037bc:	2200      	movs	r2, #0
 80037be:	f44f 6181 	mov.w	r1, #1032	; 0x408
 80037c2:	4844      	ldr	r0, [pc, #272]	; (80038d4 <_ZL12MX_GPIO_Initv+0x1a4>)
 80037c4:	f000 fef1 	bl	80045aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_PCM_Pin|LED_DOLBY_Pin|GPIO_PIN_2|LED_MUTEA3_Pin
 80037c8:	2200      	movs	r2, #0
 80037ca:	f248 011f 	movw	r1, #32799	; 0x801f
 80037ce:	4842      	ldr	r0, [pc, #264]	; (80038d8 <_ZL12MX_GPIO_Initv+0x1a8>)
 80037d0:	f000 feeb 	bl	80045aa <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|USB_PULLUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_INPUT_1_Pin|LED_INPUT_2_Pin|LED_INPUT_3_Pin|LED_INPUT_4_Pin
 80037d4:	2200      	movs	r2, #0
 80037d6:	f44f 413c 	mov.w	r1, #48128	; 0xbc00
 80037da:	4840      	ldr	r0, [pc, #256]	; (80038dc <_ZL12MX_GPIO_Initv+0x1ac>)
 80037dc:	f000 fee5 	bl	80045aa <HAL_GPIO_WritePin>
                          |LED_POWER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_INPUT_6CH_Pin|LED_RUN_Pin, GPIO_PIN_RESET);
 80037e0:	2200      	movs	r2, #0
 80037e2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80037e6:	483e      	ldr	r0, [pc, #248]	; (80038e0 <_ZL12MX_GPIO_Initv+0x1b0>)
 80037e8:	f000 fedf 	bl	80045aa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_MUTE_Pin DECODER_RESET_Pin */
  GPIO_InitStruct.Pin = LED_MUTE_Pin|DECODER_RESET_Pin;
 80037ec:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80037f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037f2:	2301      	movs	r3, #1
 80037f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f6:	2300      	movs	r3, #0
 80037f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fa:	2302      	movs	r3, #2
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037fe:	f107 0318 	add.w	r3, r7, #24
 8003802:	4619      	mov	r1, r3
 8003804:	4833      	ldr	r0, [pc, #204]	; (80038d4 <_ZL12MX_GPIO_Initv+0x1a4>)
 8003806:	f000 fd25 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_PCM_Pin LED_DOLBY_Pin PA2 LED_MUTEA3_Pin
                           PA4 USB_PULLUP_Pin */
  GPIO_InitStruct.Pin = LED_PCM_Pin|LED_DOLBY_Pin|GPIO_PIN_2|LED_MUTEA3_Pin
 800380a:	f248 031f 	movw	r3, #32799	; 0x801f
 800380e:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_4|USB_PULLUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003810:	2301      	movs	r3, #1
 8003812:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003814:	2300      	movs	r3, #0
 8003816:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003818:	2302      	movs	r3, #2
 800381a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381c:	f107 0318 	add.w	r3, r7, #24
 8003820:	4619      	mov	r1, r3
 8003822:	482d      	ldr	r0, [pc, #180]	; (80038d8 <_ZL12MX_GPIO_Initv+0x1a8>)
 8003824:	f000 fd16 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pins : SETTING_BATTERY_Pin DECODER_IRQ_Pin */
  GPIO_InitStruct.Pin = SETTING_BATTERY_Pin|DECODER_IRQ_Pin;
 8003828:	f44f 6301 	mov.w	r3, #2064	; 0x810
 800382c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800382e:	2300      	movs	r3, #0
 8003830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003832:	2300      	movs	r3, #0
 8003834:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003836:	f107 0318 	add.w	r3, r7, #24
 800383a:	4619      	mov	r1, r3
 800383c:	4825      	ldr	r0, [pc, #148]	; (80038d4 <_ZL12MX_GPIO_Initv+0x1a4>)
 800383e:	f000 fd09 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_INPUT_1_Pin LED_INPUT_2_Pin LED_INPUT_3_Pin LED_INPUT_4_Pin
                           LED_POWER_Pin */
  GPIO_InitStruct.Pin = LED_INPUT_1_Pin|LED_INPUT_2_Pin|LED_INPUT_3_Pin|LED_INPUT_4_Pin
 8003842:	f44f 433c 	mov.w	r3, #48128	; 0xbc00
 8003846:	61bb      	str	r3, [r7, #24]
                          |LED_POWER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003848:	2301      	movs	r3, #1
 800384a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	2300      	movs	r3, #0
 800384e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003850:	2302      	movs	r3, #2
 8003852:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003854:	f107 0318 	add.w	r3, r7, #24
 8003858:	4619      	mov	r1, r3
 800385a:	4820      	ldr	r0, [pc, #128]	; (80038dc <_ZL12MX_GPIO_Initv+0x1ac>)
 800385c:	f000 fcfa 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_POWER_Pin */
  GPIO_InitStruct.Pin = BUTTON_POWER_Pin;
 8003860:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386a:	2300      	movs	r3, #0
 800386c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUTTON_POWER_GPIO_Port, &GPIO_InitStruct);
 800386e:	f107 0318 	add.w	r3, r7, #24
 8003872:	4619      	mov	r1, r3
 8003874:	4819      	ldr	r0, [pc, #100]	; (80038dc <_ZL12MX_GPIO_Initv+0x1ac>)
 8003876:	f000 fced 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_INPUT_6CH_Pin LED_RUN_Pin */
  GPIO_InitStruct.Pin = LED_INPUT_6CH_Pin|LED_RUN_Pin;
 800387a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800387e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003880:	2301      	movs	r3, #1
 8003882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003884:	2300      	movs	r3, #0
 8003886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003888:	2302      	movs	r3, #2
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800388c:	f107 0318 	add.w	r3, r7, #24
 8003890:	4619      	mov	r1, r3
 8003892:	4813      	ldr	r0, [pc, #76]	; (80038e0 <_ZL12MX_GPIO_Initv+0x1b0>)
 8003894:	f000 fcde 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_VOLUME_Pin BUTTON_INPUT_Pin */
  GPIO_InitStruct.Pin = BUTTON_VOLUME_Pin|BUTTON_INPUT_Pin;
 8003898:	f44f 6381 	mov.w	r3, #1032	; 0x408
 800389c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800389e:	2300      	movs	r3, #0
 80038a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038a2:	2301      	movs	r3, #1
 80038a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038a6:	f107 0318 	add.w	r3, r7, #24
 80038aa:	4619      	mov	r1, r3
 80038ac:	480d      	ldr	r0, [pc, #52]	; (80038e4 <_ZL12MX_GPIO_Initv+0x1b4>)
 80038ae:	f000 fcd1 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWM_BACKLIGHT_Pin */
  GPIO_InitStruct.Pin = PWM_BACKLIGHT_Pin;
 80038b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038b8:	2303      	movs	r3, #3
 80038ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PWM_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 80038bc:	f107 0318 	add.w	r3, r7, #24
 80038c0:	4619      	mov	r1, r3
 80038c2:	4807      	ldr	r0, [pc, #28]	; (80038e0 <_ZL12MX_GPIO_Initv+0x1b0>)
 80038c4:	f000 fcc6 	bl	8004254 <HAL_GPIO_Init>

}
 80038c8:	bf00      	nop
 80038ca:	3728      	adds	r7, #40	; 0x28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40021000 	.word	0x40021000
 80038d4:	40011000 	.word	0x40011000
 80038d8:	40010800 	.word	0x40010800
 80038dc:	40011800 	.word	0x40011800
 80038e0:	40010c00 	.word	0x40010c00
 80038e4:	40011400 	.word	0x40011400

080038e8 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b097      	sub	sp, #92	; 0x5c
 80038ec:	af14      	add	r7, sp, #80	; 0x50
 80038ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

	amplifier.initialize( hi2c1, i2cMutexHandle );
 80038f0:	4b15      	ldr	r3, [pc, #84]	; (8003948 <_Z16StartDefaultTaskPv+0x60>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4c15      	ldr	r4, [pc, #84]	; (800394c <_Z16StartDefaultTaskPv+0x64>)
 80038f6:	9312      	str	r3, [sp, #72]	; 0x48
 80038f8:	4668      	mov	r0, sp
 80038fa:	f104 030c 	add.w	r3, r4, #12
 80038fe:	2248      	movs	r2, #72	; 0x48
 8003900:	4619      	mov	r1, r3
 8003902:	f007 f94b 	bl	800ab9c <memcpy>
 8003906:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800390a:	4811      	ldr	r0, [pc, #68]	; (8003950 <_Z16StartDefaultTaskPv+0x68>)
 800390c:	f7fd fd1b 	bl	8001346 <_ZN9Amplifier10initializeE17I2C_HandleTypeDefPv>

	amplifier.preTick();
 8003910:	480f      	ldr	r0, [pc, #60]	; (8003950 <_Z16StartDefaultTaskPv+0x68>)
 8003912:	f7fd fdab 	bl	800146c <_ZN9Amplifier7preTickEv>
	amplifier.getAudio().preTick();
 8003916:	480e      	ldr	r0, [pc, #56]	; (8003950 <_Z16StartDefaultTaskPv+0x68>)
 8003918:	f7ff fc5e 	bl	80031d8 <_ZN9Amplifier8getAudioEv>
 800391c:	4603      	mov	r3, r0
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	320c      	adds	r2, #12
 8003922:	6812      	ldr	r2, [r2, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	4790      	blx	r2

	while ( true ) {
		amplifier.tick();
 8003928:	4809      	ldr	r0, [pc, #36]	; (8003950 <_Z16StartDefaultTaskPv+0x68>)
 800392a:	f7fd fdc1 	bl	80014b0 <_ZN9Amplifier4tickEv>

		amplifier.getAudio().tick();
 800392e:	4808      	ldr	r0, [pc, #32]	; (8003950 <_Z16StartDefaultTaskPv+0x68>)
 8003930:	f7ff fc52 	bl	80031d8 <_ZN9Amplifier8getAudioEv>
 8003934:	4603      	mov	r3, r0
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	3208      	adds	r2, #8
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	4790      	blx	r2
		osDelay( 1 );
 8003940:	2001      	movs	r0, #1
 8003942:	f004 fa5f 	bl	8007e04 <osDelay>
		amplifier.tick();
 8003946:	e7ef      	b.n	8003928 <_Z16StartDefaultTaskPv+0x40>
 8003948:	2000028c 	.word	0x2000028c
 800394c:	20000098 	.word	0x20000098
 8003950:	20000290 	.word	0x20000290

08003954 <_Z10startAudioPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startAudio */
void startAudio(void *argument)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startAudio */
  /* Infinite loop */
  /* USER CODE END startAudio */
	while ( true ) {
		osDelay( 1 );
 800395c:	2001      	movs	r0, #1
 800395e:	f004 fa51 	bl	8007e04 <osDelay>
 8003962:	e7fb      	b.n	800395c <_Z10startAudioPv+0x8>

08003964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003968:	b672      	cpsid	i
}
 800396a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800396c:	e7fe      	b.n	800396c <Error_Handler+0x8>
	...

08003970 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d10c      	bne.n	800399a <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003986:	4293      	cmp	r3, r2
 8003988:	d107      	bne.n	800399a <_Z41__static_initialization_and_destruction_0ii+0x2a>
Amplifier amplifier;
 800398a:	4806      	ldr	r0, [pc, #24]	; (80039a4 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 800398c:	f7fd fc3e 	bl	800120c <_ZN9AmplifierC1Ev>
 8003990:	4a05      	ldr	r2, [pc, #20]	; (80039a8 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8003992:	4906      	ldr	r1, [pc, #24]	; (80039ac <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8003994:	4803      	ldr	r0, [pc, #12]	; (80039a4 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003996:	f006 ff51 	bl	800a83c <__aeabi_atexit>
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	20000290 	.word	0x20000290
 80039a8:	20000000 	.word	0x20000000
 80039ac:	08001285 	.word	0x08001285

080039b0 <_GLOBAL__sub_I_hi2c1>:
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80039b8:	2001      	movs	r0, #1
 80039ba:	f7ff ffd9 	bl	8003970 <_Z41__static_initialization_and_destruction_0ii>
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80039c6:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <HAL_MspInit+0x68>)
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <HAL_MspInit+0x68>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	6193      	str	r3, [r2, #24]
 80039d2:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <HAL_MspInit+0x68>)
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	60bb      	str	r3, [r7, #8]
 80039dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039de:	4b12      	ldr	r3, [pc, #72]	; (8003a28 <HAL_MspInit+0x68>)
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	4a11      	ldr	r2, [pc, #68]	; (8003a28 <HAL_MspInit+0x68>)
 80039e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039e8:	61d3      	str	r3, [r2, #28]
 80039ea:	4b0f      	ldr	r3, [pc, #60]	; (8003a28 <HAL_MspInit+0x68>)
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f2:	607b      	str	r3, [r7, #4]
 80039f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80039f6:	2200      	movs	r2, #0
 80039f8:	210f      	movs	r1, #15
 80039fa:	f06f 0001 	mvn.w	r0, #1
 80039fe:	f000 fbf2 	bl	80041e6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003a02:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <HAL_MspInit+0x6c>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003a0e:	60fb      	str	r3, [r7, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	4a04      	ldr	r2, [pc, #16]	; (8003a2c <HAL_MspInit+0x6c>)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a1e:	bf00      	nop
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	40010000 	.word	0x40010000

08003a30 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b088      	sub	sp, #32
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 0310 	add.w	r3, r7, #16
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a15      	ldr	r2, [pc, #84]	; (8003aa0 <HAL_I2C_MspInit+0x70>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d123      	bne.n	8003a98 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a50:	4b14      	ldr	r3, [pc, #80]	; (8003aa4 <HAL_I2C_MspInit+0x74>)
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	4a13      	ldr	r2, [pc, #76]	; (8003aa4 <HAL_I2C_MspInit+0x74>)
 8003a56:	f043 0308 	orr.w	r3, r3, #8
 8003a5a:	6193      	str	r3, [r2, #24]
 8003a5c:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <HAL_I2C_MspInit+0x74>)
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	f003 0308 	and.w	r3, r3, #8
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003a68:	23c0      	movs	r3, #192	; 0xc0
 8003a6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a6c:	2312      	movs	r3, #18
 8003a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a70:	2303      	movs	r3, #3
 8003a72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a74:	f107 0310 	add.w	r3, r7, #16
 8003a78:	4619      	mov	r1, r3
 8003a7a:	480b      	ldr	r0, [pc, #44]	; (8003aa8 <HAL_I2C_MspInit+0x78>)
 8003a7c:	f000 fbea 	bl	8004254 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a80:	4b08      	ldr	r3, [pc, #32]	; (8003aa4 <HAL_I2C_MspInit+0x74>)
 8003a82:	69db      	ldr	r3, [r3, #28]
 8003a84:	4a07      	ldr	r2, [pc, #28]	; (8003aa4 <HAL_I2C_MspInit+0x74>)
 8003a86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a8a:	61d3      	str	r3, [r2, #28]
 8003a8c:	4b05      	ldr	r3, [pc, #20]	; (8003aa4 <HAL_I2C_MspInit+0x74>)
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a94:	60bb      	str	r3, [r7, #8]
 8003a96:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003a98:	bf00      	nop
 8003a9a:	3720      	adds	r7, #32
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40005400 	.word	0x40005400
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	40010c00 	.word	0x40010c00

08003aac <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a0b      	ldr	r2, [pc, #44]	; (8003ae8 <HAL_RTC_MspInit+0x3c>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d110      	bne.n	8003ae0 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8003abe:	f002 fa3b 	bl	8005f38 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8003ac2:	4b0a      	ldr	r3, [pc, #40]	; (8003aec <HAL_RTC_MspInit+0x40>)
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	4a09      	ldr	r2, [pc, #36]	; (8003aec <HAL_RTC_MspInit+0x40>)
 8003ac8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003acc:	61d3      	str	r3, [r2, #28]
 8003ace:	4b07      	ldr	r3, [pc, #28]	; (8003aec <HAL_RTC_MspInit+0x40>)
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003ada:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <HAL_RTC_MspInit+0x44>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003ae0:	bf00      	nop
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40002800 	.word	0x40002800
 8003aec:	40021000 	.word	0x40021000
 8003af0:	4242043c 	.word	0x4242043c

08003af4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b08a      	sub	sp, #40	; 0x28
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003afc:	f107 0318 	add.w	r3, r7, #24
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]
 8003b04:	605a      	str	r2, [r3, #4]
 8003b06:	609a      	str	r2, [r3, #8]
 8003b08:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a37      	ldr	r2, [pc, #220]	; (8003bec <HAL_SPI_MspInit+0xf8>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d130      	bne.n	8003b76 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b14:	4b36      	ldr	r3, [pc, #216]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	4a35      	ldr	r2, [pc, #212]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b1e:	6193      	str	r3, [r2, #24]
 8003b20:	4b33      	ldr	r3, [pc, #204]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b2c:	4b30      	ldr	r3, [pc, #192]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	4a2f      	ldr	r2, [pc, #188]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b32:	f043 0304 	orr.w	r3, r3, #4
 8003b36:	6193      	str	r3, [r2, #24]
 8003b38:	4b2d      	ldr	r3, [pc, #180]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003b44:	23a0      	movs	r3, #160	; 0xa0
 8003b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b50:	f107 0318 	add.w	r3, r7, #24
 8003b54:	4619      	mov	r1, r3
 8003b56:	4827      	ldr	r0, [pc, #156]	; (8003bf4 <HAL_SPI_MspInit+0x100>)
 8003b58:	f000 fb7c 	bl	8004254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003b5c:	2340      	movs	r3, #64	; 0x40
 8003b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b60:	2300      	movs	r3, #0
 8003b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b64:	2300      	movs	r3, #0
 8003b66:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b68:	f107 0318 	add.w	r3, r7, #24
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4821      	ldr	r0, [pc, #132]	; (8003bf4 <HAL_SPI_MspInit+0x100>)
 8003b70:	f000 fb70 	bl	8004254 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003b74:	e036      	b.n	8003be4 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a1f      	ldr	r2, [pc, #124]	; (8003bf8 <HAL_SPI_MspInit+0x104>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d131      	bne.n	8003be4 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b80:	4b1b      	ldr	r3, [pc, #108]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	4a1a      	ldr	r2, [pc, #104]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b8a:	61d3      	str	r3, [r2, #28]
 8003b8c:	4b18      	ldr	r3, [pc, #96]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b98:	4b15      	ldr	r3, [pc, #84]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	4a14      	ldr	r2, [pc, #80]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003b9e:	f043 0308 	orr.w	r3, r3, #8
 8003ba2:	6193      	str	r3, [r2, #24]
 8003ba4:	4b12      	ldr	r3, [pc, #72]	; (8003bf0 <HAL_SPI_MspInit+0xfc>)
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003bb0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bbe:	f107 0318 	add.w	r3, r7, #24
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	480d      	ldr	r0, [pc, #52]	; (8003bfc <HAL_SPI_MspInit+0x108>)
 8003bc6:	f000 fb45 	bl	8004254 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003bca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bd8:	f107 0318 	add.w	r3, r7, #24
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4807      	ldr	r0, [pc, #28]	; (8003bfc <HAL_SPI_MspInit+0x108>)
 8003be0:	f000 fb38 	bl	8004254 <HAL_GPIO_Init>
}
 8003be4:	bf00      	nop
 8003be6:	3728      	adds	r7, #40	; 0x28
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40013000 	.word	0x40013000
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	40010800 	.word	0x40010800
 8003bf8:	40003800 	.word	0x40003800
 8003bfc:	40010c00 	.word	0x40010c00

08003c00 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b08c      	sub	sp, #48	; 0x30
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c08:	f107 0318 	add.w	r3, r7, #24
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	605a      	str	r2, [r3, #4]
 8003c12:	609a      	str	r2, [r3, #8]
 8003c14:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a43      	ldr	r2, [pc, #268]	; (8003d28 <HAL_TIM_Encoder_MspInit+0x128>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d13e      	bne.n	8003c9e <HAL_TIM_Encoder_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c20:	4b42      	ldr	r3, [pc, #264]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	4a41      	ldr	r2, [pc, #260]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003c26:	f043 0302 	orr.w	r3, r3, #2
 8003c2a:	61d3      	str	r3, [r2, #28]
 8003c2c:	4b3f      	ldr	r3, [pc, #252]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c38:	4b3c      	ldr	r3, [pc, #240]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	4a3b      	ldr	r2, [pc, #236]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003c3e:	f043 0310 	orr.w	r3, r3, #16
 8003c42:	6193      	str	r3, [r2, #24]
 8003c44:	4b39      	ldr	r3, [pc, #228]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	613b      	str	r3, [r7, #16]
 8003c4e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c50:	23c0      	movs	r3, #192	; 0xc0
 8003c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c54:	2300      	movs	r3, #0
 8003c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c5c:	f107 0318 	add.w	r3, r7, #24
 8003c60:	4619      	mov	r1, r3
 8003c62:	4833      	ldr	r0, [pc, #204]	; (8003d30 <HAL_TIM_Encoder_MspInit+0x130>)
 8003c64:	f000 faf6 	bl	8004254 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8003c68:	4b32      	ldr	r3, [pc, #200]	; (8003d34 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c70:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003c74:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c78:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003c7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c80:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003c84:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c86:	4a2b      	ldr	r2, [pc, #172]	; (8003d34 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8a:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2105      	movs	r1, #5
 8003c90:	201d      	movs	r0, #29
 8003c92:	f000 faa8 	bl	80041e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c96:	201d      	movs	r0, #29
 8003c98:	f000 fac1 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003c9c:	e03f      	b.n	8003d1e <HAL_TIM_Encoder_MspInit+0x11e>
  else if(htim_encoder->Instance==TIM4)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a25      	ldr	r2, [pc, #148]	; (8003d38 <HAL_TIM_Encoder_MspInit+0x138>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d13a      	bne.n	8003d1e <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ca8:	4b20      	ldr	r3, [pc, #128]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	4a1f      	ldr	r2, [pc, #124]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003cae:	f043 0304 	orr.w	r3, r3, #4
 8003cb2:	61d3      	str	r3, [r2, #28]
 8003cb4:	4b1d      	ldr	r3, [pc, #116]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	4a19      	ldr	r2, [pc, #100]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003cc6:	f043 0320 	orr.w	r3, r3, #32
 8003cca:	6193      	str	r3, [r2, #24]
 8003ccc:	4b17      	ldr	r3, [pc, #92]	; (8003d2c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	f003 0320 	and.w	r3, r3, #32
 8003cd4:	60bb      	str	r3, [r7, #8]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003cd8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ce6:	f107 0318 	add.w	r3, r7, #24
 8003cea:	4619      	mov	r1, r3
 8003cec:	4813      	ldr	r0, [pc, #76]	; (8003d3c <HAL_TIM_Encoder_MspInit+0x13c>)
 8003cee:	f000 fab1 	bl	8004254 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8003cf2:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <HAL_TIM_Encoder_MspInit+0x134>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d08:	4a0a      	ldr	r2, [pc, #40]	; (8003d34 <HAL_TIM_Encoder_MspInit+0x134>)
 8003d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d0c:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003d0e:	2200      	movs	r2, #0
 8003d10:	2105      	movs	r1, #5
 8003d12:	201e      	movs	r0, #30
 8003d14:	f000 fa67 	bl	80041e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003d18:	201e      	movs	r0, #30
 8003d1a:	f000 fa80 	bl	800421e <HAL_NVIC_EnableIRQ>
}
 8003d1e:	bf00      	nop
 8003d20:	3730      	adds	r7, #48	; 0x30
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40000400 	.word	0x40000400
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	40011000 	.word	0x40011000
 8003d34:	40010000 	.word	0x40010000
 8003d38:	40000800 	.word	0x40000800
 8003d3c:	40011400 	.word	0x40011400

08003d40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08a      	sub	sp, #40	; 0x28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d48:	f107 0314 	add.w	r3, r7, #20
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	605a      	str	r2, [r3, #4]
 8003d52:	609a      	str	r2, [r3, #8]
 8003d54:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a25      	ldr	r2, [pc, #148]	; (8003df0 <HAL_UART_MspInit+0xb0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d143      	bne.n	8003de8 <HAL_UART_MspInit+0xa8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d60:	4b24      	ldr	r3, [pc, #144]	; (8003df4 <HAL_UART_MspInit+0xb4>)
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	4a23      	ldr	r2, [pc, #140]	; (8003df4 <HAL_UART_MspInit+0xb4>)
 8003d66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d6a:	61d3      	str	r3, [r2, #28]
 8003d6c:	4b21      	ldr	r3, [pc, #132]	; (8003df4 <HAL_UART_MspInit+0xb4>)
 8003d6e:	69db      	ldr	r3, [r3, #28]
 8003d70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d74:	613b      	str	r3, [r7, #16]
 8003d76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d78:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <HAL_UART_MspInit+0xb4>)
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	4a1d      	ldr	r2, [pc, #116]	; (8003df4 <HAL_UART_MspInit+0xb4>)
 8003d7e:	f043 0320 	orr.w	r3, r3, #32
 8003d82:	6193      	str	r3, [r2, #24]
 8003d84:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <HAL_UART_MspInit+0xb4>)
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	f003 0320 	and.w	r3, r3, #32
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003d90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d96:	2302      	movs	r3, #2
 8003d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d9e:	f107 0314 	add.w	r3, r7, #20
 8003da2:	4619      	mov	r1, r3
 8003da4:	4814      	ldr	r0, [pc, #80]	; (8003df8 <HAL_UART_MspInit+0xb8>)
 8003da6:	f000 fa55 	bl	8004254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003daa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003db0:	2300      	movs	r3, #0
 8003db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	480e      	ldr	r0, [pc, #56]	; (8003df8 <HAL_UART_MspInit+0xb8>)
 8003dc0:	f000 fa48 	bl	8004254 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_ENABLE();
 8003dc4:	4b0d      	ldr	r3, [pc, #52]	; (8003dfc <HAL_UART_MspInit+0xbc>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
 8003de2:	4a06      	ldr	r2, [pc, #24]	; (8003dfc <HAL_UART_MspInit+0xbc>)
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003de8:	bf00      	nop
 8003dea:	3728      	adds	r7, #40	; 0x28
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40004800 	.word	0x40004800
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40011400 	.word	0x40011400
 8003dfc:	40010000 	.word	0x40010000

08003e00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e04:	e7fe      	b.n	8003e04 <NMI_Handler+0x4>

08003e06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e0a:	e7fe      	b.n	8003e0a <HardFault_Handler+0x4>

08003e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e10:	e7fe      	b.n	8003e10 <MemManage_Handler+0x4>

08003e12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e12:	b480      	push	{r7}
 8003e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e16:	e7fe      	b.n	8003e16 <BusFault_Handler+0x4>

08003e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e1c:	e7fe      	b.n	8003e1c <UsageFault_Handler+0x4>

08003e1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e22:	bf00      	nop
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bc80      	pop	{r7}
 8003e28:	4770      	bx	lr

08003e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e2e:	f000 f8e7 	bl	8004000 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003e32:	f005 fd49 	bl	80098c8 <xTaskGetSchedulerState>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d001      	beq.n	8003e40 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003e3c:	f006 faa4 	bl	800a388 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e40:	bf00      	nop
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003e48:	4802      	ldr	r0, [pc, #8]	; (8003e54 <TIM3_IRQHandler+0x10>)
 8003e4a:	f003 fb9b 	bl	8007584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	200001b0 	.word	0x200001b0

08003e58 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e5c:	4802      	ldr	r0, [pc, #8]	; (8003e68 <TIM4_IRQHandler+0x10>)
 8003e5e:	f003 fb91 	bl	8007584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200001f8 	.word	0x200001f8

08003e6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
	return 1;
 8003e70:	2301      	movs	r3, #1
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bc80      	pop	{r7}
 8003e78:	4770      	bx	lr

08003e7a <_kill>:

int _kill(int pid, int sig)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b082      	sub	sp, #8
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
 8003e82:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003e84:	f006 fe30 	bl	800aae8 <__errno>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2216      	movs	r2, #22
 8003e8c:	601a      	str	r2, [r3, #0]
	return -1;
 8003e8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <_exit>:

void _exit (int status)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003ea2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7ff ffe7 	bl	8003e7a <_kill>
	while (1) {}		/* Make sure we hang here */
 8003eac:	e7fe      	b.n	8003eac <_exit+0x12>
	...

08003eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003eb8:	4a14      	ldr	r2, [pc, #80]	; (8003f0c <_sbrk+0x5c>)
 8003eba:	4b15      	ldr	r3, [pc, #84]	; (8003f10 <_sbrk+0x60>)
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ec4:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <_sbrk+0x64>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d102      	bne.n	8003ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ecc:	4b11      	ldr	r3, [pc, #68]	; (8003f14 <_sbrk+0x64>)
 8003ece:	4a12      	ldr	r2, [pc, #72]	; (8003f18 <_sbrk+0x68>)
 8003ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ed2:	4b10      	ldr	r3, [pc, #64]	; (8003f14 <_sbrk+0x64>)
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4413      	add	r3, r2
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d207      	bcs.n	8003ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ee0:	f006 fe02 	bl	800aae8 <__errno>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003eee:	e009      	b.n	8003f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ef0:	4b08      	ldr	r3, [pc, #32]	; (8003f14 <_sbrk+0x64>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ef6:	4b07      	ldr	r3, [pc, #28]	; (8003f14 <_sbrk+0x64>)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4413      	add	r3, r2
 8003efe:	4a05      	ldr	r2, [pc, #20]	; (8003f14 <_sbrk+0x64>)
 8003f00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f02:	68fb      	ldr	r3, [r7, #12]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	20010000 	.word	0x20010000
 8003f10:	00000400 	.word	0x00000400
 8003f14:	20000380 	.word	0x20000380
 8003f18:	20003ad0 	.word	0x20003ad0

08003f1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr

08003f28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f28:	480c      	ldr	r0, [pc, #48]	; (8003f5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f2a:	490d      	ldr	r1, [pc, #52]	; (8003f60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f2c:	4a0d      	ldr	r2, [pc, #52]	; (8003f64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f30:	e002      	b.n	8003f38 <LoopCopyDataInit>

08003f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f36:	3304      	adds	r3, #4

08003f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f3c:	d3f9      	bcc.n	8003f32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f3e:	4a0a      	ldr	r2, [pc, #40]	; (8003f68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f40:	4c0a      	ldr	r4, [pc, #40]	; (8003f6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f44:	e001      	b.n	8003f4a <LoopFillZerobss>

08003f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f48:	3204      	adds	r2, #4

08003f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f4c:	d3fb      	bcc.n	8003f46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003f4e:	f7ff ffe5 	bl	8003f1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f52:	f006 fdcf 	bl	800aaf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f56:	f7ff f94b 	bl	80031f0 <main>
  bx lr
 8003f5a:	4770      	bx	lr
  ldr r0, =_sdata
 8003f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f60:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8003f64:	0800bb70 	.word	0x0800bb70
  ldr r2, =_sbss
 8003f68:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8003f6c:	20003acc 	.word	0x20003acc

08003f70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f70:	e7fe      	b.n	8003f70 <ADC1_2_IRQHandler>
	...

08003f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f78:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <HAL_Init+0x28>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a07      	ldr	r2, [pc, #28]	; (8003f9c <HAL_Init+0x28>)
 8003f7e:	f043 0310 	orr.w	r3, r3, #16
 8003f82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f84:	2003      	movs	r0, #3
 8003f86:	f000 f923 	bl	80041d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f8a:	200f      	movs	r0, #15
 8003f8c:	f000 f808 	bl	8003fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f90:	f7ff fd16 	bl	80039c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40022000 	.word	0x40022000

08003fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fa8:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <HAL_InitTick+0x54>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4b12      	ldr	r3, [pc, #72]	; (8003ff8 <HAL_InitTick+0x58>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 f93b 	bl	800423a <HAL_SYSTICK_Config>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e00e      	b.n	8003fec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b0f      	cmp	r3, #15
 8003fd2:	d80a      	bhi.n	8003fea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fdc:	f000 f903 	bl	80041e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fe0:	4a06      	ldr	r2, [pc, #24]	; (8003ffc <HAL_InitTick+0x5c>)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e000      	b.n	8003fec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000004 	.word	0x20000004
 8003ff8:	2000000c 	.word	0x2000000c
 8003ffc:	20000008 	.word	0x20000008

08004000 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004004:	4b05      	ldr	r3, [pc, #20]	; (800401c <HAL_IncTick+0x1c>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	4b05      	ldr	r3, [pc, #20]	; (8004020 <HAL_IncTick+0x20>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4413      	add	r3, r2
 8004010:	4a03      	ldr	r2, [pc, #12]	; (8004020 <HAL_IncTick+0x20>)
 8004012:	6013      	str	r3, [r2, #0]
}
 8004014:	bf00      	nop
 8004016:	46bd      	mov	sp, r7
 8004018:	bc80      	pop	{r7}
 800401a:	4770      	bx	lr
 800401c:	2000000c 	.word	0x2000000c
 8004020:	20000384 	.word	0x20000384

08004024 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  return uwTick;
 8004028:	4b02      	ldr	r3, [pc, #8]	; (8004034 <HAL_GetTick+0x10>)
 800402a:	681b      	ldr	r3, [r3, #0]
}
 800402c:	4618      	mov	r0, r3
 800402e:	46bd      	mov	sp, r7
 8004030:	bc80      	pop	{r7}
 8004032:	4770      	bx	lr
 8004034:	20000384 	.word	0x20000384

08004038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f003 0307 	and.w	r3, r3, #7
 8004046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004048:	4b0c      	ldr	r3, [pc, #48]	; (800407c <__NVIC_SetPriorityGrouping+0x44>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004054:	4013      	ands	r3, r2
 8004056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004060:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800406a:	4a04      	ldr	r2, [pc, #16]	; (800407c <__NVIC_SetPriorityGrouping+0x44>)
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	60d3      	str	r3, [r2, #12]
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	bc80      	pop	{r7}
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	e000ed00 	.word	0xe000ed00

08004080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004084:	4b04      	ldr	r3, [pc, #16]	; (8004098 <__NVIC_GetPriorityGrouping+0x18>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	0a1b      	lsrs	r3, r3, #8
 800408a:	f003 0307 	and.w	r3, r3, #7
}
 800408e:	4618      	mov	r0, r3
 8004090:	46bd      	mov	sp, r7
 8004092:	bc80      	pop	{r7}
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	e000ed00 	.word	0xe000ed00

0800409c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	4603      	mov	r3, r0
 80040a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	db0b      	blt.n	80040c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	f003 021f 	and.w	r2, r3, #31
 80040b4:	4906      	ldr	r1, [pc, #24]	; (80040d0 <__NVIC_EnableIRQ+0x34>)
 80040b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ba:	095b      	lsrs	r3, r3, #5
 80040bc:	2001      	movs	r0, #1
 80040be:	fa00 f202 	lsl.w	r2, r0, r2
 80040c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bc80      	pop	{r7}
 80040ce:	4770      	bx	lr
 80040d0:	e000e100 	.word	0xe000e100

080040d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	6039      	str	r1, [r7, #0]
 80040de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	db0a      	blt.n	80040fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	490c      	ldr	r1, [pc, #48]	; (8004120 <__NVIC_SetPriority+0x4c>)
 80040ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f2:	0112      	lsls	r2, r2, #4
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	440b      	add	r3, r1
 80040f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040fc:	e00a      	b.n	8004114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	b2da      	uxtb	r2, r3
 8004102:	4908      	ldr	r1, [pc, #32]	; (8004124 <__NVIC_SetPriority+0x50>)
 8004104:	79fb      	ldrb	r3, [r7, #7]
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	3b04      	subs	r3, #4
 800410c:	0112      	lsls	r2, r2, #4
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	440b      	add	r3, r1
 8004112:	761a      	strb	r2, [r3, #24]
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	e000e100 	.word	0xe000e100
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004128:	b480      	push	{r7}
 800412a:	b089      	sub	sp, #36	; 0x24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f1c3 0307 	rsb	r3, r3, #7
 8004142:	2b04      	cmp	r3, #4
 8004144:	bf28      	it	cs
 8004146:	2304      	movcs	r3, #4
 8004148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3304      	adds	r3, #4
 800414e:	2b06      	cmp	r3, #6
 8004150:	d902      	bls.n	8004158 <NVIC_EncodePriority+0x30>
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	3b03      	subs	r3, #3
 8004156:	e000      	b.n	800415a <NVIC_EncodePriority+0x32>
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800415c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43da      	mvns	r2, r3
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	401a      	ands	r2, r3
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004170:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	fa01 f303 	lsl.w	r3, r1, r3
 800417a:	43d9      	mvns	r1, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004180:	4313      	orrs	r3, r2
         );
}
 8004182:	4618      	mov	r0, r3
 8004184:	3724      	adds	r7, #36	; 0x24
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3b01      	subs	r3, #1
 8004198:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800419c:	d301      	bcc.n	80041a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800419e:	2301      	movs	r3, #1
 80041a0:	e00f      	b.n	80041c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041a2:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <SysTick_Config+0x40>)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041aa:	210f      	movs	r1, #15
 80041ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041b0:	f7ff ff90 	bl	80040d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041b4:	4b05      	ldr	r3, [pc, #20]	; (80041cc <SysTick_Config+0x40>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ba:	4b04      	ldr	r3, [pc, #16]	; (80041cc <SysTick_Config+0x40>)
 80041bc:	2207      	movs	r2, #7
 80041be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	e000e010 	.word	0xe000e010

080041d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7ff ff2d 	bl	8004038 <__NVIC_SetPriorityGrouping>
}
 80041de:	bf00      	nop
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b086      	sub	sp, #24
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	4603      	mov	r3, r0
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
 80041f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041f8:	f7ff ff42 	bl	8004080 <__NVIC_GetPriorityGrouping>
 80041fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	68b9      	ldr	r1, [r7, #8]
 8004202:	6978      	ldr	r0, [r7, #20]
 8004204:	f7ff ff90 	bl	8004128 <NVIC_EncodePriority>
 8004208:	4602      	mov	r2, r0
 800420a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff ff5f 	bl	80040d4 <__NVIC_SetPriority>
}
 8004216:	bf00      	nop
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	4603      	mov	r3, r0
 8004226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff35 	bl	800409c <__NVIC_EnableIRQ>
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800423a:	b580      	push	{r7, lr}
 800423c:	b082      	sub	sp, #8
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7ff ffa2 	bl	800418c <SysTick_Config>
 8004248:	4603      	mov	r3, r0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
	...

08004254 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004254:	b480      	push	{r7}
 8004256:	b08b      	sub	sp, #44	; 0x2c
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800425e:	2300      	movs	r3, #0
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004262:	2300      	movs	r3, #0
 8004264:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004266:	e179      	b.n	800455c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004268:	2201      	movs	r2, #1
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	69fa      	ldr	r2, [r7, #28]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	429a      	cmp	r2, r3
 8004282:	f040 8168 	bne.w	8004556 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	4a96      	ldr	r2, [pc, #600]	; (80044e4 <HAL_GPIO_Init+0x290>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d05e      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 8004290:	4a94      	ldr	r2, [pc, #592]	; (80044e4 <HAL_GPIO_Init+0x290>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d875      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 8004296:	4a94      	ldr	r2, [pc, #592]	; (80044e8 <HAL_GPIO_Init+0x294>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d058      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 800429c:	4a92      	ldr	r2, [pc, #584]	; (80044e8 <HAL_GPIO_Init+0x294>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d86f      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042a2:	4a92      	ldr	r2, [pc, #584]	; (80044ec <HAL_GPIO_Init+0x298>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d052      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 80042a8:	4a90      	ldr	r2, [pc, #576]	; (80044ec <HAL_GPIO_Init+0x298>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d869      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042ae:	4a90      	ldr	r2, [pc, #576]	; (80044f0 <HAL_GPIO_Init+0x29c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d04c      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 80042b4:	4a8e      	ldr	r2, [pc, #568]	; (80044f0 <HAL_GPIO_Init+0x29c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d863      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042ba:	4a8e      	ldr	r2, [pc, #568]	; (80044f4 <HAL_GPIO_Init+0x2a0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d046      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 80042c0:	4a8c      	ldr	r2, [pc, #560]	; (80044f4 <HAL_GPIO_Init+0x2a0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d85d      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042c6:	2b12      	cmp	r3, #18
 80042c8:	d82a      	bhi.n	8004320 <HAL_GPIO_Init+0xcc>
 80042ca:	2b12      	cmp	r3, #18
 80042cc:	d859      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042ce:	a201      	add	r2, pc, #4	; (adr r2, 80042d4 <HAL_GPIO_Init+0x80>)
 80042d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d4:	0800434f 	.word	0x0800434f
 80042d8:	08004329 	.word	0x08004329
 80042dc:	0800433b 	.word	0x0800433b
 80042e0:	0800437d 	.word	0x0800437d
 80042e4:	08004383 	.word	0x08004383
 80042e8:	08004383 	.word	0x08004383
 80042ec:	08004383 	.word	0x08004383
 80042f0:	08004383 	.word	0x08004383
 80042f4:	08004383 	.word	0x08004383
 80042f8:	08004383 	.word	0x08004383
 80042fc:	08004383 	.word	0x08004383
 8004300:	08004383 	.word	0x08004383
 8004304:	08004383 	.word	0x08004383
 8004308:	08004383 	.word	0x08004383
 800430c:	08004383 	.word	0x08004383
 8004310:	08004383 	.word	0x08004383
 8004314:	08004383 	.word	0x08004383
 8004318:	08004331 	.word	0x08004331
 800431c:	08004345 	.word	0x08004345
 8004320:	4a75      	ldr	r2, [pc, #468]	; (80044f8 <HAL_GPIO_Init+0x2a4>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d013      	beq.n	800434e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004326:	e02c      	b.n	8004382 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	623b      	str	r3, [r7, #32]
          break;
 800432e:	e029      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	3304      	adds	r3, #4
 8004336:	623b      	str	r3, [r7, #32]
          break;
 8004338:	e024      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	3308      	adds	r3, #8
 8004340:	623b      	str	r3, [r7, #32]
          break;
 8004342:	e01f      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	330c      	adds	r3, #12
 800434a:	623b      	str	r3, [r7, #32]
          break;
 800434c:	e01a      	b.n	8004384 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d102      	bne.n	800435c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004356:	2304      	movs	r3, #4
 8004358:	623b      	str	r3, [r7, #32]
          break;
 800435a:	e013      	b.n	8004384 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004364:	2308      	movs	r3, #8
 8004366:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	611a      	str	r2, [r3, #16]
          break;
 800436e:	e009      	b.n	8004384 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004370:	2308      	movs	r3, #8
 8004372:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	69fa      	ldr	r2, [r7, #28]
 8004378:	615a      	str	r2, [r3, #20]
          break;
 800437a:	e003      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800437c:	2300      	movs	r3, #0
 800437e:	623b      	str	r3, [r7, #32]
          break;
 8004380:	e000      	b.n	8004384 <HAL_GPIO_Init+0x130>
          break;
 8004382:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	2bff      	cmp	r3, #255	; 0xff
 8004388:	d801      	bhi.n	800438e <HAL_GPIO_Init+0x13a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	e001      	b.n	8004392 <HAL_GPIO_Init+0x13e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3304      	adds	r3, #4
 8004392:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	2bff      	cmp	r3, #255	; 0xff
 8004398:	d802      	bhi.n	80043a0 <HAL_GPIO_Init+0x14c>
 800439a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	e002      	b.n	80043a6 <HAL_GPIO_Init+0x152>
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	3b08      	subs	r3, #8
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	210f      	movs	r1, #15
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	fa01 f303 	lsl.w	r3, r1, r3
 80043b4:	43db      	mvns	r3, r3
 80043b6:	401a      	ands	r2, r3
 80043b8:	6a39      	ldr	r1, [r7, #32]
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	fa01 f303 	lsl.w	r3, r1, r3
 80043c0:	431a      	orrs	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 80c1 	beq.w	8004556 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80043d4:	4b49      	ldr	r3, [pc, #292]	; (80044fc <HAL_GPIO_Init+0x2a8>)
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	4a48      	ldr	r2, [pc, #288]	; (80044fc <HAL_GPIO_Init+0x2a8>)
 80043da:	f043 0301 	orr.w	r3, r3, #1
 80043de:	6193      	str	r3, [r2, #24]
 80043e0:	4b46      	ldr	r3, [pc, #280]	; (80044fc <HAL_GPIO_Init+0x2a8>)
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	60bb      	str	r3, [r7, #8]
 80043ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80043ec:	4a44      	ldr	r2, [pc, #272]	; (8004500 <HAL_GPIO_Init+0x2ac>)
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	089b      	lsrs	r3, r3, #2
 80043f2:	3302      	adds	r3, #2
 80043f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	f003 0303 	and.w	r3, r3, #3
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	220f      	movs	r2, #15
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4013      	ands	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a3c      	ldr	r2, [pc, #240]	; (8004504 <HAL_GPIO_Init+0x2b0>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d01f      	beq.n	8004458 <HAL_GPIO_Init+0x204>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a3b      	ldr	r2, [pc, #236]	; (8004508 <HAL_GPIO_Init+0x2b4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d019      	beq.n	8004454 <HAL_GPIO_Init+0x200>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a3a      	ldr	r2, [pc, #232]	; (800450c <HAL_GPIO_Init+0x2b8>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d013      	beq.n	8004450 <HAL_GPIO_Init+0x1fc>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a39      	ldr	r2, [pc, #228]	; (8004510 <HAL_GPIO_Init+0x2bc>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d00d      	beq.n	800444c <HAL_GPIO_Init+0x1f8>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a38      	ldr	r2, [pc, #224]	; (8004514 <HAL_GPIO_Init+0x2c0>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d007      	beq.n	8004448 <HAL_GPIO_Init+0x1f4>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a37      	ldr	r2, [pc, #220]	; (8004518 <HAL_GPIO_Init+0x2c4>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d101      	bne.n	8004444 <HAL_GPIO_Init+0x1f0>
 8004440:	2305      	movs	r3, #5
 8004442:	e00a      	b.n	800445a <HAL_GPIO_Init+0x206>
 8004444:	2306      	movs	r3, #6
 8004446:	e008      	b.n	800445a <HAL_GPIO_Init+0x206>
 8004448:	2304      	movs	r3, #4
 800444a:	e006      	b.n	800445a <HAL_GPIO_Init+0x206>
 800444c:	2303      	movs	r3, #3
 800444e:	e004      	b.n	800445a <HAL_GPIO_Init+0x206>
 8004450:	2302      	movs	r3, #2
 8004452:	e002      	b.n	800445a <HAL_GPIO_Init+0x206>
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <HAL_GPIO_Init+0x206>
 8004458:	2300      	movs	r3, #0
 800445a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800445c:	f002 0203 	and.w	r2, r2, #3
 8004460:	0092      	lsls	r2, r2, #2
 8004462:	4093      	lsls	r3, r2
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	4313      	orrs	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800446a:	4925      	ldr	r1, [pc, #148]	; (8004500 <HAL_GPIO_Init+0x2ac>)
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	089b      	lsrs	r3, r3, #2
 8004470:	3302      	adds	r3, #2
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d006      	beq.n	8004492 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004484:	4b25      	ldr	r3, [pc, #148]	; (800451c <HAL_GPIO_Init+0x2c8>)
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4924      	ldr	r1, [pc, #144]	; (800451c <HAL_GPIO_Init+0x2c8>)
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	4313      	orrs	r3, r2
 800448e:	600b      	str	r3, [r1, #0]
 8004490:	e006      	b.n	80044a0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004492:	4b22      	ldr	r3, [pc, #136]	; (800451c <HAL_GPIO_Init+0x2c8>)
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	43db      	mvns	r3, r3
 800449a:	4920      	ldr	r1, [pc, #128]	; (800451c <HAL_GPIO_Init+0x2c8>)
 800449c:	4013      	ands	r3, r2
 800449e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d006      	beq.n	80044ba <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80044ac:	4b1b      	ldr	r3, [pc, #108]	; (800451c <HAL_GPIO_Init+0x2c8>)
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	491a      	ldr	r1, [pc, #104]	; (800451c <HAL_GPIO_Init+0x2c8>)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	604b      	str	r3, [r1, #4]
 80044b8:	e006      	b.n	80044c8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80044ba:	4b18      	ldr	r3, [pc, #96]	; (800451c <HAL_GPIO_Init+0x2c8>)
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	43db      	mvns	r3, r3
 80044c2:	4916      	ldr	r1, [pc, #88]	; (800451c <HAL_GPIO_Init+0x2c8>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d025      	beq.n	8004520 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80044d4:	4b11      	ldr	r3, [pc, #68]	; (800451c <HAL_GPIO_Init+0x2c8>)
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	4910      	ldr	r1, [pc, #64]	; (800451c <HAL_GPIO_Init+0x2c8>)
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	4313      	orrs	r3, r2
 80044de:	608b      	str	r3, [r1, #8]
 80044e0:	e025      	b.n	800452e <HAL_GPIO_Init+0x2da>
 80044e2:	bf00      	nop
 80044e4:	10320000 	.word	0x10320000
 80044e8:	10310000 	.word	0x10310000
 80044ec:	10220000 	.word	0x10220000
 80044f0:	10210000 	.word	0x10210000
 80044f4:	10120000 	.word	0x10120000
 80044f8:	10110000 	.word	0x10110000
 80044fc:	40021000 	.word	0x40021000
 8004500:	40010000 	.word	0x40010000
 8004504:	40010800 	.word	0x40010800
 8004508:	40010c00 	.word	0x40010c00
 800450c:	40011000 	.word	0x40011000
 8004510:	40011400 	.word	0x40011400
 8004514:	40011800 	.word	0x40011800
 8004518:	40011c00 	.word	0x40011c00
 800451c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004520:	4b15      	ldr	r3, [pc, #84]	; (8004578 <HAL_GPIO_Init+0x324>)
 8004522:	689a      	ldr	r2, [r3, #8]
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	43db      	mvns	r3, r3
 8004528:	4913      	ldr	r1, [pc, #76]	; (8004578 <HAL_GPIO_Init+0x324>)
 800452a:	4013      	ands	r3, r2
 800452c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d006      	beq.n	8004548 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800453a:	4b0f      	ldr	r3, [pc, #60]	; (8004578 <HAL_GPIO_Init+0x324>)
 800453c:	68da      	ldr	r2, [r3, #12]
 800453e:	490e      	ldr	r1, [pc, #56]	; (8004578 <HAL_GPIO_Init+0x324>)
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	4313      	orrs	r3, r2
 8004544:	60cb      	str	r3, [r1, #12]
 8004546:	e006      	b.n	8004556 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004548:	4b0b      	ldr	r3, [pc, #44]	; (8004578 <HAL_GPIO_Init+0x324>)
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	43db      	mvns	r3, r3
 8004550:	4909      	ldr	r1, [pc, #36]	; (8004578 <HAL_GPIO_Init+0x324>)
 8004552:	4013      	ands	r3, r2
 8004554:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	3301      	adds	r3, #1
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004562:	fa22 f303 	lsr.w	r3, r2, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	f47f ae7e 	bne.w	8004268 <HAL_GPIO_Init+0x14>
  }
}
 800456c:	bf00      	nop
 800456e:	bf00      	nop
 8004570:	372c      	adds	r7, #44	; 0x2c
 8004572:	46bd      	mov	sp, r7
 8004574:	bc80      	pop	{r7}
 8004576:	4770      	bx	lr
 8004578:	40010400 	.word	0x40010400

0800457c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	460b      	mov	r3, r1
 8004586:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	887b      	ldrh	r3, [r7, #2]
 800458e:	4013      	ands	r3, r2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d002      	beq.n	800459a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
 8004598:	e001      	b.n	800459e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800459a:	2300      	movs	r3, #0
 800459c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800459e:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3714      	adds	r7, #20
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bc80      	pop	{r7}
 80045a8:	4770      	bx	lr

080045aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	460b      	mov	r3, r1
 80045b4:	807b      	strh	r3, [r7, #2]
 80045b6:	4613      	mov	r3, r2
 80045b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045ba:	787b      	ldrb	r3, [r7, #1]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045c0:	887a      	ldrh	r2, [r7, #2]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80045c6:	e003      	b.n	80045d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80045c8:	887b      	ldrh	r3, [r7, #2]
 80045ca:	041a      	lsls	r2, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	611a      	str	r2, [r3, #16]
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bc80      	pop	{r7}
 80045d8:	4770      	bx	lr
	...

080045dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e12b      	b.n	8004846 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d106      	bne.n	8004608 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff fa14 	bl	8003a30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2224      	movs	r2, #36	; 0x24
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0201 	bic.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800462e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800463e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004640:	f002 f85c 	bl	80066fc <HAL_RCC_GetPCLK1Freq>
 8004644:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	4a81      	ldr	r2, [pc, #516]	; (8004850 <HAL_I2C_Init+0x274>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d807      	bhi.n	8004660 <HAL_I2C_Init+0x84>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4a80      	ldr	r2, [pc, #512]	; (8004854 <HAL_I2C_Init+0x278>)
 8004654:	4293      	cmp	r3, r2
 8004656:	bf94      	ite	ls
 8004658:	2301      	movls	r3, #1
 800465a:	2300      	movhi	r3, #0
 800465c:	b2db      	uxtb	r3, r3
 800465e:	e006      	b.n	800466e <HAL_I2C_Init+0x92>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a7d      	ldr	r2, [pc, #500]	; (8004858 <HAL_I2C_Init+0x27c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	bf94      	ite	ls
 8004668:	2301      	movls	r3, #1
 800466a:	2300      	movhi	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e0e7      	b.n	8004846 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4a78      	ldr	r2, [pc, #480]	; (800485c <HAL_I2C_Init+0x280>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	0c9b      	lsrs	r3, r3, #18
 8004680:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	4a6a      	ldr	r2, [pc, #424]	; (8004850 <HAL_I2C_Init+0x274>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d802      	bhi.n	80046b0 <HAL_I2C_Init+0xd4>
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	3301      	adds	r3, #1
 80046ae:	e009      	b.n	80046c4 <HAL_I2C_Init+0xe8>
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046b6:	fb02 f303 	mul.w	r3, r2, r3
 80046ba:	4a69      	ldr	r2, [pc, #420]	; (8004860 <HAL_I2C_Init+0x284>)
 80046bc:	fba2 2303 	umull	r2, r3, r2, r3
 80046c0:	099b      	lsrs	r3, r3, #6
 80046c2:	3301      	adds	r3, #1
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6812      	ldr	r2, [r2, #0]
 80046c8:	430b      	orrs	r3, r1
 80046ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80046d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	495c      	ldr	r1, [pc, #368]	; (8004850 <HAL_I2C_Init+0x274>)
 80046e0:	428b      	cmp	r3, r1
 80046e2:	d819      	bhi.n	8004718 <HAL_I2C_Init+0x13c>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	1e59      	subs	r1, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80046f2:	1c59      	adds	r1, r3, #1
 80046f4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80046f8:	400b      	ands	r3, r1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <HAL_I2C_Init+0x138>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	1e59      	subs	r1, r3, #1
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	fbb1 f3f3 	udiv	r3, r1, r3
 800470c:	3301      	adds	r3, #1
 800470e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004712:	e051      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004714:	2304      	movs	r3, #4
 8004716:	e04f      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d111      	bne.n	8004744 <HAL_I2C_Init+0x168>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	1e58      	subs	r0, r3, #1
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6859      	ldr	r1, [r3, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	440b      	add	r3, r1
 800472e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004732:	3301      	adds	r3, #1
 8004734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004738:	2b00      	cmp	r3, #0
 800473a:	bf0c      	ite	eq
 800473c:	2301      	moveq	r3, #1
 800473e:	2300      	movne	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	e012      	b.n	800476a <HAL_I2C_Init+0x18e>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	1e58      	subs	r0, r3, #1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6859      	ldr	r1, [r3, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	0099      	lsls	r1, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	fbb0 f3f3 	udiv	r3, r0, r3
 800475a:	3301      	adds	r3, #1
 800475c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004760:	2b00      	cmp	r3, #0
 8004762:	bf0c      	ite	eq
 8004764:	2301      	moveq	r3, #1
 8004766:	2300      	movne	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_I2C_Init+0x196>
 800476e:	2301      	movs	r3, #1
 8004770:	e022      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10e      	bne.n	8004798 <HAL_I2C_Init+0x1bc>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	1e58      	subs	r0, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6859      	ldr	r1, [r3, #4]
 8004782:	460b      	mov	r3, r1
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	440b      	add	r3, r1
 8004788:	fbb0 f3f3 	udiv	r3, r0, r3
 800478c:	3301      	adds	r3, #1
 800478e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004792:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004796:	e00f      	b.n	80047b8 <HAL_I2C_Init+0x1dc>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	1e58      	subs	r0, r3, #1
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6859      	ldr	r1, [r3, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	0099      	lsls	r1, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ae:	3301      	adds	r3, #1
 80047b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047b8:	6879      	ldr	r1, [r7, #4]
 80047ba:	6809      	ldr	r1, [r1, #0]
 80047bc:	4313      	orrs	r3, r2
 80047be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69da      	ldr	r2, [r3, #28]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6911      	ldr	r1, [r2, #16]
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	68d2      	ldr	r2, [r2, #12]
 80047f2:	4311      	orrs	r1, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0201 	orr.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2220      	movs	r2, #32
 8004832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	000186a0 	.word	0x000186a0
 8004854:	001e847f 	.word	0x001e847f
 8004858:	003d08ff 	.word	0x003d08ff
 800485c:	431bde83 	.word	0x431bde83
 8004860:	10624dd3 	.word	0x10624dd3

08004864 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	607a      	str	r2, [r7, #4]
 800486e:	461a      	mov	r2, r3
 8004870:	460b      	mov	r3, r1
 8004872:	817b      	strh	r3, [r7, #10]
 8004874:	4613      	mov	r3, r2
 8004876:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004878:	f7ff fbd4 	bl	8004024 <HAL_GetTick>
 800487c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b20      	cmp	r3, #32
 8004888:	f040 80e0 	bne.w	8004a4c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	2319      	movs	r3, #25
 8004892:	2201      	movs	r2, #1
 8004894:	4970      	ldr	r1, [pc, #448]	; (8004a58 <HAL_I2C_Master_Transmit+0x1f4>)
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f001 f972 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80048a2:	2302      	movs	r3, #2
 80048a4:	e0d3      	b.n	8004a4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d101      	bne.n	80048b4 <HAL_I2C_Master_Transmit+0x50>
 80048b0:	2302      	movs	r3, #2
 80048b2:	e0cc      	b.n	8004a4e <HAL_I2C_Master_Transmit+0x1ea>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d007      	beq.n	80048da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f042 0201 	orr.w	r2, r2, #1
 80048d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2221      	movs	r2, #33	; 0x21
 80048ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2210      	movs	r2, #16
 80048f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	893a      	ldrh	r2, [r7, #8]
 800490a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	4a50      	ldr	r2, [pc, #320]	; (8004a5c <HAL_I2C_Master_Transmit+0x1f8>)
 800491a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800491c:	8979      	ldrh	r1, [r7, #10]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	6a3a      	ldr	r2, [r7, #32]
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fe5e 	bl	80055e4 <I2C_MasterRequestWrite>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e08d      	b.n	8004a4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004932:	2300      	movs	r3, #0
 8004934:	613b      	str	r3, [r7, #16]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004948:	e066      	b.n	8004a18 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	6a39      	ldr	r1, [r7, #32]
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f001 f9ec 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00d      	beq.n	8004976 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	2b04      	cmp	r3, #4
 8004960:	d107      	bne.n	8004972 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004970:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e06b      	b.n	8004a4e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497a:	781a      	ldrb	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004986:	1c5a      	adds	r2, r3, #1
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004990:	b29b      	uxth	r3, r3
 8004992:	3b01      	subs	r3, #1
 8004994:	b29a      	uxth	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800499e:	3b01      	subs	r3, #1
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	f003 0304 	and.w	r3, r3, #4
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d11b      	bne.n	80049ec <HAL_I2C_Master_Transmit+0x188>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d017      	beq.n	80049ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	781a      	ldrb	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b01      	subs	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	6a39      	ldr	r1, [r7, #32]
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f001 f9dc 	bl	8005dae <I2C_WaitOnBTFFlagUntilTimeout>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00d      	beq.n	8004a18 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	d107      	bne.n	8004a14 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a12:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e01a      	b.n	8004a4e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d194      	bne.n	800494a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2220      	movs	r2, #32
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	e000      	b.n	8004a4e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004a4c:	2302      	movs	r3, #2
  }
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	00100002 	.word	0x00100002
 8004a5c:	ffff0000 	.word	0xffff0000

08004a60 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b08c      	sub	sp, #48	; 0x30
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	607a      	str	r2, [r7, #4]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	817b      	strh	r3, [r7, #10]
 8004a70:	4613      	mov	r3, r2
 8004a72:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a78:	f7ff fad4 	bl	8004024 <HAL_GetTick>
 8004a7c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b20      	cmp	r3, #32
 8004a88:	f040 823f 	bne.w	8004f0a <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	2319      	movs	r3, #25
 8004a92:	2201      	movs	r2, #1
 8004a94:	497f      	ldr	r1, [pc, #508]	; (8004c94 <HAL_I2C_Master_Receive+0x234>)
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f001 f872 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	e232      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d101      	bne.n	8004ab4 <HAL_I2C_Master_Receive+0x54>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e22b      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d007      	beq.n	8004ada <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 0201 	orr.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ae8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2222      	movs	r2, #34	; 0x22
 8004aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2210      	movs	r2, #16
 8004af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	893a      	ldrh	r2, [r7, #8]
 8004b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4a5f      	ldr	r2, [pc, #380]	; (8004c98 <HAL_I2C_Master_Receive+0x238>)
 8004b1a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b1c:	8979      	ldrh	r1, [r7, #10]
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 fde0 	bl	80056e8 <I2C_MasterRequestRead>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e1ec      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d113      	bne.n	8004b62 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61fb      	str	r3, [r7, #28]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	61fb      	str	r3, [r7, #28]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	61fb      	str	r3, [r7, #28]
 8004b4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	e1c0      	b.n	8004ee4 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d11e      	bne.n	8004ba8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b7a:	b672      	cpsid	i
}
 8004b7c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61bb      	str	r3, [r7, #24]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	61bb      	str	r3, [r7, #24]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ba2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004ba4:	b662      	cpsie	i
}
 8004ba6:	e035      	b.n	8004c14 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d11e      	bne.n	8004bee <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bbe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004bc0:	b672      	cpsid	i
}
 8004bc2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	617b      	str	r3, [r7, #20]
 8004bd8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004be8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004bea:	b662      	cpsie	i
}
 8004bec:	e012      	b.n	8004c14 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bfc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bfe:	2300      	movs	r3, #0
 8004c00:	613b      	str	r3, [r7, #16]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	613b      	str	r3, [r7, #16]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	613b      	str	r3, [r7, #16]
 8004c12:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004c14:	e166      	b.n	8004ee4 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1a:	2b03      	cmp	r3, #3
 8004c1c:	f200 811f 	bhi.w	8004e5e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d123      	bne.n	8004c70 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c2a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f001 f8ff 	bl	8005e30 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e167      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691a      	ldr	r2, [r3, #16]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c6e:	e139      	b.n	8004ee4 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d152      	bne.n	8004d1e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7e:	2200      	movs	r2, #0
 8004c80:	4906      	ldr	r1, [pc, #24]	; (8004c9c <HAL_I2C_Master_Receive+0x23c>)
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f000 ff7c 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d008      	beq.n	8004ca0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e13c      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
 8004c92:	bf00      	nop
 8004c94:	00100002 	.word	0x00100002
 8004c98:	ffff0000 	.word	0xffff0000
 8004c9c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004ca0:	b672      	cpsid	i
}
 8004ca2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004ce6:	b662      	cpsie	i
}
 8004ce8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	b2d2      	uxtb	r2, r2
 8004cf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d1c:	e0e2      	b.n	8004ee4 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d24:	2200      	movs	r2, #0
 8004d26:	497b      	ldr	r1, [pc, #492]	; (8004f14 <HAL_I2C_Master_Receive+0x4b4>)
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 ff29 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0e9      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d46:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004d48:	b672      	cpsid	i
}
 8004d4a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d7e:	4b66      	ldr	r3, [pc, #408]	; (8004f18 <HAL_I2C_Master_Receive+0x4b8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	08db      	lsrs	r3, r3, #3
 8004d84:	4a65      	ldr	r2, [pc, #404]	; (8004f1c <HAL_I2C_Master_Receive+0x4bc>)
 8004d86:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8a:	0a1a      	lsrs	r2, r3, #8
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	00da      	lsls	r2, r3, #3
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004d98:	6a3b      	ldr	r3, [r7, #32]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004d9e:	6a3b      	ldr	r3, [r7, #32]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d118      	bne.n	8004dd6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	f043 0220 	orr.w	r2, r3, #32
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004dc6:	b662      	cpsie	i
}
 8004dc8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e09a      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b04      	cmp	r3, #4
 8004de2:	d1d9      	bne.n	8004d98 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004df2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	691a      	ldr	r2, [r3, #16]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004e26:	b662      	cpsie	i
}
 8004e28:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	691a      	ldr	r2, [r3, #16]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	b2d2      	uxtb	r2, r2
 8004e36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e5c:	e042      	b.n	8004ee4 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 ffe4 	bl	8005e30 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e04c      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	691a      	ldr	r2, [r3, #16]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7c:	b2d2      	uxtb	r2, r2
 8004e7e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d118      	bne.n	8004ee4 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	691a      	ldr	r2, [r3, #16]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	b2d2      	uxtb	r2, r2
 8004ebe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec4:	1c5a      	adds	r2, r3, #1
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f47f ae94 	bne.w	8004c16 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2220      	movs	r2, #32
 8004ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	e000      	b.n	8004f0c <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8004f0a:	2302      	movs	r3, #2
  }
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3728      	adds	r7, #40	; 0x28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	00010004 	.word	0x00010004
 8004f18:	20000004 	.word	0x20000004
 8004f1c:	14f8b589 	.word	0x14f8b589

08004f20 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b088      	sub	sp, #32
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	4608      	mov	r0, r1
 8004f2a:	4611      	mov	r1, r2
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4603      	mov	r3, r0
 8004f30:	817b      	strh	r3, [r7, #10]
 8004f32:	460b      	mov	r3, r1
 8004f34:	813b      	strh	r3, [r7, #8]
 8004f36:	4613      	mov	r3, r2
 8004f38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f3a:	f7ff f873 	bl	8004024 <HAL_GetTick>
 8004f3e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b20      	cmp	r3, #32
 8004f4a:	f040 80d9 	bne.w	8005100 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	2319      	movs	r3, #25
 8004f54:	2201      	movs	r2, #1
 8004f56:	496d      	ldr	r1, [pc, #436]	; (800510c <HAL_I2C_Mem_Write+0x1ec>)
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 fe11 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004f64:	2302      	movs	r3, #2
 8004f66:	e0cc      	b.n	8005102 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d101      	bne.n	8004f76 <HAL_I2C_Mem_Write+0x56>
 8004f72:	2302      	movs	r3, #2
 8004f74:	e0c5      	b.n	8005102 <HAL_I2C_Mem_Write+0x1e2>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d007      	beq.n	8004f9c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004faa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2221      	movs	r2, #33	; 0x21
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2240      	movs	r2, #64	; 0x40
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a3a      	ldr	r2, [r7, #32]
 8004fc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4a4d      	ldr	r2, [pc, #308]	; (8005110 <HAL_I2C_Mem_Write+0x1f0>)
 8004fdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fde:	88f8      	ldrh	r0, [r7, #6]
 8004fe0:	893a      	ldrh	r2, [r7, #8]
 8004fe2:	8979      	ldrh	r1, [r7, #10]
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	9301      	str	r3, [sp, #4]
 8004fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fea:	9300      	str	r3, [sp, #0]
 8004fec:	4603      	mov	r3, r0
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 fc48 	bl	8005884 <I2C_RequestMemoryWrite>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d052      	beq.n	80050a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e081      	b.n	8005102 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 fe92 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00d      	beq.n	800502a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005012:	2b04      	cmp	r3, #4
 8005014:	d107      	bne.n	8005026 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005024:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e06b      	b.n	8005102 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502e:	781a      	ldrb	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005044:	3b01      	subs	r3, #1
 8005046:	b29a      	uxth	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005050:	b29b      	uxth	r3, r3
 8005052:	3b01      	subs	r3, #1
 8005054:	b29a      	uxth	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	f003 0304 	and.w	r3, r3, #4
 8005064:	2b04      	cmp	r3, #4
 8005066:	d11b      	bne.n	80050a0 <HAL_I2C_Mem_Write+0x180>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800506c:	2b00      	cmp	r3, #0
 800506e:	d017      	beq.n	80050a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	781a      	ldrb	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1aa      	bne.n	8004ffe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 fe7e 	bl	8005dae <I2C_WaitOnBTFFlagUntilTimeout>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00d      	beq.n	80050d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d107      	bne.n	80050d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e016      	b.n	8005102 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80050fc:	2300      	movs	r3, #0
 80050fe:	e000      	b.n	8005102 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005100:	2302      	movs	r3, #2
  }
}
 8005102:	4618      	mov	r0, r3
 8005104:	3718      	adds	r7, #24
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	00100002 	.word	0x00100002
 8005110:	ffff0000 	.word	0xffff0000

08005114 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b08c      	sub	sp, #48	; 0x30
 8005118:	af02      	add	r7, sp, #8
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	4608      	mov	r0, r1
 800511e:	4611      	mov	r1, r2
 8005120:	461a      	mov	r2, r3
 8005122:	4603      	mov	r3, r0
 8005124:	817b      	strh	r3, [r7, #10]
 8005126:	460b      	mov	r3, r1
 8005128:	813b      	strh	r3, [r7, #8]
 800512a:	4613      	mov	r3, r2
 800512c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800512e:	2300      	movs	r3, #0
 8005130:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005132:	f7fe ff77 	bl	8004024 <HAL_GetTick>
 8005136:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b20      	cmp	r3, #32
 8005142:	f040 8244 	bne.w	80055ce <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005148:	9300      	str	r3, [sp, #0]
 800514a:	2319      	movs	r3, #25
 800514c:	2201      	movs	r2, #1
 800514e:	4982      	ldr	r1, [pc, #520]	; (8005358 <HAL_I2C_Mem_Read+0x244>)
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 fd15 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800515c:	2302      	movs	r3, #2
 800515e:	e237      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005166:	2b01      	cmp	r3, #1
 8005168:	d101      	bne.n	800516e <HAL_I2C_Mem_Read+0x5a>
 800516a:	2302      	movs	r3, #2
 800516c:	e230      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	2b01      	cmp	r3, #1
 8005182:	d007      	beq.n	8005194 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0201 	orr.w	r2, r2, #1
 8005192:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2222      	movs	r2, #34	; 0x22
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2240      	movs	r2, #64	; 0x40
 80051b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80051c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4a62      	ldr	r2, [pc, #392]	; (800535c <HAL_I2C_Mem_Read+0x248>)
 80051d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051d6:	88f8      	ldrh	r0, [r7, #6]
 80051d8:	893a      	ldrh	r2, [r7, #8]
 80051da:	8979      	ldrh	r1, [r7, #10]
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	9301      	str	r3, [sp, #4]
 80051e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	4603      	mov	r3, r0
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 fbe2 	bl	80059b0 <I2C_RequestMemoryRead>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e1ec      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d113      	bne.n	8005226 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	61fb      	str	r3, [r7, #28]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	61fb      	str	r3, [r7, #28]
 8005212:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	e1c0      	b.n	80055a8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800522a:	2b01      	cmp	r3, #1
 800522c:	d11e      	bne.n	800526c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800523c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800523e:	b672      	cpsid	i
}
 8005240:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005242:	2300      	movs	r3, #0
 8005244:	61bb      	str	r3, [r7, #24]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	61bb      	str	r3, [r7, #24]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	61bb      	str	r3, [r7, #24]
 8005256:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005266:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005268:	b662      	cpsie	i
}
 800526a:	e035      	b.n	80052d8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005270:	2b02      	cmp	r3, #2
 8005272:	d11e      	bne.n	80052b2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005282:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005284:	b672      	cpsid	i
}
 8005286:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005288:	2300      	movs	r3, #0
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	617b      	str	r3, [r7, #20]
 800529c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80052ae:	b662      	cpsie	i
}
 80052b0:	e012      	b.n	80052d8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052c0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c2:	2300      	movs	r3, #0
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	613b      	str	r3, [r7, #16]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	613b      	str	r3, [r7, #16]
 80052d6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80052d8:	e166      	b.n	80055a8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052de:	2b03      	cmp	r3, #3
 80052e0:	f200 811f 	bhi.w	8005522 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d123      	bne.n	8005334 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fd9d 	bl	8005e30 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e167      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	691a      	ldr	r2, [r3, #16]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	b2d2      	uxtb	r2, r2
 800530c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	1c5a      	adds	r2, r3, #1
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005332:	e139      	b.n	80055a8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005338:	2b02      	cmp	r3, #2
 800533a:	d152      	bne.n	80053e2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800533c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005342:	2200      	movs	r2, #0
 8005344:	4906      	ldr	r1, [pc, #24]	; (8005360 <HAL_I2C_Mem_Read+0x24c>)
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fc1a 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d008      	beq.n	8005364 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e13c      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
 8005356:	bf00      	nop
 8005358:	00100002 	.word	0x00100002
 800535c:	ffff0000 	.word	0xffff0000
 8005360:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005364:	b672      	cpsid	i
}
 8005366:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005376:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691a      	ldr	r2, [r3, #16]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	1c5a      	adds	r2, r3, #1
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005394:	3b01      	subs	r3, #1
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3b01      	subs	r3, #1
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80053aa:	b662      	cpsie	i
}
 80053ac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	b2d2      	uxtb	r2, r2
 80053ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	3b01      	subs	r3, #1
 80053da:	b29a      	uxth	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053e0:	e0e2      	b.n	80055a8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e8:	2200      	movs	r2, #0
 80053ea:	497b      	ldr	r1, [pc, #492]	; (80055d8 <HAL_I2C_Mem_Read+0x4c4>)
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 fbc7 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d001      	beq.n	80053fc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e0e9      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800540a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800540c:	b672      	cpsid	i
}
 800540e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005422:	1c5a      	adds	r2, r3, #1
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005438:	b29b      	uxth	r3, r3
 800543a:	3b01      	subs	r3, #1
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005442:	4b66      	ldr	r3, [pc, #408]	; (80055dc <HAL_I2C_Mem_Read+0x4c8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	08db      	lsrs	r3, r3, #3
 8005448:	4a65      	ldr	r2, [pc, #404]	; (80055e0 <HAL_I2C_Mem_Read+0x4cc>)
 800544a:	fba2 2303 	umull	r2, r3, r2, r3
 800544e:	0a1a      	lsrs	r2, r3, #8
 8005450:	4613      	mov	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	00da      	lsls	r2, r3, #3
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	3b01      	subs	r3, #1
 8005460:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d118      	bne.n	800549a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005482:	f043 0220 	orr.w	r2, r3, #32
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800548a:	b662      	cpsie	i
}
 800548c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e09a      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	f003 0304 	and.w	r3, r3, #4
 80054a4:	2b04      	cmp	r3, #4
 80054a6:	d1d9      	bne.n	800545c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	691a      	ldr	r2, [r3, #16]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c2:	b2d2      	uxtb	r2, r2
 80054c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	1c5a      	adds	r2, r3, #1
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80054ea:	b662      	cpsie	i
}
 80054ec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	691a      	ldr	r2, [r3, #16]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	b2d2      	uxtb	r2, r2
 80054fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800550a:	3b01      	subs	r3, #1
 800550c:	b29a      	uxth	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005516:	b29b      	uxth	r3, r3
 8005518:	3b01      	subs	r3, #1
 800551a:	b29a      	uxth	r2, r3
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005520:	e042      	b.n	80055a8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005524:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f000 fc82 	bl	8005e30 <I2C_WaitOnRXNEFlagUntilTimeout>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e04c      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	691a      	ldr	r2, [r3, #16]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005540:	b2d2      	uxtb	r2, r2
 8005542:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	1c5a      	adds	r2, r3, #1
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005552:	3b01      	subs	r3, #1
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800555e:	b29b      	uxth	r3, r3
 8005560:	3b01      	subs	r3, #1
 8005562:	b29a      	uxth	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	f003 0304 	and.w	r3, r3, #4
 8005572:	2b04      	cmp	r3, #4
 8005574:	d118      	bne.n	80055a8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005588:	1c5a      	adds	r2, r3, #1
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005592:	3b01      	subs	r3, #1
 8005594:	b29a      	uxth	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559e:	b29b      	uxth	r3, r3
 80055a0:	3b01      	subs	r3, #1
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f47f ae94 	bne.w	80052da <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2220      	movs	r2, #32
 80055b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80055ca:	2300      	movs	r3, #0
 80055cc:	e000      	b.n	80055d0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
  }
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3728      	adds	r7, #40	; 0x28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	00010004 	.word	0x00010004
 80055dc:	20000004 	.word	0x20000004
 80055e0:	14f8b589 	.word	0x14f8b589

080055e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b088      	sub	sp, #32
 80055e8:	af02      	add	r7, sp, #8
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	607a      	str	r2, [r7, #4]
 80055ee:	603b      	str	r3, [r7, #0]
 80055f0:	460b      	mov	r3, r1
 80055f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2b08      	cmp	r3, #8
 80055fe:	d006      	beq.n	800560e <I2C_MasterRequestWrite+0x2a>
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d003      	beq.n	800560e <I2C_MasterRequestWrite+0x2a>
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800560c:	d108      	bne.n	8005620 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800561c:	601a      	str	r2, [r3, #0]
 800561e:	e00b      	b.n	8005638 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005624:	2b12      	cmp	r3, #18
 8005626:	d107      	bne.n	8005638 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005636:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 fa9b 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00d      	beq.n	800566c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800565a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800565e:	d103      	bne.n	8005668 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005666:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e035      	b.n	80056d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005674:	d108      	bne.n	8005688 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005676:	897b      	ldrh	r3, [r7, #10]
 8005678:	b2db      	uxtb	r3, r3
 800567a:	461a      	mov	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005684:	611a      	str	r2, [r3, #16]
 8005686:	e01b      	b.n	80056c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005688:	897b      	ldrh	r3, [r7, #10]
 800568a:	11db      	asrs	r3, r3, #7
 800568c:	b2db      	uxtb	r3, r3
 800568e:	f003 0306 	and.w	r3, r3, #6
 8005692:	b2db      	uxtb	r3, r3
 8005694:	f063 030f 	orn	r3, r3, #15
 8005698:	b2da      	uxtb	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	490e      	ldr	r1, [pc, #56]	; (80056e0 <I2C_MasterRequestWrite+0xfc>)
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 fac1 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e010      	b.n	80056d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056b6:	897b      	ldrh	r3, [r7, #10]
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	4907      	ldr	r1, [pc, #28]	; (80056e4 <I2C_MasterRequestWrite+0x100>)
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 fab1 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e000      	b.n	80056d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3718      	adds	r7, #24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	00010008 	.word	0x00010008
 80056e4:	00010002 	.word	0x00010002

080056e8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	607a      	str	r2, [r7, #4]
 80056f2:	603b      	str	r3, [r7, #0]
 80056f4:	460b      	mov	r3, r1
 80056f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056fc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800570c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b08      	cmp	r3, #8
 8005712:	d006      	beq.n	8005722 <I2C_MasterRequestRead+0x3a>
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d003      	beq.n	8005722 <I2C_MasterRequestRead+0x3a>
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005720:	d108      	bne.n	8005734 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	e00b      	b.n	800574c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005738:	2b11      	cmp	r3, #17
 800573a:	d107      	bne.n	800574c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800574a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 fa11 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00d      	beq.n	8005780 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005772:	d103      	bne.n	800577c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f44f 7200 	mov.w	r2, #512	; 0x200
 800577a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e079      	b.n	8005874 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005788:	d108      	bne.n	800579c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800578a:	897b      	ldrh	r3, [r7, #10]
 800578c:	b2db      	uxtb	r3, r3
 800578e:	f043 0301 	orr.w	r3, r3, #1
 8005792:	b2da      	uxtb	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	611a      	str	r2, [r3, #16]
 800579a:	e05f      	b.n	800585c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800579c:	897b      	ldrh	r3, [r7, #10]
 800579e:	11db      	asrs	r3, r3, #7
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	f003 0306 	and.w	r3, r3, #6
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	f063 030f 	orn	r3, r3, #15
 80057ac:	b2da      	uxtb	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	4930      	ldr	r1, [pc, #192]	; (800587c <I2C_MasterRequestRead+0x194>)
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 fa37 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e054      	b.n	8005874 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80057ca:	897b      	ldrh	r3, [r7, #10]
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	4929      	ldr	r1, [pc, #164]	; (8005880 <I2C_MasterRequestRead+0x198>)
 80057da:	68f8      	ldr	r0, [r7, #12]
 80057dc:	f000 fa27 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e044      	b.n	8005874 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ea:	2300      	movs	r3, #0
 80057ec:	613b      	str	r3, [r7, #16]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	613b      	str	r3, [r7, #16]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800580e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f9af 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00d      	beq.n	8005844 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005832:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005836:	d103      	bne.n	8005840 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800583e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e017      	b.n	8005874 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005844:	897b      	ldrh	r3, [r7, #10]
 8005846:	11db      	asrs	r3, r3, #7
 8005848:	b2db      	uxtb	r3, r3
 800584a:	f003 0306 	and.w	r3, r3, #6
 800584e:	b2db      	uxtb	r3, r3
 8005850:	f063 030e 	orn	r3, r3, #14
 8005854:	b2da      	uxtb	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	4907      	ldr	r1, [pc, #28]	; (8005880 <I2C_MasterRequestRead+0x198>)
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 f9e3 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e000      	b.n	8005874 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3718      	adds	r7, #24
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	00010008 	.word	0x00010008
 8005880:	00010002 	.word	0x00010002

08005884 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b088      	sub	sp, #32
 8005888:	af02      	add	r7, sp, #8
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	4608      	mov	r0, r1
 800588e:	4611      	mov	r1, r2
 8005890:	461a      	mov	r2, r3
 8005892:	4603      	mov	r3, r0
 8005894:	817b      	strh	r3, [r7, #10]
 8005896:	460b      	mov	r3, r1
 8005898:	813b      	strh	r3, [r7, #8]
 800589a:	4613      	mov	r3, r2
 800589c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f960 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00d      	beq.n	80058e2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058d4:	d103      	bne.n	80058de <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e05f      	b.n	80059a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058e2:	897b      	ldrh	r3, [r7, #10]
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	461a      	mov	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80058f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f4:	6a3a      	ldr	r2, [r7, #32]
 80058f6:	492d      	ldr	r1, [pc, #180]	; (80059ac <I2C_RequestMemoryWrite+0x128>)
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 f998 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e04c      	b.n	80059a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005908:	2300      	movs	r3, #0
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	617b      	str	r3, [r7, #20]
 800591c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800591e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005920:	6a39      	ldr	r1, [r7, #32]
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 fa02 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00d      	beq.n	800594a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	2b04      	cmp	r3, #4
 8005934:	d107      	bne.n	8005946 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005944:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e02b      	b.n	80059a2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800594a:	88fb      	ldrh	r3, [r7, #6]
 800594c:	2b01      	cmp	r3, #1
 800594e:	d105      	bne.n	800595c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005950:	893b      	ldrh	r3, [r7, #8]
 8005952:	b2da      	uxtb	r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	611a      	str	r2, [r3, #16]
 800595a:	e021      	b.n	80059a0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800595c:	893b      	ldrh	r3, [r7, #8]
 800595e:	0a1b      	lsrs	r3, r3, #8
 8005960:	b29b      	uxth	r3, r3
 8005962:	b2da      	uxtb	r2, r3
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800596a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800596c:	6a39      	ldr	r1, [r7, #32]
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	f000 f9dc 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00d      	beq.n	8005996 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597e:	2b04      	cmp	r3, #4
 8005980:	d107      	bne.n	8005992 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005990:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e005      	b.n	80059a2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005996:	893b      	ldrh	r3, [r7, #8]
 8005998:	b2da      	uxtb	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3718      	adds	r7, #24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	00010002 	.word	0x00010002

080059b0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b088      	sub	sp, #32
 80059b4:	af02      	add	r7, sp, #8
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	4608      	mov	r0, r1
 80059ba:	4611      	mov	r1, r2
 80059bc:	461a      	mov	r2, r3
 80059be:	4603      	mov	r3, r0
 80059c0:	817b      	strh	r3, [r7, #10]
 80059c2:	460b      	mov	r3, r1
 80059c4:	813b      	strh	r3, [r7, #8]
 80059c6:	4613      	mov	r3, r2
 80059c8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059d8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 f8c2 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00d      	beq.n	8005a1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a10:	d103      	bne.n	8005a1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e0aa      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a1e:	897b      	ldrh	r3, [r7, #10]
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	461a      	mov	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a30:	6a3a      	ldr	r2, [r7, #32]
 8005a32:	4952      	ldr	r1, [pc, #328]	; (8005b7c <I2C_RequestMemoryRead+0x1cc>)
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f000 f8fa 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d001      	beq.n	8005a44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e097      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a44:	2300      	movs	r3, #0
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	617b      	str	r3, [r7, #20]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a5c:	6a39      	ldr	r1, [r7, #32]
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 f964 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00d      	beq.n	8005a86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d107      	bne.n	8005a82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e076      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a86:	88fb      	ldrh	r3, [r7, #6]
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d105      	bne.n	8005a98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a8c:	893b      	ldrh	r3, [r7, #8]
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	611a      	str	r2, [r3, #16]
 8005a96:	e021      	b.n	8005adc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a98:	893b      	ldrh	r3, [r7, #8]
 8005a9a:	0a1b      	lsrs	r3, r3, #8
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa8:	6a39      	ldr	r1, [r7, #32]
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 f93e 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00d      	beq.n	8005ad2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	d107      	bne.n	8005ace <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005acc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e050      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ad2:	893b      	ldrh	r3, [r7, #8]
 8005ad4:	b2da      	uxtb	r2, r3
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ade:	6a39      	ldr	r1, [r7, #32]
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	f000 f923 	bl	8005d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d00d      	beq.n	8005b08 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af0:	2b04      	cmp	r3, #4
 8005af2:	d107      	bne.n	8005b04 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e035      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b16:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	6a3b      	ldr	r3, [r7, #32]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 f82b 	bl	8005b80 <I2C_WaitOnFlagUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00d      	beq.n	8005b4c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b3e:	d103      	bne.n	8005b48 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e013      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b4c:	897b      	ldrh	r3, [r7, #10]
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	f043 0301 	orr.w	r3, r3, #1
 8005b54:	b2da      	uxtb	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5e:	6a3a      	ldr	r2, [r7, #32]
 8005b60:	4906      	ldr	r1, [pc, #24]	; (8005b7c <I2C_RequestMemoryRead+0x1cc>)
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 f863 	bl	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e000      	b.n	8005b74 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3718      	adds	r7, #24
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	00010002 	.word	0x00010002

08005b80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	603b      	str	r3, [r7, #0]
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b90:	e025      	b.n	8005bde <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b98:	d021      	beq.n	8005bde <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b9a:	f7fe fa43 	bl	8004024 <HAL_GetTick>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d302      	bcc.n	8005bb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d116      	bne.n	8005bde <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bca:	f043 0220 	orr.w	r2, r3, #32
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e023      	b.n	8005c26 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	0c1b      	lsrs	r3, r3, #16
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d10d      	bne.n	8005c04 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	43da      	mvns	r2, r3
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	bf0c      	ite	eq
 8005bfa:	2301      	moveq	r3, #1
 8005bfc:	2300      	movne	r3, #0
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	461a      	mov	r2, r3
 8005c02:	e00c      	b.n	8005c1e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	43da      	mvns	r2, r3
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	4013      	ands	r3, r2
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	bf0c      	ite	eq
 8005c16:	2301      	moveq	r3, #1
 8005c18:	2300      	movne	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d0b6      	beq.n	8005b92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b084      	sub	sp, #16
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	60f8      	str	r0, [r7, #12]
 8005c36:	60b9      	str	r1, [r7, #8]
 8005c38:	607a      	str	r2, [r7, #4]
 8005c3a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c3c:	e051      	b.n	8005ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	695b      	ldr	r3, [r3, #20]
 8005c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c4c:	d123      	bne.n	8005c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c5c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c66:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c82:	f043 0204 	orr.w	r2, r3, #4
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e046      	b.n	8005d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c9c:	d021      	beq.n	8005ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c9e:	f7fe f9c1 	bl	8004024 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d302      	bcc.n	8005cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d116      	bne.n	8005ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	f043 0220 	orr.w	r2, r3, #32
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e020      	b.n	8005d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	0c1b      	lsrs	r3, r3, #16
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d10c      	bne.n	8005d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	43da      	mvns	r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	bf14      	ite	ne
 8005cfe:	2301      	movne	r3, #1
 8005d00:	2300      	moveq	r3, #0
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	e00b      	b.n	8005d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	43da      	mvns	r2, r3
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	4013      	ands	r3, r2
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	bf14      	ite	ne
 8005d18:	2301      	movne	r3, #1
 8005d1a:	2300      	moveq	r3, #0
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d18d      	bne.n	8005c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3710      	adds	r7, #16
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d38:	e02d      	b.n	8005d96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f000 f8ce 	bl	8005edc <I2C_IsAcknowledgeFailed>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e02d      	b.n	8005da6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d50:	d021      	beq.n	8005d96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d52:	f7fe f967 	bl	8004024 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d302      	bcc.n	8005d68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d116      	bne.n	8005d96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d82:	f043 0220 	orr.w	r2, r3, #32
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e007      	b.n	8005da6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695b      	ldr	r3, [r3, #20]
 8005d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005da0:	2b80      	cmp	r3, #128	; 0x80
 8005da2:	d1ca      	bne.n	8005d3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b084      	sub	sp, #16
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	60f8      	str	r0, [r7, #12]
 8005db6:	60b9      	str	r1, [r7, #8]
 8005db8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005dba:	e02d      	b.n	8005e18 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 f88d 	bl	8005edc <I2C_IsAcknowledgeFailed>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e02d      	b.n	8005e28 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dd2:	d021      	beq.n	8005e18 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dd4:	f7fe f926 	bl	8004024 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d302      	bcc.n	8005dea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d116      	bne.n	8005e18 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2220      	movs	r2, #32
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e04:	f043 0220 	orr.w	r2, r3, #32
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e007      	b.n	8005e28 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	f003 0304 	and.w	r3, r3, #4
 8005e22:	2b04      	cmp	r3, #4
 8005e24:	d1ca      	bne.n	8005dbc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b084      	sub	sp, #16
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e3c:	e042      	b.n	8005ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	f003 0310 	and.w	r3, r3, #16
 8005e48:	2b10      	cmp	r3, #16
 8005e4a:	d119      	bne.n	8005e80 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f06f 0210 	mvn.w	r2, #16
 8005e54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2220      	movs	r2, #32
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e029      	b.n	8005ed4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e80:	f7fe f8d0 	bl	8004024 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d302      	bcc.n	8005e96 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d116      	bne.n	8005ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	f043 0220 	orr.w	r2, r3, #32
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e007      	b.n	8005ed4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ece:	2b40      	cmp	r3, #64	; 0x40
 8005ed0:	d1b5      	bne.n	8005e3e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef2:	d11b      	bne.n	8005f2c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005efc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f18:	f043 0204 	orr.w	r2, r3, #4
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e000      	b.n	8005f2e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	370c      	adds	r7, #12
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bc80      	pop	{r7}
 8005f36:	4770      	bx	lr

08005f38 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005f3c:	4b03      	ldr	r3, [pc, #12]	; (8005f4c <HAL_PWR_EnableBkUpAccess+0x14>)
 8005f3e:	2201      	movs	r2, #1
 8005f40:	601a      	str	r2, [r3, #0]
}
 8005f42:	bf00      	nop
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bc80      	pop	{r7}
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	420e0020 	.word	0x420e0020

08005f50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e272      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 8087 	beq.w	800607e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f70:	4b92      	ldr	r3, [pc, #584]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f003 030c 	and.w	r3, r3, #12
 8005f78:	2b04      	cmp	r3, #4
 8005f7a:	d00c      	beq.n	8005f96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005f7c:	4b8f      	ldr	r3, [pc, #572]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f003 030c 	and.w	r3, r3, #12
 8005f84:	2b08      	cmp	r3, #8
 8005f86:	d112      	bne.n	8005fae <HAL_RCC_OscConfig+0x5e>
 8005f88:	4b8c      	ldr	r3, [pc, #560]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f94:	d10b      	bne.n	8005fae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f96:	4b89      	ldr	r3, [pc, #548]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d06c      	beq.n	800607c <HAL_RCC_OscConfig+0x12c>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d168      	bne.n	800607c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e24c      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb6:	d106      	bne.n	8005fc6 <HAL_RCC_OscConfig+0x76>
 8005fb8:	4b80      	ldr	r3, [pc, #512]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a7f      	ldr	r2, [pc, #508]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005fbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fc2:	6013      	str	r3, [r2, #0]
 8005fc4:	e02e      	b.n	8006024 <HAL_RCC_OscConfig+0xd4>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d10c      	bne.n	8005fe8 <HAL_RCC_OscConfig+0x98>
 8005fce:	4b7b      	ldr	r3, [pc, #492]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a7a      	ldr	r2, [pc, #488]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005fd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	4b78      	ldr	r3, [pc, #480]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a77      	ldr	r2, [pc, #476]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005fe0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	e01d      	b.n	8006024 <HAL_RCC_OscConfig+0xd4>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ff0:	d10c      	bne.n	800600c <HAL_RCC_OscConfig+0xbc>
 8005ff2:	4b72      	ldr	r3, [pc, #456]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a71      	ldr	r2, [pc, #452]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8005ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	4b6f      	ldr	r3, [pc, #444]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a6e      	ldr	r2, [pc, #440]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	e00b      	b.n	8006024 <HAL_RCC_OscConfig+0xd4>
 800600c:	4b6b      	ldr	r3, [pc, #428]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a6a      	ldr	r2, [pc, #424]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006016:	6013      	str	r3, [r2, #0]
 8006018:	4b68      	ldr	r3, [pc, #416]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a67      	ldr	r2, [pc, #412]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 800601e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006022:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d013      	beq.n	8006054 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800602c:	f7fd fffa 	bl	8004024 <HAL_GetTick>
 8006030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006032:	e008      	b.n	8006046 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006034:	f7fd fff6 	bl	8004024 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b64      	cmp	r3, #100	; 0x64
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e200      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006046:	4b5d      	ldr	r3, [pc, #372]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f0      	beq.n	8006034 <HAL_RCC_OscConfig+0xe4>
 8006052:	e014      	b.n	800607e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006054:	f7fd ffe6 	bl	8004024 <HAL_GetTick>
 8006058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800605a:	e008      	b.n	800606e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800605c:	f7fd ffe2 	bl	8004024 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	2b64      	cmp	r3, #100	; 0x64
 8006068:	d901      	bls.n	800606e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e1ec      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800606e:	4b53      	ldr	r3, [pc, #332]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1f0      	bne.n	800605c <HAL_RCC_OscConfig+0x10c>
 800607a:	e000      	b.n	800607e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800607c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d063      	beq.n	8006152 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800608a:	4b4c      	ldr	r3, [pc, #304]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f003 030c 	and.w	r3, r3, #12
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00b      	beq.n	80060ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006096:	4b49      	ldr	r3, [pc, #292]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f003 030c 	and.w	r3, r3, #12
 800609e:	2b08      	cmp	r3, #8
 80060a0:	d11c      	bne.n	80060dc <HAL_RCC_OscConfig+0x18c>
 80060a2:	4b46      	ldr	r3, [pc, #280]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d116      	bne.n	80060dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ae:	4b43      	ldr	r3, [pc, #268]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0302 	and.w	r3, r3, #2
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d005      	beq.n	80060c6 <HAL_RCC_OscConfig+0x176>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d001      	beq.n	80060c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e1c0      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060c6:	4b3d      	ldr	r3, [pc, #244]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	00db      	lsls	r3, r3, #3
 80060d4:	4939      	ldr	r1, [pc, #228]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060da:	e03a      	b.n	8006152 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d020      	beq.n	8006126 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060e4:	4b36      	ldr	r3, [pc, #216]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ea:	f7fd ff9b 	bl	8004024 <HAL_GetTick>
 80060ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060f2:	f7fd ff97 	bl	8004024 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e1a1      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006104:	4b2d      	ldr	r3, [pc, #180]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006110:	4b2a      	ldr	r3, [pc, #168]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	4927      	ldr	r1, [pc, #156]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006120:	4313      	orrs	r3, r2
 8006122:	600b      	str	r3, [r1, #0]
 8006124:	e015      	b.n	8006152 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006126:	4b26      	ldr	r3, [pc, #152]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006128:	2200      	movs	r2, #0
 800612a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800612c:	f7fd ff7a 	bl	8004024 <HAL_GetTick>
 8006130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006132:	e008      	b.n	8006146 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006134:	f7fd ff76 	bl	8004024 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b02      	cmp	r3, #2
 8006140:	d901      	bls.n	8006146 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e180      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006146:	4b1d      	ldr	r3, [pc, #116]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1f0      	bne.n	8006134 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0308 	and.w	r3, r3, #8
 800615a:	2b00      	cmp	r3, #0
 800615c:	d03a      	beq.n	80061d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d019      	beq.n	800619a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006166:	4b17      	ldr	r3, [pc, #92]	; (80061c4 <HAL_RCC_OscConfig+0x274>)
 8006168:	2201      	movs	r2, #1
 800616a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800616c:	f7fd ff5a 	bl	8004024 <HAL_GetTick>
 8006170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006172:	e008      	b.n	8006186 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006174:	f7fd ff56 	bl	8004024 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	2b02      	cmp	r3, #2
 8006180:	d901      	bls.n	8006186 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e160      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006186:	4b0d      	ldr	r3, [pc, #52]	; (80061bc <HAL_RCC_OscConfig+0x26c>)
 8006188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d0f0      	beq.n	8006174 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006192:	2001      	movs	r0, #1
 8006194:	f000 fada 	bl	800674c <RCC_Delay>
 8006198:	e01c      	b.n	80061d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800619a:	4b0a      	ldr	r3, [pc, #40]	; (80061c4 <HAL_RCC_OscConfig+0x274>)
 800619c:	2200      	movs	r2, #0
 800619e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061a0:	f7fd ff40 	bl	8004024 <HAL_GetTick>
 80061a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061a6:	e00f      	b.n	80061c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061a8:	f7fd ff3c 	bl	8004024 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d908      	bls.n	80061c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e146      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
 80061ba:	bf00      	nop
 80061bc:	40021000 	.word	0x40021000
 80061c0:	42420000 	.word	0x42420000
 80061c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061c8:	4b92      	ldr	r3, [pc, #584]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80061ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061cc:	f003 0302 	and.w	r3, r3, #2
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e9      	bne.n	80061a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f000 80a6 	beq.w	800632e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061e2:	2300      	movs	r3, #0
 80061e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061e6:	4b8b      	ldr	r3, [pc, #556]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d10d      	bne.n	800620e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061f2:	4b88      	ldr	r3, [pc, #544]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	4a87      	ldr	r2, [pc, #540]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80061f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061fc:	61d3      	str	r3, [r2, #28]
 80061fe:	4b85      	ldr	r3, [pc, #532]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006200:	69db      	ldr	r3, [r3, #28]
 8006202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006206:	60bb      	str	r3, [r7, #8]
 8006208:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800620a:	2301      	movs	r3, #1
 800620c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800620e:	4b82      	ldr	r3, [pc, #520]	; (8006418 <HAL_RCC_OscConfig+0x4c8>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006216:	2b00      	cmp	r3, #0
 8006218:	d118      	bne.n	800624c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800621a:	4b7f      	ldr	r3, [pc, #508]	; (8006418 <HAL_RCC_OscConfig+0x4c8>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a7e      	ldr	r2, [pc, #504]	; (8006418 <HAL_RCC_OscConfig+0x4c8>)
 8006220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006224:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006226:	f7fd fefd 	bl	8004024 <HAL_GetTick>
 800622a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800622c:	e008      	b.n	8006240 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800622e:	f7fd fef9 	bl	8004024 <HAL_GetTick>
 8006232:	4602      	mov	r2, r0
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	1ad3      	subs	r3, r2, r3
 8006238:	2b64      	cmp	r3, #100	; 0x64
 800623a:	d901      	bls.n	8006240 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e103      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006240:	4b75      	ldr	r3, [pc, #468]	; (8006418 <HAL_RCC_OscConfig+0x4c8>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006248:	2b00      	cmp	r3, #0
 800624a:	d0f0      	beq.n	800622e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	2b01      	cmp	r3, #1
 8006252:	d106      	bne.n	8006262 <HAL_RCC_OscConfig+0x312>
 8006254:	4b6f      	ldr	r3, [pc, #444]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	4a6e      	ldr	r2, [pc, #440]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800625a:	f043 0301 	orr.w	r3, r3, #1
 800625e:	6213      	str	r3, [r2, #32]
 8006260:	e02d      	b.n	80062be <HAL_RCC_OscConfig+0x36e>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10c      	bne.n	8006284 <HAL_RCC_OscConfig+0x334>
 800626a:	4b6a      	ldr	r3, [pc, #424]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	4a69      	ldr	r2, [pc, #420]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006270:	f023 0301 	bic.w	r3, r3, #1
 8006274:	6213      	str	r3, [r2, #32]
 8006276:	4b67      	ldr	r3, [pc, #412]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	4a66      	ldr	r2, [pc, #408]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800627c:	f023 0304 	bic.w	r3, r3, #4
 8006280:	6213      	str	r3, [r2, #32]
 8006282:	e01c      	b.n	80062be <HAL_RCC_OscConfig+0x36e>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	2b05      	cmp	r3, #5
 800628a:	d10c      	bne.n	80062a6 <HAL_RCC_OscConfig+0x356>
 800628c:	4b61      	ldr	r3, [pc, #388]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	4a60      	ldr	r2, [pc, #384]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006292:	f043 0304 	orr.w	r3, r3, #4
 8006296:	6213      	str	r3, [r2, #32]
 8006298:	4b5e      	ldr	r3, [pc, #376]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	4a5d      	ldr	r2, [pc, #372]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800629e:	f043 0301 	orr.w	r3, r3, #1
 80062a2:	6213      	str	r3, [r2, #32]
 80062a4:	e00b      	b.n	80062be <HAL_RCC_OscConfig+0x36e>
 80062a6:	4b5b      	ldr	r3, [pc, #364]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	4a5a      	ldr	r2, [pc, #360]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80062ac:	f023 0301 	bic.w	r3, r3, #1
 80062b0:	6213      	str	r3, [r2, #32]
 80062b2:	4b58      	ldr	r3, [pc, #352]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80062b4:	6a1b      	ldr	r3, [r3, #32]
 80062b6:	4a57      	ldr	r2, [pc, #348]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80062b8:	f023 0304 	bic.w	r3, r3, #4
 80062bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d015      	beq.n	80062f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062c6:	f7fd fead 	bl	8004024 <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062cc:	e00a      	b.n	80062e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ce:	f7fd fea9 	bl	8004024 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80062dc:	4293      	cmp	r3, r2
 80062de:	d901      	bls.n	80062e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80062e0:	2303      	movs	r3, #3
 80062e2:	e0b1      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062e4:	4b4b      	ldr	r3, [pc, #300]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d0ee      	beq.n	80062ce <HAL_RCC_OscConfig+0x37e>
 80062f0:	e014      	b.n	800631c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062f2:	f7fd fe97 	bl	8004024 <HAL_GetTick>
 80062f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062f8:	e00a      	b.n	8006310 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062fa:	f7fd fe93 	bl	8004024 <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	f241 3288 	movw	r2, #5000	; 0x1388
 8006308:	4293      	cmp	r3, r2
 800630a:	d901      	bls.n	8006310 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e09b      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006310:	4b40      	ldr	r3, [pc, #256]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	f003 0302 	and.w	r3, r3, #2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1ee      	bne.n	80062fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800631c:	7dfb      	ldrb	r3, [r7, #23]
 800631e:	2b01      	cmp	r3, #1
 8006320:	d105      	bne.n	800632e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006322:	4b3c      	ldr	r3, [pc, #240]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	4a3b      	ldr	r2, [pc, #236]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800632c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	69db      	ldr	r3, [r3, #28]
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 8087 	beq.w	8006446 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006338:	4b36      	ldr	r3, [pc, #216]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	f003 030c 	and.w	r3, r3, #12
 8006340:	2b08      	cmp	r3, #8
 8006342:	d061      	beq.n	8006408 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	69db      	ldr	r3, [r3, #28]
 8006348:	2b02      	cmp	r3, #2
 800634a:	d146      	bne.n	80063da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800634c:	4b33      	ldr	r3, [pc, #204]	; (800641c <HAL_RCC_OscConfig+0x4cc>)
 800634e:	2200      	movs	r2, #0
 8006350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006352:	f7fd fe67 	bl	8004024 <HAL_GetTick>
 8006356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006358:	e008      	b.n	800636c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800635a:	f7fd fe63 	bl	8004024 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d901      	bls.n	800636c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e06d      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800636c:	4b29      	ldr	r3, [pc, #164]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1f0      	bne.n	800635a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006380:	d108      	bne.n	8006394 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006382:	4b24      	ldr	r3, [pc, #144]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	4921      	ldr	r1, [pc, #132]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006390:	4313      	orrs	r3, r2
 8006392:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006394:	4b1f      	ldr	r3, [pc, #124]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a19      	ldr	r1, [r3, #32]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a4:	430b      	orrs	r3, r1
 80063a6:	491b      	ldr	r1, [pc, #108]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063ac:	4b1b      	ldr	r3, [pc, #108]	; (800641c <HAL_RCC_OscConfig+0x4cc>)
 80063ae:	2201      	movs	r2, #1
 80063b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b2:	f7fd fe37 	bl	8004024 <HAL_GetTick>
 80063b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063b8:	e008      	b.n	80063cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ba:	f7fd fe33 	bl	8004024 <HAL_GetTick>
 80063be:	4602      	mov	r2, r0
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d901      	bls.n	80063cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e03d      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063cc:	4b11      	ldr	r3, [pc, #68]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d0f0      	beq.n	80063ba <HAL_RCC_OscConfig+0x46a>
 80063d8:	e035      	b.n	8006446 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063da:	4b10      	ldr	r3, [pc, #64]	; (800641c <HAL_RCC_OscConfig+0x4cc>)
 80063dc:	2200      	movs	r2, #0
 80063de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063e0:	f7fd fe20 	bl	8004024 <HAL_GetTick>
 80063e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063e6:	e008      	b.n	80063fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063e8:	f7fd fe1c 	bl	8004024 <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d901      	bls.n	80063fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e026      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063fa:	4b06      	ldr	r3, [pc, #24]	; (8006414 <HAL_RCC_OscConfig+0x4c4>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1f0      	bne.n	80063e8 <HAL_RCC_OscConfig+0x498>
 8006406:	e01e      	b.n	8006446 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d107      	bne.n	8006420 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e019      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
 8006414:	40021000 	.word	0x40021000
 8006418:	40007000 	.word	0x40007000
 800641c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006420:	4b0b      	ldr	r3, [pc, #44]	; (8006450 <HAL_RCC_OscConfig+0x500>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a1b      	ldr	r3, [r3, #32]
 8006430:	429a      	cmp	r2, r3
 8006432:	d106      	bne.n	8006442 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800643e:	429a      	cmp	r2, r3
 8006440:	d001      	beq.n	8006446 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e000      	b.n	8006448 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3718      	adds	r7, #24
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	40021000 	.word	0x40021000

08006454 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d101      	bne.n	8006468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e0d0      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006468:	4b6a      	ldr	r3, [pc, #424]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0307 	and.w	r3, r3, #7
 8006470:	683a      	ldr	r2, [r7, #0]
 8006472:	429a      	cmp	r2, r3
 8006474:	d910      	bls.n	8006498 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006476:	4b67      	ldr	r3, [pc, #412]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f023 0207 	bic.w	r2, r3, #7
 800647e:	4965      	ldr	r1, [pc, #404]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	4313      	orrs	r3, r2
 8006484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006486:	4b63      	ldr	r3, [pc, #396]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	683a      	ldr	r2, [r7, #0]
 8006490:	429a      	cmp	r2, r3
 8006492:	d001      	beq.n	8006498 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e0b8      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d020      	beq.n	80064e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d005      	beq.n	80064bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064b0:	4b59      	ldr	r3, [pc, #356]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	4a58      	ldr	r2, [pc, #352]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80064ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0308 	and.w	r3, r3, #8
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d005      	beq.n	80064d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064c8:	4b53      	ldr	r3, [pc, #332]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	4a52      	ldr	r2, [pc, #328]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80064d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064d4:	4b50      	ldr	r3, [pc, #320]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	494d      	ldr	r1, [pc, #308]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d040      	beq.n	8006574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d107      	bne.n	800650a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064fa:	4b47      	ldr	r3, [pc, #284]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006502:	2b00      	cmp	r3, #0
 8006504:	d115      	bne.n	8006532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e07f      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	2b02      	cmp	r3, #2
 8006510:	d107      	bne.n	8006522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006512:	4b41      	ldr	r3, [pc, #260]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d109      	bne.n	8006532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e073      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006522:	4b3d      	ldr	r3, [pc, #244]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e06b      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006532:	4b39      	ldr	r3, [pc, #228]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f023 0203 	bic.w	r2, r3, #3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	4936      	ldr	r1, [pc, #216]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 8006540:	4313      	orrs	r3, r2
 8006542:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006544:	f7fd fd6e 	bl	8004024 <HAL_GetTick>
 8006548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800654a:	e00a      	b.n	8006562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800654c:	f7fd fd6a 	bl	8004024 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	f241 3288 	movw	r2, #5000	; 0x1388
 800655a:	4293      	cmp	r3, r2
 800655c:	d901      	bls.n	8006562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e053      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006562:	4b2d      	ldr	r3, [pc, #180]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f003 020c 	and.w	r2, r3, #12
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	429a      	cmp	r2, r3
 8006572:	d1eb      	bne.n	800654c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006574:	4b27      	ldr	r3, [pc, #156]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	429a      	cmp	r2, r3
 8006580:	d210      	bcs.n	80065a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006582:	4b24      	ldr	r3, [pc, #144]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f023 0207 	bic.w	r2, r3, #7
 800658a:	4922      	ldr	r1, [pc, #136]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	4313      	orrs	r3, r2
 8006590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006592:	4b20      	ldr	r3, [pc, #128]	; (8006614 <HAL_RCC_ClockConfig+0x1c0>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0307 	and.w	r3, r3, #7
 800659a:	683a      	ldr	r2, [r7, #0]
 800659c:	429a      	cmp	r2, r3
 800659e:	d001      	beq.n	80065a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e032      	b.n	800660a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0304 	and.w	r3, r3, #4
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d008      	beq.n	80065c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065b0:	4b19      	ldr	r3, [pc, #100]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	4916      	ldr	r1, [pc, #88]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0308 	and.w	r3, r3, #8
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d009      	beq.n	80065e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80065ce:	4b12      	ldr	r3, [pc, #72]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	00db      	lsls	r3, r3, #3
 80065dc:	490e      	ldr	r1, [pc, #56]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065e2:	f000 f821 	bl	8006628 <HAL_RCC_GetSysClockFreq>
 80065e6:	4602      	mov	r2, r0
 80065e8:	4b0b      	ldr	r3, [pc, #44]	; (8006618 <HAL_RCC_ClockConfig+0x1c4>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	091b      	lsrs	r3, r3, #4
 80065ee:	f003 030f 	and.w	r3, r3, #15
 80065f2:	490a      	ldr	r1, [pc, #40]	; (800661c <HAL_RCC_ClockConfig+0x1c8>)
 80065f4:	5ccb      	ldrb	r3, [r1, r3]
 80065f6:	fa22 f303 	lsr.w	r3, r2, r3
 80065fa:	4a09      	ldr	r2, [pc, #36]	; (8006620 <HAL_RCC_ClockConfig+0x1cc>)
 80065fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80065fe:	4b09      	ldr	r3, [pc, #36]	; (8006624 <HAL_RCC_ClockConfig+0x1d0>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4618      	mov	r0, r3
 8006604:	f7fd fccc 	bl	8003fa0 <HAL_InitTick>

  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40022000 	.word	0x40022000
 8006618:	40021000 	.word	0x40021000
 800661c:	0800b8f0 	.word	0x0800b8f0
 8006620:	20000004 	.word	0x20000004
 8006624:	20000008 	.word	0x20000008

08006628 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006628:	b490      	push	{r4, r7}
 800662a:	b08a      	sub	sp, #40	; 0x28
 800662c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800662e:	4b29      	ldr	r3, [pc, #164]	; (80066d4 <HAL_RCC_GetSysClockFreq+0xac>)
 8006630:	1d3c      	adds	r4, r7, #4
 8006632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006634:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006638:	f240 2301 	movw	r3, #513	; 0x201
 800663c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800663e:	2300      	movs	r3, #0
 8006640:	61fb      	str	r3, [r7, #28]
 8006642:	2300      	movs	r3, #0
 8006644:	61bb      	str	r3, [r7, #24]
 8006646:	2300      	movs	r3, #0
 8006648:	627b      	str	r3, [r7, #36]	; 0x24
 800664a:	2300      	movs	r3, #0
 800664c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006652:	4b21      	ldr	r3, [pc, #132]	; (80066d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	f003 030c 	and.w	r3, r3, #12
 800665e:	2b04      	cmp	r3, #4
 8006660:	d002      	beq.n	8006668 <HAL_RCC_GetSysClockFreq+0x40>
 8006662:	2b08      	cmp	r3, #8
 8006664:	d003      	beq.n	800666e <HAL_RCC_GetSysClockFreq+0x46>
 8006666:	e02b      	b.n	80066c0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006668:	4b1c      	ldr	r3, [pc, #112]	; (80066dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800666a:	623b      	str	r3, [r7, #32]
      break;
 800666c:	e02b      	b.n	80066c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	0c9b      	lsrs	r3, r3, #18
 8006672:	f003 030f 	and.w	r3, r3, #15
 8006676:	3328      	adds	r3, #40	; 0x28
 8006678:	443b      	add	r3, r7
 800667a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800667e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d012      	beq.n	80066b0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800668a:	4b13      	ldr	r3, [pc, #76]	; (80066d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	0c5b      	lsrs	r3, r3, #17
 8006690:	f003 0301 	and.w	r3, r3, #1
 8006694:	3328      	adds	r3, #40	; 0x28
 8006696:	443b      	add	r3, r7
 8006698:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800669c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	4a0e      	ldr	r2, [pc, #56]	; (80066dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80066a2:	fb03 f202 	mul.w	r2, r3, r2
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ac:	627b      	str	r3, [r7, #36]	; 0x24
 80066ae:	e004      	b.n	80066ba <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	4a0b      	ldr	r2, [pc, #44]	; (80066e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066b4:	fb02 f303 	mul.w	r3, r2, r3
 80066b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80066ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066bc:	623b      	str	r3, [r7, #32]
      break;
 80066be:	e002      	b.n	80066c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80066c0:	4b08      	ldr	r3, [pc, #32]	; (80066e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80066c2:	623b      	str	r3, [r7, #32]
      break;
 80066c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066c6:	6a3b      	ldr	r3, [r7, #32]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3728      	adds	r7, #40	; 0x28
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc90      	pop	{r4, r7}
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	0800b688 	.word	0x0800b688
 80066d8:	40021000 	.word	0x40021000
 80066dc:	00f42400 	.word	0x00f42400
 80066e0:	003d0900 	.word	0x003d0900
 80066e4:	007a1200 	.word	0x007a1200

080066e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066e8:	b480      	push	{r7}
 80066ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066ec:	4b02      	ldr	r3, [pc, #8]	; (80066f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80066ee:	681b      	ldr	r3, [r3, #0]
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bc80      	pop	{r7}
 80066f6:	4770      	bx	lr
 80066f8:	20000004 	.word	0x20000004

080066fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006700:	f7ff fff2 	bl	80066e8 <HAL_RCC_GetHCLKFreq>
 8006704:	4602      	mov	r2, r0
 8006706:	4b05      	ldr	r3, [pc, #20]	; (800671c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	0a1b      	lsrs	r3, r3, #8
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	4903      	ldr	r1, [pc, #12]	; (8006720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006712:	5ccb      	ldrb	r3, [r1, r3]
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006718:	4618      	mov	r0, r3
 800671a:	bd80      	pop	{r7, pc}
 800671c:	40021000 	.word	0x40021000
 8006720:	0800b900 	.word	0x0800b900

08006724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006728:	f7ff ffde 	bl	80066e8 <HAL_RCC_GetHCLKFreq>
 800672c:	4602      	mov	r2, r0
 800672e:	4b05      	ldr	r3, [pc, #20]	; (8006744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	0adb      	lsrs	r3, r3, #11
 8006734:	f003 0307 	and.w	r3, r3, #7
 8006738:	4903      	ldr	r1, [pc, #12]	; (8006748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800673a:	5ccb      	ldrb	r3, [r1, r3]
 800673c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006740:	4618      	mov	r0, r3
 8006742:	bd80      	pop	{r7, pc}
 8006744:	40021000 	.word	0x40021000
 8006748:	0800b900 	.word	0x0800b900

0800674c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006754:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <RCC_Delay+0x34>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a0a      	ldr	r2, [pc, #40]	; (8006784 <RCC_Delay+0x38>)
 800675a:	fba2 2303 	umull	r2, r3, r2, r3
 800675e:	0a5b      	lsrs	r3, r3, #9
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	fb02 f303 	mul.w	r3, r2, r3
 8006766:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006768:	bf00      	nop
  }
  while (Delay --);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	1e5a      	subs	r2, r3, #1
 800676e:	60fa      	str	r2, [r7, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f9      	bne.n	8006768 <RCC_Delay+0x1c>
}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	bc80      	pop	{r7}
 800677e:	4770      	bx	lr
 8006780:	20000004 	.word	0x20000004
 8006784:	10624dd3 	.word	0x10624dd3

08006788 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	2300      	movs	r3, #0
 8006796:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0301 	and.w	r3, r3, #1
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d07d      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80067a4:	2300      	movs	r3, #0
 80067a6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067a8:	4b4f      	ldr	r3, [pc, #316]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10d      	bne.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067b4:	4b4c      	ldr	r3, [pc, #304]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	4a4b      	ldr	r2, [pc, #300]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067be:	61d3      	str	r3, [r2, #28]
 80067c0:	4b49      	ldr	r3, [pc, #292]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067c2:	69db      	ldr	r3, [r3, #28]
 80067c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067c8:	60bb      	str	r3, [r7, #8]
 80067ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067cc:	2301      	movs	r3, #1
 80067ce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067d0:	4b46      	ldr	r3, [pc, #280]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d118      	bne.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067dc:	4b43      	ldr	r3, [pc, #268]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a42      	ldr	r2, [pc, #264]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067e8:	f7fd fc1c 	bl	8004024 <HAL_GetTick>
 80067ec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ee:	e008      	b.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067f0:	f7fd fc18 	bl	8004024 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b64      	cmp	r3, #100	; 0x64
 80067fc:	d901      	bls.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e06d      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006802:	4b3a      	ldr	r3, [pc, #232]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0f0      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800680e:	4b36      	ldr	r3, [pc, #216]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006816:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d02e      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	429a      	cmp	r2, r3
 800682a:	d027      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800682c:	4b2e      	ldr	r3, [pc, #184]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800682e:	6a1b      	ldr	r3, [r3, #32]
 8006830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006834:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006836:	4b2e      	ldr	r3, [pc, #184]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006838:	2201      	movs	r2, #1
 800683a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800683c:	4b2c      	ldr	r3, [pc, #176]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800683e:	2200      	movs	r2, #0
 8006840:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006842:	4a29      	ldr	r2, [pc, #164]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d014      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006852:	f7fd fbe7 	bl	8004024 <HAL_GetTick>
 8006856:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006858:	e00a      	b.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800685a:	f7fd fbe3 	bl	8004024 <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	f241 3288 	movw	r2, #5000	; 0x1388
 8006868:	4293      	cmp	r3, r2
 800686a:	d901      	bls.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e036      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006870:	4b1d      	ldr	r3, [pc, #116]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006872:	6a1b      	ldr	r3, [r3, #32]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d0ee      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800687c:	4b1a      	ldr	r3, [pc, #104]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	4917      	ldr	r1, [pc, #92]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800688a:	4313      	orrs	r3, r2
 800688c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800688e:	7dfb      	ldrb	r3, [r7, #23]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d105      	bne.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006894:	4b14      	ldr	r3, [pc, #80]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006896:	69db      	ldr	r3, [r3, #28]
 8006898:	4a13      	ldr	r2, [pc, #76]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800689a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800689e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d008      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80068ac:	4b0e      	ldr	r3, [pc, #56]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	490b      	ldr	r1, [pc, #44]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0310 	and.w	r3, r3, #16
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d008      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068ca:	4b07      	ldr	r3, [pc, #28]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	4904      	ldr	r1, [pc, #16]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3718      	adds	r7, #24
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	40021000 	.word	0x40021000
 80068ec:	40007000 	.word	0x40007000
 80068f0:	42420440 	.word	0x42420440

080068f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80068f4:	b590      	push	{r4, r7, lr}
 80068f6:	b08d      	sub	sp, #52	; 0x34
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80068fc:	4b6a      	ldr	r3, [pc, #424]	; (8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 80068fe:	f107 040c 	add.w	r4, r7, #12
 8006902:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006904:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006908:	f240 2301 	movw	r3, #513	; 0x201
 800690c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	627b      	str	r3, [r7, #36]	; 0x24
 8006912:	2300      	movs	r3, #0
 8006914:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006916:	2300      	movs	r3, #0
 8006918:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800691a:	2300      	movs	r3, #0
 800691c:	61fb      	str	r3, [r7, #28]
 800691e:	2300      	movs	r3, #0
 8006920:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	3b01      	subs	r3, #1
 8006926:	2b0f      	cmp	r3, #15
 8006928:	f200 80b3 	bhi.w	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800692c:	a201      	add	r2, pc, #4	; (adr r2, 8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 800692e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006932:	bf00      	nop
 8006934:	08006a13 	.word	0x08006a13
 8006938:	08006a77 	.word	0x08006a77
 800693c:	08006a93 	.word	0x08006a93
 8006940:	08006a03 	.word	0x08006a03
 8006944:	08006a93 	.word	0x08006a93
 8006948:	08006a93 	.word	0x08006a93
 800694c:	08006a93 	.word	0x08006a93
 8006950:	08006a0b 	.word	0x08006a0b
 8006954:	08006a93 	.word	0x08006a93
 8006958:	08006a93 	.word	0x08006a93
 800695c:	08006a93 	.word	0x08006a93
 8006960:	08006a93 	.word	0x08006a93
 8006964:	08006a93 	.word	0x08006a93
 8006968:	08006a93 	.word	0x08006a93
 800696c:	08006a93 	.word	0x08006a93
 8006970:	08006975 	.word	0x08006975
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006974:	4b4d      	ldr	r3, [pc, #308]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800697a:	4b4c      	ldr	r3, [pc, #304]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 8087 	beq.w	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	0c9b      	lsrs	r3, r3, #18
 800698c:	f003 030f 	and.w	r3, r3, #15
 8006990:	3330      	adds	r3, #48	; 0x30
 8006992:	443b      	add	r3, r7
 8006994:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006998:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d017      	beq.n	80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80069a4:	4b41      	ldr	r3, [pc, #260]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	0c5b      	lsrs	r3, r3, #17
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	3330      	adds	r3, #48	; 0x30
 80069b0:	443b      	add	r3, r7
 80069b2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80069b6:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00d      	beq.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80069c2:	4a3b      	ldr	r2, [pc, #236]	; (8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80069c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	fb02 f303 	mul.w	r3, r2, r3
 80069d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069d2:	e004      	b.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	4a37      	ldr	r2, [pc, #220]	; (8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80069d8:	fb02 f303 	mul.w	r3, r2, r3
 80069dc:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80069de:	4b33      	ldr	r3, [pc, #204]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069ea:	d102      	bne.n	80069f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80069ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ee:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80069f0:	e051      	b.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
          frequency = (pllclk * 2) / 3;
 80069f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f4:	005b      	lsls	r3, r3, #1
 80069f6:	4a30      	ldr	r2, [pc, #192]	; (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80069f8:	fba2 2303 	umull	r2, r3, r2, r3
 80069fc:	085b      	lsrs	r3, r3, #1
 80069fe:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006a00:	e049      	b.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006a02:	f7ff fe11 	bl	8006628 <HAL_RCC_GetSysClockFreq>
 8006a06:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006a08:	e048      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006a0a:	f7ff fe0d 	bl	8006628 <HAL_RCC_GetSysClockFreq>
 8006a0e:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006a10:	e044      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8006a12:	4b26      	ldr	r3, [pc, #152]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a22:	d108      	bne.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8006a2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a32:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a34:	e01e      	b.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a40:	d109      	bne.n	8006a56 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8006a42:	4b1a      	ldr	r3, [pc, #104]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d003      	beq.n	8006a56 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8006a4e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006a52:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a54:	e00e      	b.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a60:	d11b      	bne.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8006a62:	4b12      	ldr	r3, [pc, #72]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d015      	beq.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
      {
        frequency = HSE_VALUE / 128U;
 8006a6e:	4b13      	ldr	r3, [pc, #76]	; (8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8006a70:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8006a72:	e012      	b.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8006a74:	e011      	b.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006a76:	f7ff fe55 	bl	8006724 <HAL_RCC_GetPCLK2Freq>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	4b0b      	ldr	r3, [pc, #44]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	0b9b      	lsrs	r3, r3, #14
 8006a82:	f003 0303 	and.w	r3, r3, #3
 8006a86:	3301      	adds	r3, #1
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a8e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006a90:	e004      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
    }
    default:
    {
      break;
 8006a92:	bf00      	nop
 8006a94:	e002      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      break;
 8006a96:	bf00      	nop
 8006a98:	e000      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      break;
 8006a9a:	bf00      	nop
    }
  }
  return (frequency);
 8006a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3734      	adds	r7, #52	; 0x34
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd90      	pop	{r4, r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	0800b698 	.word	0x0800b698
 8006aac:	40021000 	.word	0x40021000
 8006ab0:	00f42400 	.word	0x00f42400
 8006ab4:	003d0900 	.word	0x003d0900
 8006ab8:	aaaaaaab 	.word	0xaaaaaaab
 8006abc:	0001e848 	.word	0x0001e848

08006ac0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d101      	bne.n	8006ad6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e084      	b.n	8006be0 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	7c5b      	ldrb	r3, [r3, #17]
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d105      	bne.n	8006aec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f7fc ffe0 	bl	8003aac <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2202      	movs	r2, #2
 8006af0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f9c8 	bl	8006e88 <HAL_RTC_WaitForSynchro>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d004      	beq.n	8006b08 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2204      	movs	r2, #4
 8006b02:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e06b      	b.n	8006be0 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 fa81 	bl	8007010 <RTC_EnterInitMode>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d004      	beq.n	8006b1e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2204      	movs	r2, #4
 8006b18:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e060      	b.n	8006be0 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 0207 	bic.w	r2, r2, #7
 8006b2c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d005      	beq.n	8006b42 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8006b36:	4b2c      	ldr	r3, [pc, #176]	; (8006be8 <HAL_RTC_Init+0x128>)
 8006b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b3a:	4a2b      	ldr	r2, [pc, #172]	; (8006be8 <HAL_RTC_Init+0x128>)
 8006b3c:	f023 0301 	bic.w	r3, r3, #1
 8006b40:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006b42:	4b29      	ldr	r3, [pc, #164]	; (8006be8 <HAL_RTC_Init+0x128>)
 8006b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b46:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	4926      	ldr	r1, [pc, #152]	; (8006be8 <HAL_RTC_Init+0x128>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b5c:	d003      	beq.n	8006b66 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	e00e      	b.n	8006b84 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8006b66:	2001      	movs	r0, #1
 8006b68:	f7ff fec4 	bl	80068f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b6c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d104      	bne.n	8006b7e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2204      	movs	r2, #4
 8006b78:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e030      	b.n	8006be0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	3b01      	subs	r3, #1
 8006b82:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f023 010f 	bic.w	r1, r3, #15
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	0c1a      	lsrs	r2, r3, #16
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	430a      	orrs	r2, r1
 8006b98:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	0c1b      	lsrs	r3, r3, #16
 8006ba2:	041b      	lsls	r3, r3, #16
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	b291      	uxth	r1, r2
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6812      	ldr	r2, [r2, #0]
 8006bac:	430b      	orrs	r3, r1
 8006bae:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 fa55 	bl	8007060 <RTC_ExitInitMode>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d004      	beq.n	8006bc6 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2204      	movs	r2, #4
 8006bc0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e00c      	b.n	8006be0 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006bde:	2300      	movs	r3, #0
  }
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	40006c00 	.word	0x40006c00

08006bec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006bec:	b590      	push	{r4, r7, lr}
 8006bee:	b087      	sub	sp, #28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	617b      	str	r3, [r7, #20]
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <HAL_RTC_SetTime+0x20>
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e080      	b.n	8006d12 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	7c1b      	ldrb	r3, [r3, #16]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d101      	bne.n	8006c1c <HAL_RTC_SetTime+0x30>
 8006c18:	2302      	movs	r3, #2
 8006c1a:	e07a      	b.n	8006d12 <HAL_RTC_SetTime+0x126>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2202      	movs	r2, #2
 8006c26:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d113      	bne.n	8006c56 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	461a      	mov	r2, r3
 8006c34:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006c38:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	785b      	ldrb	r3, [r3, #1]
 8006c40:	4619      	mov	r1, r3
 8006c42:	460b      	mov	r3, r1
 8006c44:	011b      	lsls	r3, r3, #4
 8006c46:	1a5b      	subs	r3, r3, r1
 8006c48:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006c4a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006c50:	4413      	add	r3, r2
 8006c52:	617b      	str	r3, [r7, #20]
 8006c54:	e01e      	b.n	8006c94 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f000 fa28 	bl	80070b0 <RTC_Bcd2ToByte>
 8006c60:	4603      	mov	r3, r0
 8006c62:	461a      	mov	r2, r3
 8006c64:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006c68:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	785b      	ldrb	r3, [r3, #1]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fa1d 	bl	80070b0 <RTC_Bcd2ToByte>
 8006c76:	4603      	mov	r3, r0
 8006c78:	461a      	mov	r2, r3
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	1a9b      	subs	r3, r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006c82:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	789b      	ldrb	r3, [r3, #2]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f000 fa11 	bl	80070b0 <RTC_Bcd2ToByte>
 8006c8e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006c90:	4423      	add	r3, r4
 8006c92:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006c94:	6979      	ldr	r1, [r7, #20]
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f000 f953 	bl	8006f42 <RTC_WriteTimeCounter>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d007      	beq.n	8006cb2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2204      	movs	r2, #4
 8006ca6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2200      	movs	r2, #0
 8006cac:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e02f      	b.n	8006d12 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f022 0205 	bic.w	r2, r2, #5
 8006cc0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f000 f964 	bl	8006f90 <RTC_ReadAlarmCounter>
 8006cc8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cd0:	d018      	beq.n	8006d04 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d214      	bcs.n	8006d04 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006ce0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006ce4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006ce6:	6939      	ldr	r1, [r7, #16]
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f000 f96a 	bl	8006fc2 <RTC_WriteAlarmCounter>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d007      	beq.n	8006d04 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2204      	movs	r2, #4
 8006cf8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e006      	b.n	8006d12 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2201      	movs	r2, #1
 8006d08:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006d10:	2300      	movs	r3, #0
  }
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	371c      	adds	r7, #28
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd90      	pop	{r4, r7, pc}
	...

08006d1c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b088      	sub	sp, #32
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61fb      	str	r3, [r7, #28]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	61bb      	str	r3, [r7, #24]
 8006d30:	2300      	movs	r3, #0
 8006d32:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d002      	beq.n	8006d40 <HAL_RTC_SetDate+0x24>
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d101      	bne.n	8006d44 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e097      	b.n	8006e74 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	7c1b      	ldrb	r3, [r3, #16]
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d101      	bne.n	8006d50 <HAL_RTC_SetDate+0x34>
 8006d4c:	2302      	movs	r3, #2
 8006d4e:	e091      	b.n	8006e74 <HAL_RTC_SetDate+0x158>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2201      	movs	r2, #1
 8006d54:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2202      	movs	r2, #2
 8006d5a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d10c      	bne.n	8006d7c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	78da      	ldrb	r2, [r3, #3]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	785a      	ldrb	r2, [r3, #1]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	789a      	ldrb	r2, [r3, #2]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	739a      	strb	r2, [r3, #14]
 8006d7a:	e01a      	b.n	8006db2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	78db      	ldrb	r3, [r3, #3]
 8006d80:	4618      	mov	r0, r3
 8006d82:	f000 f995 	bl	80070b0 <RTC_Bcd2ToByte>
 8006d86:	4603      	mov	r3, r0
 8006d88:	461a      	mov	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	785b      	ldrb	r3, [r3, #1]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 f98c 	bl	80070b0 <RTC_Bcd2ToByte>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	789b      	ldrb	r3, [r3, #2]
 8006da4:	4618      	mov	r0, r3
 8006da6:	f000 f983 	bl	80070b0 <RTC_Bcd2ToByte>
 8006daa:	4603      	mov	r3, r0
 8006dac:	461a      	mov	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	7bdb      	ldrb	r3, [r3, #15]
 8006db6:	4618      	mov	r0, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	7b59      	ldrb	r1, [r3, #13]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	7b9b      	ldrb	r3, [r3, #14]
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	f000 f993 	bl	80070ec <RTC_WeekDayNum>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	461a      	mov	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	7b1a      	ldrb	r2, [r3, #12]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 f883 	bl	8006ee2 <RTC_ReadTimeCounter>
 8006ddc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	4a26      	ldr	r2, [pc, #152]	; (8006e7c <HAL_RTC_SetDate+0x160>)
 8006de2:	fba2 2303 	umull	r2, r3, r2, r3
 8006de6:	0adb      	lsrs	r3, r3, #11
 8006de8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	2b18      	cmp	r3, #24
 8006dee:	d93a      	bls.n	8006e66 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	4a23      	ldr	r2, [pc, #140]	; (8006e80 <HAL_RTC_SetDate+0x164>)
 8006df4:	fba2 2303 	umull	r2, r3, r2, r3
 8006df8:	091b      	lsrs	r3, r3, #4
 8006dfa:	4a22      	ldr	r2, [pc, #136]	; (8006e84 <HAL_RTC_SetDate+0x168>)
 8006dfc:	fb02 f303 	mul.w	r3, r2, r3
 8006e00:	69fa      	ldr	r2, [r7, #28]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006e06:	69f9      	ldr	r1, [r7, #28]
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 f89a 	bl	8006f42 <RTC_WriteTimeCounter>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d007      	beq.n	8006e24 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2204      	movs	r2, #4
 8006e18:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e027      	b.n	8006e74 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f000 f8b3 	bl	8006f90 <RTC_ReadAlarmCounter>
 8006e2a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e32:	d018      	beq.n	8006e66 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8006e34:	69ba      	ldr	r2, [r7, #24]
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d214      	bcs.n	8006e66 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006e42:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006e46:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006e48:	69b9      	ldr	r1, [r7, #24]
 8006e4a:	68f8      	ldr	r0, [r7, #12]
 8006e4c:	f000 f8b9 	bl	8006fc2 <RTC_WriteAlarmCounter>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d007      	beq.n	8006e66 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2204      	movs	r2, #4
 8006e5a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e006      	b.n	8006e74 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3720      	adds	r7, #32
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	91a2b3c5 	.word	0x91a2b3c5
 8006e80:	aaaaaaab 	.word	0xaaaaaaab
 8006e84:	00015180 	.word	0x00015180

08006e88 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e01d      	b.n	8006eda <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0208 	bic.w	r2, r2, #8
 8006eac:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006eae:	f7fd f8b9 	bl	8004024 <HAL_GetTick>
 8006eb2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006eb4:	e009      	b.n	8006eca <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006eb6:	f7fd f8b5 	bl	8004024 <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ec4:	d901      	bls.n	8006eca <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	e007      	b.n	8006eda <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	f003 0308 	and.w	r3, r3, #8
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d0ee      	beq.n	8006eb6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b087      	sub	sp, #28
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	827b      	strh	r3, [r7, #18]
 8006eee:	2300      	movs	r3, #0
 8006ef0:	823b      	strh	r3, [r7, #16]
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69db      	ldr	r3, [r3, #28]
 8006f08:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8006f12:	8a7a      	ldrh	r2, [r7, #18]
 8006f14:	8a3b      	ldrh	r3, [r7, #16]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d008      	beq.n	8006f2c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8006f1a:	8a3b      	ldrh	r3, [r7, #16]
 8006f1c:	041a      	lsls	r2, r3, #16
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	69db      	ldr	r3, [r3, #28]
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	4313      	orrs	r3, r2
 8006f28:	617b      	str	r3, [r7, #20]
 8006f2a:	e004      	b.n	8006f36 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8006f2c:	8a7b      	ldrh	r3, [r7, #18]
 8006f2e:	041a      	lsls	r2, r3, #16
 8006f30:	89fb      	ldrh	r3, [r7, #14]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006f36:	697b      	ldr	r3, [r7, #20]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	371c      	adds	r7, #28
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bc80      	pop	{r7}
 8006f40:	4770      	bx	lr

08006f42 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b084      	sub	sp, #16
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
 8006f4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f85d 	bl	8007010 <RTC_EnterInitMode>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	73fb      	strb	r3, [r7, #15]
 8006f60:	e011      	b.n	8006f86 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	683a      	ldr	r2, [r7, #0]
 8006f68:	0c12      	lsrs	r2, r2, #16
 8006f6a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	b292      	uxth	r2, r2
 8006f74:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f872 	bl	8007060 <RTC_ExitInitMode>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	81fb      	strh	r3, [r7, #14]
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fae:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8006fb0:	89fb      	ldrh	r3, [r7, #14]
 8006fb2:	041a      	lsls	r2, r3, #16
 8006fb4:	89bb      	ldrh	r3, [r7, #12]
 8006fb6:	4313      	orrs	r3, r2
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3714      	adds	r7, #20
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bc80      	pop	{r7}
 8006fc0:	4770      	bx	lr

08006fc2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b084      	sub	sp, #16
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
 8006fca:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f81d 	bl	8007010 <RTC_EnterInitMode>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d002      	beq.n	8006fe2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	73fb      	strb	r3, [r7, #15]
 8006fe0:	e011      	b.n	8007006 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	0c12      	lsrs	r2, r2, #16
 8006fea:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	683a      	ldr	r2, [r7, #0]
 8006ff2:	b292      	uxth	r2, r2
 8006ff4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f832 	bl	8007060 <RTC_ExitInitMode>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007006:	7bfb      	ldrb	r3, [r7, #15]
}
 8007008:	4618      	mov	r0, r3
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007018:	2300      	movs	r3, #0
 800701a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800701c:	f7fd f802 	bl	8004024 <HAL_GetTick>
 8007020:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007022:	e009      	b.n	8007038 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007024:	f7fc fffe 	bl	8004024 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007032:	d901      	bls.n	8007038 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8007034:	2303      	movs	r3, #3
 8007036:	e00f      	b.n	8007058 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f003 0320 	and.w	r3, r3, #32
 8007042:	2b00      	cmp	r3, #0
 8007044:	d0ee      	beq.n	8007024 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f042 0210 	orr.w	r2, r2, #16
 8007054:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8007056:	2300      	movs	r3, #0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3710      	adds	r7, #16
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007068:	2300      	movs	r3, #0
 800706a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0210 	bic.w	r2, r2, #16
 800707a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800707c:	f7fc ffd2 	bl	8004024 <HAL_GetTick>
 8007080:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007082:	e009      	b.n	8007098 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007084:	f7fc ffce 	bl	8004024 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007092:	d901      	bls.n	8007098 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8007094:	2303      	movs	r3, #3
 8007096:	e007      	b.n	80070a8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	f003 0320 	and.w	r3, r3, #32
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d0ee      	beq.n	8007084 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80070ba:	2300      	movs	r3, #0
 80070bc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80070be:	79fb      	ldrb	r3, [r7, #7]
 80070c0:	091b      	lsrs	r3, r3, #4
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	461a      	mov	r2, r3
 80070c6:	4613      	mov	r3, r2
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	4413      	add	r3, r2
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80070d0:	79fb      	ldrb	r3, [r7, #7]
 80070d2:	f003 030f 	and.w	r3, r3, #15
 80070d6:	b2da      	uxtb	r2, r3
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	4413      	add	r3, r2
 80070de:	b2db      	uxtb	r3, r3
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bc80      	pop	{r7}
 80070e8:	4770      	bx	lr
	...

080070ec <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	460b      	mov	r3, r1
 80070f6:	70fb      	strb	r3, [r7, #3]
 80070f8:	4613      	mov	r3, r2
 80070fa:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80070fc:	2300      	movs	r3, #0
 80070fe:	60bb      	str	r3, [r7, #8]
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800710a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800710c:	78fb      	ldrb	r3, [r7, #3]
 800710e:	2b02      	cmp	r3, #2
 8007110:	d82d      	bhi.n	800716e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8007112:	78fa      	ldrb	r2, [r7, #3]
 8007114:	4613      	mov	r3, r2
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	4413      	add	r3, r2
 800711a:	00db      	lsls	r3, r3, #3
 800711c:	1a9b      	subs	r3, r3, r2
 800711e:	4a2c      	ldr	r2, [pc, #176]	; (80071d0 <RTC_WeekDayNum+0xe4>)
 8007120:	fba2 2303 	umull	r2, r3, r2, r3
 8007124:	085a      	lsrs	r2, r3, #1
 8007126:	78bb      	ldrb	r3, [r7, #2]
 8007128:	441a      	add	r2, r3
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	441a      	add	r2, r3
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	3b01      	subs	r3, #1
 8007132:	089b      	lsrs	r3, r3, #2
 8007134:	441a      	add	r2, r3
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	3b01      	subs	r3, #1
 800713a:	4926      	ldr	r1, [pc, #152]	; (80071d4 <RTC_WeekDayNum+0xe8>)
 800713c:	fba1 1303 	umull	r1, r3, r1, r3
 8007140:	095b      	lsrs	r3, r3, #5
 8007142:	1ad2      	subs	r2, r2, r3
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	3b01      	subs	r3, #1
 8007148:	4922      	ldr	r1, [pc, #136]	; (80071d4 <RTC_WeekDayNum+0xe8>)
 800714a:	fba1 1303 	umull	r1, r3, r1, r3
 800714e:	09db      	lsrs	r3, r3, #7
 8007150:	4413      	add	r3, r2
 8007152:	1d1a      	adds	r2, r3, #4
 8007154:	4b20      	ldr	r3, [pc, #128]	; (80071d8 <RTC_WeekDayNum+0xec>)
 8007156:	fba3 1302 	umull	r1, r3, r3, r2
 800715a:	1ad1      	subs	r1, r2, r3
 800715c:	0849      	lsrs	r1, r1, #1
 800715e:	440b      	add	r3, r1
 8007160:	0899      	lsrs	r1, r3, #2
 8007162:	460b      	mov	r3, r1
 8007164:	00db      	lsls	r3, r3, #3
 8007166:	1a5b      	subs	r3, r3, r1
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	e029      	b.n	80071c2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800716e:	78fa      	ldrb	r2, [r7, #3]
 8007170:	4613      	mov	r3, r2
 8007172:	005b      	lsls	r3, r3, #1
 8007174:	4413      	add	r3, r2
 8007176:	00db      	lsls	r3, r3, #3
 8007178:	1a9b      	subs	r3, r3, r2
 800717a:	4a15      	ldr	r2, [pc, #84]	; (80071d0 <RTC_WeekDayNum+0xe4>)
 800717c:	fba2 2303 	umull	r2, r3, r2, r3
 8007180:	085a      	lsrs	r2, r3, #1
 8007182:	78bb      	ldrb	r3, [r7, #2]
 8007184:	441a      	add	r2, r3
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	441a      	add	r2, r3
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	089b      	lsrs	r3, r3, #2
 800718e:	441a      	add	r2, r3
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4910      	ldr	r1, [pc, #64]	; (80071d4 <RTC_WeekDayNum+0xe8>)
 8007194:	fba1 1303 	umull	r1, r3, r1, r3
 8007198:	095b      	lsrs	r3, r3, #5
 800719a:	1ad2      	subs	r2, r2, r3
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	490d      	ldr	r1, [pc, #52]	; (80071d4 <RTC_WeekDayNum+0xe8>)
 80071a0:	fba1 1303 	umull	r1, r3, r1, r3
 80071a4:	09db      	lsrs	r3, r3, #7
 80071a6:	4413      	add	r3, r2
 80071a8:	1c9a      	adds	r2, r3, #2
 80071aa:	4b0b      	ldr	r3, [pc, #44]	; (80071d8 <RTC_WeekDayNum+0xec>)
 80071ac:	fba3 1302 	umull	r1, r3, r3, r2
 80071b0:	1ad1      	subs	r1, r2, r3
 80071b2:	0849      	lsrs	r1, r1, #1
 80071b4:	440b      	add	r3, r1
 80071b6:	0899      	lsrs	r1, r3, #2
 80071b8:	460b      	mov	r3, r1
 80071ba:	00db      	lsls	r3, r3, #3
 80071bc:	1a5b      	subs	r3, r3, r1
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	b2db      	uxtb	r3, r3
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3714      	adds	r7, #20
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bc80      	pop	{r7}
 80071ce:	4770      	bx	lr
 80071d0:	38e38e39 	.word	0x38e38e39
 80071d4:	51eb851f 	.word	0x51eb851f
 80071d8:	24924925 	.word	0x24924925

080071dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d101      	bne.n	80071ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e076      	b.n	80072dc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d108      	bne.n	8007208 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071fe:	d009      	beq.n	8007214 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	61da      	str	r2, [r3, #28]
 8007206:	e005      	b.n	8007214 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d106      	bne.n	8007234 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f7fc fc60 	bl	8003af4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2202      	movs	r2, #2
 8007238:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800724a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800725c:	431a      	orrs	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007266:	431a      	orrs	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	f003 0302 	and.w	r3, r3, #2
 8007270:	431a      	orrs	r2, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	431a      	orrs	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007284:	431a      	orrs	r2, r3
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800728e:	431a      	orrs	r2, r3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007298:	ea42 0103 	orr.w	r1, r2, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	430a      	orrs	r2, r1
 80072aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	699b      	ldr	r3, [r3, #24]
 80072b0:	0c1a      	lsrs	r2, r3, #16
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f002 0204 	and.w	r2, r2, #4
 80072ba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	69da      	ldr	r2, [r3, #28]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d101      	bne.n	80072f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e093      	b.n	8007420 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b00      	cmp	r3, #0
 8007302:	d106      	bne.n	8007312 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7fc fc77 	bl	8003c00 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2202      	movs	r2, #2
 8007316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	6812      	ldr	r2, [r2, #0]
 8007324:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007328:	f023 0307 	bic.w	r3, r3, #7
 800732c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	3304      	adds	r3, #4
 8007336:	4619      	mov	r1, r3
 8007338:	4610      	mov	r0, r2
 800733a:	f000 fa59 	bl	80077f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	697a      	ldr	r2, [r7, #20]
 800735c:	4313      	orrs	r3, r2
 800735e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007366:	f023 0303 	bic.w	r3, r3, #3
 800736a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	689a      	ldr	r2, [r3, #8]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	021b      	lsls	r3, r3, #8
 8007376:	4313      	orrs	r3, r2
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	4313      	orrs	r3, r2
 800737c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007384:	f023 030c 	bic.w	r3, r3, #12
 8007388:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007390:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007394:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68da      	ldr	r2, [r3, #12]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	021b      	lsls	r3, r3, #8
 80073a0:	4313      	orrs	r3, r2
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	011a      	lsls	r2, r3, #4
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	031b      	lsls	r3, r3, #12
 80073b4:	4313      	orrs	r3, r2
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80073c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	695b      	ldr	r3, [r3, #20]
 80073cc:	011b      	lsls	r3, r3, #4
 80073ce:	4313      	orrs	r3, r2
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	693a      	ldr	r2, [r7, #16]
 80073e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2201      	movs	r2, #1
 800741a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3718      	adds	r7, #24
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007438:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007440:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007448:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007450:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d110      	bne.n	800747a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007458:	7bfb      	ldrb	r3, [r7, #15]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d102      	bne.n	8007464 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800745e:	7b7b      	ldrb	r3, [r7, #13]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d001      	beq.n	8007468 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	e089      	b.n	800757c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2202      	movs	r2, #2
 8007474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007478:	e031      	b.n	80074de <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b04      	cmp	r3, #4
 800747e:	d110      	bne.n	80074a2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007480:	7bbb      	ldrb	r3, [r7, #14]
 8007482:	2b01      	cmp	r3, #1
 8007484:	d102      	bne.n	800748c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007486:	7b3b      	ldrb	r3, [r7, #12]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d001      	beq.n	8007490 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e075      	b.n	800757c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2202      	movs	r2, #2
 800749c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074a0:	e01d      	b.n	80074de <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074a2:	7bfb      	ldrb	r3, [r7, #15]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d108      	bne.n	80074ba <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80074a8:	7bbb      	ldrb	r3, [r7, #14]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d105      	bne.n	80074ba <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074ae:	7b7b      	ldrb	r3, [r7, #13]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d102      	bne.n	80074ba <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80074b4:	7b3b      	ldrb	r3, [r7, #12]
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d001      	beq.n	80074be <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e05e      	b.n	800757c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2202      	movs	r2, #2
 80074c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2202      	movs	r2, #2
 80074ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2202      	movs	r2, #2
 80074d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2202      	movs	r2, #2
 80074da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d003      	beq.n	80074ec <HAL_TIM_Encoder_Start_IT+0xc4>
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	2b04      	cmp	r3, #4
 80074e8:	d010      	beq.n	800750c <HAL_TIM_Encoder_Start_IT+0xe4>
 80074ea:	e01f      	b.n	800752c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2201      	movs	r2, #1
 80074f2:	2100      	movs	r1, #0
 80074f4:	4618      	mov	r0, r3
 80074f6:	f000 f9f5 	bl	80078e4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68da      	ldr	r2, [r3, #12]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f042 0202 	orr.w	r2, r2, #2
 8007508:	60da      	str	r2, [r3, #12]
      break;
 800750a:	e02e      	b.n	800756a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2201      	movs	r2, #1
 8007512:	2104      	movs	r1, #4
 8007514:	4618      	mov	r0, r3
 8007516:	f000 f9e5 	bl	80078e4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f042 0204 	orr.w	r2, r2, #4
 8007528:	60da      	str	r2, [r3, #12]
      break;
 800752a:	e01e      	b.n	800756a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2201      	movs	r2, #1
 8007532:	2100      	movs	r1, #0
 8007534:	4618      	mov	r0, r3
 8007536:	f000 f9d5 	bl	80078e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2201      	movs	r2, #1
 8007540:	2104      	movs	r1, #4
 8007542:	4618      	mov	r0, r3
 8007544:	f000 f9ce 	bl	80078e4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	68da      	ldr	r2, [r3, #12]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f042 0202 	orr.w	r2, r2, #2
 8007556:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68da      	ldr	r2, [r3, #12]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f042 0204 	orr.w	r2, r2, #4
 8007566:	60da      	str	r2, [r3, #12]
      break;
 8007568:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f042 0201 	orr.w	r2, r2, #1
 8007578:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	f003 0302 	and.w	r3, r3, #2
 8007596:	2b02      	cmp	r3, #2
 8007598:	d122      	bne.n	80075e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f003 0302 	and.w	r3, r3, #2
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d11b      	bne.n	80075e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f06f 0202 	mvn.w	r2, #2
 80075b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	699b      	ldr	r3, [r3, #24]
 80075be:	f003 0303 	and.w	r3, r3, #3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d003      	beq.n	80075ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 f8f6 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 80075cc:	e005      	b.n	80075da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f8e9 	bl	80077a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f8f8 	bl	80077ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	f003 0304 	and.w	r3, r3, #4
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	d122      	bne.n	8007634 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	f003 0304 	and.w	r3, r3, #4
 80075f8:	2b04      	cmp	r3, #4
 80075fa:	d11b      	bne.n	8007634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f06f 0204 	mvn.w	r2, #4
 8007604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2202      	movs	r2, #2
 800760a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	699b      	ldr	r3, [r3, #24]
 8007612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007616:	2b00      	cmp	r3, #0
 8007618:	d003      	beq.n	8007622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f8cc 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 8007620:	e005      	b.n	800762e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 f8bf 	bl	80077a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f8ce 	bl	80077ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	f003 0308 	and.w	r3, r3, #8
 800763e:	2b08      	cmp	r3, #8
 8007640:	d122      	bne.n	8007688 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	f003 0308 	and.w	r3, r3, #8
 800764c:	2b08      	cmp	r3, #8
 800764e:	d11b      	bne.n	8007688 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f06f 0208 	mvn.w	r2, #8
 8007658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2204      	movs	r2, #4
 800765e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	f003 0303 	and.w	r3, r3, #3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f8a2 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 8007674:	e005      	b.n	8007682 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f895 	bl	80077a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f8a4 	bl	80077ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	f003 0310 	and.w	r3, r3, #16
 8007692:	2b10      	cmp	r3, #16
 8007694:	d122      	bne.n	80076dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	f003 0310 	and.w	r3, r3, #16
 80076a0:	2b10      	cmp	r3, #16
 80076a2:	d11b      	bne.n	80076dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f06f 0210 	mvn.w	r2, #16
 80076ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2208      	movs	r2, #8
 80076b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f878 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 80076c8:	e005      	b.n	80076d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 f86b 	bl	80077a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 f87a 	bl	80077ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d10e      	bne.n	8007708 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	f003 0301 	and.w	r3, r3, #1
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d107      	bne.n	8007708 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f06f 0201 	mvn.w	r2, #1
 8007700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 f846 	bl	8007794 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007712:	2b80      	cmp	r3, #128	; 0x80
 8007714:	d10e      	bne.n	8007734 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007720:	2b80      	cmp	r3, #128	; 0x80
 8007722:	d107      	bne.n	8007734 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800772c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 f971 	bl	8007a16 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800773e:	2b40      	cmp	r3, #64	; 0x40
 8007740:	d10e      	bne.n	8007760 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800774c:	2b40      	cmp	r3, #64	; 0x40
 800774e:	d107      	bne.n	8007760 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f83e 	bl	80077dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	f003 0320 	and.w	r3, r3, #32
 800776a:	2b20      	cmp	r3, #32
 800776c:	d10e      	bne.n	800778c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b20      	cmp	r3, #32
 800777a:	d107      	bne.n	800778c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f06f 0220 	mvn.w	r2, #32
 8007784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f93c 	bl	8007a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800778c:	bf00      	nop
 800778e:	3708      	adds	r7, #8
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bc80      	pop	{r7}
 80077a4:	4770      	bx	lr

080077a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bc80      	pop	{r7}
 80077b6:	4770      	bx	lr

080077b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bc80      	pop	{r7}
 80077c8:	4770      	bx	lr

080077ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b083      	sub	sp, #12
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077d2:	bf00      	nop
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bc80      	pop	{r7}
 80077da:	4770      	bx	lr

080077dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bc80      	pop	{r7}
 80077ec:	4770      	bx	lr
	...

080077f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a33      	ldr	r2, [pc, #204]	; (80078d0 <TIM_Base_SetConfig+0xe0>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d013      	beq.n	8007830 <TIM_Base_SetConfig+0x40>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a32      	ldr	r2, [pc, #200]	; (80078d4 <TIM_Base_SetConfig+0xe4>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d00f      	beq.n	8007830 <TIM_Base_SetConfig+0x40>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007816:	d00b      	beq.n	8007830 <TIM_Base_SetConfig+0x40>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a2f      	ldr	r2, [pc, #188]	; (80078d8 <TIM_Base_SetConfig+0xe8>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d007      	beq.n	8007830 <TIM_Base_SetConfig+0x40>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a2e      	ldr	r2, [pc, #184]	; (80078dc <TIM_Base_SetConfig+0xec>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d003      	beq.n	8007830 <TIM_Base_SetConfig+0x40>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a2d      	ldr	r2, [pc, #180]	; (80078e0 <TIM_Base_SetConfig+0xf0>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d108      	bne.n	8007842 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	4313      	orrs	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a22      	ldr	r2, [pc, #136]	; (80078d0 <TIM_Base_SetConfig+0xe0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d013      	beq.n	8007872 <TIM_Base_SetConfig+0x82>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a21      	ldr	r2, [pc, #132]	; (80078d4 <TIM_Base_SetConfig+0xe4>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d00f      	beq.n	8007872 <TIM_Base_SetConfig+0x82>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007858:	d00b      	beq.n	8007872 <TIM_Base_SetConfig+0x82>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a1e      	ldr	r2, [pc, #120]	; (80078d8 <TIM_Base_SetConfig+0xe8>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d007      	beq.n	8007872 <TIM_Base_SetConfig+0x82>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a1d      	ldr	r2, [pc, #116]	; (80078dc <TIM_Base_SetConfig+0xec>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d003      	beq.n	8007872 <TIM_Base_SetConfig+0x82>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a1c      	ldr	r2, [pc, #112]	; (80078e0 <TIM_Base_SetConfig+0xf0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d108      	bne.n	8007884 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	4313      	orrs	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	4313      	orrs	r3, r2
 8007890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	689a      	ldr	r2, [r3, #8]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a09      	ldr	r2, [pc, #36]	; (80078d0 <TIM_Base_SetConfig+0xe0>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d003      	beq.n	80078b8 <TIM_Base_SetConfig+0xc8>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a08      	ldr	r2, [pc, #32]	; (80078d4 <TIM_Base_SetConfig+0xe4>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d103      	bne.n	80078c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	615a      	str	r2, [r3, #20]
}
 80078c6:	bf00      	nop
 80078c8:	3714      	adds	r7, #20
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bc80      	pop	{r7}
 80078ce:	4770      	bx	lr
 80078d0:	40012c00 	.word	0x40012c00
 80078d4:	40013400 	.word	0x40013400
 80078d8:	40000400 	.word	0x40000400
 80078dc:	40000800 	.word	0x40000800
 80078e0:	40000c00 	.word	0x40000c00

080078e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	f003 031f 	and.w	r3, r3, #31
 80078f6:	2201      	movs	r2, #1
 80078f8:	fa02 f303 	lsl.w	r3, r2, r3
 80078fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6a1a      	ldr	r2, [r3, #32]
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	43db      	mvns	r3, r3
 8007906:	401a      	ands	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6a1a      	ldr	r2, [r3, #32]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	f003 031f 	and.w	r3, r3, #31
 8007916:	6879      	ldr	r1, [r7, #4]
 8007918:	fa01 f303 	lsl.w	r3, r1, r3
 800791c:	431a      	orrs	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	621a      	str	r2, [r3, #32]
}
 8007922:	bf00      	nop
 8007924:	371c      	adds	r7, #28
 8007926:	46bd      	mov	sp, r7
 8007928:	bc80      	pop	{r7}
 800792a:	4770      	bx	lr

0800792c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800792c:	b480      	push	{r7}
 800792e:	b085      	sub	sp, #20
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800793c:	2b01      	cmp	r3, #1
 800793e:	d101      	bne.n	8007944 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007940:	2302      	movs	r3, #2
 8007942:	e050      	b.n	80079e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2202      	movs	r2, #2
 8007950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800796a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a1b      	ldr	r2, [pc, #108]	; (80079f0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d018      	beq.n	80079ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a19      	ldr	r2, [pc, #100]	; (80079f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d013      	beq.n	80079ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800799a:	d00e      	beq.n	80079ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a15      	ldr	r2, [pc, #84]	; (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d009      	beq.n	80079ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a14      	ldr	r2, [pc, #80]	; (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d004      	beq.n	80079ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a12      	ldr	r2, [pc, #72]	; (8007a00 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d10c      	bne.n	80079d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bc80      	pop	{r7}
 80079ee:	4770      	bx	lr
 80079f0:	40012c00 	.word	0x40012c00
 80079f4:	40013400 	.word	0x40013400
 80079f8:	40000400 	.word	0x40000400
 80079fc:	40000800 	.word	0x40000800
 8007a00:	40000c00 	.word	0x40000c00

08007a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bc80      	pop	{r7}
 8007a14:	4770      	bx	lr

08007a16 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b083      	sub	sp, #12
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a1e:	bf00      	nop
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bc80      	pop	{r7}
 8007a26:	4770      	bx	lr

08007a28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e03f      	b.n	8007aba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d106      	bne.n	8007a54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f7fc f976 	bl	8003d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2224      	movs	r2, #36	; 0x24
 8007a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68da      	ldr	r2, [r3, #12]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f829 	bl	8007ac4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	691a      	ldr	r2, [r3, #16]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	695a      	ldr	r2, [r3, #20]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68da      	ldr	r2, [r3, #12]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007aa0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2220      	movs	r2, #32
 8007aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
	...

08007ac4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68da      	ldr	r2, [r3, #12]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	430a      	orrs	r2, r1
 8007ae0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689a      	ldr	r2, [r3, #8]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	431a      	orrs	r2, r3
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	695b      	ldr	r3, [r3, #20]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007afe:	f023 030c 	bic.w	r3, r3, #12
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	6812      	ldr	r2, [r2, #0]
 8007b06:	68b9      	ldr	r1, [r7, #8]
 8007b08:	430b      	orrs	r3, r1
 8007b0a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	695b      	ldr	r3, [r3, #20]
 8007b12:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	699a      	ldr	r2, [r3, #24]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a2c      	ldr	r2, [pc, #176]	; (8007bd8 <UART_SetConfig+0x114>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d103      	bne.n	8007b34 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007b2c:	f7fe fdfa 	bl	8006724 <HAL_RCC_GetPCLK2Freq>
 8007b30:	60f8      	str	r0, [r7, #12]
 8007b32:	e002      	b.n	8007b3a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b34:	f7fe fde2 	bl	80066fc <HAL_RCC_GetPCLK1Freq>
 8007b38:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	009a      	lsls	r2, r3, #2
 8007b44:	441a      	add	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b50:	4a22      	ldr	r2, [pc, #136]	; (8007bdc <UART_SetConfig+0x118>)
 8007b52:	fba2 2303 	umull	r2, r3, r2, r3
 8007b56:	095b      	lsrs	r3, r3, #5
 8007b58:	0119      	lsls	r1, r3, #4
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	4613      	mov	r3, r2
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	4413      	add	r3, r2
 8007b62:	009a      	lsls	r2, r3, #2
 8007b64:	441a      	add	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b70:	4b1a      	ldr	r3, [pc, #104]	; (8007bdc <UART_SetConfig+0x118>)
 8007b72:	fba3 0302 	umull	r0, r3, r3, r2
 8007b76:	095b      	lsrs	r3, r3, #5
 8007b78:	2064      	movs	r0, #100	; 0x64
 8007b7a:	fb00 f303 	mul.w	r3, r0, r3
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	011b      	lsls	r3, r3, #4
 8007b82:	3332      	adds	r3, #50	; 0x32
 8007b84:	4a15      	ldr	r2, [pc, #84]	; (8007bdc <UART_SetConfig+0x118>)
 8007b86:	fba2 2303 	umull	r2, r3, r2, r3
 8007b8a:	095b      	lsrs	r3, r3, #5
 8007b8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b90:	4419      	add	r1, r3
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	4613      	mov	r3, r2
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	4413      	add	r3, r2
 8007b9a:	009a      	lsls	r2, r3, #2
 8007b9c:	441a      	add	r2, r3
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ba8:	4b0c      	ldr	r3, [pc, #48]	; (8007bdc <UART_SetConfig+0x118>)
 8007baa:	fba3 0302 	umull	r0, r3, r3, r2
 8007bae:	095b      	lsrs	r3, r3, #5
 8007bb0:	2064      	movs	r0, #100	; 0x64
 8007bb2:	fb00 f303 	mul.w	r3, r0, r3
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	011b      	lsls	r3, r3, #4
 8007bba:	3332      	adds	r3, #50	; 0x32
 8007bbc:	4a07      	ldr	r2, [pc, #28]	; (8007bdc <UART_SetConfig+0x118>)
 8007bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc2:	095b      	lsrs	r3, r3, #5
 8007bc4:	f003 020f 	and.w	r2, r3, #15
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	440a      	add	r2, r1
 8007bce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007bd0:	bf00      	nop
 8007bd2:	3710      	adds	r7, #16
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}
 8007bd8:	40013800 	.word	0x40013800
 8007bdc:	51eb851f 	.word	0x51eb851f

08007be0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007be0:	b480      	push	{r7}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007be6:	f3ef 8305 	mrs	r3, IPSR
 8007bea:	60bb      	str	r3, [r7, #8]
  return(result);
 8007bec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10f      	bne.n	8007c12 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bf2:	f3ef 8310 	mrs	r3, PRIMASK
 8007bf6:	607b      	str	r3, [r7, #4]
  return(result);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d109      	bne.n	8007c12 <osKernelInitialize+0x32>
 8007bfe:	4b10      	ldr	r3, [pc, #64]	; (8007c40 <osKernelInitialize+0x60>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d109      	bne.n	8007c1a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007c06:	f3ef 8311 	mrs	r3, BASEPRI
 8007c0a:	603b      	str	r3, [r7, #0]
  return(result);
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d003      	beq.n	8007c1a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007c12:	f06f 0305 	mvn.w	r3, #5
 8007c16:	60fb      	str	r3, [r7, #12]
 8007c18:	e00c      	b.n	8007c34 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007c1a:	4b09      	ldr	r3, [pc, #36]	; (8007c40 <osKernelInitialize+0x60>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d105      	bne.n	8007c2e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8007c22:	4b07      	ldr	r3, [pc, #28]	; (8007c40 <osKernelInitialize+0x60>)
 8007c24:	2201      	movs	r2, #1
 8007c26:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	60fb      	str	r3, [r7, #12]
 8007c2c:	e002      	b.n	8007c34 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007c2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c32:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007c34:	68fb      	ldr	r3, [r7, #12]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3714      	adds	r7, #20
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bc80      	pop	{r7}
 8007c3e:	4770      	bx	lr
 8007c40:	20000388 	.word	0x20000388

08007c44 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c4a:	f3ef 8305 	mrs	r3, IPSR
 8007c4e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c50:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10f      	bne.n	8007c76 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c56:	f3ef 8310 	mrs	r3, PRIMASK
 8007c5a:	607b      	str	r3, [r7, #4]
  return(result);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d109      	bne.n	8007c76 <osKernelStart+0x32>
 8007c62:	4b11      	ldr	r3, [pc, #68]	; (8007ca8 <osKernelStart+0x64>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2b02      	cmp	r3, #2
 8007c68:	d109      	bne.n	8007c7e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007c6a:	f3ef 8311 	mrs	r3, BASEPRI
 8007c6e:	603b      	str	r3, [r7, #0]
  return(result);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d003      	beq.n	8007c7e <osKernelStart+0x3a>
    stat = osErrorISR;
 8007c76:	f06f 0305 	mvn.w	r3, #5
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	e00e      	b.n	8007c9c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8007c7e:	4b0a      	ldr	r3, [pc, #40]	; (8007ca8 <osKernelStart+0x64>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d107      	bne.n	8007c96 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8007c86:	4b08      	ldr	r3, [pc, #32]	; (8007ca8 <osKernelStart+0x64>)
 8007c88:	2202      	movs	r2, #2
 8007c8a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8007c8c:	f001 f9ba 	bl	8009004 <vTaskStartScheduler>
      stat = osOK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	60fb      	str	r3, [r7, #12]
 8007c94:	e002      	b.n	8007c9c <osKernelStart+0x58>
    } else {
      stat = osError;
 8007c96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c9a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20000388 	.word	0x20000388

08007cac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b092      	sub	sp, #72	; 0x48
 8007cb0:	af04      	add	r7, sp, #16
 8007cb2:	60f8      	str	r0, [r7, #12]
 8007cb4:	60b9      	str	r1, [r7, #8]
 8007cb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cbc:	f3ef 8305 	mrs	r3, IPSR
 8007cc0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f040 8095 	bne.w	8007df4 <osThreadNew+0x148>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cca:	f3ef 8310 	mrs	r3, PRIMASK
 8007cce:	623b      	str	r3, [r7, #32]
  return(result);
 8007cd0:	6a3b      	ldr	r3, [r7, #32]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f040 808e 	bne.w	8007df4 <osThreadNew+0x148>
 8007cd8:	4b49      	ldr	r3, [pc, #292]	; (8007e00 <osThreadNew+0x154>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d106      	bne.n	8007cee <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007ce0:	f3ef 8311 	mrs	r3, BASEPRI
 8007ce4:	61fb      	str	r3, [r7, #28]
  return(result);
 8007ce6:	69fb      	ldr	r3, [r7, #28]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f040 8083 	bne.w	8007df4 <osThreadNew+0x148>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d07f      	beq.n	8007df4 <osThreadNew+0x148>
    stack = configMINIMAL_STACK_SIZE;
 8007cf4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007cf8:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8007cfa:	2318      	movs	r3, #24
 8007cfc:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8007cfe:	2300      	movs	r3, #0
 8007d00:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8007d02:	f107 031b 	add.w	r3, r7, #27
 8007d06:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8007d08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d0c:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d045      	beq.n	8007da0 <osThreadNew+0xf4>
      if (attr->name != NULL) {
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d002      	beq.n	8007d22 <osThreadNew+0x76>
        name = attr->name;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	699b      	ldr	r3, [r3, #24]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d002      	beq.n	8007d30 <osThreadNew+0x84>
        prio = (UBaseType_t)attr->priority;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	699b      	ldr	r3, [r3, #24]
 8007d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d008      	beq.n	8007d48 <osThreadNew+0x9c>
 8007d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d38:	2b38      	cmp	r3, #56	; 0x38
 8007d3a:	d805      	bhi.n	8007d48 <osThreadNew+0x9c>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	f003 0301 	and.w	r3, r3, #1
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d001      	beq.n	8007d4c <osThreadNew+0xa0>
        return (NULL);
 8007d48:	2300      	movs	r3, #0
 8007d4a:	e054      	b.n	8007df6 <osThreadNew+0x14a>
      }

      if (attr->stack_size > 0U) {
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	695b      	ldr	r3, [r3, #20]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d003      	beq.n	8007d5c <osThreadNew+0xb0>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	695b      	ldr	r3, [r3, #20]
 8007d58:	089b      	lsrs	r3, r3, #2
 8007d5a:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00e      	beq.n	8007d82 <osThreadNew+0xd6>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	2bbb      	cmp	r3, #187	; 0xbb
 8007d6a:	d90a      	bls.n	8007d82 <osThreadNew+0xd6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d006      	beq.n	8007d82 <osThreadNew+0xd6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	695b      	ldr	r3, [r3, #20]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d002      	beq.n	8007d82 <osThreadNew+0xd6>
        mem = 1;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d80:	e010      	b.n	8007da4 <osThreadNew+0xf8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10c      	bne.n	8007da4 <osThreadNew+0xf8>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d108      	bne.n	8007da4 <osThreadNew+0xf8>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d104      	bne.n	8007da4 <osThreadNew+0xf8>
          mem = 0;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d9e:	e001      	b.n	8007da4 <osThreadNew+0xf8>
        }
      }
    }
    else {
      mem = 0;
 8007da0:	2300      	movs	r3, #0
 8007da2:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8007da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d110      	bne.n	8007dcc <osThreadNew+0x120>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007db2:	9202      	str	r2, [sp, #8]
 8007db4:	9301      	str	r3, [sp, #4]
 8007db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007db8:	9300      	str	r3, [sp, #0]
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dbe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 ff3b 	bl	8008c3c <xTaskCreateStatic>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	617b      	str	r3, [r7, #20]
 8007dca:	e013      	b.n	8007df4 <osThreadNew+0x148>
    }
    else {
      if (mem == 0) {
 8007dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d110      	bne.n	8007df4 <osThreadNew+0x148>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	f107 0314 	add.w	r3, r7, #20
 8007dda:	9301      	str	r3, [sp, #4]
 8007ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f000 ff85 	bl	8008cf4 <xTaskCreate>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d001      	beq.n	8007df4 <osThreadNew+0x148>
          hTask = NULL;
 8007df0:	2300      	movs	r3, #0
 8007df2:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007df4:	697b      	ldr	r3, [r7, #20]
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3738      	adds	r7, #56	; 0x38
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	20000388 	.word	0x20000388

08007e04 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e0c:	f3ef 8305 	mrs	r3, IPSR
 8007e10:	613b      	str	r3, [r7, #16]
  return(result);
 8007e12:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10f      	bne.n	8007e38 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e18:	f3ef 8310 	mrs	r3, PRIMASK
 8007e1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d109      	bne.n	8007e38 <osDelay+0x34>
 8007e24:	4b0d      	ldr	r3, [pc, #52]	; (8007e5c <osDelay+0x58>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d109      	bne.n	8007e40 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e2c:	f3ef 8311 	mrs	r3, BASEPRI
 8007e30:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d003      	beq.n	8007e40 <osDelay+0x3c>
    stat = osErrorISR;
 8007e38:	f06f 0305 	mvn.w	r3, #5
 8007e3c:	617b      	str	r3, [r7, #20]
 8007e3e:	e007      	b.n	8007e50 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d002      	beq.n	8007e50 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f001 f8a6 	bl	8008f9c <vTaskDelay>
    }
  }

  return (stat);
 8007e50:	697b      	ldr	r3, [r7, #20]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3718      	adds	r7, #24
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	20000388 	.word	0x20000388

08007e60 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b08a      	sub	sp, #40	; 0x28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e6c:	f3ef 8305 	mrs	r3, IPSR
 8007e70:	613b      	str	r3, [r7, #16]
  return(result);
 8007e72:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f040 8085 	bne.w	8007f84 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e7a:	f3ef 8310 	mrs	r3, PRIMASK
 8007e7e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d17e      	bne.n	8007f84 <osMutexNew+0x124>
 8007e86:	4b42      	ldr	r3, [pc, #264]	; (8007f90 <osMutexNew+0x130>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d105      	bne.n	8007e9a <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e8e:	f3ef 8311 	mrs	r3, BASEPRI
 8007e92:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d174      	bne.n	8007f84 <osMutexNew+0x124>
    if (attr != NULL) {
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d003      	beq.n	8007ea8 <osMutexNew+0x48>
      type = attr->attr_bits;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	623b      	str	r3, [r7, #32]
 8007ea6:	e001      	b.n	8007eac <osMutexNew+0x4c>
    } else {
      type = 0U;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007eac:	6a3b      	ldr	r3, [r7, #32]
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d002      	beq.n	8007ebc <osMutexNew+0x5c>
      rmtx = 1U;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	61fb      	str	r3, [r7, #28]
 8007eba:	e001      	b.n	8007ec0 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007ec0:	6a3b      	ldr	r3, [r7, #32]
 8007ec2:	f003 0308 	and.w	r3, r3, #8
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d15c      	bne.n	8007f84 <osMutexNew+0x124>
      mem = -1;
 8007eca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ece:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d015      	beq.n	8007f02 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d006      	beq.n	8007eec <osMutexNew+0x8c>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	2b4f      	cmp	r3, #79	; 0x4f
 8007ee4:	d902      	bls.n	8007eec <osMutexNew+0x8c>
          mem = 1;
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	61bb      	str	r3, [r7, #24]
 8007eea:	e00c      	b.n	8007f06 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d108      	bne.n	8007f06 <osMutexNew+0xa6>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d104      	bne.n	8007f06 <osMutexNew+0xa6>
            mem = 0;
 8007efc:	2300      	movs	r3, #0
 8007efe:	61bb      	str	r3, [r7, #24]
 8007f00:	e001      	b.n	8007f06 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8007f02:	2300      	movs	r3, #0
 8007f04:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d112      	bne.n	8007f32 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d007      	beq.n	8007f22 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	4619      	mov	r1, r3
 8007f18:	2004      	movs	r0, #4
 8007f1a:	f000 fa91 	bl	8008440 <xQueueCreateMutexStatic>
 8007f1e:	6278      	str	r0, [r7, #36]	; 0x24
 8007f20:	e016      	b.n	8007f50 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	4619      	mov	r1, r3
 8007f28:	2001      	movs	r0, #1
 8007f2a:	f000 fa89 	bl	8008440 <xQueueCreateMutexStatic>
 8007f2e:	6278      	str	r0, [r7, #36]	; 0x24
 8007f30:	e00e      	b.n	8007f50 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d10b      	bne.n	8007f50 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d004      	beq.n	8007f48 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8007f3e:	2004      	movs	r0, #4
 8007f40:	f000 fa66 	bl	8008410 <xQueueCreateMutex>
 8007f44:	6278      	str	r0, [r7, #36]	; 0x24
 8007f46:	e003      	b.n	8007f50 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8007f48:	2001      	movs	r0, #1
 8007f4a:	f000 fa61 	bl	8008410 <xQueueCreateMutex>
 8007f4e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00c      	beq.n	8007f70 <osMutexNew+0x110>
        if (attr != NULL) {
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <osMutexNew+0x104>
          name = attr->name;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	617b      	str	r3, [r7, #20]
 8007f62:	e001      	b.n	8007f68 <osMutexNew+0x108>
        } else {
          name = NULL;
 8007f64:	2300      	movs	r3, #0
 8007f66:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8007f68:	6979      	ldr	r1, [r7, #20]
 8007f6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f6c:	f000 fe0a 	bl	8008b84 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d006      	beq.n	8007f84 <osMutexNew+0x124>
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7e:	f043 0301 	orr.w	r3, r3, #1
 8007f82:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3728      	adds	r7, #40	; 0x28
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	20000388 	.word	0x20000388

08007f94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4a07      	ldr	r2, [pc, #28]	; (8007fc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8007fa4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	4a06      	ldr	r2, [pc, #24]	; (8007fc4 <vApplicationGetIdleTaskMemory+0x30>)
 8007faa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fb2:	601a      	str	r2, [r3, #0]
}
 8007fb4:	bf00      	nop
 8007fb6:	3714      	adds	r7, #20
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bc80      	pop	{r7}
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	2000038c 	.word	0x2000038c
 8007fc4:	20000448 	.word	0x20000448

08007fc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007fc8:	b480      	push	{r7}
 8007fca:	b085      	sub	sp, #20
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	4a07      	ldr	r2, [pc, #28]	; (8007ff4 <vApplicationGetTimerTaskMemory+0x2c>)
 8007fd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	4a06      	ldr	r2, [pc, #24]	; (8007ff8 <vApplicationGetTimerTaskMemory+0x30>)
 8007fde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007fe6:	601a      	str	r2, [r3, #0]
}
 8007fe8:	bf00      	nop
 8007fea:	3714      	adds	r7, #20
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bc80      	pop	{r7}
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	20000848 	.word	0x20000848
 8007ff8:	20000904 	.word	0x20000904

08007ffc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f103 0208 	add.w	r2, r3, #8
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008014:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f103 0208 	add.w	r2, r3, #8
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f103 0208 	add.w	r2, r3, #8
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	bc80      	pop	{r7}
 8008038:	4770      	bx	lr

0800803a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800803a:	b480      	push	{r7}
 800803c:	b083      	sub	sp, #12
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	bc80      	pop	{r7}
 8008050:	4770      	bx	lr

08008052 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	689a      	ldr	r2, [r3, #8]
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	683a      	ldr	r2, [r7, #0]
 8008076:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	683a      	ldr	r2, [r7, #0]
 800807c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	601a      	str	r2, [r3, #0]
}
 800808e:	bf00      	nop
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	bc80      	pop	{r7}
 8008096:	4770      	bx	lr

08008098 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080ae:	d103      	bne.n	80080b8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	60fb      	str	r3, [r7, #12]
 80080b6:	e00c      	b.n	80080d2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	3308      	adds	r3, #8
 80080bc:	60fb      	str	r3, [r7, #12]
 80080be:	e002      	b.n	80080c6 <vListInsert+0x2e>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	60fb      	str	r3, [r7, #12]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68ba      	ldr	r2, [r7, #8]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d2f6      	bcs.n	80080c0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	685a      	ldr	r2, [r3, #4]
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	683a      	ldr	r2, [r7, #0]
 80080ec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	601a      	str	r2, [r3, #0]
}
 80080fe:	bf00      	nop
 8008100:	3714      	adds	r7, #20
 8008102:	46bd      	mov	sp, r7
 8008104:	bc80      	pop	{r7}
 8008106:	4770      	bx	lr

08008108 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	6892      	ldr	r2, [r2, #8]
 800811e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6852      	ldr	r2, [r2, #4]
 8008128:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	429a      	cmp	r2, r3
 8008132:	d103      	bne.n	800813c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	689a      	ldr	r2, [r3, #8]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	1e5a      	subs	r2, r3, #1
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
}
 8008150:	4618      	mov	r0, r3
 8008152:	3714      	adds	r7, #20
 8008154:	46bd      	mov	sp, r7
 8008156:	bc80      	pop	{r7}
 8008158:	4770      	bx	lr
	...

0800815c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d10a      	bne.n	8008186 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008174:	f383 8811 	msr	BASEPRI, r3
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008182:	bf00      	nop
 8008184:	e7fe      	b.n	8008184 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008186:	f002 f881 	bl	800a28c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008192:	68f9      	ldr	r1, [r7, #12]
 8008194:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008196:	fb01 f303 	mul.w	r3, r1, r3
 800819a:	441a      	add	r2, r3
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081b6:	3b01      	subs	r3, #1
 80081b8:	68f9      	ldr	r1, [r7, #12]
 80081ba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80081bc:	fb01 f303 	mul.w	r3, r1, r3
 80081c0:	441a      	add	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	22ff      	movs	r2, #255	; 0xff
 80081ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	22ff      	movs	r2, #255	; 0xff
 80081d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d114      	bne.n	8008206 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	691b      	ldr	r3, [r3, #16]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d01a      	beq.n	800821a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	3310      	adds	r3, #16
 80081e8:	4618      	mov	r0, r3
 80081ea:	f001 f9a7 	bl	800953c <xTaskRemoveFromEventList>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d012      	beq.n	800821a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80081f4:	4b0c      	ldr	r3, [pc, #48]	; (8008228 <xQueueGenericReset+0xcc>)
 80081f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081fa:	601a      	str	r2, [r3, #0]
 80081fc:	f3bf 8f4f 	dsb	sy
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	e009      	b.n	800821a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	3310      	adds	r3, #16
 800820a:	4618      	mov	r0, r3
 800820c:	f7ff fef6 	bl	8007ffc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	3324      	adds	r3, #36	; 0x24
 8008214:	4618      	mov	r0, r3
 8008216:	f7ff fef1 	bl	8007ffc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800821a:	f002 f867 	bl	800a2ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800821e:	2301      	movs	r3, #1
}
 8008220:	4618      	mov	r0, r3
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}
 8008228:	e000ed04 	.word	0xe000ed04

0800822c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800822c:	b580      	push	{r7, lr}
 800822e:	b08e      	sub	sp, #56	; 0x38
 8008230:	af02      	add	r7, sp, #8
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d10a      	bne.n	8008256 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008244:	f383 8811 	msr	BASEPRI, r3
 8008248:	f3bf 8f6f 	isb	sy
 800824c:	f3bf 8f4f 	dsb	sy
 8008250:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008252:	bf00      	nop
 8008254:	e7fe      	b.n	8008254 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10a      	bne.n	8008272 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800825c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008260:	f383 8811 	msr	BASEPRI, r3
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800826e:	bf00      	nop
 8008270:	e7fe      	b.n	8008270 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <xQueueGenericCreateStatic+0x52>
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d001      	beq.n	8008282 <xQueueGenericCreateStatic+0x56>
 800827e:	2301      	movs	r3, #1
 8008280:	e000      	b.n	8008284 <xQueueGenericCreateStatic+0x58>
 8008282:	2300      	movs	r3, #0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10a      	bne.n	800829e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	623b      	str	r3, [r7, #32]
}
 800829a:	bf00      	nop
 800829c:	e7fe      	b.n	800829c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d102      	bne.n	80082aa <xQueueGenericCreateStatic+0x7e>
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <xQueueGenericCreateStatic+0x82>
 80082aa:	2301      	movs	r3, #1
 80082ac:	e000      	b.n	80082b0 <xQueueGenericCreateStatic+0x84>
 80082ae:	2300      	movs	r3, #0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d10a      	bne.n	80082ca <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80082b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b8:	f383 8811 	msr	BASEPRI, r3
 80082bc:	f3bf 8f6f 	isb	sy
 80082c0:	f3bf 8f4f 	dsb	sy
 80082c4:	61fb      	str	r3, [r7, #28]
}
 80082c6:	bf00      	nop
 80082c8:	e7fe      	b.n	80082c8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80082ca:	2350      	movs	r3, #80	; 0x50
 80082cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	2b50      	cmp	r3, #80	; 0x50
 80082d2:	d00a      	beq.n	80082ea <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80082d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d8:	f383 8811 	msr	BASEPRI, r3
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	f3bf 8f4f 	dsb	sy
 80082e4:	61bb      	str	r3, [r7, #24]
}
 80082e6:	bf00      	nop
 80082e8:	e7fe      	b.n	80082e8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80082ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00d      	beq.n	8008310 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80082f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082fc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	4613      	mov	r3, r2
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	68b9      	ldr	r1, [r7, #8]
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f000 f843 	bl	8008396 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8008310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008312:	4618      	mov	r0, r3
 8008314:	3730      	adds	r7, #48	; 0x30
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800831a:	b580      	push	{r7, lr}
 800831c:	b08a      	sub	sp, #40	; 0x28
 800831e:	af02      	add	r7, sp, #8
 8008320:	60f8      	str	r0, [r7, #12]
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	4613      	mov	r3, r2
 8008326:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10a      	bne.n	8008344 <xQueueGenericCreate+0x2a>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	613b      	str	r3, [r7, #16]
}
 8008340:	bf00      	nop
 8008342:	e7fe      	b.n	8008342 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d102      	bne.n	8008350 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800834a:	2300      	movs	r3, #0
 800834c:	61fb      	str	r3, [r7, #28]
 800834e:	e004      	b.n	800835a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	fb02 f303 	mul.w	r3, r2, r3
 8008358:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	3350      	adds	r3, #80	; 0x50
 800835e:	4618      	mov	r0, r3
 8008360:	f002 f894 	bl	800a48c <pvPortMalloc>
 8008364:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d00f      	beq.n	800838c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	3350      	adds	r3, #80	; 0x50
 8008370:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800837a:	79fa      	ldrb	r2, [r7, #7]
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	4613      	mov	r3, r2
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	68b9      	ldr	r1, [r7, #8]
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f000 f805 	bl	8008396 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800838c:	69bb      	ldr	r3, [r7, #24]
	}
 800838e:	4618      	mov	r0, r3
 8008390:	3720      	adds	r7, #32
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b084      	sub	sp, #16
 800839a:	af00      	add	r7, sp, #0
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	607a      	str	r2, [r7, #4]
 80083a2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d103      	bne.n	80083b2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	69ba      	ldr	r2, [r7, #24]
 80083ae:	601a      	str	r2, [r3, #0]
 80083b0:	e002      	b.n	80083b8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	68ba      	ldr	r2, [r7, #8]
 80083c2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80083c4:	2101      	movs	r1, #1
 80083c6:	69b8      	ldr	r0, [r7, #24]
 80083c8:	f7ff fec8 	bl	800815c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	78fa      	ldrb	r2, [r7, #3]
 80083d0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80083d4:	bf00      	nop
 80083d6:	3710      	adds	r7, #16
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00e      	beq.n	8008408 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2200      	movs	r2, #0
 80083fa:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80083fc:	2300      	movs	r3, #0
 80083fe:	2200      	movs	r2, #0
 8008400:	2100      	movs	r1, #0
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f838 	bl	8008478 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008408:	bf00      	nop
 800840a:	3708      	adds	r7, #8
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800841a:	2301      	movs	r3, #1
 800841c:	617b      	str	r3, [r7, #20]
 800841e:	2300      	movs	r3, #0
 8008420:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008422:	79fb      	ldrb	r3, [r7, #7]
 8008424:	461a      	mov	r2, r3
 8008426:	6939      	ldr	r1, [r7, #16]
 8008428:	6978      	ldr	r0, [r7, #20]
 800842a:	f7ff ff76 	bl	800831a <xQueueGenericCreate>
 800842e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f7ff ffd3 	bl	80083dc <prvInitialiseMutex>

		return pxNewQueue;
 8008436:	68fb      	ldr	r3, [r7, #12]
	}
 8008438:	4618      	mov	r0, r3
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008440:	b580      	push	{r7, lr}
 8008442:	b088      	sub	sp, #32
 8008444:	af02      	add	r7, sp, #8
 8008446:	4603      	mov	r3, r0
 8008448:	6039      	str	r1, [r7, #0]
 800844a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800844c:	2301      	movs	r3, #1
 800844e:	617b      	str	r3, [r7, #20]
 8008450:	2300      	movs	r3, #0
 8008452:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008454:	79fb      	ldrb	r3, [r7, #7]
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2200      	movs	r2, #0
 800845c:	6939      	ldr	r1, [r7, #16]
 800845e:	6978      	ldr	r0, [r7, #20]
 8008460:	f7ff fee4 	bl	800822c <xQueueGenericCreateStatic>
 8008464:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f7ff ffb8 	bl	80083dc <prvInitialiseMutex>

		return pxNewQueue;
 800846c:	68fb      	ldr	r3, [r7, #12]
	}
 800846e:	4618      	mov	r0, r3
 8008470:	3718      	adds	r7, #24
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b08e      	sub	sp, #56	; 0x38
 800847c:	af00      	add	r7, sp, #0
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
 8008484:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008486:	2300      	movs	r3, #0
 8008488:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800848e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008490:	2b00      	cmp	r3, #0
 8008492:	d10a      	bne.n	80084aa <xQueueGenericSend+0x32>
	__asm volatile
 8008494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008498:	f383 8811 	msr	BASEPRI, r3
 800849c:	f3bf 8f6f 	isb	sy
 80084a0:	f3bf 8f4f 	dsb	sy
 80084a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80084a6:	bf00      	nop
 80084a8:	e7fe      	b.n	80084a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d103      	bne.n	80084b8 <xQueueGenericSend+0x40>
 80084b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <xQueueGenericSend+0x44>
 80084b8:	2301      	movs	r3, #1
 80084ba:	e000      	b.n	80084be <xQueueGenericSend+0x46>
 80084bc:	2300      	movs	r3, #0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10a      	bne.n	80084d8 <xQueueGenericSend+0x60>
	__asm volatile
 80084c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c6:	f383 8811 	msr	BASEPRI, r3
 80084ca:	f3bf 8f6f 	isb	sy
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80084d4:	bf00      	nop
 80084d6:	e7fe      	b.n	80084d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d103      	bne.n	80084e6 <xQueueGenericSend+0x6e>
 80084de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d101      	bne.n	80084ea <xQueueGenericSend+0x72>
 80084e6:	2301      	movs	r3, #1
 80084e8:	e000      	b.n	80084ec <xQueueGenericSend+0x74>
 80084ea:	2300      	movs	r3, #0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10a      	bne.n	8008506 <xQueueGenericSend+0x8e>
	__asm volatile
 80084f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
 8008500:	623b      	str	r3, [r7, #32]
}
 8008502:	bf00      	nop
 8008504:	e7fe      	b.n	8008504 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008506:	f001 f9df 	bl	80098c8 <xTaskGetSchedulerState>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d102      	bne.n	8008516 <xQueueGenericSend+0x9e>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d101      	bne.n	800851a <xQueueGenericSend+0xa2>
 8008516:	2301      	movs	r3, #1
 8008518:	e000      	b.n	800851c <xQueueGenericSend+0xa4>
 800851a:	2300      	movs	r3, #0
 800851c:	2b00      	cmp	r3, #0
 800851e:	d10a      	bne.n	8008536 <xQueueGenericSend+0xbe>
	__asm volatile
 8008520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008524:	f383 8811 	msr	BASEPRI, r3
 8008528:	f3bf 8f6f 	isb	sy
 800852c:	f3bf 8f4f 	dsb	sy
 8008530:	61fb      	str	r3, [r7, #28]
}
 8008532:	bf00      	nop
 8008534:	e7fe      	b.n	8008534 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008536:	f001 fea9 	bl	800a28c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800853a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800853c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800853e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008542:	429a      	cmp	r2, r3
 8008544:	d302      	bcc.n	800854c <xQueueGenericSend+0xd4>
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b02      	cmp	r3, #2
 800854a:	d129      	bne.n	80085a0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	68b9      	ldr	r1, [r7, #8]
 8008550:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008552:	f000 fa07 	bl	8008964 <prvCopyDataToQueue>
 8008556:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800855a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800855c:	2b00      	cmp	r3, #0
 800855e:	d010      	beq.n	8008582 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008562:	3324      	adds	r3, #36	; 0x24
 8008564:	4618      	mov	r0, r3
 8008566:	f000 ffe9 	bl	800953c <xTaskRemoveFromEventList>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d013      	beq.n	8008598 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008570:	4b3f      	ldr	r3, [pc, #252]	; (8008670 <xQueueGenericSend+0x1f8>)
 8008572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008576:	601a      	str	r2, [r3, #0]
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	e00a      	b.n	8008598 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008584:	2b00      	cmp	r3, #0
 8008586:	d007      	beq.n	8008598 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008588:	4b39      	ldr	r3, [pc, #228]	; (8008670 <xQueueGenericSend+0x1f8>)
 800858a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800858e:	601a      	str	r2, [r3, #0]
 8008590:	f3bf 8f4f 	dsb	sy
 8008594:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008598:	f001 fea8 	bl	800a2ec <vPortExitCritical>
				return pdPASS;
 800859c:	2301      	movs	r3, #1
 800859e:	e063      	b.n	8008668 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d103      	bne.n	80085ae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085a6:	f001 fea1 	bl	800a2ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80085aa:	2300      	movs	r3, #0
 80085ac:	e05c      	b.n	8008668 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d106      	bne.n	80085c2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085b4:	f107 0314 	add.w	r3, r7, #20
 80085b8:	4618      	mov	r0, r3
 80085ba:	f001 f823 	bl	8009604 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085be:	2301      	movs	r3, #1
 80085c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085c2:	f001 fe93 	bl	800a2ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085c6:	f000 fd8d 	bl	80090e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085ca:	f001 fe5f 	bl	800a28c <vPortEnterCritical>
 80085ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085d4:	b25b      	sxtb	r3, r3
 80085d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085da:	d103      	bne.n	80085e4 <xQueueGenericSend+0x16c>
 80085dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085ea:	b25b      	sxtb	r3, r3
 80085ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085f0:	d103      	bne.n	80085fa <xQueueGenericSend+0x182>
 80085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085fa:	f001 fe77 	bl	800a2ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80085fe:	1d3a      	adds	r2, r7, #4
 8008600:	f107 0314 	add.w	r3, r7, #20
 8008604:	4611      	mov	r1, r2
 8008606:	4618      	mov	r0, r3
 8008608:	f001 f812 	bl	8009630 <xTaskCheckForTimeOut>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d124      	bne.n	800865c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008612:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008614:	f000 fa9e 	bl	8008b54 <prvIsQueueFull>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d018      	beq.n	8008650 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800861e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008620:	3310      	adds	r3, #16
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	4611      	mov	r1, r2
 8008626:	4618      	mov	r0, r3
 8008628:	f000 ff38 	bl	800949c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800862c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800862e:	f000 fa29 	bl	8008a84 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008632:	f000 fd65 	bl	8009100 <xTaskResumeAll>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	f47f af7c 	bne.w	8008536 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800863e:	4b0c      	ldr	r3, [pc, #48]	; (8008670 <xQueueGenericSend+0x1f8>)
 8008640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008644:	601a      	str	r2, [r3, #0]
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	e772      	b.n	8008536 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008650:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008652:	f000 fa17 	bl	8008a84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008656:	f000 fd53 	bl	8009100 <xTaskResumeAll>
 800865a:	e76c      	b.n	8008536 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800865c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800865e:	f000 fa11 	bl	8008a84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008662:	f000 fd4d 	bl	8009100 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008666:	2300      	movs	r3, #0
		}
	}
}
 8008668:	4618      	mov	r0, r3
 800866a:	3738      	adds	r7, #56	; 0x38
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	e000ed04 	.word	0xe000ed04

08008674 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b08e      	sub	sp, #56	; 0x38
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]
 8008680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	2b00      	cmp	r3, #0
 800868a:	d10a      	bne.n	80086a2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008690:	f383 8811 	msr	BASEPRI, r3
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800869e:	bf00      	nop
 80086a0:	e7fe      	b.n	80086a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d103      	bne.n	80086b0 <xQueueGenericSendFromISR+0x3c>
 80086a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d101      	bne.n	80086b4 <xQueueGenericSendFromISR+0x40>
 80086b0:	2301      	movs	r3, #1
 80086b2:	e000      	b.n	80086b6 <xQueueGenericSendFromISR+0x42>
 80086b4:	2300      	movs	r3, #0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d10a      	bne.n	80086d0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80086ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086be:	f383 8811 	msr	BASEPRI, r3
 80086c2:	f3bf 8f6f 	isb	sy
 80086c6:	f3bf 8f4f 	dsb	sy
 80086ca:	623b      	str	r3, [r7, #32]
}
 80086cc:	bf00      	nop
 80086ce:	e7fe      	b.n	80086ce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d103      	bne.n	80086de <xQueueGenericSendFromISR+0x6a>
 80086d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d101      	bne.n	80086e2 <xQueueGenericSendFromISR+0x6e>
 80086de:	2301      	movs	r3, #1
 80086e0:	e000      	b.n	80086e4 <xQueueGenericSendFromISR+0x70>
 80086e2:	2300      	movs	r3, #0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d10a      	bne.n	80086fe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	61fb      	str	r3, [r7, #28]
}
 80086fa:	bf00      	nop
 80086fc:	e7fe      	b.n	80086fc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80086fe:	f001 fe87 	bl	800a410 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008702:	f3ef 8211 	mrs	r2, BASEPRI
 8008706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800870a:	f383 8811 	msr	BASEPRI, r3
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f3bf 8f4f 	dsb	sy
 8008716:	61ba      	str	r2, [r7, #24]
 8008718:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800871a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800871c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800871e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008720:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008726:	429a      	cmp	r2, r3
 8008728:	d302      	bcc.n	8008730 <xQueueGenericSendFromISR+0xbc>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b02      	cmp	r3, #2
 800872e:	d12c      	bne.n	800878a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008732:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	68b9      	ldr	r1, [r7, #8]
 800873e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008740:	f000 f910 	bl	8008964 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008744:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008748:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800874c:	d112      	bne.n	8008774 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800874e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008752:	2b00      	cmp	r3, #0
 8008754:	d016      	beq.n	8008784 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008758:	3324      	adds	r3, #36	; 0x24
 800875a:	4618      	mov	r0, r3
 800875c:	f000 feee 	bl	800953c <xTaskRemoveFromEventList>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00e      	beq.n	8008784 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d00b      	beq.n	8008784 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	601a      	str	r2, [r3, #0]
 8008772:	e007      	b.n	8008784 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008774:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008778:	3301      	adds	r3, #1
 800877a:	b2db      	uxtb	r3, r3
 800877c:	b25a      	sxtb	r2, r3
 800877e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008780:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008784:	2301      	movs	r3, #1
 8008786:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008788:	e001      	b.n	800878e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800878a:	2300      	movs	r3, #0
 800878c:	637b      	str	r3, [r7, #52]	; 0x34
 800878e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008790:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008798:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800879a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800879c:	4618      	mov	r0, r3
 800879e:	3738      	adds	r7, #56	; 0x38
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b08c      	sub	sp, #48	; 0x30
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80087b0:	2300      	movs	r3, #0
 80087b2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d10a      	bne.n	80087d4 <xQueueReceive+0x30>
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	623b      	str	r3, [r7, #32]
}
 80087d0:	bf00      	nop
 80087d2:	e7fe      	b.n	80087d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d103      	bne.n	80087e2 <xQueueReceive+0x3e>
 80087da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d101      	bne.n	80087e6 <xQueueReceive+0x42>
 80087e2:	2301      	movs	r3, #1
 80087e4:	e000      	b.n	80087e8 <xQueueReceive+0x44>
 80087e6:	2300      	movs	r3, #0
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d10a      	bne.n	8008802 <xQueueReceive+0x5e>
	__asm volatile
 80087ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f0:	f383 8811 	msr	BASEPRI, r3
 80087f4:	f3bf 8f6f 	isb	sy
 80087f8:	f3bf 8f4f 	dsb	sy
 80087fc:	61fb      	str	r3, [r7, #28]
}
 80087fe:	bf00      	nop
 8008800:	e7fe      	b.n	8008800 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008802:	f001 f861 	bl	80098c8 <xTaskGetSchedulerState>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d102      	bne.n	8008812 <xQueueReceive+0x6e>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d101      	bne.n	8008816 <xQueueReceive+0x72>
 8008812:	2301      	movs	r3, #1
 8008814:	e000      	b.n	8008818 <xQueueReceive+0x74>
 8008816:	2300      	movs	r3, #0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d10a      	bne.n	8008832 <xQueueReceive+0x8e>
	__asm volatile
 800881c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008820:	f383 8811 	msr	BASEPRI, r3
 8008824:	f3bf 8f6f 	isb	sy
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	61bb      	str	r3, [r7, #24]
}
 800882e:	bf00      	nop
 8008830:	e7fe      	b.n	8008830 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8008832:	f001 fd2b 	bl	800a28c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800883c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883e:	2b00      	cmp	r3, #0
 8008840:	d01f      	beq.n	8008882 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008842:	68b9      	ldr	r1, [r7, #8]
 8008844:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008846:	f000 f8f7 	bl	8008a38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800884a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884c:	1e5a      	subs	r2, r3, #1
 800884e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008850:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00f      	beq.n	800887a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800885a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885c:	3310      	adds	r3, #16
 800885e:	4618      	mov	r0, r3
 8008860:	f000 fe6c 	bl	800953c <xTaskRemoveFromEventList>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d007      	beq.n	800887a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800886a:	4b3d      	ldr	r3, [pc, #244]	; (8008960 <xQueueReceive+0x1bc>)
 800886c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008870:	601a      	str	r2, [r3, #0]
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800887a:	f001 fd37 	bl	800a2ec <vPortExitCritical>
				return pdPASS;
 800887e:	2301      	movs	r3, #1
 8008880:	e069      	b.n	8008956 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d103      	bne.n	8008890 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008888:	f001 fd30 	bl	800a2ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800888c:	2300      	movs	r3, #0
 800888e:	e062      	b.n	8008956 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008892:	2b00      	cmp	r3, #0
 8008894:	d106      	bne.n	80088a4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008896:	f107 0310 	add.w	r3, r7, #16
 800889a:	4618      	mov	r0, r3
 800889c:	f000 feb2 	bl	8009604 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088a0:	2301      	movs	r3, #1
 80088a2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088a4:	f001 fd22 	bl	800a2ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088a8:	f000 fc1c 	bl	80090e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088ac:	f001 fcee 	bl	800a28c <vPortEnterCritical>
 80088b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088b6:	b25b      	sxtb	r3, r3
 80088b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088bc:	d103      	bne.n	80088c6 <xQueueReceive+0x122>
 80088be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c0:	2200      	movs	r2, #0
 80088c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088cc:	b25b      	sxtb	r3, r3
 80088ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088d2:	d103      	bne.n	80088dc <xQueueReceive+0x138>
 80088d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088dc:	f001 fd06 	bl	800a2ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088e0:	1d3a      	adds	r2, r7, #4
 80088e2:	f107 0310 	add.w	r3, r7, #16
 80088e6:	4611      	mov	r1, r2
 80088e8:	4618      	mov	r0, r3
 80088ea:	f000 fea1 	bl	8009630 <xTaskCheckForTimeOut>
 80088ee:	4603      	mov	r3, r0
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d123      	bne.n	800893c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80088f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088f6:	f000 f917 	bl	8008b28 <prvIsQueueEmpty>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d017      	beq.n	8008930 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008902:	3324      	adds	r3, #36	; 0x24
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	4611      	mov	r1, r2
 8008908:	4618      	mov	r0, r3
 800890a:	f000 fdc7 	bl	800949c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800890e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008910:	f000 f8b8 	bl	8008a84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008914:	f000 fbf4 	bl	8009100 <xTaskResumeAll>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d189      	bne.n	8008832 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800891e:	4b10      	ldr	r3, [pc, #64]	; (8008960 <xQueueReceive+0x1bc>)
 8008920:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	e780      	b.n	8008832 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008932:	f000 f8a7 	bl	8008a84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008936:	f000 fbe3 	bl	8009100 <xTaskResumeAll>
 800893a:	e77a      	b.n	8008832 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800893c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800893e:	f000 f8a1 	bl	8008a84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008942:	f000 fbdd 	bl	8009100 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008946:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008948:	f000 f8ee 	bl	8008b28 <prvIsQueueEmpty>
 800894c:	4603      	mov	r3, r0
 800894e:	2b00      	cmp	r3, #0
 8008950:	f43f af6f 	beq.w	8008832 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008954:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008956:	4618      	mov	r0, r3
 8008958:	3730      	adds	r7, #48	; 0x30
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	e000ed04 	.word	0xe000ed04

08008964 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008970:	2300      	movs	r3, #0
 8008972:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008978:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10d      	bne.n	800899e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d14d      	bne.n	8008a26 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	4618      	mov	r0, r3
 8008990:	f000 ffb8 	bl	8009904 <xTaskPriorityDisinherit>
 8008994:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	605a      	str	r2, [r3, #4]
 800899c:	e043      	b.n	8008a26 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d119      	bne.n	80089d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6898      	ldr	r0, [r3, #8]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ac:	461a      	mov	r2, r3
 80089ae:	68b9      	ldr	r1, [r7, #8]
 80089b0:	f002 f8f4 	bl	800ab9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089bc:	441a      	add	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	689a      	ldr	r2, [r3, #8]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d32b      	bcc.n	8008a26 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	609a      	str	r2, [r3, #8]
 80089d6:	e026      	b.n	8008a26 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	68d8      	ldr	r0, [r3, #12]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e0:	461a      	mov	r2, r3
 80089e2:	68b9      	ldr	r1, [r7, #8]
 80089e4:	f002 f8da 	bl	800ab9c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	68da      	ldr	r2, [r3, #12]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f0:	425b      	negs	r3, r3
 80089f2:	441a      	add	r2, r3
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	68da      	ldr	r2, [r3, #12]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d207      	bcs.n	8008a14 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a0c:	425b      	negs	r3, r3
 8008a0e:	441a      	add	r2, r3
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d105      	bne.n	8008a26 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d002      	beq.n	8008a26 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	3b01      	subs	r3, #1
 8008a24:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	1c5a      	adds	r2, r3, #1
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008a2e:	697b      	ldr	r3, [r7, #20]
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3718      	adds	r7, #24
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}

08008a38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b082      	sub	sp, #8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d018      	beq.n	8008a7c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	68da      	ldr	r2, [r3, #12]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a52:	441a      	add	r2, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	68da      	ldr	r2, [r3, #12]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d303      	bcc.n	8008a6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	68d9      	ldr	r1, [r3, #12]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a74:	461a      	mov	r2, r3
 8008a76:	6838      	ldr	r0, [r7, #0]
 8008a78:	f002 f890 	bl	800ab9c <memcpy>
	}
}
 8008a7c:	bf00      	nop
 8008a7e:	3708      	adds	r7, #8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008a8c:	f001 fbfe 	bl	800a28c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a96:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008a98:	e011      	b.n	8008abe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d012      	beq.n	8008ac8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3324      	adds	r3, #36	; 0x24
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f000 fd48 	bl	800953c <xTaskRemoveFromEventList>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d001      	beq.n	8008ab6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008ab2:	f000 fe1f 	bl	80096f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
 8008ab8:	3b01      	subs	r3, #1
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	dce9      	bgt.n	8008a9a <prvUnlockQueue+0x16>
 8008ac6:	e000      	b.n	8008aca <prvUnlockQueue+0x46>
					break;
 8008ac8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	22ff      	movs	r2, #255	; 0xff
 8008ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008ad2:	f001 fc0b 	bl	800a2ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008ad6:	f001 fbd9 	bl	800a28c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ae0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ae2:	e011      	b.n	8008b08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	691b      	ldr	r3, [r3, #16]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d012      	beq.n	8008b12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	3310      	adds	r3, #16
 8008af0:	4618      	mov	r0, r3
 8008af2:	f000 fd23 	bl	800953c <xTaskRemoveFromEventList>
 8008af6:	4603      	mov	r3, r0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d001      	beq.n	8008b00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008afc:	f000 fdfa 	bl	80096f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b00:	7bbb      	ldrb	r3, [r7, #14]
 8008b02:	3b01      	subs	r3, #1
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	dce9      	bgt.n	8008ae4 <prvUnlockQueue+0x60>
 8008b10:	e000      	b.n	8008b14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008b12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	22ff      	movs	r2, #255	; 0xff
 8008b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008b1c:	f001 fbe6 	bl	800a2ec <vPortExitCritical>
}
 8008b20:	bf00      	nop
 8008b22:	3710      	adds	r7, #16
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b30:	f001 fbac 	bl	800a28c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d102      	bne.n	8008b42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	60fb      	str	r3, [r7, #12]
 8008b40:	e001      	b.n	8008b46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008b42:	2300      	movs	r3, #0
 8008b44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b46:	f001 fbd1 	bl	800a2ec <vPortExitCritical>

	return xReturn;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3710      	adds	r7, #16
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b5c:	f001 fb96 	bl	800a28c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d102      	bne.n	8008b72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	60fb      	str	r3, [r7, #12]
 8008b70:	e001      	b.n	8008b76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008b72:	2300      	movs	r3, #0
 8008b74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b76:	f001 fbb9 	bl	800a2ec <vPortExitCritical>

	return xReturn;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b8e:	2300      	movs	r3, #0
 8008b90:	60fb      	str	r3, [r7, #12]
 8008b92:	e014      	b.n	8008bbe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008b94:	4a0e      	ldr	r2, [pc, #56]	; (8008bd0 <vQueueAddToRegistry+0x4c>)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d10b      	bne.n	8008bb8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008ba0:	490b      	ldr	r1, [pc, #44]	; (8008bd0 <vQueueAddToRegistry+0x4c>)
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	683a      	ldr	r2, [r7, #0]
 8008ba6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008baa:	4a09      	ldr	r2, [pc, #36]	; (8008bd0 <vQueueAddToRegistry+0x4c>)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	00db      	lsls	r3, r3, #3
 8008bb0:	4413      	add	r3, r2
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008bb6:	e006      	b.n	8008bc6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	3301      	adds	r3, #1
 8008bbc:	60fb      	str	r3, [r7, #12]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2b07      	cmp	r3, #7
 8008bc2:	d9e7      	bls.n	8008b94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008bc4:	bf00      	nop
 8008bc6:	bf00      	nop
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bc80      	pop	{r7}
 8008bce:	4770      	bx	lr
 8008bd0:	20001104 	.word	0x20001104

08008bd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b086      	sub	sp, #24
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008be4:	f001 fb52 	bl	800a28c <vPortEnterCritical>
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008bee:	b25b      	sxtb	r3, r3
 8008bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bf4:	d103      	bne.n	8008bfe <vQueueWaitForMessageRestricted+0x2a>
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c04:	b25b      	sxtb	r3, r3
 8008c06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c0a:	d103      	bne.n	8008c14 <vQueueWaitForMessageRestricted+0x40>
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c14:	f001 fb6a 	bl	800a2ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d106      	bne.n	8008c2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	3324      	adds	r3, #36	; 0x24
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	68b9      	ldr	r1, [r7, #8]
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f000 fc5b 	bl	80094e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008c2e:	6978      	ldr	r0, [r7, #20]
 8008c30:	f7ff ff28 	bl	8008a84 <prvUnlockQueue>
	}
 8008c34:	bf00      	nop
 8008c36:	3718      	adds	r7, #24
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b08e      	sub	sp, #56	; 0x38
 8008c40:	af04      	add	r7, sp, #16
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
 8008c48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d10a      	bne.n	8008c66 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c54:	f383 8811 	msr	BASEPRI, r3
 8008c58:	f3bf 8f6f 	isb	sy
 8008c5c:	f3bf 8f4f 	dsb	sy
 8008c60:	623b      	str	r3, [r7, #32]
}
 8008c62:	bf00      	nop
 8008c64:	e7fe      	b.n	8008c64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10a      	bne.n	8008c82 <xTaskCreateStatic+0x46>
	__asm volatile
 8008c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c70:	f383 8811 	msr	BASEPRI, r3
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	f3bf 8f4f 	dsb	sy
 8008c7c:	61fb      	str	r3, [r7, #28]
}
 8008c7e:	bf00      	nop
 8008c80:	e7fe      	b.n	8008c80 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008c82:	23bc      	movs	r3, #188	; 0xbc
 8008c84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	2bbc      	cmp	r3, #188	; 0xbc
 8008c8a:	d00a      	beq.n	8008ca2 <xTaskCreateStatic+0x66>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	61bb      	str	r3, [r7, #24]
}
 8008c9e:	bf00      	nop
 8008ca0:	e7fe      	b.n	8008ca0 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d01e      	beq.n	8008ce6 <xTaskCreateStatic+0xaa>
 8008ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d01b      	beq.n	8008ce6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cb0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cb6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cba:	2202      	movs	r2, #2
 8008cbc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	9303      	str	r3, [sp, #12]
 8008cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc6:	9302      	str	r3, [sp, #8]
 8008cc8:	f107 0314 	add.w	r3, r7, #20
 8008ccc:	9301      	str	r3, [sp, #4]
 8008cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd0:	9300      	str	r3, [sp, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	68b9      	ldr	r1, [r7, #8]
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f000 f851 	bl	8008d80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008cde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ce0:	f000 f8ec 	bl	8008ebc <prvAddNewTaskToReadyList>
 8008ce4:	e001      	b.n	8008cea <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008cea:	697b      	ldr	r3, [r7, #20]
	}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3728      	adds	r7, #40	; 0x28
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b08c      	sub	sp, #48	; 0x30
 8008cf8:	af04      	add	r7, sp, #16
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	60b9      	str	r1, [r7, #8]
 8008cfe:	603b      	str	r3, [r7, #0]
 8008d00:	4613      	mov	r3, r2
 8008d02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d04:	88fb      	ldrh	r3, [r7, #6]
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f001 fbbf 	bl	800a48c <pvPortMalloc>
 8008d0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00e      	beq.n	8008d34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008d16:	20bc      	movs	r0, #188	; 0xbc
 8008d18:	f001 fbb8 	bl	800a48c <pvPortMalloc>
 8008d1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d003      	beq.n	8008d2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d24:	69fb      	ldr	r3, [r7, #28]
 8008d26:	697a      	ldr	r2, [r7, #20]
 8008d28:	631a      	str	r2, [r3, #48]	; 0x30
 8008d2a:	e005      	b.n	8008d38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d2c:	6978      	ldr	r0, [r7, #20]
 8008d2e:	f001 fc71 	bl	800a614 <vPortFree>
 8008d32:	e001      	b.n	8008d38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008d34:	2300      	movs	r3, #0
 8008d36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d017      	beq.n	8008d6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008d46:	88fa      	ldrh	r2, [r7, #6]
 8008d48:	2300      	movs	r3, #0
 8008d4a:	9303      	str	r3, [sp, #12]
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	9302      	str	r3, [sp, #8]
 8008d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d52:	9301      	str	r3, [sp, #4]
 8008d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d56:	9300      	str	r3, [sp, #0]
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	68b9      	ldr	r1, [r7, #8]
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 f80f 	bl	8008d80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d62:	69f8      	ldr	r0, [r7, #28]
 8008d64:	f000 f8aa 	bl	8008ebc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	61bb      	str	r3, [r7, #24]
 8008d6c:	e002      	b.n	8008d74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008d6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008d74:	69bb      	ldr	r3, [r7, #24]
	}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3720      	adds	r7, #32
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
	...

08008d80 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b088      	sub	sp, #32
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	60b9      	str	r1, [r7, #8]
 8008d8a:	607a      	str	r2, [r7, #4]
 8008d8c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d90:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	461a      	mov	r2, r3
 8008d98:	21a5      	movs	r1, #165	; 0xa5
 8008d9a:	f001 ff27 	bl	800abec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008da8:	3b01      	subs	r3, #1
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	4413      	add	r3, r2
 8008dae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008db0:	69bb      	ldr	r3, [r7, #24]
 8008db2:	f023 0307 	bic.w	r3, r3, #7
 8008db6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008db8:	69bb      	ldr	r3, [r7, #24]
 8008dba:	f003 0307 	and.w	r3, r3, #7
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d00a      	beq.n	8008dd8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	617b      	str	r3, [r7, #20]
}
 8008dd4:	bf00      	nop
 8008dd6:	e7fe      	b.n	8008dd6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008dd8:	2300      	movs	r3, #0
 8008dda:	61fb      	str	r3, [r7, #28]
 8008ddc:	e012      	b.n	8008e04 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	69fb      	ldr	r3, [r7, #28]
 8008de2:	4413      	add	r3, r2
 8008de4:	7819      	ldrb	r1, [r3, #0]
 8008de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	4413      	add	r3, r2
 8008dec:	3334      	adds	r3, #52	; 0x34
 8008dee:	460a      	mov	r2, r1
 8008df0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	69fb      	ldr	r3, [r7, #28]
 8008df6:	4413      	add	r3, r2
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d006      	beq.n	8008e0c <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	3301      	adds	r3, #1
 8008e02:	61fb      	str	r3, [r7, #28]
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	2b0f      	cmp	r3, #15
 8008e08:	d9e9      	bls.n	8008dde <prvInitialiseNewTask+0x5e>
 8008e0a:	e000      	b.n	8008e0e <prvInitialiseNewTask+0x8e>
		{
			break;
 8008e0c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e10:	2200      	movs	r2, #0
 8008e12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e18:	2b37      	cmp	r3, #55	; 0x37
 8008e1a:	d901      	bls.n	8008e20 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e1c:	2337      	movs	r3, #55	; 0x37
 8008e1e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e24:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2e:	2200      	movs	r2, #0
 8008e30:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e34:	3304      	adds	r3, #4
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7ff f8ff 	bl	800803a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e3e:	3318      	adds	r3, #24
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7ff f8fa 	bl	800803a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e66:	2200      	movs	r2, #0
 8008e68:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e6e:	3354      	adds	r3, #84	; 0x54
 8008e70:	2260      	movs	r2, #96	; 0x60
 8008e72:	2100      	movs	r1, #0
 8008e74:	4618      	mov	r0, r3
 8008e76:	f001 feb9 	bl	800abec <memset>
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7c:	4a0c      	ldr	r2, [pc, #48]	; (8008eb0 <prvInitialiseNewTask+0x130>)
 8008e7e:	659a      	str	r2, [r3, #88]	; 0x58
 8008e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e82:	4a0c      	ldr	r2, [pc, #48]	; (8008eb4 <prvInitialiseNewTask+0x134>)
 8008e84:	65da      	str	r2, [r3, #92]	; 0x5c
 8008e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e88:	4a0b      	ldr	r2, [pc, #44]	; (8008eb8 <prvInitialiseNewTask+0x138>)
 8008e8a:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008e8c:	683a      	ldr	r2, [r7, #0]
 8008e8e:	68f9      	ldr	r1, [r7, #12]
 8008e90:	69b8      	ldr	r0, [r7, #24]
 8008e92:	f001 f90b 	bl	800a0ac <pxPortInitialiseStack>
 8008e96:	4602      	mov	r2, r0
 8008e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d002      	beq.n	8008ea8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ea6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ea8:	bf00      	nop
 8008eaa:	3720      	adds	r7, #32
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	0800b96c 	.word	0x0800b96c
 8008eb4:	0800b98c 	.word	0x0800b98c
 8008eb8:	0800b94c 	.word	0x0800b94c

08008ebc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008ec4:	f001 f9e2 	bl	800a28c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008ec8:	4b2d      	ldr	r3, [pc, #180]	; (8008f80 <prvAddNewTaskToReadyList+0xc4>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	4a2c      	ldr	r2, [pc, #176]	; (8008f80 <prvAddNewTaskToReadyList+0xc4>)
 8008ed0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008ed2:	4b2c      	ldr	r3, [pc, #176]	; (8008f84 <prvAddNewTaskToReadyList+0xc8>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d109      	bne.n	8008eee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008eda:	4a2a      	ldr	r2, [pc, #168]	; (8008f84 <prvAddNewTaskToReadyList+0xc8>)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008ee0:	4b27      	ldr	r3, [pc, #156]	; (8008f80 <prvAddNewTaskToReadyList+0xc4>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d110      	bne.n	8008f0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008ee8:	f000 fc28 	bl	800973c <prvInitialiseTaskLists>
 8008eec:	e00d      	b.n	8008f0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008eee:	4b26      	ldr	r3, [pc, #152]	; (8008f88 <prvAddNewTaskToReadyList+0xcc>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d109      	bne.n	8008f0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ef6:	4b23      	ldr	r3, [pc, #140]	; (8008f84 <prvAddNewTaskToReadyList+0xc8>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d802      	bhi.n	8008f0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f04:	4a1f      	ldr	r2, [pc, #124]	; (8008f84 <prvAddNewTaskToReadyList+0xc8>)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f0a:	4b20      	ldr	r3, [pc, #128]	; (8008f8c <prvAddNewTaskToReadyList+0xd0>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	4a1e      	ldr	r2, [pc, #120]	; (8008f8c <prvAddNewTaskToReadyList+0xd0>)
 8008f12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f14:	4b1d      	ldr	r3, [pc, #116]	; (8008f8c <prvAddNewTaskToReadyList+0xd0>)
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f20:	4b1b      	ldr	r3, [pc, #108]	; (8008f90 <prvAddNewTaskToReadyList+0xd4>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d903      	bls.n	8008f30 <prvAddNewTaskToReadyList+0x74>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f2c:	4a18      	ldr	r2, [pc, #96]	; (8008f90 <prvAddNewTaskToReadyList+0xd4>)
 8008f2e:	6013      	str	r3, [r2, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f34:	4613      	mov	r3, r2
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	4413      	add	r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4a15      	ldr	r2, [pc, #84]	; (8008f94 <prvAddNewTaskToReadyList+0xd8>)
 8008f3e:	441a      	add	r2, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	3304      	adds	r3, #4
 8008f44:	4619      	mov	r1, r3
 8008f46:	4610      	mov	r0, r2
 8008f48:	f7ff f883 	bl	8008052 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f4c:	f001 f9ce 	bl	800a2ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f50:	4b0d      	ldr	r3, [pc, #52]	; (8008f88 <prvAddNewTaskToReadyList+0xcc>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00e      	beq.n	8008f76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008f58:	4b0a      	ldr	r3, [pc, #40]	; (8008f84 <prvAddNewTaskToReadyList+0xc8>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d207      	bcs.n	8008f76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008f66:	4b0c      	ldr	r3, [pc, #48]	; (8008f98 <prvAddNewTaskToReadyList+0xdc>)
 8008f68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	f3bf 8f4f 	dsb	sy
 8008f72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f76:	bf00      	nop
 8008f78:	3708      	adds	r7, #8
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	20001618 	.word	0x20001618
 8008f84:	20001144 	.word	0x20001144
 8008f88:	20001624 	.word	0x20001624
 8008f8c:	20001634 	.word	0x20001634
 8008f90:	20001620 	.word	0x20001620
 8008f94:	20001148 	.word	0x20001148
 8008f98:	e000ed04 	.word	0xe000ed04

08008f9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d017      	beq.n	8008fde <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008fae:	4b13      	ldr	r3, [pc, #76]	; (8008ffc <vTaskDelay+0x60>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d00a      	beq.n	8008fcc <vTaskDelay+0x30>
	__asm volatile
 8008fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fba:	f383 8811 	msr	BASEPRI, r3
 8008fbe:	f3bf 8f6f 	isb	sy
 8008fc2:	f3bf 8f4f 	dsb	sy
 8008fc6:	60bb      	str	r3, [r7, #8]
}
 8008fc8:	bf00      	nop
 8008fca:	e7fe      	b.n	8008fca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008fcc:	f000 f88a 	bl	80090e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 fd04 	bl	80099e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008fd8:	f000 f892 	bl	8009100 <xTaskResumeAll>
 8008fdc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d107      	bne.n	8008ff4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008fe4:	4b06      	ldr	r3, [pc, #24]	; (8009000 <vTaskDelay+0x64>)
 8008fe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fea:	601a      	str	r2, [r3, #0]
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ff4:	bf00      	nop
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	20001640 	.word	0x20001640
 8009000:	e000ed04 	.word	0xe000ed04

08009004 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b08a      	sub	sp, #40	; 0x28
 8009008:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800900a:	2300      	movs	r3, #0
 800900c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800900e:	2300      	movs	r3, #0
 8009010:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009012:	463a      	mov	r2, r7
 8009014:	1d39      	adds	r1, r7, #4
 8009016:	f107 0308 	add.w	r3, r7, #8
 800901a:	4618      	mov	r0, r3
 800901c:	f7fe ffba 	bl	8007f94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009020:	6839      	ldr	r1, [r7, #0]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	68ba      	ldr	r2, [r7, #8]
 8009026:	9202      	str	r2, [sp, #8]
 8009028:	9301      	str	r3, [sp, #4]
 800902a:	2300      	movs	r3, #0
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	2300      	movs	r3, #0
 8009030:	460a      	mov	r2, r1
 8009032:	4924      	ldr	r1, [pc, #144]	; (80090c4 <vTaskStartScheduler+0xc0>)
 8009034:	4824      	ldr	r0, [pc, #144]	; (80090c8 <vTaskStartScheduler+0xc4>)
 8009036:	f7ff fe01 	bl	8008c3c <xTaskCreateStatic>
 800903a:	4603      	mov	r3, r0
 800903c:	4a23      	ldr	r2, [pc, #140]	; (80090cc <vTaskStartScheduler+0xc8>)
 800903e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009040:	4b22      	ldr	r3, [pc, #136]	; (80090cc <vTaskStartScheduler+0xc8>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d002      	beq.n	800904e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009048:	2301      	movs	r3, #1
 800904a:	617b      	str	r3, [r7, #20]
 800904c:	e001      	b.n	8009052 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800904e:	2300      	movs	r3, #0
 8009050:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	2b01      	cmp	r3, #1
 8009056:	d102      	bne.n	800905e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009058:	f000 fd16 	bl	8009a88 <xTimerCreateTimerTask>
 800905c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2b01      	cmp	r3, #1
 8009062:	d11b      	bne.n	800909c <vTaskStartScheduler+0x98>
	__asm volatile
 8009064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009068:	f383 8811 	msr	BASEPRI, r3
 800906c:	f3bf 8f6f 	isb	sy
 8009070:	f3bf 8f4f 	dsb	sy
 8009074:	613b      	str	r3, [r7, #16]
}
 8009076:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009078:	4b15      	ldr	r3, [pc, #84]	; (80090d0 <vTaskStartScheduler+0xcc>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3354      	adds	r3, #84	; 0x54
 800907e:	4a15      	ldr	r2, [pc, #84]	; (80090d4 <vTaskStartScheduler+0xd0>)
 8009080:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009082:	4b15      	ldr	r3, [pc, #84]	; (80090d8 <vTaskStartScheduler+0xd4>)
 8009084:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009088:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800908a:	4b14      	ldr	r3, [pc, #80]	; (80090dc <vTaskStartScheduler+0xd8>)
 800908c:	2201      	movs	r2, #1
 800908e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009090:	4b13      	ldr	r3, [pc, #76]	; (80090e0 <vTaskStartScheduler+0xdc>)
 8009092:	2200      	movs	r2, #0
 8009094:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009096:	f001 f887 	bl	800a1a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800909a:	e00e      	b.n	80090ba <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090a2:	d10a      	bne.n	80090ba <vTaskStartScheduler+0xb6>
	__asm volatile
 80090a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a8:	f383 8811 	msr	BASEPRI, r3
 80090ac:	f3bf 8f6f 	isb	sy
 80090b0:	f3bf 8f4f 	dsb	sy
 80090b4:	60fb      	str	r3, [r7, #12]
}
 80090b6:	bf00      	nop
 80090b8:	e7fe      	b.n	80090b8 <vTaskStartScheduler+0xb4>
}
 80090ba:	bf00      	nop
 80090bc:	3718      	adds	r7, #24
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	0800b6a8 	.word	0x0800b6a8
 80090c8:	0800970d 	.word	0x0800970d
 80090cc:	2000163c 	.word	0x2000163c
 80090d0:	20001144 	.word	0x20001144
 80090d4:	20000018 	.word	0x20000018
 80090d8:	20001638 	.word	0x20001638
 80090dc:	20001624 	.word	0x20001624
 80090e0:	2000161c 	.word	0x2000161c

080090e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80090e4:	b480      	push	{r7}
 80090e6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80090e8:	4b04      	ldr	r3, [pc, #16]	; (80090fc <vTaskSuspendAll+0x18>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	3301      	adds	r3, #1
 80090ee:	4a03      	ldr	r2, [pc, #12]	; (80090fc <vTaskSuspendAll+0x18>)
 80090f0:	6013      	str	r3, [r2, #0]
}
 80090f2:	bf00      	nop
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bc80      	pop	{r7}
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	20001640 	.word	0x20001640

08009100 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009106:	2300      	movs	r3, #0
 8009108:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800910a:	2300      	movs	r3, #0
 800910c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800910e:	4b42      	ldr	r3, [pc, #264]	; (8009218 <xTaskResumeAll+0x118>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10a      	bne.n	800912c <xTaskResumeAll+0x2c>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800911a:	f383 8811 	msr	BASEPRI, r3
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	603b      	str	r3, [r7, #0]
}
 8009128:	bf00      	nop
 800912a:	e7fe      	b.n	800912a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800912c:	f001 f8ae 	bl	800a28c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009130:	4b39      	ldr	r3, [pc, #228]	; (8009218 <xTaskResumeAll+0x118>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3b01      	subs	r3, #1
 8009136:	4a38      	ldr	r2, [pc, #224]	; (8009218 <xTaskResumeAll+0x118>)
 8009138:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800913a:	4b37      	ldr	r3, [pc, #220]	; (8009218 <xTaskResumeAll+0x118>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d162      	bne.n	8009208 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009142:	4b36      	ldr	r3, [pc, #216]	; (800921c <xTaskResumeAll+0x11c>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d05e      	beq.n	8009208 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800914a:	e02f      	b.n	80091ac <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800914c:	4b34      	ldr	r3, [pc, #208]	; (8009220 <xTaskResumeAll+0x120>)
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	3318      	adds	r3, #24
 8009158:	4618      	mov	r0, r3
 800915a:	f7fe ffd5 	bl	8008108 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	3304      	adds	r3, #4
 8009162:	4618      	mov	r0, r3
 8009164:	f7fe ffd0 	bl	8008108 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800916c:	4b2d      	ldr	r3, [pc, #180]	; (8009224 <xTaskResumeAll+0x124>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	429a      	cmp	r2, r3
 8009172:	d903      	bls.n	800917c <xTaskResumeAll+0x7c>
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009178:	4a2a      	ldr	r2, [pc, #168]	; (8009224 <xTaskResumeAll+0x124>)
 800917a:	6013      	str	r3, [r2, #0]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009180:	4613      	mov	r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	4a27      	ldr	r2, [pc, #156]	; (8009228 <xTaskResumeAll+0x128>)
 800918a:	441a      	add	r2, r3
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	3304      	adds	r3, #4
 8009190:	4619      	mov	r1, r3
 8009192:	4610      	mov	r0, r2
 8009194:	f7fe ff5d 	bl	8008052 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800919c:	4b23      	ldr	r3, [pc, #140]	; (800922c <xTaskResumeAll+0x12c>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d302      	bcc.n	80091ac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80091a6:	4b22      	ldr	r3, [pc, #136]	; (8009230 <xTaskResumeAll+0x130>)
 80091a8:	2201      	movs	r2, #1
 80091aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80091ac:	4b1c      	ldr	r3, [pc, #112]	; (8009220 <xTaskResumeAll+0x120>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1cb      	bne.n	800914c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80091ba:	f000 fb61 	bl	8009880 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80091be:	4b1d      	ldr	r3, [pc, #116]	; (8009234 <xTaskResumeAll+0x134>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d010      	beq.n	80091ec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80091ca:	f000 f845 	bl	8009258 <xTaskIncrementTick>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d002      	beq.n	80091da <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80091d4:	4b16      	ldr	r3, [pc, #88]	; (8009230 <xTaskResumeAll+0x130>)
 80091d6:	2201      	movs	r2, #1
 80091d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	3b01      	subs	r3, #1
 80091de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1f1      	bne.n	80091ca <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80091e6:	4b13      	ldr	r3, [pc, #76]	; (8009234 <xTaskResumeAll+0x134>)
 80091e8:	2200      	movs	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80091ec:	4b10      	ldr	r3, [pc, #64]	; (8009230 <xTaskResumeAll+0x130>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d009      	beq.n	8009208 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80091f4:	2301      	movs	r3, #1
 80091f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80091f8:	4b0f      	ldr	r3, [pc, #60]	; (8009238 <xTaskResumeAll+0x138>)
 80091fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091fe:	601a      	str	r2, [r3, #0]
 8009200:	f3bf 8f4f 	dsb	sy
 8009204:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009208:	f001 f870 	bl	800a2ec <vPortExitCritical>

	return xAlreadyYielded;
 800920c:	68bb      	ldr	r3, [r7, #8]
}
 800920e:	4618      	mov	r0, r3
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	20001640 	.word	0x20001640
 800921c:	20001618 	.word	0x20001618
 8009220:	200015d8 	.word	0x200015d8
 8009224:	20001620 	.word	0x20001620
 8009228:	20001148 	.word	0x20001148
 800922c:	20001144 	.word	0x20001144
 8009230:	2000162c 	.word	0x2000162c
 8009234:	20001628 	.word	0x20001628
 8009238:	e000ed04 	.word	0xe000ed04

0800923c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009242:	4b04      	ldr	r3, [pc, #16]	; (8009254 <xTaskGetTickCount+0x18>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009248:	687b      	ldr	r3, [r7, #4]
}
 800924a:	4618      	mov	r0, r3
 800924c:	370c      	adds	r7, #12
 800924e:	46bd      	mov	sp, r7
 8009250:	bc80      	pop	{r7}
 8009252:	4770      	bx	lr
 8009254:	2000161c 	.word	0x2000161c

08009258 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b086      	sub	sp, #24
 800925c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800925e:	2300      	movs	r3, #0
 8009260:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009262:	4b51      	ldr	r3, [pc, #324]	; (80093a8 <xTaskIncrementTick+0x150>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	f040 808e 	bne.w	8009388 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800926c:	4b4f      	ldr	r3, [pc, #316]	; (80093ac <xTaskIncrementTick+0x154>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	3301      	adds	r3, #1
 8009272:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009274:	4a4d      	ldr	r2, [pc, #308]	; (80093ac <xTaskIncrementTick+0x154>)
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d120      	bne.n	80092c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009280:	4b4b      	ldr	r3, [pc, #300]	; (80093b0 <xTaskIncrementTick+0x158>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00a      	beq.n	80092a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800928a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800928e:	f383 8811 	msr	BASEPRI, r3
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	f3bf 8f4f 	dsb	sy
 800929a:	603b      	str	r3, [r7, #0]
}
 800929c:	bf00      	nop
 800929e:	e7fe      	b.n	800929e <xTaskIncrementTick+0x46>
 80092a0:	4b43      	ldr	r3, [pc, #268]	; (80093b0 <xTaskIncrementTick+0x158>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	60fb      	str	r3, [r7, #12]
 80092a6:	4b43      	ldr	r3, [pc, #268]	; (80093b4 <xTaskIncrementTick+0x15c>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a41      	ldr	r2, [pc, #260]	; (80093b0 <xTaskIncrementTick+0x158>)
 80092ac:	6013      	str	r3, [r2, #0]
 80092ae:	4a41      	ldr	r2, [pc, #260]	; (80093b4 <xTaskIncrementTick+0x15c>)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6013      	str	r3, [r2, #0]
 80092b4:	4b40      	ldr	r3, [pc, #256]	; (80093b8 <xTaskIncrementTick+0x160>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	3301      	adds	r3, #1
 80092ba:	4a3f      	ldr	r2, [pc, #252]	; (80093b8 <xTaskIncrementTick+0x160>)
 80092bc:	6013      	str	r3, [r2, #0]
 80092be:	f000 fadf 	bl	8009880 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80092c2:	4b3e      	ldr	r3, [pc, #248]	; (80093bc <xTaskIncrementTick+0x164>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	693a      	ldr	r2, [r7, #16]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d34e      	bcc.n	800936a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092cc:	4b38      	ldr	r3, [pc, #224]	; (80093b0 <xTaskIncrementTick+0x158>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d101      	bne.n	80092da <xTaskIncrementTick+0x82>
 80092d6:	2301      	movs	r3, #1
 80092d8:	e000      	b.n	80092dc <xTaskIncrementTick+0x84>
 80092da:	2300      	movs	r3, #0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d004      	beq.n	80092ea <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092e0:	4b36      	ldr	r3, [pc, #216]	; (80093bc <xTaskIncrementTick+0x164>)
 80092e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092e6:	601a      	str	r2, [r3, #0]
					break;
 80092e8:	e03f      	b.n	800936a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80092ea:	4b31      	ldr	r3, [pc, #196]	; (80093b0 <xTaskIncrementTick+0x158>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80092fa:	693a      	ldr	r2, [r7, #16]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d203      	bcs.n	800930a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009302:	4a2e      	ldr	r2, [pc, #184]	; (80093bc <xTaskIncrementTick+0x164>)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6013      	str	r3, [r2, #0]
						break;
 8009308:	e02f      	b.n	800936a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	3304      	adds	r3, #4
 800930e:	4618      	mov	r0, r3
 8009310:	f7fe fefa 	bl	8008108 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009318:	2b00      	cmp	r3, #0
 800931a:	d004      	beq.n	8009326 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	3318      	adds	r3, #24
 8009320:	4618      	mov	r0, r3
 8009322:	f7fe fef1 	bl	8008108 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800932a:	4b25      	ldr	r3, [pc, #148]	; (80093c0 <xTaskIncrementTick+0x168>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	429a      	cmp	r2, r3
 8009330:	d903      	bls.n	800933a <xTaskIncrementTick+0xe2>
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009336:	4a22      	ldr	r2, [pc, #136]	; (80093c0 <xTaskIncrementTick+0x168>)
 8009338:	6013      	str	r3, [r2, #0]
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800933e:	4613      	mov	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4413      	add	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4a1f      	ldr	r2, [pc, #124]	; (80093c4 <xTaskIncrementTick+0x16c>)
 8009348:	441a      	add	r2, r3
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	3304      	adds	r3, #4
 800934e:	4619      	mov	r1, r3
 8009350:	4610      	mov	r0, r2
 8009352:	f7fe fe7e 	bl	8008052 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800935a:	4b1b      	ldr	r3, [pc, #108]	; (80093c8 <xTaskIncrementTick+0x170>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009360:	429a      	cmp	r2, r3
 8009362:	d3b3      	bcc.n	80092cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009364:	2301      	movs	r3, #1
 8009366:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009368:	e7b0      	b.n	80092cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800936a:	4b17      	ldr	r3, [pc, #92]	; (80093c8 <xTaskIncrementTick+0x170>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009370:	4914      	ldr	r1, [pc, #80]	; (80093c4 <xTaskIncrementTick+0x16c>)
 8009372:	4613      	mov	r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	4413      	add	r3, r2
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	440b      	add	r3, r1
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2b01      	cmp	r3, #1
 8009380:	d907      	bls.n	8009392 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009382:	2301      	movs	r3, #1
 8009384:	617b      	str	r3, [r7, #20]
 8009386:	e004      	b.n	8009392 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009388:	4b10      	ldr	r3, [pc, #64]	; (80093cc <xTaskIncrementTick+0x174>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	3301      	adds	r3, #1
 800938e:	4a0f      	ldr	r2, [pc, #60]	; (80093cc <xTaskIncrementTick+0x174>)
 8009390:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009392:	4b0f      	ldr	r3, [pc, #60]	; (80093d0 <xTaskIncrementTick+0x178>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d001      	beq.n	800939e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800939a:	2301      	movs	r3, #1
 800939c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800939e:	697b      	ldr	r3, [r7, #20]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	20001640 	.word	0x20001640
 80093ac:	2000161c 	.word	0x2000161c
 80093b0:	200015d0 	.word	0x200015d0
 80093b4:	200015d4 	.word	0x200015d4
 80093b8:	20001630 	.word	0x20001630
 80093bc:	20001638 	.word	0x20001638
 80093c0:	20001620 	.word	0x20001620
 80093c4:	20001148 	.word	0x20001148
 80093c8:	20001144 	.word	0x20001144
 80093cc:	20001628 	.word	0x20001628
 80093d0:	2000162c 	.word	0x2000162c

080093d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80093da:	4b2a      	ldr	r3, [pc, #168]	; (8009484 <vTaskSwitchContext+0xb0>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d003      	beq.n	80093ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80093e2:	4b29      	ldr	r3, [pc, #164]	; (8009488 <vTaskSwitchContext+0xb4>)
 80093e4:	2201      	movs	r2, #1
 80093e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80093e8:	e046      	b.n	8009478 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80093ea:	4b27      	ldr	r3, [pc, #156]	; (8009488 <vTaskSwitchContext+0xb4>)
 80093ec:	2200      	movs	r2, #0
 80093ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80093f0:	4b26      	ldr	r3, [pc, #152]	; (800948c <vTaskSwitchContext+0xb8>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	60fb      	str	r3, [r7, #12]
 80093f6:	e010      	b.n	800941a <vTaskSwitchContext+0x46>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d10a      	bne.n	8009414 <vTaskSwitchContext+0x40>
	__asm volatile
 80093fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009402:	f383 8811 	msr	BASEPRI, r3
 8009406:	f3bf 8f6f 	isb	sy
 800940a:	f3bf 8f4f 	dsb	sy
 800940e:	607b      	str	r3, [r7, #4]
}
 8009410:	bf00      	nop
 8009412:	e7fe      	b.n	8009412 <vTaskSwitchContext+0x3e>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	3b01      	subs	r3, #1
 8009418:	60fb      	str	r3, [r7, #12]
 800941a:	491d      	ldr	r1, [pc, #116]	; (8009490 <vTaskSwitchContext+0xbc>)
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	4613      	mov	r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	4413      	add	r3, r2
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	440b      	add	r3, r1
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d0e4      	beq.n	80093f8 <vTaskSwitchContext+0x24>
 800942e:	68fa      	ldr	r2, [r7, #12]
 8009430:	4613      	mov	r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	4413      	add	r3, r2
 8009436:	009b      	lsls	r3, r3, #2
 8009438:	4a15      	ldr	r2, [pc, #84]	; (8009490 <vTaskSwitchContext+0xbc>)
 800943a:	4413      	add	r3, r2
 800943c:	60bb      	str	r3, [r7, #8]
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	605a      	str	r2, [r3, #4]
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	685a      	ldr	r2, [r3, #4]
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	3308      	adds	r3, #8
 8009450:	429a      	cmp	r2, r3
 8009452:	d104      	bne.n	800945e <vTaskSwitchContext+0x8a>
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	685a      	ldr	r2, [r3, #4]
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	605a      	str	r2, [r3, #4]
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	4a0b      	ldr	r2, [pc, #44]	; (8009494 <vTaskSwitchContext+0xc0>)
 8009466:	6013      	str	r3, [r2, #0]
 8009468:	4a08      	ldr	r2, [pc, #32]	; (800948c <vTaskSwitchContext+0xb8>)
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800946e:	4b09      	ldr	r3, [pc, #36]	; (8009494 <vTaskSwitchContext+0xc0>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	3354      	adds	r3, #84	; 0x54
 8009474:	4a08      	ldr	r2, [pc, #32]	; (8009498 <vTaskSwitchContext+0xc4>)
 8009476:	6013      	str	r3, [r2, #0]
}
 8009478:	bf00      	nop
 800947a:	3714      	adds	r7, #20
 800947c:	46bd      	mov	sp, r7
 800947e:	bc80      	pop	{r7}
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop
 8009484:	20001640 	.word	0x20001640
 8009488:	2000162c 	.word	0x2000162c
 800948c:	20001620 	.word	0x20001620
 8009490:	20001148 	.word	0x20001148
 8009494:	20001144 	.word	0x20001144
 8009498:	20000018 	.word	0x20000018

0800949c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d10a      	bne.n	80094c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80094ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b0:	f383 8811 	msr	BASEPRI, r3
 80094b4:	f3bf 8f6f 	isb	sy
 80094b8:	f3bf 8f4f 	dsb	sy
 80094bc:	60fb      	str	r3, [r7, #12]
}
 80094be:	bf00      	nop
 80094c0:	e7fe      	b.n	80094c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094c2:	4b07      	ldr	r3, [pc, #28]	; (80094e0 <vTaskPlaceOnEventList+0x44>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3318      	adds	r3, #24
 80094c8:	4619      	mov	r1, r3
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f7fe fde4 	bl	8008098 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80094d0:	2101      	movs	r1, #1
 80094d2:	6838      	ldr	r0, [r7, #0]
 80094d4:	f000 fa84 	bl	80099e0 <prvAddCurrentTaskToDelayedList>
}
 80094d8:	bf00      	nop
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	20001144 	.word	0x20001144

080094e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b086      	sub	sp, #24
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	60b9      	str	r1, [r7, #8]
 80094ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d10a      	bne.n	800950c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80094f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fa:	f383 8811 	msr	BASEPRI, r3
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	617b      	str	r3, [r7, #20]
}
 8009508:	bf00      	nop
 800950a:	e7fe      	b.n	800950a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800950c:	4b0a      	ldr	r3, [pc, #40]	; (8009538 <vTaskPlaceOnEventListRestricted+0x54>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	3318      	adds	r3, #24
 8009512:	4619      	mov	r1, r3
 8009514:	68f8      	ldr	r0, [r7, #12]
 8009516:	f7fe fd9c 	bl	8008052 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d002      	beq.n	8009526 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009524:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009526:	6879      	ldr	r1, [r7, #4]
 8009528:	68b8      	ldr	r0, [r7, #8]
 800952a:	f000 fa59 	bl	80099e0 <prvAddCurrentTaskToDelayedList>
	}
 800952e:	bf00      	nop
 8009530:	3718      	adds	r7, #24
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	20001144 	.word	0x20001144

0800953c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b086      	sub	sp, #24
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d10a      	bne.n	8009568 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009556:	f383 8811 	msr	BASEPRI, r3
 800955a:	f3bf 8f6f 	isb	sy
 800955e:	f3bf 8f4f 	dsb	sy
 8009562:	60fb      	str	r3, [r7, #12]
}
 8009564:	bf00      	nop
 8009566:	e7fe      	b.n	8009566 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	3318      	adds	r3, #24
 800956c:	4618      	mov	r0, r3
 800956e:	f7fe fdcb 	bl	8008108 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009572:	4b1e      	ldr	r3, [pc, #120]	; (80095ec <xTaskRemoveFromEventList+0xb0>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d11d      	bne.n	80095b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	3304      	adds	r3, #4
 800957e:	4618      	mov	r0, r3
 8009580:	f7fe fdc2 	bl	8008108 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009588:	4b19      	ldr	r3, [pc, #100]	; (80095f0 <xTaskRemoveFromEventList+0xb4>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	429a      	cmp	r2, r3
 800958e:	d903      	bls.n	8009598 <xTaskRemoveFromEventList+0x5c>
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009594:	4a16      	ldr	r2, [pc, #88]	; (80095f0 <xTaskRemoveFromEventList+0xb4>)
 8009596:	6013      	str	r3, [r2, #0]
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800959c:	4613      	mov	r3, r2
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	4413      	add	r3, r2
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	4a13      	ldr	r2, [pc, #76]	; (80095f4 <xTaskRemoveFromEventList+0xb8>)
 80095a6:	441a      	add	r2, r3
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	3304      	adds	r3, #4
 80095ac:	4619      	mov	r1, r3
 80095ae:	4610      	mov	r0, r2
 80095b0:	f7fe fd4f 	bl	8008052 <vListInsertEnd>
 80095b4:	e005      	b.n	80095c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	3318      	adds	r3, #24
 80095ba:	4619      	mov	r1, r3
 80095bc:	480e      	ldr	r0, [pc, #56]	; (80095f8 <xTaskRemoveFromEventList+0xbc>)
 80095be:	f7fe fd48 	bl	8008052 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095c6:	4b0d      	ldr	r3, [pc, #52]	; (80095fc <xTaskRemoveFromEventList+0xc0>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d905      	bls.n	80095dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80095d0:	2301      	movs	r3, #1
 80095d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80095d4:	4b0a      	ldr	r3, [pc, #40]	; (8009600 <xTaskRemoveFromEventList+0xc4>)
 80095d6:	2201      	movs	r2, #1
 80095d8:	601a      	str	r2, [r3, #0]
 80095da:	e001      	b.n	80095e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80095dc:	2300      	movs	r3, #0
 80095de:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80095e0:	697b      	ldr	r3, [r7, #20]
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3718      	adds	r7, #24
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}
 80095ea:	bf00      	nop
 80095ec:	20001640 	.word	0x20001640
 80095f0:	20001620 	.word	0x20001620
 80095f4:	20001148 	.word	0x20001148
 80095f8:	200015d8 	.word	0x200015d8
 80095fc:	20001144 	.word	0x20001144
 8009600:	2000162c 	.word	0x2000162c

08009604 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800960c:	4b06      	ldr	r3, [pc, #24]	; (8009628 <vTaskInternalSetTimeOutState+0x24>)
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009614:	4b05      	ldr	r3, [pc, #20]	; (800962c <vTaskInternalSetTimeOutState+0x28>)
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	605a      	str	r2, [r3, #4]
}
 800961c:	bf00      	nop
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	bc80      	pop	{r7}
 8009624:	4770      	bx	lr
 8009626:	bf00      	nop
 8009628:	20001630 	.word	0x20001630
 800962c:	2000161c 	.word	0x2000161c

08009630 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b088      	sub	sp, #32
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d10a      	bne.n	8009656 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009644:	f383 8811 	msr	BASEPRI, r3
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	613b      	str	r3, [r7, #16]
}
 8009652:	bf00      	nop
 8009654:	e7fe      	b.n	8009654 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d10a      	bne.n	8009672 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800965c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009660:	f383 8811 	msr	BASEPRI, r3
 8009664:	f3bf 8f6f 	isb	sy
 8009668:	f3bf 8f4f 	dsb	sy
 800966c:	60fb      	str	r3, [r7, #12]
}
 800966e:	bf00      	nop
 8009670:	e7fe      	b.n	8009670 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009672:	f000 fe0b 	bl	800a28c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009676:	4b1d      	ldr	r3, [pc, #116]	; (80096ec <xTaskCheckForTimeOut+0xbc>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	69ba      	ldr	r2, [r7, #24]
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800968e:	d102      	bne.n	8009696 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009690:	2300      	movs	r3, #0
 8009692:	61fb      	str	r3, [r7, #28]
 8009694:	e023      	b.n	80096de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681a      	ldr	r2, [r3, #0]
 800969a:	4b15      	ldr	r3, [pc, #84]	; (80096f0 <xTaskCheckForTimeOut+0xc0>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	429a      	cmp	r2, r3
 80096a0:	d007      	beq.n	80096b2 <xTaskCheckForTimeOut+0x82>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	69ba      	ldr	r2, [r7, #24]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d302      	bcc.n	80096b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80096ac:	2301      	movs	r3, #1
 80096ae:	61fb      	str	r3, [r7, #28]
 80096b0:	e015      	b.n	80096de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	697a      	ldr	r2, [r7, #20]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d20b      	bcs.n	80096d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	681a      	ldr	r2, [r3, #0]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	1ad2      	subs	r2, r2, r3
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f7ff ff9b 	bl	8009604 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80096ce:	2300      	movs	r3, #0
 80096d0:	61fb      	str	r3, [r7, #28]
 80096d2:	e004      	b.n	80096de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	2200      	movs	r2, #0
 80096d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80096da:	2301      	movs	r3, #1
 80096dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80096de:	f000 fe05 	bl	800a2ec <vPortExitCritical>

	return xReturn;
 80096e2:	69fb      	ldr	r3, [r7, #28]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3720      	adds	r7, #32
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	2000161c 	.word	0x2000161c
 80096f0:	20001630 	.word	0x20001630

080096f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80096f4:	b480      	push	{r7}
 80096f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80096f8:	4b03      	ldr	r3, [pc, #12]	; (8009708 <vTaskMissedYield+0x14>)
 80096fa:	2201      	movs	r2, #1
 80096fc:	601a      	str	r2, [r3, #0]
}
 80096fe:	bf00      	nop
 8009700:	46bd      	mov	sp, r7
 8009702:	bc80      	pop	{r7}
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	2000162c 	.word	0x2000162c

0800970c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b082      	sub	sp, #8
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009714:	f000 f852 	bl	80097bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009718:	4b06      	ldr	r3, [pc, #24]	; (8009734 <prvIdleTask+0x28>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2b01      	cmp	r3, #1
 800971e:	d9f9      	bls.n	8009714 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009720:	4b05      	ldr	r3, [pc, #20]	; (8009738 <prvIdleTask+0x2c>)
 8009722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009726:	601a      	str	r2, [r3, #0]
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009730:	e7f0      	b.n	8009714 <prvIdleTask+0x8>
 8009732:	bf00      	nop
 8009734:	20001148 	.word	0x20001148
 8009738:	e000ed04 	.word	0xe000ed04

0800973c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009742:	2300      	movs	r3, #0
 8009744:	607b      	str	r3, [r7, #4]
 8009746:	e00c      	b.n	8009762 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	4613      	mov	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	4413      	add	r3, r2
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	4a12      	ldr	r2, [pc, #72]	; (800979c <prvInitialiseTaskLists+0x60>)
 8009754:	4413      	add	r3, r2
 8009756:	4618      	mov	r0, r3
 8009758:	f7fe fc50 	bl	8007ffc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	3301      	adds	r3, #1
 8009760:	607b      	str	r3, [r7, #4]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2b37      	cmp	r3, #55	; 0x37
 8009766:	d9ef      	bls.n	8009748 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009768:	480d      	ldr	r0, [pc, #52]	; (80097a0 <prvInitialiseTaskLists+0x64>)
 800976a:	f7fe fc47 	bl	8007ffc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800976e:	480d      	ldr	r0, [pc, #52]	; (80097a4 <prvInitialiseTaskLists+0x68>)
 8009770:	f7fe fc44 	bl	8007ffc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009774:	480c      	ldr	r0, [pc, #48]	; (80097a8 <prvInitialiseTaskLists+0x6c>)
 8009776:	f7fe fc41 	bl	8007ffc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800977a:	480c      	ldr	r0, [pc, #48]	; (80097ac <prvInitialiseTaskLists+0x70>)
 800977c:	f7fe fc3e 	bl	8007ffc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009780:	480b      	ldr	r0, [pc, #44]	; (80097b0 <prvInitialiseTaskLists+0x74>)
 8009782:	f7fe fc3b 	bl	8007ffc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009786:	4b0b      	ldr	r3, [pc, #44]	; (80097b4 <prvInitialiseTaskLists+0x78>)
 8009788:	4a05      	ldr	r2, [pc, #20]	; (80097a0 <prvInitialiseTaskLists+0x64>)
 800978a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800978c:	4b0a      	ldr	r3, [pc, #40]	; (80097b8 <prvInitialiseTaskLists+0x7c>)
 800978e:	4a05      	ldr	r2, [pc, #20]	; (80097a4 <prvInitialiseTaskLists+0x68>)
 8009790:	601a      	str	r2, [r3, #0]
}
 8009792:	bf00      	nop
 8009794:	3708      	adds	r7, #8
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	20001148 	.word	0x20001148
 80097a0:	200015a8 	.word	0x200015a8
 80097a4:	200015bc 	.word	0x200015bc
 80097a8:	200015d8 	.word	0x200015d8
 80097ac:	200015ec 	.word	0x200015ec
 80097b0:	20001604 	.word	0x20001604
 80097b4:	200015d0 	.word	0x200015d0
 80097b8:	200015d4 	.word	0x200015d4

080097bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097c2:	e019      	b.n	80097f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80097c4:	f000 fd62 	bl	800a28c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80097c8:	4b10      	ldr	r3, [pc, #64]	; (800980c <prvCheckTasksWaitingTermination+0x50>)
 80097ca:	68db      	ldr	r3, [r3, #12]
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	3304      	adds	r3, #4
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7fe fc97 	bl	8008108 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80097da:	4b0d      	ldr	r3, [pc, #52]	; (8009810 <prvCheckTasksWaitingTermination+0x54>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	3b01      	subs	r3, #1
 80097e0:	4a0b      	ldr	r2, [pc, #44]	; (8009810 <prvCheckTasksWaitingTermination+0x54>)
 80097e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80097e4:	4b0b      	ldr	r3, [pc, #44]	; (8009814 <prvCheckTasksWaitingTermination+0x58>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	3b01      	subs	r3, #1
 80097ea:	4a0a      	ldr	r2, [pc, #40]	; (8009814 <prvCheckTasksWaitingTermination+0x58>)
 80097ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80097ee:	f000 fd7d 	bl	800a2ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 f810 	bl	8009818 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097f8:	4b06      	ldr	r3, [pc, #24]	; (8009814 <prvCheckTasksWaitingTermination+0x58>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1e1      	bne.n	80097c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009800:	bf00      	nop
 8009802:	bf00      	nop
 8009804:	3708      	adds	r7, #8
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	200015ec 	.word	0x200015ec
 8009810:	20001618 	.word	0x20001618
 8009814:	20001600 	.word	0x20001600

08009818 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	3354      	adds	r3, #84	; 0x54
 8009824:	4618      	mov	r0, r3
 8009826:	f001 fad3 	bl	800add0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009830:	2b00      	cmp	r3, #0
 8009832:	d108      	bne.n	8009846 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009838:	4618      	mov	r0, r3
 800983a:	f000 feeb 	bl	800a614 <vPortFree>
				vPortFree( pxTCB );
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fee8 	bl	800a614 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009844:	e018      	b.n	8009878 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800984c:	2b01      	cmp	r3, #1
 800984e:	d103      	bne.n	8009858 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 fedf 	bl	800a614 <vPortFree>
	}
 8009856:	e00f      	b.n	8009878 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800985e:	2b02      	cmp	r3, #2
 8009860:	d00a      	beq.n	8009878 <prvDeleteTCB+0x60>
	__asm volatile
 8009862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009866:	f383 8811 	msr	BASEPRI, r3
 800986a:	f3bf 8f6f 	isb	sy
 800986e:	f3bf 8f4f 	dsb	sy
 8009872:	60fb      	str	r3, [r7, #12]
}
 8009874:	bf00      	nop
 8009876:	e7fe      	b.n	8009876 <prvDeleteTCB+0x5e>
	}
 8009878:	bf00      	nop
 800987a:	3710      	adds	r7, #16
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009886:	4b0e      	ldr	r3, [pc, #56]	; (80098c0 <prvResetNextTaskUnblockTime+0x40>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d101      	bne.n	8009894 <prvResetNextTaskUnblockTime+0x14>
 8009890:	2301      	movs	r3, #1
 8009892:	e000      	b.n	8009896 <prvResetNextTaskUnblockTime+0x16>
 8009894:	2300      	movs	r3, #0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d004      	beq.n	80098a4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800989a:	4b0a      	ldr	r3, [pc, #40]	; (80098c4 <prvResetNextTaskUnblockTime+0x44>)
 800989c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098a0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80098a2:	e008      	b.n	80098b6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80098a4:	4b06      	ldr	r3, [pc, #24]	; (80098c0 <prvResetNextTaskUnblockTime+0x40>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	68db      	ldr	r3, [r3, #12]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	4a04      	ldr	r2, [pc, #16]	; (80098c4 <prvResetNextTaskUnblockTime+0x44>)
 80098b4:	6013      	str	r3, [r2, #0]
}
 80098b6:	bf00      	nop
 80098b8:	370c      	adds	r7, #12
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bc80      	pop	{r7}
 80098be:	4770      	bx	lr
 80098c0:	200015d0 	.word	0x200015d0
 80098c4:	20001638 	.word	0x20001638

080098c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80098ce:	4b0b      	ldr	r3, [pc, #44]	; (80098fc <xTaskGetSchedulerState+0x34>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d102      	bne.n	80098dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80098d6:	2301      	movs	r3, #1
 80098d8:	607b      	str	r3, [r7, #4]
 80098da:	e008      	b.n	80098ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098dc:	4b08      	ldr	r3, [pc, #32]	; (8009900 <xTaskGetSchedulerState+0x38>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d102      	bne.n	80098ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80098e4:	2302      	movs	r3, #2
 80098e6:	607b      	str	r3, [r7, #4]
 80098e8:	e001      	b.n	80098ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80098ea:	2300      	movs	r3, #0
 80098ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80098ee:	687b      	ldr	r3, [r7, #4]
	}
 80098f0:	4618      	mov	r0, r3
 80098f2:	370c      	adds	r7, #12
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bc80      	pop	{r7}
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	20001624 	.word	0x20001624
 8009900:	20001640 	.word	0x20001640

08009904 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009910:	2300      	movs	r3, #0
 8009912:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d056      	beq.n	80099c8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800991a:	4b2e      	ldr	r3, [pc, #184]	; (80099d4 <xTaskPriorityDisinherit+0xd0>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	693a      	ldr	r2, [r7, #16]
 8009920:	429a      	cmp	r2, r3
 8009922:	d00a      	beq.n	800993a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009928:	f383 8811 	msr	BASEPRI, r3
 800992c:	f3bf 8f6f 	isb	sy
 8009930:	f3bf 8f4f 	dsb	sy
 8009934:	60fb      	str	r3, [r7, #12]
}
 8009936:	bf00      	nop
 8009938:	e7fe      	b.n	8009938 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800993e:	2b00      	cmp	r3, #0
 8009940:	d10a      	bne.n	8009958 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009946:	f383 8811 	msr	BASEPRI, r3
 800994a:	f3bf 8f6f 	isb	sy
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	60bb      	str	r3, [r7, #8]
}
 8009954:	bf00      	nop
 8009956:	e7fe      	b.n	8009956 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800995c:	1e5a      	subs	r2, r3, #1
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800996a:	429a      	cmp	r2, r3
 800996c:	d02c      	beq.n	80099c8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009972:	2b00      	cmp	r3, #0
 8009974:	d128      	bne.n	80099c8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	3304      	adds	r3, #4
 800997a:	4618      	mov	r0, r3
 800997c:	f7fe fbc4 	bl	8008108 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800998c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009998:	4b0f      	ldr	r3, [pc, #60]	; (80099d8 <xTaskPriorityDisinherit+0xd4>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	429a      	cmp	r2, r3
 800999e:	d903      	bls.n	80099a8 <xTaskPriorityDisinherit+0xa4>
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099a4:	4a0c      	ldr	r2, [pc, #48]	; (80099d8 <xTaskPriorityDisinherit+0xd4>)
 80099a6:	6013      	str	r3, [r2, #0]
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099ac:	4613      	mov	r3, r2
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	4413      	add	r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	4a09      	ldr	r2, [pc, #36]	; (80099dc <xTaskPriorityDisinherit+0xd8>)
 80099b6:	441a      	add	r2, r3
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	3304      	adds	r3, #4
 80099bc:	4619      	mov	r1, r3
 80099be:	4610      	mov	r0, r2
 80099c0:	f7fe fb47 	bl	8008052 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80099c4:	2301      	movs	r3, #1
 80099c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80099c8:	697b      	ldr	r3, [r7, #20]
	}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3718      	adds	r7, #24
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	20001144 	.word	0x20001144
 80099d8:	20001620 	.word	0x20001620
 80099dc:	20001148 	.word	0x20001148

080099e0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80099ea:	4b21      	ldr	r3, [pc, #132]	; (8009a70 <prvAddCurrentTaskToDelayedList+0x90>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099f0:	4b20      	ldr	r3, [pc, #128]	; (8009a74 <prvAddCurrentTaskToDelayedList+0x94>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	3304      	adds	r3, #4
 80099f6:	4618      	mov	r0, r3
 80099f8:	f7fe fb86 	bl	8008108 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a02:	d10a      	bne.n	8009a1a <prvAddCurrentTaskToDelayedList+0x3a>
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d007      	beq.n	8009a1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a0a:	4b1a      	ldr	r3, [pc, #104]	; (8009a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	3304      	adds	r3, #4
 8009a10:	4619      	mov	r1, r3
 8009a12:	4819      	ldr	r0, [pc, #100]	; (8009a78 <prvAddCurrentTaskToDelayedList+0x98>)
 8009a14:	f7fe fb1d 	bl	8008052 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a18:	e026      	b.n	8009a68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a1a:	68fa      	ldr	r2, [r7, #12]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	4413      	add	r3, r2
 8009a20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a22:	4b14      	ldr	r3, [pc, #80]	; (8009a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a2a:	68ba      	ldr	r2, [r7, #8]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	429a      	cmp	r2, r3
 8009a30:	d209      	bcs.n	8009a46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a32:	4b12      	ldr	r3, [pc, #72]	; (8009a7c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	4b0f      	ldr	r3, [pc, #60]	; (8009a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	3304      	adds	r3, #4
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4610      	mov	r0, r2
 8009a40:	f7fe fb2a 	bl	8008098 <vListInsert>
}
 8009a44:	e010      	b.n	8009a68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a46:	4b0e      	ldr	r3, [pc, #56]	; (8009a80 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	4b0a      	ldr	r3, [pc, #40]	; (8009a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3304      	adds	r3, #4
 8009a50:	4619      	mov	r1, r3
 8009a52:	4610      	mov	r0, r2
 8009a54:	f7fe fb20 	bl	8008098 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a58:	4b0a      	ldr	r3, [pc, #40]	; (8009a84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	68ba      	ldr	r2, [r7, #8]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d202      	bcs.n	8009a68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009a62:	4a08      	ldr	r2, [pc, #32]	; (8009a84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	6013      	str	r3, [r2, #0]
}
 8009a68:	bf00      	nop
 8009a6a:	3710      	adds	r7, #16
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}
 8009a70:	2000161c 	.word	0x2000161c
 8009a74:	20001144 	.word	0x20001144
 8009a78:	20001604 	.word	0x20001604
 8009a7c:	200015d4 	.word	0x200015d4
 8009a80:	200015d0 	.word	0x200015d0
 8009a84:	20001638 	.word	0x20001638

08009a88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b08a      	sub	sp, #40	; 0x28
 8009a8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009a92:	f000 facb 	bl	800a02c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009a96:	4b1c      	ldr	r3, [pc, #112]	; (8009b08 <xTimerCreateTimerTask+0x80>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d021      	beq.n	8009ae2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009aa6:	1d3a      	adds	r2, r7, #4
 8009aa8:	f107 0108 	add.w	r1, r7, #8
 8009aac:	f107 030c 	add.w	r3, r7, #12
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f7fe fa89 	bl	8007fc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009ab6:	6879      	ldr	r1, [r7, #4]
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	9202      	str	r2, [sp, #8]
 8009abe:	9301      	str	r3, [sp, #4]
 8009ac0:	2302      	movs	r3, #2
 8009ac2:	9300      	str	r3, [sp, #0]
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	460a      	mov	r2, r1
 8009ac8:	4910      	ldr	r1, [pc, #64]	; (8009b0c <xTimerCreateTimerTask+0x84>)
 8009aca:	4811      	ldr	r0, [pc, #68]	; (8009b10 <xTimerCreateTimerTask+0x88>)
 8009acc:	f7ff f8b6 	bl	8008c3c <xTaskCreateStatic>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	4a10      	ldr	r2, [pc, #64]	; (8009b14 <xTimerCreateTimerTask+0x8c>)
 8009ad4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009ad6:	4b0f      	ldr	r3, [pc, #60]	; (8009b14 <xTimerCreateTimerTask+0x8c>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d001      	beq.n	8009ae2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d10a      	bne.n	8009afe <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aec:	f383 8811 	msr	BASEPRI, r3
 8009af0:	f3bf 8f6f 	isb	sy
 8009af4:	f3bf 8f4f 	dsb	sy
 8009af8:	613b      	str	r3, [r7, #16]
}
 8009afa:	bf00      	nop
 8009afc:	e7fe      	b.n	8009afc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009afe:	697b      	ldr	r3, [r7, #20]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3718      	adds	r7, #24
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}
 8009b08:	20001674 	.word	0x20001674
 8009b0c:	0800b6b0 	.word	0x0800b6b0
 8009b10:	08009c35 	.word	0x08009c35
 8009b14:	20001678 	.word	0x20001678

08009b18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b08a      	sub	sp, #40	; 0x28
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	60b9      	str	r1, [r7, #8]
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009b26:	2300      	movs	r3, #0
 8009b28:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d10a      	bne.n	8009b46 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b34:	f383 8811 	msr	BASEPRI, r3
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	f3bf 8f4f 	dsb	sy
 8009b40:	623b      	str	r3, [r7, #32]
}
 8009b42:	bf00      	nop
 8009b44:	e7fe      	b.n	8009b44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009b46:	4b1a      	ldr	r3, [pc, #104]	; (8009bb0 <xTimerGenericCommand+0x98>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d02a      	beq.n	8009ba4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	2b05      	cmp	r3, #5
 8009b5e:	dc18      	bgt.n	8009b92 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b60:	f7ff feb2 	bl	80098c8 <xTaskGetSchedulerState>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b02      	cmp	r3, #2
 8009b68:	d109      	bne.n	8009b7e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009b6a:	4b11      	ldr	r3, [pc, #68]	; (8009bb0 <xTimerGenericCommand+0x98>)
 8009b6c:	6818      	ldr	r0, [r3, #0]
 8009b6e:	f107 0110 	add.w	r1, r7, #16
 8009b72:	2300      	movs	r3, #0
 8009b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b76:	f7fe fc7f 	bl	8008478 <xQueueGenericSend>
 8009b7a:	6278      	str	r0, [r7, #36]	; 0x24
 8009b7c:	e012      	b.n	8009ba4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009b7e:	4b0c      	ldr	r3, [pc, #48]	; (8009bb0 <xTimerGenericCommand+0x98>)
 8009b80:	6818      	ldr	r0, [r3, #0]
 8009b82:	f107 0110 	add.w	r1, r7, #16
 8009b86:	2300      	movs	r3, #0
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f7fe fc75 	bl	8008478 <xQueueGenericSend>
 8009b8e:	6278      	str	r0, [r7, #36]	; 0x24
 8009b90:	e008      	b.n	8009ba4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009b92:	4b07      	ldr	r3, [pc, #28]	; (8009bb0 <xTimerGenericCommand+0x98>)
 8009b94:	6818      	ldr	r0, [r3, #0]
 8009b96:	f107 0110 	add.w	r1, r7, #16
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	f7fe fd69 	bl	8008674 <xQueueGenericSendFromISR>
 8009ba2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3728      	adds	r7, #40	; 0x28
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	20001674 	.word	0x20001674

08009bb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b088      	sub	sp, #32
 8009bb8:	af02      	add	r7, sp, #8
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bbe:	4b1c      	ldr	r3, [pc, #112]	; (8009c30 <prvProcessExpiredTimer+0x7c>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	68db      	ldr	r3, [r3, #12]
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	3304      	adds	r3, #4
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fe fa9b 	bl	8008108 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	69db      	ldr	r3, [r3, #28]
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d122      	bne.n	8009c20 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	699a      	ldr	r2, [r3, #24]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	18d1      	adds	r1, r2, r3
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	683a      	ldr	r2, [r7, #0]
 8009be6:	6978      	ldr	r0, [r7, #20]
 8009be8:	f000 f8c8 	bl	8009d7c <prvInsertTimerInActiveList>
 8009bec:	4603      	mov	r3, r0
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d016      	beq.n	8009c20 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	9300      	str	r3, [sp, #0]
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	2100      	movs	r1, #0
 8009bfc:	6978      	ldr	r0, [r7, #20]
 8009bfe:	f7ff ff8b 	bl	8009b18 <xTimerGenericCommand>
 8009c02:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d10a      	bne.n	8009c20 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8009c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0e:	f383 8811 	msr	BASEPRI, r3
 8009c12:	f3bf 8f6f 	isb	sy
 8009c16:	f3bf 8f4f 	dsb	sy
 8009c1a:	60fb      	str	r3, [r7, #12]
}
 8009c1c:	bf00      	nop
 8009c1e:	e7fe      	b.n	8009c1e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c24:	6978      	ldr	r0, [r7, #20]
 8009c26:	4798      	blx	r3
}
 8009c28:	bf00      	nop
 8009c2a:	3718      	adds	r7, #24
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	2000166c 	.word	0x2000166c

08009c34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c3c:	f107 0308 	add.w	r3, r7, #8
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 f857 	bl	8009cf4 <prvGetNextExpireTime>
 8009c46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	f000 f803 	bl	8009c58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009c52:	f000 f8d5 	bl	8009e00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c56:	e7f1      	b.n	8009c3c <prvTimerTask+0x8>

08009c58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009c62:	f7ff fa3f 	bl	80090e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c66:	f107 0308 	add.w	r3, r7, #8
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f000 f866 	bl	8009d3c <prvSampleTimeNow>
 8009c70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d130      	bne.n	8009cda <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d10a      	bne.n	8009c94 <prvProcessTimerOrBlockTask+0x3c>
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d806      	bhi.n	8009c94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009c86:	f7ff fa3b 	bl	8009100 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009c8a:	68f9      	ldr	r1, [r7, #12]
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f7ff ff91 	bl	8009bb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009c92:	e024      	b.n	8009cde <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d008      	beq.n	8009cac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009c9a:	4b13      	ldr	r3, [pc, #76]	; (8009ce8 <prvProcessTimerOrBlockTask+0x90>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	bf0c      	ite	eq
 8009ca4:	2301      	moveq	r3, #1
 8009ca6:	2300      	movne	r3, #0
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009cac:	4b0f      	ldr	r3, [pc, #60]	; (8009cec <prvProcessTimerOrBlockTask+0x94>)
 8009cae:	6818      	ldr	r0, [r3, #0]
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	683a      	ldr	r2, [r7, #0]
 8009cb8:	4619      	mov	r1, r3
 8009cba:	f7fe ff8b 	bl	8008bd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009cbe:	f7ff fa1f 	bl	8009100 <xTaskResumeAll>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d10a      	bne.n	8009cde <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009cc8:	4b09      	ldr	r3, [pc, #36]	; (8009cf0 <prvProcessTimerOrBlockTask+0x98>)
 8009cca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cce:	601a      	str	r2, [r3, #0]
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	f3bf 8f6f 	isb	sy
}
 8009cd8:	e001      	b.n	8009cde <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009cda:	f7ff fa11 	bl	8009100 <xTaskResumeAll>
}
 8009cde:	bf00      	nop
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	20001670 	.word	0x20001670
 8009cec:	20001674 	.word	0x20001674
 8009cf0:	e000ed04 	.word	0xe000ed04

08009cf4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009cfc:	4b0e      	ldr	r3, [pc, #56]	; (8009d38 <prvGetNextExpireTime+0x44>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	bf0c      	ite	eq
 8009d06:	2301      	moveq	r3, #1
 8009d08:	2300      	movne	r3, #0
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d105      	bne.n	8009d26 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d1a:	4b07      	ldr	r3, [pc, #28]	; (8009d38 <prvGetNextExpireTime+0x44>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	60fb      	str	r3, [r7, #12]
 8009d24:	e001      	b.n	8009d2a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009d26:	2300      	movs	r3, #0
 8009d28:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3714      	adds	r7, #20
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bc80      	pop	{r7}
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	2000166c 	.word	0x2000166c

08009d3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009d44:	f7ff fa7a 	bl	800923c <xTaskGetTickCount>
 8009d48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009d4a:	4b0b      	ldr	r3, [pc, #44]	; (8009d78 <prvSampleTimeNow+0x3c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d205      	bcs.n	8009d60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009d54:	f000 f908 	bl	8009f68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	e002      	b.n	8009d66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009d66:	4a04      	ldr	r2, [pc, #16]	; (8009d78 <prvSampleTimeNow+0x3c>)
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3710      	adds	r7, #16
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	2000167c 	.word	0x2000167c

08009d7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b086      	sub	sp, #24
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	60b9      	str	r1, [r7, #8]
 8009d86:	607a      	str	r2, [r7, #4]
 8009d88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	68ba      	ldr	r2, [r7, #8]
 8009d92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009d9a:	68ba      	ldr	r2, [r7, #8]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d812      	bhi.n	8009dc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	1ad2      	subs	r2, r2, r3
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	699b      	ldr	r3, [r3, #24]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d302      	bcc.n	8009db6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009db0:	2301      	movs	r3, #1
 8009db2:	617b      	str	r3, [r7, #20]
 8009db4:	e01b      	b.n	8009dee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009db6:	4b10      	ldr	r3, [pc, #64]	; (8009df8 <prvInsertTimerInActiveList+0x7c>)
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	3304      	adds	r3, #4
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	4610      	mov	r0, r2
 8009dc2:	f7fe f969 	bl	8008098 <vListInsert>
 8009dc6:	e012      	b.n	8009dee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009dc8:	687a      	ldr	r2, [r7, #4]
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d206      	bcs.n	8009dde <prvInsertTimerInActiveList+0x62>
 8009dd0:	68ba      	ldr	r2, [r7, #8]
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d302      	bcc.n	8009dde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	617b      	str	r3, [r7, #20]
 8009ddc:	e007      	b.n	8009dee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dde:	4b07      	ldr	r3, [pc, #28]	; (8009dfc <prvInsertTimerInActiveList+0x80>)
 8009de0:	681a      	ldr	r2, [r3, #0]
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	3304      	adds	r3, #4
 8009de6:	4619      	mov	r1, r3
 8009de8:	4610      	mov	r0, r2
 8009dea:	f7fe f955 	bl	8008098 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009dee:	697b      	ldr	r3, [r7, #20]
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3718      	adds	r7, #24
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}
 8009df8:	20001670 	.word	0x20001670
 8009dfc:	2000166c 	.word	0x2000166c

08009e00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b08e      	sub	sp, #56	; 0x38
 8009e04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009e06:	e09d      	b.n	8009f44 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	da18      	bge.n	8009e40 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009e0e:	1d3b      	adds	r3, r7, #4
 8009e10:	3304      	adds	r3, #4
 8009e12:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d10a      	bne.n	8009e30 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1e:	f383 8811 	msr	BASEPRI, r3
 8009e22:	f3bf 8f6f 	isb	sy
 8009e26:	f3bf 8f4f 	dsb	sy
 8009e2a:	61fb      	str	r3, [r7, #28]
}
 8009e2c:	bf00      	nop
 8009e2e:	e7fe      	b.n	8009e2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e36:	6850      	ldr	r0, [r2, #4]
 8009e38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e3a:	6892      	ldr	r2, [r2, #8]
 8009e3c:	4611      	mov	r1, r2
 8009e3e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	db7d      	blt.n	8009f42 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e4c:	695b      	ldr	r3, [r3, #20]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d004      	beq.n	8009e5c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e54:	3304      	adds	r3, #4
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7fe f956 	bl	8008108 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e5c:	463b      	mov	r3, r7
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7ff ff6c 	bl	8009d3c <prvSampleTimeNow>
 8009e64:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2b09      	cmp	r3, #9
 8009e6a:	d86b      	bhi.n	8009f44 <prvProcessReceivedCommands+0x144>
 8009e6c:	a201      	add	r2, pc, #4	; (adr r2, 8009e74 <prvProcessReceivedCommands+0x74>)
 8009e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e72:	bf00      	nop
 8009e74:	08009e9d 	.word	0x08009e9d
 8009e78:	08009e9d 	.word	0x08009e9d
 8009e7c:	08009e9d 	.word	0x08009e9d
 8009e80:	08009f45 	.word	0x08009f45
 8009e84:	08009ef9 	.word	0x08009ef9
 8009e88:	08009f31 	.word	0x08009f31
 8009e8c:	08009e9d 	.word	0x08009e9d
 8009e90:	08009e9d 	.word	0x08009e9d
 8009e94:	08009f45 	.word	0x08009f45
 8009e98:	08009ef9 	.word	0x08009ef9
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009e9c:	68ba      	ldr	r2, [r7, #8]
 8009e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	18d1      	adds	r1, r2, r3
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ea8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009eaa:	f7ff ff67 	bl	8009d7c <prvInsertTimerInActiveList>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d047      	beq.n	8009f44 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009eba:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ebe:	69db      	ldr	r3, [r3, #28]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d13f      	bne.n	8009f44 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009ec4:	68ba      	ldr	r2, [r7, #8]
 8009ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec8:	699b      	ldr	r3, [r3, #24]
 8009eca:	441a      	add	r2, r3
 8009ecc:	2300      	movs	r3, #0
 8009ece:	9300      	str	r3, [sp, #0]
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	2100      	movs	r1, #0
 8009ed4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ed6:	f7ff fe1f 	bl	8009b18 <xTimerGenericCommand>
 8009eda:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009edc:	6a3b      	ldr	r3, [r7, #32]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d130      	bne.n	8009f44 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8009ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee6:	f383 8811 	msr	BASEPRI, r3
 8009eea:	f3bf 8f6f 	isb	sy
 8009eee:	f3bf 8f4f 	dsb	sy
 8009ef2:	61bb      	str	r3, [r7, #24]
}
 8009ef4:	bf00      	nop
 8009ef6:	e7fe      	b.n	8009ef6 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009ef8:	68ba      	ldr	r2, [r7, #8]
 8009efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f00:	699b      	ldr	r3, [r3, #24]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d10a      	bne.n	8009f1c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8009f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	617b      	str	r3, [r7, #20]
}
 8009f18:	bf00      	nop
 8009f1a:	e7fe      	b.n	8009f1a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f1e:	699a      	ldr	r2, [r3, #24]
 8009f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f22:	18d1      	adds	r1, r2, r3
 8009f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f2a:	f7ff ff27 	bl	8009d7c <prvInsertTimerInActiveList>
					break;
 8009f2e:	e009      	b.n	8009f44 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f32:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d104      	bne.n	8009f44 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8009f3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f3c:	f000 fb6a 	bl	800a614 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009f40:	e000      	b.n	8009f44 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009f42:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f44:	4b07      	ldr	r3, [pc, #28]	; (8009f64 <prvProcessReceivedCommands+0x164>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	1d39      	adds	r1, r7, #4
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7fe fc29 	bl	80087a4 <xQueueReceive>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	f47f af57 	bne.w	8009e08 <prvProcessReceivedCommands+0x8>
	}
}
 8009f5a:	bf00      	nop
 8009f5c:	bf00      	nop
 8009f5e:	3730      	adds	r7, #48	; 0x30
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}
 8009f64:	20001674 	.word	0x20001674

08009f68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b088      	sub	sp, #32
 8009f6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009f6e:	e045      	b.n	8009ffc <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f70:	4b2c      	ldr	r3, [pc, #176]	; (800a024 <prvSwitchTimerLists+0xbc>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	68db      	ldr	r3, [r3, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f7a:	4b2a      	ldr	r3, [pc, #168]	; (800a024 <prvSwitchTimerLists+0xbc>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	68db      	ldr	r3, [r3, #12]
 8009f82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	3304      	adds	r3, #4
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe f8bd 	bl	8008108 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f92:	68f8      	ldr	r0, [r7, #12]
 8009f94:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	69db      	ldr	r3, [r3, #28]
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d12e      	bne.n	8009ffc <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	699b      	ldr	r3, [r3, #24]
 8009fa2:	693a      	ldr	r2, [r7, #16]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009fa8:	68ba      	ldr	r2, [r7, #8]
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d90e      	bls.n	8009fce <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	68ba      	ldr	r2, [r7, #8]
 8009fb4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009fbc:	4b19      	ldr	r3, [pc, #100]	; (800a024 <prvSwitchTimerLists+0xbc>)
 8009fbe:	681a      	ldr	r2, [r3, #0]
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	3304      	adds	r3, #4
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	4610      	mov	r0, r2
 8009fc8:	f7fe f866 	bl	8008098 <vListInsert>
 8009fcc:	e016      	b.n	8009ffc <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009fce:	2300      	movs	r3, #0
 8009fd0:	9300      	str	r3, [sp, #0]
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	693a      	ldr	r2, [r7, #16]
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	68f8      	ldr	r0, [r7, #12]
 8009fda:	f7ff fd9d 	bl	8009b18 <xTimerGenericCommand>
 8009fde:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d10a      	bne.n	8009ffc <prvSwitchTimerLists+0x94>
	__asm volatile
 8009fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fea:	f383 8811 	msr	BASEPRI, r3
 8009fee:	f3bf 8f6f 	isb	sy
 8009ff2:	f3bf 8f4f 	dsb	sy
 8009ff6:	603b      	str	r3, [r7, #0]
}
 8009ff8:	bf00      	nop
 8009ffa:	e7fe      	b.n	8009ffa <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ffc:	4b09      	ldr	r3, [pc, #36]	; (800a024 <prvSwitchTimerLists+0xbc>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1b4      	bne.n	8009f70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a006:	4b07      	ldr	r3, [pc, #28]	; (800a024 <prvSwitchTimerLists+0xbc>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a00c:	4b06      	ldr	r3, [pc, #24]	; (800a028 <prvSwitchTimerLists+0xc0>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a04      	ldr	r2, [pc, #16]	; (800a024 <prvSwitchTimerLists+0xbc>)
 800a012:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a014:	4a04      	ldr	r2, [pc, #16]	; (800a028 <prvSwitchTimerLists+0xc0>)
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	6013      	str	r3, [r2, #0]
}
 800a01a:	bf00      	nop
 800a01c:	3718      	adds	r7, #24
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}
 800a022:	bf00      	nop
 800a024:	2000166c 	.word	0x2000166c
 800a028:	20001670 	.word	0x20001670

0800a02c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a032:	f000 f92b 	bl	800a28c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a036:	4b15      	ldr	r3, [pc, #84]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d120      	bne.n	800a080 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a03e:	4814      	ldr	r0, [pc, #80]	; (800a090 <prvCheckForValidListAndQueue+0x64>)
 800a040:	f7fd ffdc 	bl	8007ffc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a044:	4813      	ldr	r0, [pc, #76]	; (800a094 <prvCheckForValidListAndQueue+0x68>)
 800a046:	f7fd ffd9 	bl	8007ffc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a04a:	4b13      	ldr	r3, [pc, #76]	; (800a098 <prvCheckForValidListAndQueue+0x6c>)
 800a04c:	4a10      	ldr	r2, [pc, #64]	; (800a090 <prvCheckForValidListAndQueue+0x64>)
 800a04e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a050:	4b12      	ldr	r3, [pc, #72]	; (800a09c <prvCheckForValidListAndQueue+0x70>)
 800a052:	4a10      	ldr	r2, [pc, #64]	; (800a094 <prvCheckForValidListAndQueue+0x68>)
 800a054:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a056:	2300      	movs	r3, #0
 800a058:	9300      	str	r3, [sp, #0]
 800a05a:	4b11      	ldr	r3, [pc, #68]	; (800a0a0 <prvCheckForValidListAndQueue+0x74>)
 800a05c:	4a11      	ldr	r2, [pc, #68]	; (800a0a4 <prvCheckForValidListAndQueue+0x78>)
 800a05e:	2110      	movs	r1, #16
 800a060:	200a      	movs	r0, #10
 800a062:	f7fe f8e3 	bl	800822c <xQueueGenericCreateStatic>
 800a066:	4603      	mov	r3, r0
 800a068:	4a08      	ldr	r2, [pc, #32]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a06a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a06c:	4b07      	ldr	r3, [pc, #28]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d005      	beq.n	800a080 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a074:	4b05      	ldr	r3, [pc, #20]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	490b      	ldr	r1, [pc, #44]	; (800a0a8 <prvCheckForValidListAndQueue+0x7c>)
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7fe fd82 	bl	8008b84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a080:	f000 f934 	bl	800a2ec <vPortExitCritical>
}
 800a084:	bf00      	nop
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	20001674 	.word	0x20001674
 800a090:	20001644 	.word	0x20001644
 800a094:	20001658 	.word	0x20001658
 800a098:	2000166c 	.word	0x2000166c
 800a09c:	20001670 	.word	0x20001670
 800a0a0:	20001720 	.word	0x20001720
 800a0a4:	20001680 	.word	0x20001680
 800a0a8:	0800b6b8 	.word	0x0800b6b8

0800a0ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b085      	sub	sp, #20
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	3b04      	subs	r3, #4
 800a0bc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a0c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3b04      	subs	r3, #4
 800a0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	f023 0201 	bic.w	r2, r3, #1
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	3b04      	subs	r3, #4
 800a0da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a0dc:	4a08      	ldr	r2, [pc, #32]	; (800a100 <pxPortInitialiseStack+0x54>)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	3b14      	subs	r3, #20
 800a0e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	3b20      	subs	r3, #32
 800a0f2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3714      	adds	r7, #20
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bc80      	pop	{r7}
 800a0fe:	4770      	bx	lr
 800a100:	0800a105 	.word	0x0800a105

0800a104 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a104:	b480      	push	{r7}
 800a106:	b085      	sub	sp, #20
 800a108:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a10a:	2300      	movs	r3, #0
 800a10c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a10e:	4b12      	ldr	r3, [pc, #72]	; (800a158 <prvTaskExitError+0x54>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a116:	d00a      	beq.n	800a12e <prvTaskExitError+0x2a>
	__asm volatile
 800a118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a11c:	f383 8811 	msr	BASEPRI, r3
 800a120:	f3bf 8f6f 	isb	sy
 800a124:	f3bf 8f4f 	dsb	sy
 800a128:	60fb      	str	r3, [r7, #12]
}
 800a12a:	bf00      	nop
 800a12c:	e7fe      	b.n	800a12c <prvTaskExitError+0x28>
	__asm volatile
 800a12e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a132:	f383 8811 	msr	BASEPRI, r3
 800a136:	f3bf 8f6f 	isb	sy
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	60bb      	str	r3, [r7, #8]
}
 800a140:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a142:	bf00      	nop
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d0fc      	beq.n	800a144 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a14a:	bf00      	nop
 800a14c:	bf00      	nop
 800a14e:	3714      	adds	r7, #20
 800a150:	46bd      	mov	sp, r7
 800a152:	bc80      	pop	{r7}
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	20000010 	.word	0x20000010
 800a15c:	00000000 	.word	0x00000000

0800a160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a160:	4b07      	ldr	r3, [pc, #28]	; (800a180 <pxCurrentTCBConst2>)
 800a162:	6819      	ldr	r1, [r3, #0]
 800a164:	6808      	ldr	r0, [r1, #0]
 800a166:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a16a:	f380 8809 	msr	PSP, r0
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f04f 0000 	mov.w	r0, #0
 800a176:	f380 8811 	msr	BASEPRI, r0
 800a17a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a17e:	4770      	bx	lr

0800a180 <pxCurrentTCBConst2>:
 800a180:	20001144 	.word	0x20001144
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a184:	bf00      	nop
 800a186:	bf00      	nop

0800a188 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a188:	4806      	ldr	r0, [pc, #24]	; (800a1a4 <prvPortStartFirstTask+0x1c>)
 800a18a:	6800      	ldr	r0, [r0, #0]
 800a18c:	6800      	ldr	r0, [r0, #0]
 800a18e:	f380 8808 	msr	MSP, r0
 800a192:	b662      	cpsie	i
 800a194:	b661      	cpsie	f
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	f3bf 8f6f 	isb	sy
 800a19e:	df00      	svc	0
 800a1a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a1a2:	bf00      	nop
 800a1a4:	e000ed08 	.word	0xe000ed08

0800a1a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a1ae:	4b32      	ldr	r3, [pc, #200]	; (800a278 <xPortStartScheduler+0xd0>)
 800a1b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	22ff      	movs	r2, #255	; 0xff
 800a1be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a1c8:	78fb      	ldrb	r3, [r7, #3]
 800a1ca:	b2db      	uxtb	r3, r3
 800a1cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	4b2a      	ldr	r3, [pc, #168]	; (800a27c <xPortStartScheduler+0xd4>)
 800a1d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a1d6:	4b2a      	ldr	r3, [pc, #168]	; (800a280 <xPortStartScheduler+0xd8>)
 800a1d8:	2207      	movs	r2, #7
 800a1da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1dc:	e009      	b.n	800a1f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a1de:	4b28      	ldr	r3, [pc, #160]	; (800a280 <xPortStartScheduler+0xd8>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	3b01      	subs	r3, #1
 800a1e4:	4a26      	ldr	r2, [pc, #152]	; (800a280 <xPortStartScheduler+0xd8>)
 800a1e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a1e8:	78fb      	ldrb	r3, [r7, #3]
 800a1ea:	b2db      	uxtb	r3, r3
 800a1ec:	005b      	lsls	r3, r3, #1
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1f2:	78fb      	ldrb	r3, [r7, #3]
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1fa:	2b80      	cmp	r3, #128	; 0x80
 800a1fc:	d0ef      	beq.n	800a1de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a1fe:	4b20      	ldr	r3, [pc, #128]	; (800a280 <xPortStartScheduler+0xd8>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f1c3 0307 	rsb	r3, r3, #7
 800a206:	2b04      	cmp	r3, #4
 800a208:	d00a      	beq.n	800a220 <xPortStartScheduler+0x78>
	__asm volatile
 800a20a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	60bb      	str	r3, [r7, #8]
}
 800a21c:	bf00      	nop
 800a21e:	e7fe      	b.n	800a21e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a220:	4b17      	ldr	r3, [pc, #92]	; (800a280 <xPortStartScheduler+0xd8>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	021b      	lsls	r3, r3, #8
 800a226:	4a16      	ldr	r2, [pc, #88]	; (800a280 <xPortStartScheduler+0xd8>)
 800a228:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a22a:	4b15      	ldr	r3, [pc, #84]	; (800a280 <xPortStartScheduler+0xd8>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a232:	4a13      	ldr	r2, [pc, #76]	; (800a280 <xPortStartScheduler+0xd8>)
 800a234:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	b2da      	uxtb	r2, r3
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a23e:	4b11      	ldr	r3, [pc, #68]	; (800a284 <xPortStartScheduler+0xdc>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a10      	ldr	r2, [pc, #64]	; (800a284 <xPortStartScheduler+0xdc>)
 800a244:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a248:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a24a:	4b0e      	ldr	r3, [pc, #56]	; (800a284 <xPortStartScheduler+0xdc>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a0d      	ldr	r2, [pc, #52]	; (800a284 <xPortStartScheduler+0xdc>)
 800a250:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a254:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a256:	f000 f8b9 	bl	800a3cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a25a:	4b0b      	ldr	r3, [pc, #44]	; (800a288 <xPortStartScheduler+0xe0>)
 800a25c:	2200      	movs	r2, #0
 800a25e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a260:	f7ff ff92 	bl	800a188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a264:	f7ff f8b6 	bl	80093d4 <vTaskSwitchContext>
	prvTaskExitError();
 800a268:	f7ff ff4c 	bl	800a104 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3710      	adds	r7, #16
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	e000e400 	.word	0xe000e400
 800a27c:	20001770 	.word	0x20001770
 800a280:	20001774 	.word	0x20001774
 800a284:	e000ed20 	.word	0xe000ed20
 800a288:	20000010 	.word	0x20000010

0800a28c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a28c:	b480      	push	{r7}
 800a28e:	b083      	sub	sp, #12
 800a290:	af00      	add	r7, sp, #0
	__asm volatile
 800a292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a296:	f383 8811 	msr	BASEPRI, r3
 800a29a:	f3bf 8f6f 	isb	sy
 800a29e:	f3bf 8f4f 	dsb	sy
 800a2a2:	607b      	str	r3, [r7, #4]
}
 800a2a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a2a6:	4b0f      	ldr	r3, [pc, #60]	; (800a2e4 <vPortEnterCritical+0x58>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	4a0d      	ldr	r2, [pc, #52]	; (800a2e4 <vPortEnterCritical+0x58>)
 800a2ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a2b0:	4b0c      	ldr	r3, [pc, #48]	; (800a2e4 <vPortEnterCritical+0x58>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d10f      	bne.n	800a2d8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a2b8:	4b0b      	ldr	r3, [pc, #44]	; (800a2e8 <vPortEnterCritical+0x5c>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	b2db      	uxtb	r3, r3
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00a      	beq.n	800a2d8 <vPortEnterCritical+0x4c>
	__asm volatile
 800a2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c6:	f383 8811 	msr	BASEPRI, r3
 800a2ca:	f3bf 8f6f 	isb	sy
 800a2ce:	f3bf 8f4f 	dsb	sy
 800a2d2:	603b      	str	r3, [r7, #0]
}
 800a2d4:	bf00      	nop
 800a2d6:	e7fe      	b.n	800a2d6 <vPortEnterCritical+0x4a>
	}
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bc80      	pop	{r7}
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	20000010 	.word	0x20000010
 800a2e8:	e000ed04 	.word	0xe000ed04

0800a2ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b083      	sub	sp, #12
 800a2f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a2f2:	4b11      	ldr	r3, [pc, #68]	; (800a338 <vPortExitCritical+0x4c>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10a      	bne.n	800a310 <vPortExitCritical+0x24>
	__asm volatile
 800a2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2fe:	f383 8811 	msr	BASEPRI, r3
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	f3bf 8f4f 	dsb	sy
 800a30a:	607b      	str	r3, [r7, #4]
}
 800a30c:	bf00      	nop
 800a30e:	e7fe      	b.n	800a30e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a310:	4b09      	ldr	r3, [pc, #36]	; (800a338 <vPortExitCritical+0x4c>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	3b01      	subs	r3, #1
 800a316:	4a08      	ldr	r2, [pc, #32]	; (800a338 <vPortExitCritical+0x4c>)
 800a318:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a31a:	4b07      	ldr	r3, [pc, #28]	; (800a338 <vPortExitCritical+0x4c>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d105      	bne.n	800a32e <vPortExitCritical+0x42>
 800a322:	2300      	movs	r3, #0
 800a324:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	f383 8811 	msr	BASEPRI, r3
}
 800a32c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a32e:	bf00      	nop
 800a330:	370c      	adds	r7, #12
 800a332:	46bd      	mov	sp, r7
 800a334:	bc80      	pop	{r7}
 800a336:	4770      	bx	lr
 800a338:	20000010 	.word	0x20000010
 800a33c:	00000000 	.word	0x00000000

0800a340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a340:	f3ef 8009 	mrs	r0, PSP
 800a344:	f3bf 8f6f 	isb	sy
 800a348:	4b0d      	ldr	r3, [pc, #52]	; (800a380 <pxCurrentTCBConst>)
 800a34a:	681a      	ldr	r2, [r3, #0]
 800a34c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a350:	6010      	str	r0, [r2, #0]
 800a352:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a356:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a35a:	f380 8811 	msr	BASEPRI, r0
 800a35e:	f7ff f839 	bl	80093d4 <vTaskSwitchContext>
 800a362:	f04f 0000 	mov.w	r0, #0
 800a366:	f380 8811 	msr	BASEPRI, r0
 800a36a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a36e:	6819      	ldr	r1, [r3, #0]
 800a370:	6808      	ldr	r0, [r1, #0]
 800a372:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a376:	f380 8809 	msr	PSP, r0
 800a37a:	f3bf 8f6f 	isb	sy
 800a37e:	4770      	bx	lr

0800a380 <pxCurrentTCBConst>:
 800a380:	20001144 	.word	0x20001144
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a384:	bf00      	nop
 800a386:	bf00      	nop

0800a388 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
	__asm volatile
 800a38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a392:	f383 8811 	msr	BASEPRI, r3
 800a396:	f3bf 8f6f 	isb	sy
 800a39a:	f3bf 8f4f 	dsb	sy
 800a39e:	607b      	str	r3, [r7, #4]
}
 800a3a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a3a2:	f7fe ff59 	bl	8009258 <xTaskIncrementTick>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d003      	beq.n	800a3b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a3ac:	4b06      	ldr	r3, [pc, #24]	; (800a3c8 <xPortSysTickHandler+0x40>)
 800a3ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3b2:	601a      	str	r2, [r3, #0]
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	f383 8811 	msr	BASEPRI, r3
}
 800a3be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a3c0:	bf00      	nop
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	e000ed04 	.word	0xe000ed04

0800a3cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a3d0:	4b0a      	ldr	r3, [pc, #40]	; (800a3fc <vPortSetupTimerInterrupt+0x30>)
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a3d6:	4b0a      	ldr	r3, [pc, #40]	; (800a400 <vPortSetupTimerInterrupt+0x34>)
 800a3d8:	2200      	movs	r2, #0
 800a3da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a3dc:	4b09      	ldr	r3, [pc, #36]	; (800a404 <vPortSetupTimerInterrupt+0x38>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a09      	ldr	r2, [pc, #36]	; (800a408 <vPortSetupTimerInterrupt+0x3c>)
 800a3e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3e6:	099b      	lsrs	r3, r3, #6
 800a3e8:	4a08      	ldr	r2, [pc, #32]	; (800a40c <vPortSetupTimerInterrupt+0x40>)
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a3ee:	4b03      	ldr	r3, [pc, #12]	; (800a3fc <vPortSetupTimerInterrupt+0x30>)
 800a3f0:	2207      	movs	r2, #7
 800a3f2:	601a      	str	r2, [r3, #0]
}
 800a3f4:	bf00      	nop
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bc80      	pop	{r7}
 800a3fa:	4770      	bx	lr
 800a3fc:	e000e010 	.word	0xe000e010
 800a400:	e000e018 	.word	0xe000e018
 800a404:	20000004 	.word	0x20000004
 800a408:	10624dd3 	.word	0x10624dd3
 800a40c:	e000e014 	.word	0xe000e014

0800a410 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a416:	f3ef 8305 	mrs	r3, IPSR
 800a41a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2b0f      	cmp	r3, #15
 800a420:	d914      	bls.n	800a44c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a422:	4a16      	ldr	r2, [pc, #88]	; (800a47c <vPortValidateInterruptPriority+0x6c>)
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	4413      	add	r3, r2
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a42c:	4b14      	ldr	r3, [pc, #80]	; (800a480 <vPortValidateInterruptPriority+0x70>)
 800a42e:	781b      	ldrb	r3, [r3, #0]
 800a430:	7afa      	ldrb	r2, [r7, #11]
 800a432:	429a      	cmp	r2, r3
 800a434:	d20a      	bcs.n	800a44c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a43a:	f383 8811 	msr	BASEPRI, r3
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f3bf 8f4f 	dsb	sy
 800a446:	607b      	str	r3, [r7, #4]
}
 800a448:	bf00      	nop
 800a44a:	e7fe      	b.n	800a44a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a44c:	4b0d      	ldr	r3, [pc, #52]	; (800a484 <vPortValidateInterruptPriority+0x74>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a454:	4b0c      	ldr	r3, [pc, #48]	; (800a488 <vPortValidateInterruptPriority+0x78>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	429a      	cmp	r2, r3
 800a45a:	d90a      	bls.n	800a472 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	603b      	str	r3, [r7, #0]
}
 800a46e:	bf00      	nop
 800a470:	e7fe      	b.n	800a470 <vPortValidateInterruptPriority+0x60>
	}
 800a472:	bf00      	nop
 800a474:	3714      	adds	r7, #20
 800a476:	46bd      	mov	sp, r7
 800a478:	bc80      	pop	{r7}
 800a47a:	4770      	bx	lr
 800a47c:	e000e3f0 	.word	0xe000e3f0
 800a480:	20001770 	.word	0x20001770
 800a484:	e000ed0c 	.word	0xe000ed0c
 800a488:	20001774 	.word	0x20001774

0800a48c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	; 0x28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a494:	2300      	movs	r3, #0
 800a496:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a498:	f7fe fe24 	bl	80090e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a49c:	4b58      	ldr	r3, [pc, #352]	; (800a600 <pvPortMalloc+0x174>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d101      	bne.n	800a4a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a4a4:	f000 f910 	bl	800a6c8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a4a8:	4b56      	ldr	r3, [pc, #344]	; (800a604 <pvPortMalloc+0x178>)
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f040 808e 	bne.w	800a5d2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d01d      	beq.n	800a4f8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a4bc:	2208      	movs	r2, #8
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f003 0307 	and.w	r3, r3, #7
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d014      	beq.n	800a4f8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f023 0307 	bic.w	r3, r3, #7
 800a4d4:	3308      	adds	r3, #8
 800a4d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f003 0307 	and.w	r3, r3, #7
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d00a      	beq.n	800a4f8 <pvPortMalloc+0x6c>
	__asm volatile
 800a4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e6:	f383 8811 	msr	BASEPRI, r3
 800a4ea:	f3bf 8f6f 	isb	sy
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	617b      	str	r3, [r7, #20]
}
 800a4f4:	bf00      	nop
 800a4f6:	e7fe      	b.n	800a4f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d069      	beq.n	800a5d2 <pvPortMalloc+0x146>
 800a4fe:	4b42      	ldr	r3, [pc, #264]	; (800a608 <pvPortMalloc+0x17c>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	429a      	cmp	r2, r3
 800a506:	d864      	bhi.n	800a5d2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a508:	4b40      	ldr	r3, [pc, #256]	; (800a60c <pvPortMalloc+0x180>)
 800a50a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a50c:	4b3f      	ldr	r3, [pc, #252]	; (800a60c <pvPortMalloc+0x180>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a512:	e004      	b.n	800a51e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a516:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	429a      	cmp	r2, r3
 800a526:	d903      	bls.n	800a530 <pvPortMalloc+0xa4>
 800a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1f1      	bne.n	800a514 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a530:	4b33      	ldr	r3, [pc, #204]	; (800a600 <pvPortMalloc+0x174>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a536:	429a      	cmp	r2, r3
 800a538:	d04b      	beq.n	800a5d2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a53a:	6a3b      	ldr	r3, [r7, #32]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2208      	movs	r2, #8
 800a540:	4413      	add	r3, r2
 800a542:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	6a3b      	ldr	r3, [r7, #32]
 800a54a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54e:	685a      	ldr	r2, [r3, #4]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	1ad2      	subs	r2, r2, r3
 800a554:	2308      	movs	r3, #8
 800a556:	005b      	lsls	r3, r3, #1
 800a558:	429a      	cmp	r2, r3
 800a55a:	d91f      	bls.n	800a59c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a55c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	4413      	add	r3, r2
 800a562:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	f003 0307 	and.w	r3, r3, #7
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d00a      	beq.n	800a584 <pvPortMalloc+0xf8>
	__asm volatile
 800a56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a572:	f383 8811 	msr	BASEPRI, r3
 800a576:	f3bf 8f6f 	isb	sy
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	613b      	str	r3, [r7, #16]
}
 800a580:	bf00      	nop
 800a582:	e7fe      	b.n	800a582 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a586:	685a      	ldr	r2, [r3, #4]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	1ad2      	subs	r2, r2, r3
 800a58c:	69bb      	ldr	r3, [r7, #24]
 800a58e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a596:	69b8      	ldr	r0, [r7, #24]
 800a598:	f000 f8f8 	bl	800a78c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a59c:	4b1a      	ldr	r3, [pc, #104]	; (800a608 <pvPortMalloc+0x17c>)
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	4a18      	ldr	r2, [pc, #96]	; (800a608 <pvPortMalloc+0x17c>)
 800a5a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a5aa:	4b17      	ldr	r3, [pc, #92]	; (800a608 <pvPortMalloc+0x17c>)
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	4b18      	ldr	r3, [pc, #96]	; (800a610 <pvPortMalloc+0x184>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d203      	bcs.n	800a5be <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a5b6:	4b14      	ldr	r3, [pc, #80]	; (800a608 <pvPortMalloc+0x17c>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a15      	ldr	r2, [pc, #84]	; (800a610 <pvPortMalloc+0x184>)
 800a5bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a5be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c0:	685a      	ldr	r2, [r3, #4]
 800a5c2:	4b10      	ldr	r3, [pc, #64]	; (800a604 <pvPortMalloc+0x178>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	431a      	orrs	r2, r3
 800a5c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a5d2:	f7fe fd95 	bl	8009100 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5d6:	69fb      	ldr	r3, [r7, #28]
 800a5d8:	f003 0307 	and.w	r3, r3, #7
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d00a      	beq.n	800a5f6 <pvPortMalloc+0x16a>
	__asm volatile
 800a5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e4:	f383 8811 	msr	BASEPRI, r3
 800a5e8:	f3bf 8f6f 	isb	sy
 800a5ec:	f3bf 8f4f 	dsb	sy
 800a5f0:	60fb      	str	r3, [r7, #12]
}
 800a5f2:	bf00      	nop
 800a5f4:	e7fe      	b.n	800a5f4 <pvPortMalloc+0x168>
	return pvReturn;
 800a5f6:	69fb      	ldr	r3, [r7, #28]
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3728      	adds	r7, #40	; 0x28
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}
 800a600:	20003aa8 	.word	0x20003aa8
 800a604:	20003ab4 	.word	0x20003ab4
 800a608:	20003aac 	.word	0x20003aac
 800a60c:	20003aa0 	.word	0x20003aa0
 800a610:	20003ab0 	.word	0x20003ab0

0800a614 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b086      	sub	sp, #24
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d048      	beq.n	800a6b8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a626:	2308      	movs	r3, #8
 800a628:	425b      	negs	r3, r3
 800a62a:	697a      	ldr	r2, [r7, #20]
 800a62c:	4413      	add	r3, r2
 800a62e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	4b21      	ldr	r3, [pc, #132]	; (800a6c0 <vPortFree+0xac>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4013      	ands	r3, r2
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d10a      	bne.n	800a658 <vPortFree+0x44>
	__asm volatile
 800a642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a646:	f383 8811 	msr	BASEPRI, r3
 800a64a:	f3bf 8f6f 	isb	sy
 800a64e:	f3bf 8f4f 	dsb	sy
 800a652:	60fb      	str	r3, [r7, #12]
}
 800a654:	bf00      	nop
 800a656:	e7fe      	b.n	800a656 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00a      	beq.n	800a676 <vPortFree+0x62>
	__asm volatile
 800a660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a664:	f383 8811 	msr	BASEPRI, r3
 800a668:	f3bf 8f6f 	isb	sy
 800a66c:	f3bf 8f4f 	dsb	sy
 800a670:	60bb      	str	r3, [r7, #8]
}
 800a672:	bf00      	nop
 800a674:	e7fe      	b.n	800a674 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	685a      	ldr	r2, [r3, #4]
 800a67a:	4b11      	ldr	r3, [pc, #68]	; (800a6c0 <vPortFree+0xac>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4013      	ands	r3, r2
 800a680:	2b00      	cmp	r3, #0
 800a682:	d019      	beq.n	800a6b8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d115      	bne.n	800a6b8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	4b0b      	ldr	r3, [pc, #44]	; (800a6c0 <vPortFree+0xac>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	43db      	mvns	r3, r3
 800a696:	401a      	ands	r2, r3
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a69c:	f7fe fd22 	bl	80090e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	685a      	ldr	r2, [r3, #4]
 800a6a4:	4b07      	ldr	r3, [pc, #28]	; (800a6c4 <vPortFree+0xb0>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4413      	add	r3, r2
 800a6aa:	4a06      	ldr	r2, [pc, #24]	; (800a6c4 <vPortFree+0xb0>)
 800a6ac:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a6ae:	6938      	ldr	r0, [r7, #16]
 800a6b0:	f000 f86c 	bl	800a78c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a6b4:	f7fe fd24 	bl	8009100 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a6b8:	bf00      	nop
 800a6ba:	3718      	adds	r7, #24
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}
 800a6c0:	20003ab4 	.word	0x20003ab4
 800a6c4:	20003aac 	.word	0x20003aac

0800a6c8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a6ce:	f242 3328 	movw	r3, #9000	; 0x2328
 800a6d2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a6d4:	4b27      	ldr	r3, [pc, #156]	; (800a774 <prvHeapInit+0xac>)
 800a6d6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f003 0307 	and.w	r3, r3, #7
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d00c      	beq.n	800a6fc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3307      	adds	r3, #7
 800a6e6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f023 0307 	bic.w	r3, r3, #7
 800a6ee:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a6f0:	68ba      	ldr	r2, [r7, #8]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	1ad3      	subs	r3, r2, r3
 800a6f6:	4a1f      	ldr	r2, [pc, #124]	; (800a774 <prvHeapInit+0xac>)
 800a6f8:	4413      	add	r3, r2
 800a6fa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a700:	4a1d      	ldr	r2, [pc, #116]	; (800a778 <prvHeapInit+0xb0>)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a706:	4b1c      	ldr	r3, [pc, #112]	; (800a778 <prvHeapInit+0xb0>)
 800a708:	2200      	movs	r2, #0
 800a70a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	68ba      	ldr	r2, [r7, #8]
 800a710:	4413      	add	r3, r2
 800a712:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a714:	2208      	movs	r2, #8
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	1a9b      	subs	r3, r3, r2
 800a71a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f023 0307 	bic.w	r3, r3, #7
 800a722:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	4a15      	ldr	r2, [pc, #84]	; (800a77c <prvHeapInit+0xb4>)
 800a728:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a72a:	4b14      	ldr	r3, [pc, #80]	; (800a77c <prvHeapInit+0xb4>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	2200      	movs	r2, #0
 800a730:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a732:	4b12      	ldr	r3, [pc, #72]	; (800a77c <prvHeapInit+0xb4>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	2200      	movs	r2, #0
 800a738:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	68fa      	ldr	r2, [r7, #12]
 800a742:	1ad2      	subs	r2, r2, r3
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a748:	4b0c      	ldr	r3, [pc, #48]	; (800a77c <prvHeapInit+0xb4>)
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	4a0a      	ldr	r2, [pc, #40]	; (800a780 <prvHeapInit+0xb8>)
 800a756:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	4a09      	ldr	r2, [pc, #36]	; (800a784 <prvHeapInit+0xbc>)
 800a75e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a760:	4b09      	ldr	r3, [pc, #36]	; (800a788 <prvHeapInit+0xc0>)
 800a762:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a766:	601a      	str	r2, [r3, #0]
}
 800a768:	bf00      	nop
 800a76a:	3714      	adds	r7, #20
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bc80      	pop	{r7}
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop
 800a774:	20001778 	.word	0x20001778
 800a778:	20003aa0 	.word	0x20003aa0
 800a77c:	20003aa8 	.word	0x20003aa8
 800a780:	20003ab0 	.word	0x20003ab0
 800a784:	20003aac 	.word	0x20003aac
 800a788:	20003ab4 	.word	0x20003ab4

0800a78c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a78c:	b480      	push	{r7}
 800a78e:	b085      	sub	sp, #20
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a794:	4b27      	ldr	r3, [pc, #156]	; (800a834 <prvInsertBlockIntoFreeList+0xa8>)
 800a796:	60fb      	str	r3, [r7, #12]
 800a798:	e002      	b.n	800a7a0 <prvInsertBlockIntoFreeList+0x14>
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	60fb      	str	r3, [r7, #12]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d8f7      	bhi.n	800a79a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	68ba      	ldr	r2, [r7, #8]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	687a      	ldr	r2, [r7, #4]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d108      	bne.n	800a7ce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	685a      	ldr	r2, [r3, #4]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	441a      	add	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	68ba      	ldr	r2, [r7, #8]
 800a7d8:	441a      	add	r2, r3
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d118      	bne.n	800a814 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681a      	ldr	r2, [r3, #0]
 800a7e6:	4b14      	ldr	r3, [pc, #80]	; (800a838 <prvInsertBlockIntoFreeList+0xac>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d00d      	beq.n	800a80a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	685a      	ldr	r2, [r3, #4]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	685b      	ldr	r3, [r3, #4]
 800a7f8:	441a      	add	r2, r3
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	601a      	str	r2, [r3, #0]
 800a808:	e008      	b.n	800a81c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a80a:	4b0b      	ldr	r3, [pc, #44]	; (800a838 <prvInsertBlockIntoFreeList+0xac>)
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	601a      	str	r2, [r3, #0]
 800a812:	e003      	b.n	800a81c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	429a      	cmp	r2, r3
 800a822:	d002      	beq.n	800a82a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	687a      	ldr	r2, [r7, #4]
 800a828:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a82a:	bf00      	nop
 800a82c:	3714      	adds	r7, #20
 800a82e:	46bd      	mov	sp, r7
 800a830:	bc80      	pop	{r7}
 800a832:	4770      	bx	lr
 800a834:	20003aa0 	.word	0x20003aa0
 800a838:	20003aa8 	.word	0x20003aa8

0800a83c <__aeabi_atexit>:
 800a83c:	460b      	mov	r3, r1
 800a83e:	4601      	mov	r1, r0
 800a840:	4618      	mov	r0, r3
 800a842:	f000 b943 	b.w	800aacc <__cxa_atexit>

0800a846 <_ZdlPvj>:
 800a846:	f000 b914 	b.w	800aa72 <_ZdlPv>

0800a84a <_Znwj>:
 800a84a:	2801      	cmp	r0, #1
 800a84c:	bf38      	it	cc
 800a84e:	2001      	movcc	r0, #1
 800a850:	b510      	push	{r4, lr}
 800a852:	4604      	mov	r4, r0
 800a854:	4620      	mov	r0, r4
 800a856:	f000 f973 	bl	800ab40 <malloc>
 800a85a:	b930      	cbnz	r0, 800a86a <_Znwj+0x20>
 800a85c:	f000 f91e 	bl	800aa9c <_ZSt15get_new_handlerv>
 800a860:	b908      	cbnz	r0, 800a866 <_Znwj+0x1c>
 800a862:	f000 f92c 	bl	800aabe <abort>
 800a866:	4780      	blx	r0
 800a868:	e7f4      	b.n	800a854 <_Znwj+0xa>
 800a86a:	bd10      	pop	{r4, pc}

0800a86c <__cxa_pure_virtual>:
 800a86c:	b508      	push	{r3, lr}
 800a86e:	f000 f90f 	bl	800aa90 <_ZSt9terminatev>

0800a872 <_ZNSaIcEC1Ev>:
 800a872:	4770      	bx	lr

0800a874 <_ZNSaIcED1Ev>:
 800a874:	4770      	bx	lr

0800a876 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800a876:	b10a      	cbz	r2, 800a87c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800a878:	f000 b990 	b.w	800ab9c <memcpy>
 800a87c:	4770      	bx	lr

0800a87e <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
 800a87e:	b10a      	cbz	r2, 800a884 <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x6>
 800a880:	f000 b97c 	b.w	800ab7c <memcmp>
 800a884:	4610      	mov	r0, r2
 800a886:	4770      	bx	lr

0800a888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800a888:	b508      	push	{r3, lr}
 800a88a:	680b      	ldr	r3, [r1, #0]
 800a88c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a890:	d302      	bcc.n	800a898 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800a892:	480d      	ldr	r0, [pc, #52]	; (800a8c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800a894:	f000 f910 	bl	800aab8 <_ZSt20__throw_length_errorPKc>
 800a898:	4293      	cmp	r3, r2
 800a89a:	d90b      	bls.n	800a8b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800a89c:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800a8a0:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800a8a4:	d206      	bcs.n	800a8b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800a8a6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800a8aa:	bf2a      	itet	cs
 800a8ac:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800a8b0:	6008      	strcc	r0, [r1, #0]
 800a8b2:	600b      	strcs	r3, [r1, #0]
 800a8b4:	6808      	ldr	r0, [r1, #0]
 800a8b6:	3001      	adds	r0, #1
 800a8b8:	d501      	bpl.n	800a8be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800a8ba:	f000 f8f7 	bl	800aaac <_ZSt17__throw_bad_allocv>
 800a8be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a8c2:	f7ff bfc2 	b.w	800a84a <_Znwj>
 800a8c6:	bf00      	nop
 800a8c8:	0800b908 	.word	0x0800b908

0800a8cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	f853 0b08 	ldr.w	r0, [r3], #8
 800a8d2:	4298      	cmp	r0, r3
 800a8d4:	d001      	beq.n	800a8da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 800a8d6:	f000 b8cc 	b.w	800aa72 <_ZdlPv>
 800a8da:	4770      	bx	lr

0800a8dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800a8dc:	2a01      	cmp	r2, #1
 800a8de:	b410      	push	{r4}
 800a8e0:	d103      	bne.n	800a8ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xe>
 800a8e2:	780a      	ldrb	r2, [r1, #0]
 800a8e4:	bc10      	pop	{r4}
 800a8e6:	7002      	strb	r2, [r0, #0]
 800a8e8:	4770      	bx	lr
 800a8ea:	bc10      	pop	{r4}
 800a8ec:	f7ff bfc3 	b.w	800a876 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800a8f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800a8f0:	b508      	push	{r3, lr}
 800a8f2:	1a52      	subs	r2, r2, r1
 800a8f4:	f7ff fff2 	bl	800a8dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800a8f8:	bd08      	pop	{r3, pc}

0800a8fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800a8fa:	b508      	push	{r3, lr}
 800a8fc:	1a52      	subs	r2, r2, r1
 800a8fe:	f7ff ffed 	bl	800a8dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800a902:	bd08      	pop	{r3, pc}

0800a904 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 800a904:	4288      	cmp	r0, r1
 800a906:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a908:	4604      	mov	r4, r0
 800a90a:	460e      	mov	r6, r1
 800a90c:	d01e      	beq.n	800a94c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x48>
 800a90e:	4603      	mov	r3, r0
 800a910:	f853 2b08 	ldr.w	r2, [r3], #8
 800a914:	684d      	ldr	r5, [r1, #4]
 800a916:	429a      	cmp	r2, r3
 800a918:	bf0c      	ite	eq
 800a91a:	220f      	moveq	r2, #15
 800a91c:	6882      	ldrne	r2, [r0, #8]
 800a91e:	42aa      	cmp	r2, r5
 800a920:	d20a      	bcs.n	800a938 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x34>
 800a922:	a901      	add	r1, sp, #4
 800a924:	9501      	str	r5, [sp, #4]
 800a926:	f7ff ffaf 	bl	800a888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800a92a:	4607      	mov	r7, r0
 800a92c:	4620      	mov	r0, r4
 800a92e:	f7ff ffcd 	bl	800a8cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800a932:	9b01      	ldr	r3, [sp, #4]
 800a934:	6027      	str	r7, [r4, #0]
 800a936:	60a3      	str	r3, [r4, #8]
 800a938:	b125      	cbz	r5, 800a944 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x40>
 800a93a:	462a      	mov	r2, r5
 800a93c:	6831      	ldr	r1, [r6, #0]
 800a93e:	6820      	ldr	r0, [r4, #0]
 800a940:	f7ff ffcc 	bl	800a8dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800a944:	2200      	movs	r2, #0
 800a946:	6823      	ldr	r3, [r4, #0]
 800a948:	6065      	str	r5, [r4, #4]
 800a94a:	555a      	strb	r2, [r3, r5]
 800a94c:	b003      	add	sp, #12
 800a94e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a950 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 800a950:	f100 0208 	add.w	r2, r0, #8
 800a954:	6002      	str	r2, [r0, #0]
 800a956:	2200      	movs	r2, #0
 800a958:	6042      	str	r2, [r0, #4]
 800a95a:	7202      	strb	r2, [r0, #8]
 800a95c:	4770      	bx	lr

0800a95e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800a95e:	b510      	push	{r4, lr}
 800a960:	4604      	mov	r4, r0
 800a962:	f7ff ffb3 	bl	800a8cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800a966:	4620      	mov	r0, r4
 800a968:	bd10      	pop	{r4, pc}

0800a96a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 800a96a:	b510      	push	{r4, lr}
 800a96c:	4604      	mov	r4, r0
 800a96e:	f7ff ffc9 	bl	800a904 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 800a972:	4620      	mov	r0, r4
 800a974:	bd10      	pop	{r4, pc}

0800a976 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 800a976:	6840      	ldr	r0, [r0, #4]
 800a978:	4770      	bx	lr

0800a97a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800a97a:	6800      	ldr	r0, [r0, #0]
 800a97c:	4770      	bx	lr

0800a97e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>:
 800a97e:	b538      	push	{r3, r4, r5, lr}
 800a980:	6845      	ldr	r5, [r0, #4]
 800a982:	684c      	ldr	r4, [r1, #4]
 800a984:	462a      	mov	r2, r5
 800a986:	42a5      	cmp	r5, r4
 800a988:	bf28      	it	cs
 800a98a:	4622      	movcs	r2, r4
 800a98c:	6809      	ldr	r1, [r1, #0]
 800a98e:	6800      	ldr	r0, [r0, #0]
 800a990:	f7ff ff75 	bl	800a87e <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 800a994:	b900      	cbnz	r0, 800a998 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_+0x1a>
 800a996:	1b28      	subs	r0, r5, r4
 800a998:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a99c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 800a99c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a99e:	4604      	mov	r4, r0
 800a9a0:	4616      	mov	r6, r2
 800a9a2:	460d      	mov	r5, r1
 800a9a4:	b919      	cbnz	r1, 800a9ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 800a9a6:	b112      	cbz	r2, 800a9ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 800a9a8:	480d      	ldr	r0, [pc, #52]	; (800a9e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 800a9aa:	f000 f882 	bl	800aab2 <_ZSt19__throw_logic_errorPKc>
 800a9ae:	1b73      	subs	r3, r6, r5
 800a9b0:	2b0f      	cmp	r3, #15
 800a9b2:	9301      	str	r3, [sp, #4]
 800a9b4:	d907      	bls.n	800a9c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	a901      	add	r1, sp, #4
 800a9bc:	f7ff ff64 	bl	800a888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800a9c0:	9b01      	ldr	r3, [sp, #4]
 800a9c2:	6020      	str	r0, [r4, #0]
 800a9c4:	60a3      	str	r3, [r4, #8]
 800a9c6:	4632      	mov	r2, r6
 800a9c8:	4629      	mov	r1, r5
 800a9ca:	6820      	ldr	r0, [r4, #0]
 800a9cc:	f7ff ff90 	bl	800a8f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 800a9d0:	2100      	movs	r1, #0
 800a9d2:	9b01      	ldr	r3, [sp, #4]
 800a9d4:	6822      	ldr	r2, [r4, #0]
 800a9d6:	6063      	str	r3, [r4, #4]
 800a9d8:	54d1      	strb	r1, [r2, r3]
 800a9da:	b002      	add	sp, #8
 800a9dc:	bd70      	pop	{r4, r5, r6, pc}
 800a9de:	bf00      	nop
 800a9e0:	0800b920 	.word	0x0800b920

0800a9e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 800a9e4:	b510      	push	{r4, lr}
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	f100 0208 	add.w	r2, r0, #8
 800a9ec:	6002      	str	r2, [r0, #0]
 800a9ee:	e9d1 1200 	ldrd	r1, r2, [r1]
 800a9f2:	f04f 0300 	mov.w	r3, #0
 800a9f6:	440a      	add	r2, r1
 800a9f8:	f7ff ffd0 	bl	800a99c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	bd10      	pop	{r4, pc}

0800aa00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800aa00:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aa02:	4604      	mov	r4, r0
 800aa04:	4616      	mov	r6, r2
 800aa06:	460d      	mov	r5, r1
 800aa08:	b919      	cbnz	r1, 800aa12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800aa0a:	b112      	cbz	r2, 800aa12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800aa0c:	480d      	ldr	r0, [pc, #52]	; (800aa44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 800aa0e:	f000 f850 	bl	800aab2 <_ZSt19__throw_logic_errorPKc>
 800aa12:	1b73      	subs	r3, r6, r5
 800aa14:	2b0f      	cmp	r3, #15
 800aa16:	9301      	str	r3, [sp, #4]
 800aa18:	d907      	bls.n	800aa2a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	a901      	add	r1, sp, #4
 800aa20:	f7ff ff32 	bl	800a888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800aa24:	9b01      	ldr	r3, [sp, #4]
 800aa26:	6020      	str	r0, [r4, #0]
 800aa28:	60a3      	str	r3, [r4, #8]
 800aa2a:	4632      	mov	r2, r6
 800aa2c:	4629      	mov	r1, r5
 800aa2e:	6820      	ldr	r0, [r4, #0]
 800aa30:	f7ff ff63 	bl	800a8fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800aa34:	2100      	movs	r1, #0
 800aa36:	9b01      	ldr	r3, [sp, #4]
 800aa38:	6822      	ldr	r2, [r4, #0]
 800aa3a:	6063      	str	r3, [r4, #4]
 800aa3c:	54d1      	strb	r1, [r2, r3]
 800aa3e:	b002      	add	sp, #8
 800aa40:	bd70      	pop	{r4, r5, r6, pc}
 800aa42:	bf00      	nop
 800aa44:	0800b920 	.word	0x0800b920

0800aa48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800aa48:	b538      	push	{r3, r4, r5, lr}
 800aa4a:	f100 0308 	add.w	r3, r0, #8
 800aa4e:	4604      	mov	r4, r0
 800aa50:	460d      	mov	r5, r1
 800aa52:	6003      	str	r3, [r0, #0]
 800aa54:	b159      	cbz	r1, 800aa6e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 800aa56:	4608      	mov	r0, r1
 800aa58:	f7f5 fbea 	bl	8000230 <strlen>
 800aa5c:	182a      	adds	r2, r5, r0
 800aa5e:	4620      	mov	r0, r4
 800aa60:	f04f 0300 	mov.w	r3, #0
 800aa64:	4629      	mov	r1, r5
 800aa66:	f7ff ffcb 	bl	800aa00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	bd38      	pop	{r3, r4, r5, pc}
 800aa6e:	2201      	movs	r2, #1
 800aa70:	e7f5      	b.n	800aa5e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

0800aa72 <_ZdlPv>:
 800aa72:	f000 b86d 	b.w	800ab50 <free>

0800aa76 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800aa76:	b508      	push	{r3, lr}
 800aa78:	4780      	blx	r0
 800aa7a:	f000 f820 	bl	800aabe <abort>
	...

0800aa80 <_ZSt13get_terminatev>:
 800aa80:	4b02      	ldr	r3, [pc, #8]	; (800aa8c <_ZSt13get_terminatev+0xc>)
 800aa82:	6818      	ldr	r0, [r3, #0]
 800aa84:	f3bf 8f5b 	dmb	ish
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	20000014 	.word	0x20000014

0800aa90 <_ZSt9terminatev>:
 800aa90:	b508      	push	{r3, lr}
 800aa92:	f7ff fff5 	bl	800aa80 <_ZSt13get_terminatev>
 800aa96:	f7ff ffee 	bl	800aa76 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800aa9c <_ZSt15get_new_handlerv>:
 800aa9c:	4b02      	ldr	r3, [pc, #8]	; (800aaa8 <_ZSt15get_new_handlerv+0xc>)
 800aa9e:	6818      	ldr	r0, [r3, #0]
 800aaa0:	f3bf 8f5b 	dmb	ish
 800aaa4:	4770      	bx	lr
 800aaa6:	bf00      	nop
 800aaa8:	20003ab8 	.word	0x20003ab8

0800aaac <_ZSt17__throw_bad_allocv>:
 800aaac:	b508      	push	{r3, lr}
 800aaae:	f000 f806 	bl	800aabe <abort>

0800aab2 <_ZSt19__throw_logic_errorPKc>:
 800aab2:	b508      	push	{r3, lr}
 800aab4:	f000 f803 	bl	800aabe <abort>

0800aab8 <_ZSt20__throw_length_errorPKc>:
 800aab8:	b508      	push	{r3, lr}
 800aaba:	f000 f800 	bl	800aabe <abort>

0800aabe <abort>:
 800aabe:	2006      	movs	r0, #6
 800aac0:	b508      	push	{r3, lr}
 800aac2:	f000 fa19 	bl	800aef8 <raise>
 800aac6:	2001      	movs	r0, #1
 800aac8:	f7f9 f9e7 	bl	8003e9a <_exit>

0800aacc <__cxa_atexit>:
 800aacc:	b510      	push	{r4, lr}
 800aace:	4604      	mov	r4, r0
 800aad0:	4804      	ldr	r0, [pc, #16]	; (800aae4 <__cxa_atexit+0x18>)
 800aad2:	4613      	mov	r3, r2
 800aad4:	b120      	cbz	r0, 800aae0 <__cxa_atexit+0x14>
 800aad6:	460a      	mov	r2, r1
 800aad8:	2002      	movs	r0, #2
 800aada:	4621      	mov	r1, r4
 800aadc:	f3af 8000 	nop.w
 800aae0:	bd10      	pop	{r4, pc}
 800aae2:	bf00      	nop
 800aae4:	00000000 	.word	0x00000000

0800aae8 <__errno>:
 800aae8:	4b01      	ldr	r3, [pc, #4]	; (800aaf0 <__errno+0x8>)
 800aaea:	6818      	ldr	r0, [r3, #0]
 800aaec:	4770      	bx	lr
 800aaee:	bf00      	nop
 800aaf0:	20000018 	.word	0x20000018

0800aaf4 <__libc_init_array>:
 800aaf4:	b570      	push	{r4, r5, r6, lr}
 800aaf6:	2600      	movs	r6, #0
 800aaf8:	4d0c      	ldr	r5, [pc, #48]	; (800ab2c <__libc_init_array+0x38>)
 800aafa:	4c0d      	ldr	r4, [pc, #52]	; (800ab30 <__libc_init_array+0x3c>)
 800aafc:	1b64      	subs	r4, r4, r5
 800aafe:	10a4      	asrs	r4, r4, #2
 800ab00:	42a6      	cmp	r6, r4
 800ab02:	d109      	bne.n	800ab18 <__libc_init_array+0x24>
 800ab04:	f000 fd6a 	bl	800b5dc <_init>
 800ab08:	2600      	movs	r6, #0
 800ab0a:	4d0a      	ldr	r5, [pc, #40]	; (800ab34 <__libc_init_array+0x40>)
 800ab0c:	4c0a      	ldr	r4, [pc, #40]	; (800ab38 <__libc_init_array+0x44>)
 800ab0e:	1b64      	subs	r4, r4, r5
 800ab10:	10a4      	asrs	r4, r4, #2
 800ab12:	42a6      	cmp	r6, r4
 800ab14:	d105      	bne.n	800ab22 <__libc_init_array+0x2e>
 800ab16:	bd70      	pop	{r4, r5, r6, pc}
 800ab18:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab1c:	4798      	blx	r3
 800ab1e:	3601      	adds	r6, #1
 800ab20:	e7ee      	b.n	800ab00 <__libc_init_array+0xc>
 800ab22:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab26:	4798      	blx	r3
 800ab28:	3601      	adds	r6, #1
 800ab2a:	e7f2      	b.n	800ab12 <__libc_init_array+0x1e>
 800ab2c:	0800bb64 	.word	0x0800bb64
 800ab30:	0800bb64 	.word	0x0800bb64
 800ab34:	0800bb64 	.word	0x0800bb64
 800ab38:	0800bb6c 	.word	0x0800bb6c

0800ab3c <__retarget_lock_acquire_recursive>:
 800ab3c:	4770      	bx	lr

0800ab3e <__retarget_lock_release_recursive>:
 800ab3e:	4770      	bx	lr

0800ab40 <malloc>:
 800ab40:	4b02      	ldr	r3, [pc, #8]	; (800ab4c <malloc+0xc>)
 800ab42:	4601      	mov	r1, r0
 800ab44:	6818      	ldr	r0, [r3, #0]
 800ab46:	f000 b8c1 	b.w	800accc <_malloc_r>
 800ab4a:	bf00      	nop
 800ab4c:	20000018 	.word	0x20000018

0800ab50 <free>:
 800ab50:	4b02      	ldr	r3, [pc, #8]	; (800ab5c <free+0xc>)
 800ab52:	4601      	mov	r1, r0
 800ab54:	6818      	ldr	r0, [r3, #0]
 800ab56:	f000 b851 	b.w	800abfc <_free_r>
 800ab5a:	bf00      	nop
 800ab5c:	20000018 	.word	0x20000018

0800ab60 <memchr>:
 800ab60:	4603      	mov	r3, r0
 800ab62:	b510      	push	{r4, lr}
 800ab64:	b2c9      	uxtb	r1, r1
 800ab66:	4402      	add	r2, r0
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	d101      	bne.n	800ab72 <memchr+0x12>
 800ab6e:	2000      	movs	r0, #0
 800ab70:	e003      	b.n	800ab7a <memchr+0x1a>
 800ab72:	7804      	ldrb	r4, [r0, #0]
 800ab74:	3301      	adds	r3, #1
 800ab76:	428c      	cmp	r4, r1
 800ab78:	d1f6      	bne.n	800ab68 <memchr+0x8>
 800ab7a:	bd10      	pop	{r4, pc}

0800ab7c <memcmp>:
 800ab7c:	b510      	push	{r4, lr}
 800ab7e:	3901      	subs	r1, #1
 800ab80:	4402      	add	r2, r0
 800ab82:	4290      	cmp	r0, r2
 800ab84:	d101      	bne.n	800ab8a <memcmp+0xe>
 800ab86:	2000      	movs	r0, #0
 800ab88:	e005      	b.n	800ab96 <memcmp+0x1a>
 800ab8a:	7803      	ldrb	r3, [r0, #0]
 800ab8c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ab90:	42a3      	cmp	r3, r4
 800ab92:	d001      	beq.n	800ab98 <memcmp+0x1c>
 800ab94:	1b18      	subs	r0, r3, r4
 800ab96:	bd10      	pop	{r4, pc}
 800ab98:	3001      	adds	r0, #1
 800ab9a:	e7f2      	b.n	800ab82 <memcmp+0x6>

0800ab9c <memcpy>:
 800ab9c:	440a      	add	r2, r1
 800ab9e:	4291      	cmp	r1, r2
 800aba0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800aba4:	d100      	bne.n	800aba8 <memcpy+0xc>
 800aba6:	4770      	bx	lr
 800aba8:	b510      	push	{r4, lr}
 800abaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abae:	4291      	cmp	r1, r2
 800abb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800abb4:	d1f9      	bne.n	800abaa <memcpy+0xe>
 800abb6:	bd10      	pop	{r4, pc}

0800abb8 <memmove>:
 800abb8:	4288      	cmp	r0, r1
 800abba:	b510      	push	{r4, lr}
 800abbc:	eb01 0402 	add.w	r4, r1, r2
 800abc0:	d902      	bls.n	800abc8 <memmove+0x10>
 800abc2:	4284      	cmp	r4, r0
 800abc4:	4623      	mov	r3, r4
 800abc6:	d807      	bhi.n	800abd8 <memmove+0x20>
 800abc8:	1e43      	subs	r3, r0, #1
 800abca:	42a1      	cmp	r1, r4
 800abcc:	d008      	beq.n	800abe0 <memmove+0x28>
 800abce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abd6:	e7f8      	b.n	800abca <memmove+0x12>
 800abd8:	4601      	mov	r1, r0
 800abda:	4402      	add	r2, r0
 800abdc:	428a      	cmp	r2, r1
 800abde:	d100      	bne.n	800abe2 <memmove+0x2a>
 800abe0:	bd10      	pop	{r4, pc}
 800abe2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abe6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abea:	e7f7      	b.n	800abdc <memmove+0x24>

0800abec <memset>:
 800abec:	4603      	mov	r3, r0
 800abee:	4402      	add	r2, r0
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d100      	bne.n	800abf6 <memset+0xa>
 800abf4:	4770      	bx	lr
 800abf6:	f803 1b01 	strb.w	r1, [r3], #1
 800abfa:	e7f9      	b.n	800abf0 <memset+0x4>

0800abfc <_free_r>:
 800abfc:	b538      	push	{r3, r4, r5, lr}
 800abfe:	4605      	mov	r5, r0
 800ac00:	2900      	cmp	r1, #0
 800ac02:	d040      	beq.n	800ac86 <_free_r+0x8a>
 800ac04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac08:	1f0c      	subs	r4, r1, #4
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	bfb8      	it	lt
 800ac0e:	18e4      	addlt	r4, r4, r3
 800ac10:	f000 f9ae 	bl	800af70 <__malloc_lock>
 800ac14:	4a1c      	ldr	r2, [pc, #112]	; (800ac88 <_free_r+0x8c>)
 800ac16:	6813      	ldr	r3, [r2, #0]
 800ac18:	b933      	cbnz	r3, 800ac28 <_free_r+0x2c>
 800ac1a:	6063      	str	r3, [r4, #4]
 800ac1c:	6014      	str	r4, [r2, #0]
 800ac1e:	4628      	mov	r0, r5
 800ac20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac24:	f000 b9aa 	b.w	800af7c <__malloc_unlock>
 800ac28:	42a3      	cmp	r3, r4
 800ac2a:	d908      	bls.n	800ac3e <_free_r+0x42>
 800ac2c:	6820      	ldr	r0, [r4, #0]
 800ac2e:	1821      	adds	r1, r4, r0
 800ac30:	428b      	cmp	r3, r1
 800ac32:	bf01      	itttt	eq
 800ac34:	6819      	ldreq	r1, [r3, #0]
 800ac36:	685b      	ldreq	r3, [r3, #4]
 800ac38:	1809      	addeq	r1, r1, r0
 800ac3a:	6021      	streq	r1, [r4, #0]
 800ac3c:	e7ed      	b.n	800ac1a <_free_r+0x1e>
 800ac3e:	461a      	mov	r2, r3
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	b10b      	cbz	r3, 800ac48 <_free_r+0x4c>
 800ac44:	42a3      	cmp	r3, r4
 800ac46:	d9fa      	bls.n	800ac3e <_free_r+0x42>
 800ac48:	6811      	ldr	r1, [r2, #0]
 800ac4a:	1850      	adds	r0, r2, r1
 800ac4c:	42a0      	cmp	r0, r4
 800ac4e:	d10b      	bne.n	800ac68 <_free_r+0x6c>
 800ac50:	6820      	ldr	r0, [r4, #0]
 800ac52:	4401      	add	r1, r0
 800ac54:	1850      	adds	r0, r2, r1
 800ac56:	4283      	cmp	r3, r0
 800ac58:	6011      	str	r1, [r2, #0]
 800ac5a:	d1e0      	bne.n	800ac1e <_free_r+0x22>
 800ac5c:	6818      	ldr	r0, [r3, #0]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	4401      	add	r1, r0
 800ac62:	6011      	str	r1, [r2, #0]
 800ac64:	6053      	str	r3, [r2, #4]
 800ac66:	e7da      	b.n	800ac1e <_free_r+0x22>
 800ac68:	d902      	bls.n	800ac70 <_free_r+0x74>
 800ac6a:	230c      	movs	r3, #12
 800ac6c:	602b      	str	r3, [r5, #0]
 800ac6e:	e7d6      	b.n	800ac1e <_free_r+0x22>
 800ac70:	6820      	ldr	r0, [r4, #0]
 800ac72:	1821      	adds	r1, r4, r0
 800ac74:	428b      	cmp	r3, r1
 800ac76:	bf01      	itttt	eq
 800ac78:	6819      	ldreq	r1, [r3, #0]
 800ac7a:	685b      	ldreq	r3, [r3, #4]
 800ac7c:	1809      	addeq	r1, r1, r0
 800ac7e:	6021      	streq	r1, [r4, #0]
 800ac80:	6063      	str	r3, [r4, #4]
 800ac82:	6054      	str	r4, [r2, #4]
 800ac84:	e7cb      	b.n	800ac1e <_free_r+0x22>
 800ac86:	bd38      	pop	{r3, r4, r5, pc}
 800ac88:	20003ac0 	.word	0x20003ac0

0800ac8c <sbrk_aligned>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	4e0e      	ldr	r6, [pc, #56]	; (800acc8 <sbrk_aligned+0x3c>)
 800ac90:	460c      	mov	r4, r1
 800ac92:	6831      	ldr	r1, [r6, #0]
 800ac94:	4605      	mov	r5, r0
 800ac96:	b911      	cbnz	r1, 800ac9e <sbrk_aligned+0x12>
 800ac98:	f000 f8f6 	bl	800ae88 <_sbrk_r>
 800ac9c:	6030      	str	r0, [r6, #0]
 800ac9e:	4621      	mov	r1, r4
 800aca0:	4628      	mov	r0, r5
 800aca2:	f000 f8f1 	bl	800ae88 <_sbrk_r>
 800aca6:	1c43      	adds	r3, r0, #1
 800aca8:	d00a      	beq.n	800acc0 <sbrk_aligned+0x34>
 800acaa:	1cc4      	adds	r4, r0, #3
 800acac:	f024 0403 	bic.w	r4, r4, #3
 800acb0:	42a0      	cmp	r0, r4
 800acb2:	d007      	beq.n	800acc4 <sbrk_aligned+0x38>
 800acb4:	1a21      	subs	r1, r4, r0
 800acb6:	4628      	mov	r0, r5
 800acb8:	f000 f8e6 	bl	800ae88 <_sbrk_r>
 800acbc:	3001      	adds	r0, #1
 800acbe:	d101      	bne.n	800acc4 <sbrk_aligned+0x38>
 800acc0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800acc4:	4620      	mov	r0, r4
 800acc6:	bd70      	pop	{r4, r5, r6, pc}
 800acc8:	20003ac4 	.word	0x20003ac4

0800accc <_malloc_r>:
 800accc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd0:	1ccd      	adds	r5, r1, #3
 800acd2:	f025 0503 	bic.w	r5, r5, #3
 800acd6:	3508      	adds	r5, #8
 800acd8:	2d0c      	cmp	r5, #12
 800acda:	bf38      	it	cc
 800acdc:	250c      	movcc	r5, #12
 800acde:	2d00      	cmp	r5, #0
 800ace0:	4607      	mov	r7, r0
 800ace2:	db01      	blt.n	800ace8 <_malloc_r+0x1c>
 800ace4:	42a9      	cmp	r1, r5
 800ace6:	d905      	bls.n	800acf4 <_malloc_r+0x28>
 800ace8:	230c      	movs	r3, #12
 800acea:	2600      	movs	r6, #0
 800acec:	603b      	str	r3, [r7, #0]
 800acee:	4630      	mov	r0, r6
 800acf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acf4:	4e2e      	ldr	r6, [pc, #184]	; (800adb0 <_malloc_r+0xe4>)
 800acf6:	f000 f93b 	bl	800af70 <__malloc_lock>
 800acfa:	6833      	ldr	r3, [r6, #0]
 800acfc:	461c      	mov	r4, r3
 800acfe:	bb34      	cbnz	r4, 800ad4e <_malloc_r+0x82>
 800ad00:	4629      	mov	r1, r5
 800ad02:	4638      	mov	r0, r7
 800ad04:	f7ff ffc2 	bl	800ac8c <sbrk_aligned>
 800ad08:	1c43      	adds	r3, r0, #1
 800ad0a:	4604      	mov	r4, r0
 800ad0c:	d14d      	bne.n	800adaa <_malloc_r+0xde>
 800ad0e:	6834      	ldr	r4, [r6, #0]
 800ad10:	4626      	mov	r6, r4
 800ad12:	2e00      	cmp	r6, #0
 800ad14:	d140      	bne.n	800ad98 <_malloc_r+0xcc>
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	4631      	mov	r1, r6
 800ad1a:	4638      	mov	r0, r7
 800ad1c:	eb04 0803 	add.w	r8, r4, r3
 800ad20:	f000 f8b2 	bl	800ae88 <_sbrk_r>
 800ad24:	4580      	cmp	r8, r0
 800ad26:	d13a      	bne.n	800ad9e <_malloc_r+0xd2>
 800ad28:	6821      	ldr	r1, [r4, #0]
 800ad2a:	3503      	adds	r5, #3
 800ad2c:	1a6d      	subs	r5, r5, r1
 800ad2e:	f025 0503 	bic.w	r5, r5, #3
 800ad32:	3508      	adds	r5, #8
 800ad34:	2d0c      	cmp	r5, #12
 800ad36:	bf38      	it	cc
 800ad38:	250c      	movcc	r5, #12
 800ad3a:	4638      	mov	r0, r7
 800ad3c:	4629      	mov	r1, r5
 800ad3e:	f7ff ffa5 	bl	800ac8c <sbrk_aligned>
 800ad42:	3001      	adds	r0, #1
 800ad44:	d02b      	beq.n	800ad9e <_malloc_r+0xd2>
 800ad46:	6823      	ldr	r3, [r4, #0]
 800ad48:	442b      	add	r3, r5
 800ad4a:	6023      	str	r3, [r4, #0]
 800ad4c:	e00e      	b.n	800ad6c <_malloc_r+0xa0>
 800ad4e:	6822      	ldr	r2, [r4, #0]
 800ad50:	1b52      	subs	r2, r2, r5
 800ad52:	d41e      	bmi.n	800ad92 <_malloc_r+0xc6>
 800ad54:	2a0b      	cmp	r2, #11
 800ad56:	d916      	bls.n	800ad86 <_malloc_r+0xba>
 800ad58:	1961      	adds	r1, r4, r5
 800ad5a:	42a3      	cmp	r3, r4
 800ad5c:	6025      	str	r5, [r4, #0]
 800ad5e:	bf18      	it	ne
 800ad60:	6059      	strne	r1, [r3, #4]
 800ad62:	6863      	ldr	r3, [r4, #4]
 800ad64:	bf08      	it	eq
 800ad66:	6031      	streq	r1, [r6, #0]
 800ad68:	5162      	str	r2, [r4, r5]
 800ad6a:	604b      	str	r3, [r1, #4]
 800ad6c:	4638      	mov	r0, r7
 800ad6e:	f104 060b 	add.w	r6, r4, #11
 800ad72:	f000 f903 	bl	800af7c <__malloc_unlock>
 800ad76:	f026 0607 	bic.w	r6, r6, #7
 800ad7a:	1d23      	adds	r3, r4, #4
 800ad7c:	1af2      	subs	r2, r6, r3
 800ad7e:	d0b6      	beq.n	800acee <_malloc_r+0x22>
 800ad80:	1b9b      	subs	r3, r3, r6
 800ad82:	50a3      	str	r3, [r4, r2]
 800ad84:	e7b3      	b.n	800acee <_malloc_r+0x22>
 800ad86:	6862      	ldr	r2, [r4, #4]
 800ad88:	42a3      	cmp	r3, r4
 800ad8a:	bf0c      	ite	eq
 800ad8c:	6032      	streq	r2, [r6, #0]
 800ad8e:	605a      	strne	r2, [r3, #4]
 800ad90:	e7ec      	b.n	800ad6c <_malloc_r+0xa0>
 800ad92:	4623      	mov	r3, r4
 800ad94:	6864      	ldr	r4, [r4, #4]
 800ad96:	e7b2      	b.n	800acfe <_malloc_r+0x32>
 800ad98:	4634      	mov	r4, r6
 800ad9a:	6876      	ldr	r6, [r6, #4]
 800ad9c:	e7b9      	b.n	800ad12 <_malloc_r+0x46>
 800ad9e:	230c      	movs	r3, #12
 800ada0:	4638      	mov	r0, r7
 800ada2:	603b      	str	r3, [r7, #0]
 800ada4:	f000 f8ea 	bl	800af7c <__malloc_unlock>
 800ada8:	e7a1      	b.n	800acee <_malloc_r+0x22>
 800adaa:	6025      	str	r5, [r4, #0]
 800adac:	e7de      	b.n	800ad6c <_malloc_r+0xa0>
 800adae:	bf00      	nop
 800adb0:	20003ac0 	.word	0x20003ac0

0800adb4 <cleanup_glue>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	460c      	mov	r4, r1
 800adb8:	6809      	ldr	r1, [r1, #0]
 800adba:	4605      	mov	r5, r0
 800adbc:	b109      	cbz	r1, 800adc2 <cleanup_glue+0xe>
 800adbe:	f7ff fff9 	bl	800adb4 <cleanup_glue>
 800adc2:	4621      	mov	r1, r4
 800adc4:	4628      	mov	r0, r5
 800adc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adca:	f7ff bf17 	b.w	800abfc <_free_r>
	...

0800add0 <_reclaim_reent>:
 800add0:	4b2c      	ldr	r3, [pc, #176]	; (800ae84 <_reclaim_reent+0xb4>)
 800add2:	b570      	push	{r4, r5, r6, lr}
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	4604      	mov	r4, r0
 800add8:	4283      	cmp	r3, r0
 800adda:	d051      	beq.n	800ae80 <_reclaim_reent+0xb0>
 800addc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800adde:	b143      	cbz	r3, 800adf2 <_reclaim_reent+0x22>
 800ade0:	68db      	ldr	r3, [r3, #12]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d14a      	bne.n	800ae7c <_reclaim_reent+0xac>
 800ade6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ade8:	6819      	ldr	r1, [r3, #0]
 800adea:	b111      	cbz	r1, 800adf2 <_reclaim_reent+0x22>
 800adec:	4620      	mov	r0, r4
 800adee:	f7ff ff05 	bl	800abfc <_free_r>
 800adf2:	6961      	ldr	r1, [r4, #20]
 800adf4:	b111      	cbz	r1, 800adfc <_reclaim_reent+0x2c>
 800adf6:	4620      	mov	r0, r4
 800adf8:	f7ff ff00 	bl	800abfc <_free_r>
 800adfc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800adfe:	b111      	cbz	r1, 800ae06 <_reclaim_reent+0x36>
 800ae00:	4620      	mov	r0, r4
 800ae02:	f7ff fefb 	bl	800abfc <_free_r>
 800ae06:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ae08:	b111      	cbz	r1, 800ae10 <_reclaim_reent+0x40>
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	f7ff fef6 	bl	800abfc <_free_r>
 800ae10:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ae12:	b111      	cbz	r1, 800ae1a <_reclaim_reent+0x4a>
 800ae14:	4620      	mov	r0, r4
 800ae16:	f7ff fef1 	bl	800abfc <_free_r>
 800ae1a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ae1c:	b111      	cbz	r1, 800ae24 <_reclaim_reent+0x54>
 800ae1e:	4620      	mov	r0, r4
 800ae20:	f7ff feec 	bl	800abfc <_free_r>
 800ae24:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ae26:	b111      	cbz	r1, 800ae2e <_reclaim_reent+0x5e>
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f7ff fee7 	bl	800abfc <_free_r>
 800ae2e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ae30:	b111      	cbz	r1, 800ae38 <_reclaim_reent+0x68>
 800ae32:	4620      	mov	r0, r4
 800ae34:	f7ff fee2 	bl	800abfc <_free_r>
 800ae38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae3a:	b111      	cbz	r1, 800ae42 <_reclaim_reent+0x72>
 800ae3c:	4620      	mov	r0, r4
 800ae3e:	f7ff fedd 	bl	800abfc <_free_r>
 800ae42:	69a3      	ldr	r3, [r4, #24]
 800ae44:	b1e3      	cbz	r3, 800ae80 <_reclaim_reent+0xb0>
 800ae46:	4620      	mov	r0, r4
 800ae48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ae4a:	4798      	blx	r3
 800ae4c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ae4e:	b1b9      	cbz	r1, 800ae80 <_reclaim_reent+0xb0>
 800ae50:	4620      	mov	r0, r4
 800ae52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ae56:	f7ff bfad 	b.w	800adb4 <cleanup_glue>
 800ae5a:	5949      	ldr	r1, [r1, r5]
 800ae5c:	b941      	cbnz	r1, 800ae70 <_reclaim_reent+0xa0>
 800ae5e:	3504      	adds	r5, #4
 800ae60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae62:	2d80      	cmp	r5, #128	; 0x80
 800ae64:	68d9      	ldr	r1, [r3, #12]
 800ae66:	d1f8      	bne.n	800ae5a <_reclaim_reent+0x8a>
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f7ff fec7 	bl	800abfc <_free_r>
 800ae6e:	e7ba      	b.n	800ade6 <_reclaim_reent+0x16>
 800ae70:	680e      	ldr	r6, [r1, #0]
 800ae72:	4620      	mov	r0, r4
 800ae74:	f7ff fec2 	bl	800abfc <_free_r>
 800ae78:	4631      	mov	r1, r6
 800ae7a:	e7ef      	b.n	800ae5c <_reclaim_reent+0x8c>
 800ae7c:	2500      	movs	r5, #0
 800ae7e:	e7ef      	b.n	800ae60 <_reclaim_reent+0x90>
 800ae80:	bd70      	pop	{r4, r5, r6, pc}
 800ae82:	bf00      	nop
 800ae84:	20000018 	.word	0x20000018

0800ae88 <_sbrk_r>:
 800ae88:	b538      	push	{r3, r4, r5, lr}
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	4d05      	ldr	r5, [pc, #20]	; (800aea4 <_sbrk_r+0x1c>)
 800ae8e:	4604      	mov	r4, r0
 800ae90:	4608      	mov	r0, r1
 800ae92:	602b      	str	r3, [r5, #0]
 800ae94:	f7f9 f80c 	bl	8003eb0 <_sbrk>
 800ae98:	1c43      	adds	r3, r0, #1
 800ae9a:	d102      	bne.n	800aea2 <_sbrk_r+0x1a>
 800ae9c:	682b      	ldr	r3, [r5, #0]
 800ae9e:	b103      	cbz	r3, 800aea2 <_sbrk_r+0x1a>
 800aea0:	6023      	str	r3, [r4, #0]
 800aea2:	bd38      	pop	{r3, r4, r5, pc}
 800aea4:	20003ac8 	.word	0x20003ac8

0800aea8 <_raise_r>:
 800aea8:	291f      	cmp	r1, #31
 800aeaa:	b538      	push	{r3, r4, r5, lr}
 800aeac:	4604      	mov	r4, r0
 800aeae:	460d      	mov	r5, r1
 800aeb0:	d904      	bls.n	800aebc <_raise_r+0x14>
 800aeb2:	2316      	movs	r3, #22
 800aeb4:	6003      	str	r3, [r0, #0]
 800aeb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aeba:	bd38      	pop	{r3, r4, r5, pc}
 800aebc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aebe:	b112      	cbz	r2, 800aec6 <_raise_r+0x1e>
 800aec0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aec4:	b94b      	cbnz	r3, 800aeda <_raise_r+0x32>
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 f830 	bl	800af2c <_getpid_r>
 800aecc:	462a      	mov	r2, r5
 800aece:	4601      	mov	r1, r0
 800aed0:	4620      	mov	r0, r4
 800aed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aed6:	f000 b817 	b.w	800af08 <_kill_r>
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	d00a      	beq.n	800aef4 <_raise_r+0x4c>
 800aede:	1c59      	adds	r1, r3, #1
 800aee0:	d103      	bne.n	800aeea <_raise_r+0x42>
 800aee2:	2316      	movs	r3, #22
 800aee4:	6003      	str	r3, [r0, #0]
 800aee6:	2001      	movs	r0, #1
 800aee8:	e7e7      	b.n	800aeba <_raise_r+0x12>
 800aeea:	2400      	movs	r4, #0
 800aeec:	4628      	mov	r0, r5
 800aeee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aef2:	4798      	blx	r3
 800aef4:	2000      	movs	r0, #0
 800aef6:	e7e0      	b.n	800aeba <_raise_r+0x12>

0800aef8 <raise>:
 800aef8:	4b02      	ldr	r3, [pc, #8]	; (800af04 <raise+0xc>)
 800aefa:	4601      	mov	r1, r0
 800aefc:	6818      	ldr	r0, [r3, #0]
 800aefe:	f7ff bfd3 	b.w	800aea8 <_raise_r>
 800af02:	bf00      	nop
 800af04:	20000018 	.word	0x20000018

0800af08 <_kill_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	2300      	movs	r3, #0
 800af0c:	4d06      	ldr	r5, [pc, #24]	; (800af28 <_kill_r+0x20>)
 800af0e:	4604      	mov	r4, r0
 800af10:	4608      	mov	r0, r1
 800af12:	4611      	mov	r1, r2
 800af14:	602b      	str	r3, [r5, #0]
 800af16:	f7f8 ffb0 	bl	8003e7a <_kill>
 800af1a:	1c43      	adds	r3, r0, #1
 800af1c:	d102      	bne.n	800af24 <_kill_r+0x1c>
 800af1e:	682b      	ldr	r3, [r5, #0]
 800af20:	b103      	cbz	r3, 800af24 <_kill_r+0x1c>
 800af22:	6023      	str	r3, [r4, #0]
 800af24:	bd38      	pop	{r3, r4, r5, pc}
 800af26:	bf00      	nop
 800af28:	20003ac8 	.word	0x20003ac8

0800af2c <_getpid_r>:
 800af2c:	f7f8 bf9e 	b.w	8003e6c <_getpid>

0800af30 <siprintf>:
 800af30:	b40e      	push	{r1, r2, r3}
 800af32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800af36:	b500      	push	{lr}
 800af38:	b09c      	sub	sp, #112	; 0x70
 800af3a:	ab1d      	add	r3, sp, #116	; 0x74
 800af3c:	9002      	str	r0, [sp, #8]
 800af3e:	9006      	str	r0, [sp, #24]
 800af40:	9107      	str	r1, [sp, #28]
 800af42:	9104      	str	r1, [sp, #16]
 800af44:	4808      	ldr	r0, [pc, #32]	; (800af68 <siprintf+0x38>)
 800af46:	4909      	ldr	r1, [pc, #36]	; (800af6c <siprintf+0x3c>)
 800af48:	f853 2b04 	ldr.w	r2, [r3], #4
 800af4c:	9105      	str	r1, [sp, #20]
 800af4e:	6800      	ldr	r0, [r0, #0]
 800af50:	a902      	add	r1, sp, #8
 800af52:	9301      	str	r3, [sp, #4]
 800af54:	f000 f874 	bl	800b040 <_svfiprintf_r>
 800af58:	2200      	movs	r2, #0
 800af5a:	9b02      	ldr	r3, [sp, #8]
 800af5c:	701a      	strb	r2, [r3, #0]
 800af5e:	b01c      	add	sp, #112	; 0x70
 800af60:	f85d eb04 	ldr.w	lr, [sp], #4
 800af64:	b003      	add	sp, #12
 800af66:	4770      	bx	lr
 800af68:	20000018 	.word	0x20000018
 800af6c:	ffff0208 	.word	0xffff0208

0800af70 <__malloc_lock>:
 800af70:	4801      	ldr	r0, [pc, #4]	; (800af78 <__malloc_lock+0x8>)
 800af72:	f7ff bde3 	b.w	800ab3c <__retarget_lock_acquire_recursive>
 800af76:	bf00      	nop
 800af78:	20003abc 	.word	0x20003abc

0800af7c <__malloc_unlock>:
 800af7c:	4801      	ldr	r0, [pc, #4]	; (800af84 <__malloc_unlock+0x8>)
 800af7e:	f7ff bdde 	b.w	800ab3e <__retarget_lock_release_recursive>
 800af82:	bf00      	nop
 800af84:	20003abc 	.word	0x20003abc

0800af88 <__ssputs_r>:
 800af88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af8c:	688e      	ldr	r6, [r1, #8]
 800af8e:	4682      	mov	sl, r0
 800af90:	429e      	cmp	r6, r3
 800af92:	460c      	mov	r4, r1
 800af94:	4690      	mov	r8, r2
 800af96:	461f      	mov	r7, r3
 800af98:	d838      	bhi.n	800b00c <__ssputs_r+0x84>
 800af9a:	898a      	ldrh	r2, [r1, #12]
 800af9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800afa0:	d032      	beq.n	800b008 <__ssputs_r+0x80>
 800afa2:	6825      	ldr	r5, [r4, #0]
 800afa4:	6909      	ldr	r1, [r1, #16]
 800afa6:	3301      	adds	r3, #1
 800afa8:	eba5 0901 	sub.w	r9, r5, r1
 800afac:	6965      	ldr	r5, [r4, #20]
 800afae:	444b      	add	r3, r9
 800afb0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afb8:	106d      	asrs	r5, r5, #1
 800afba:	429d      	cmp	r5, r3
 800afbc:	bf38      	it	cc
 800afbe:	461d      	movcc	r5, r3
 800afc0:	0553      	lsls	r3, r2, #21
 800afc2:	d531      	bpl.n	800b028 <__ssputs_r+0xa0>
 800afc4:	4629      	mov	r1, r5
 800afc6:	f7ff fe81 	bl	800accc <_malloc_r>
 800afca:	4606      	mov	r6, r0
 800afcc:	b950      	cbnz	r0, 800afe4 <__ssputs_r+0x5c>
 800afce:	230c      	movs	r3, #12
 800afd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afd4:	f8ca 3000 	str.w	r3, [sl]
 800afd8:	89a3      	ldrh	r3, [r4, #12]
 800afda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afde:	81a3      	strh	r3, [r4, #12]
 800afe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afe4:	464a      	mov	r2, r9
 800afe6:	6921      	ldr	r1, [r4, #16]
 800afe8:	f7ff fdd8 	bl	800ab9c <memcpy>
 800afec:	89a3      	ldrh	r3, [r4, #12]
 800afee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aff2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aff6:	81a3      	strh	r3, [r4, #12]
 800aff8:	6126      	str	r6, [r4, #16]
 800affa:	444e      	add	r6, r9
 800affc:	6026      	str	r6, [r4, #0]
 800affe:	463e      	mov	r6, r7
 800b000:	6165      	str	r5, [r4, #20]
 800b002:	eba5 0509 	sub.w	r5, r5, r9
 800b006:	60a5      	str	r5, [r4, #8]
 800b008:	42be      	cmp	r6, r7
 800b00a:	d900      	bls.n	800b00e <__ssputs_r+0x86>
 800b00c:	463e      	mov	r6, r7
 800b00e:	4632      	mov	r2, r6
 800b010:	4641      	mov	r1, r8
 800b012:	6820      	ldr	r0, [r4, #0]
 800b014:	f7ff fdd0 	bl	800abb8 <memmove>
 800b018:	68a3      	ldr	r3, [r4, #8]
 800b01a:	2000      	movs	r0, #0
 800b01c:	1b9b      	subs	r3, r3, r6
 800b01e:	60a3      	str	r3, [r4, #8]
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	4433      	add	r3, r6
 800b024:	6023      	str	r3, [r4, #0]
 800b026:	e7db      	b.n	800afe0 <__ssputs_r+0x58>
 800b028:	462a      	mov	r2, r5
 800b02a:	f000 fa9f 	bl	800b56c <_realloc_r>
 800b02e:	4606      	mov	r6, r0
 800b030:	2800      	cmp	r0, #0
 800b032:	d1e1      	bne.n	800aff8 <__ssputs_r+0x70>
 800b034:	4650      	mov	r0, sl
 800b036:	6921      	ldr	r1, [r4, #16]
 800b038:	f7ff fde0 	bl	800abfc <_free_r>
 800b03c:	e7c7      	b.n	800afce <__ssputs_r+0x46>
	...

0800b040 <_svfiprintf_r>:
 800b040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b044:	4698      	mov	r8, r3
 800b046:	898b      	ldrh	r3, [r1, #12]
 800b048:	4607      	mov	r7, r0
 800b04a:	061b      	lsls	r3, r3, #24
 800b04c:	460d      	mov	r5, r1
 800b04e:	4614      	mov	r4, r2
 800b050:	b09d      	sub	sp, #116	; 0x74
 800b052:	d50e      	bpl.n	800b072 <_svfiprintf_r+0x32>
 800b054:	690b      	ldr	r3, [r1, #16]
 800b056:	b963      	cbnz	r3, 800b072 <_svfiprintf_r+0x32>
 800b058:	2140      	movs	r1, #64	; 0x40
 800b05a:	f7ff fe37 	bl	800accc <_malloc_r>
 800b05e:	6028      	str	r0, [r5, #0]
 800b060:	6128      	str	r0, [r5, #16]
 800b062:	b920      	cbnz	r0, 800b06e <_svfiprintf_r+0x2e>
 800b064:	230c      	movs	r3, #12
 800b066:	603b      	str	r3, [r7, #0]
 800b068:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b06c:	e0d1      	b.n	800b212 <_svfiprintf_r+0x1d2>
 800b06e:	2340      	movs	r3, #64	; 0x40
 800b070:	616b      	str	r3, [r5, #20]
 800b072:	2300      	movs	r3, #0
 800b074:	9309      	str	r3, [sp, #36]	; 0x24
 800b076:	2320      	movs	r3, #32
 800b078:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b07c:	2330      	movs	r3, #48	; 0x30
 800b07e:	f04f 0901 	mov.w	r9, #1
 800b082:	f8cd 800c 	str.w	r8, [sp, #12]
 800b086:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b22c <_svfiprintf_r+0x1ec>
 800b08a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b08e:	4623      	mov	r3, r4
 800b090:	469a      	mov	sl, r3
 800b092:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b096:	b10a      	cbz	r2, 800b09c <_svfiprintf_r+0x5c>
 800b098:	2a25      	cmp	r2, #37	; 0x25
 800b09a:	d1f9      	bne.n	800b090 <_svfiprintf_r+0x50>
 800b09c:	ebba 0b04 	subs.w	fp, sl, r4
 800b0a0:	d00b      	beq.n	800b0ba <_svfiprintf_r+0x7a>
 800b0a2:	465b      	mov	r3, fp
 800b0a4:	4622      	mov	r2, r4
 800b0a6:	4629      	mov	r1, r5
 800b0a8:	4638      	mov	r0, r7
 800b0aa:	f7ff ff6d 	bl	800af88 <__ssputs_r>
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	f000 80aa 	beq.w	800b208 <_svfiprintf_r+0x1c8>
 800b0b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0b6:	445a      	add	r2, fp
 800b0b8:	9209      	str	r2, [sp, #36]	; 0x24
 800b0ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f000 80a2 	beq.w	800b208 <_svfiprintf_r+0x1c8>
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b0ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0ce:	f10a 0a01 	add.w	sl, sl, #1
 800b0d2:	9304      	str	r3, [sp, #16]
 800b0d4:	9307      	str	r3, [sp, #28]
 800b0d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0da:	931a      	str	r3, [sp, #104]	; 0x68
 800b0dc:	4654      	mov	r4, sl
 800b0de:	2205      	movs	r2, #5
 800b0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e4:	4851      	ldr	r0, [pc, #324]	; (800b22c <_svfiprintf_r+0x1ec>)
 800b0e6:	f7ff fd3b 	bl	800ab60 <memchr>
 800b0ea:	9a04      	ldr	r2, [sp, #16]
 800b0ec:	b9d8      	cbnz	r0, 800b126 <_svfiprintf_r+0xe6>
 800b0ee:	06d0      	lsls	r0, r2, #27
 800b0f0:	bf44      	itt	mi
 800b0f2:	2320      	movmi	r3, #32
 800b0f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0f8:	0711      	lsls	r1, r2, #28
 800b0fa:	bf44      	itt	mi
 800b0fc:	232b      	movmi	r3, #43	; 0x2b
 800b0fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b102:	f89a 3000 	ldrb.w	r3, [sl]
 800b106:	2b2a      	cmp	r3, #42	; 0x2a
 800b108:	d015      	beq.n	800b136 <_svfiprintf_r+0xf6>
 800b10a:	4654      	mov	r4, sl
 800b10c:	2000      	movs	r0, #0
 800b10e:	f04f 0c0a 	mov.w	ip, #10
 800b112:	9a07      	ldr	r2, [sp, #28]
 800b114:	4621      	mov	r1, r4
 800b116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b11a:	3b30      	subs	r3, #48	; 0x30
 800b11c:	2b09      	cmp	r3, #9
 800b11e:	d94e      	bls.n	800b1be <_svfiprintf_r+0x17e>
 800b120:	b1b0      	cbz	r0, 800b150 <_svfiprintf_r+0x110>
 800b122:	9207      	str	r2, [sp, #28]
 800b124:	e014      	b.n	800b150 <_svfiprintf_r+0x110>
 800b126:	eba0 0308 	sub.w	r3, r0, r8
 800b12a:	fa09 f303 	lsl.w	r3, r9, r3
 800b12e:	4313      	orrs	r3, r2
 800b130:	46a2      	mov	sl, r4
 800b132:	9304      	str	r3, [sp, #16]
 800b134:	e7d2      	b.n	800b0dc <_svfiprintf_r+0x9c>
 800b136:	9b03      	ldr	r3, [sp, #12]
 800b138:	1d19      	adds	r1, r3, #4
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	9103      	str	r1, [sp, #12]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	bfbb      	ittet	lt
 800b142:	425b      	neglt	r3, r3
 800b144:	f042 0202 	orrlt.w	r2, r2, #2
 800b148:	9307      	strge	r3, [sp, #28]
 800b14a:	9307      	strlt	r3, [sp, #28]
 800b14c:	bfb8      	it	lt
 800b14e:	9204      	strlt	r2, [sp, #16]
 800b150:	7823      	ldrb	r3, [r4, #0]
 800b152:	2b2e      	cmp	r3, #46	; 0x2e
 800b154:	d10c      	bne.n	800b170 <_svfiprintf_r+0x130>
 800b156:	7863      	ldrb	r3, [r4, #1]
 800b158:	2b2a      	cmp	r3, #42	; 0x2a
 800b15a:	d135      	bne.n	800b1c8 <_svfiprintf_r+0x188>
 800b15c:	9b03      	ldr	r3, [sp, #12]
 800b15e:	3402      	adds	r4, #2
 800b160:	1d1a      	adds	r2, r3, #4
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	9203      	str	r2, [sp, #12]
 800b166:	2b00      	cmp	r3, #0
 800b168:	bfb8      	it	lt
 800b16a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b16e:	9305      	str	r3, [sp, #20]
 800b170:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b230 <_svfiprintf_r+0x1f0>
 800b174:	2203      	movs	r2, #3
 800b176:	4650      	mov	r0, sl
 800b178:	7821      	ldrb	r1, [r4, #0]
 800b17a:	f7ff fcf1 	bl	800ab60 <memchr>
 800b17e:	b140      	cbz	r0, 800b192 <_svfiprintf_r+0x152>
 800b180:	2340      	movs	r3, #64	; 0x40
 800b182:	eba0 000a 	sub.w	r0, r0, sl
 800b186:	fa03 f000 	lsl.w	r0, r3, r0
 800b18a:	9b04      	ldr	r3, [sp, #16]
 800b18c:	3401      	adds	r4, #1
 800b18e:	4303      	orrs	r3, r0
 800b190:	9304      	str	r3, [sp, #16]
 800b192:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b196:	2206      	movs	r2, #6
 800b198:	4826      	ldr	r0, [pc, #152]	; (800b234 <_svfiprintf_r+0x1f4>)
 800b19a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b19e:	f7ff fcdf 	bl	800ab60 <memchr>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d038      	beq.n	800b218 <_svfiprintf_r+0x1d8>
 800b1a6:	4b24      	ldr	r3, [pc, #144]	; (800b238 <_svfiprintf_r+0x1f8>)
 800b1a8:	bb1b      	cbnz	r3, 800b1f2 <_svfiprintf_r+0x1b2>
 800b1aa:	9b03      	ldr	r3, [sp, #12]
 800b1ac:	3307      	adds	r3, #7
 800b1ae:	f023 0307 	bic.w	r3, r3, #7
 800b1b2:	3308      	adds	r3, #8
 800b1b4:	9303      	str	r3, [sp, #12]
 800b1b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b8:	4433      	add	r3, r6
 800b1ba:	9309      	str	r3, [sp, #36]	; 0x24
 800b1bc:	e767      	b.n	800b08e <_svfiprintf_r+0x4e>
 800b1be:	460c      	mov	r4, r1
 800b1c0:	2001      	movs	r0, #1
 800b1c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1c6:	e7a5      	b.n	800b114 <_svfiprintf_r+0xd4>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	f04f 0c0a 	mov.w	ip, #10
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	3401      	adds	r4, #1
 800b1d2:	9305      	str	r3, [sp, #20]
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1da:	3a30      	subs	r2, #48	; 0x30
 800b1dc:	2a09      	cmp	r2, #9
 800b1de:	d903      	bls.n	800b1e8 <_svfiprintf_r+0x1a8>
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d0c5      	beq.n	800b170 <_svfiprintf_r+0x130>
 800b1e4:	9105      	str	r1, [sp, #20]
 800b1e6:	e7c3      	b.n	800b170 <_svfiprintf_r+0x130>
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1f0:	e7f0      	b.n	800b1d4 <_svfiprintf_r+0x194>
 800b1f2:	ab03      	add	r3, sp, #12
 800b1f4:	9300      	str	r3, [sp, #0]
 800b1f6:	462a      	mov	r2, r5
 800b1f8:	4638      	mov	r0, r7
 800b1fa:	4b10      	ldr	r3, [pc, #64]	; (800b23c <_svfiprintf_r+0x1fc>)
 800b1fc:	a904      	add	r1, sp, #16
 800b1fe:	f3af 8000 	nop.w
 800b202:	1c42      	adds	r2, r0, #1
 800b204:	4606      	mov	r6, r0
 800b206:	d1d6      	bne.n	800b1b6 <_svfiprintf_r+0x176>
 800b208:	89ab      	ldrh	r3, [r5, #12]
 800b20a:	065b      	lsls	r3, r3, #25
 800b20c:	f53f af2c 	bmi.w	800b068 <_svfiprintf_r+0x28>
 800b210:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b212:	b01d      	add	sp, #116	; 0x74
 800b214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b218:	ab03      	add	r3, sp, #12
 800b21a:	9300      	str	r3, [sp, #0]
 800b21c:	462a      	mov	r2, r5
 800b21e:	4638      	mov	r0, r7
 800b220:	4b06      	ldr	r3, [pc, #24]	; (800b23c <_svfiprintf_r+0x1fc>)
 800b222:	a904      	add	r1, sp, #16
 800b224:	f000 f87c 	bl	800b320 <_printf_i>
 800b228:	e7eb      	b.n	800b202 <_svfiprintf_r+0x1c2>
 800b22a:	bf00      	nop
 800b22c:	0800b9ac 	.word	0x0800b9ac
 800b230:	0800b9b2 	.word	0x0800b9b2
 800b234:	0800b9b6 	.word	0x0800b9b6
 800b238:	00000000 	.word	0x00000000
 800b23c:	0800af89 	.word	0x0800af89

0800b240 <_printf_common>:
 800b240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b244:	4616      	mov	r6, r2
 800b246:	4699      	mov	r9, r3
 800b248:	688a      	ldr	r2, [r1, #8]
 800b24a:	690b      	ldr	r3, [r1, #16]
 800b24c:	4607      	mov	r7, r0
 800b24e:	4293      	cmp	r3, r2
 800b250:	bfb8      	it	lt
 800b252:	4613      	movlt	r3, r2
 800b254:	6033      	str	r3, [r6, #0]
 800b256:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b25a:	460c      	mov	r4, r1
 800b25c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b260:	b10a      	cbz	r2, 800b266 <_printf_common+0x26>
 800b262:	3301      	adds	r3, #1
 800b264:	6033      	str	r3, [r6, #0]
 800b266:	6823      	ldr	r3, [r4, #0]
 800b268:	0699      	lsls	r1, r3, #26
 800b26a:	bf42      	ittt	mi
 800b26c:	6833      	ldrmi	r3, [r6, #0]
 800b26e:	3302      	addmi	r3, #2
 800b270:	6033      	strmi	r3, [r6, #0]
 800b272:	6825      	ldr	r5, [r4, #0]
 800b274:	f015 0506 	ands.w	r5, r5, #6
 800b278:	d106      	bne.n	800b288 <_printf_common+0x48>
 800b27a:	f104 0a19 	add.w	sl, r4, #25
 800b27e:	68e3      	ldr	r3, [r4, #12]
 800b280:	6832      	ldr	r2, [r6, #0]
 800b282:	1a9b      	subs	r3, r3, r2
 800b284:	42ab      	cmp	r3, r5
 800b286:	dc28      	bgt.n	800b2da <_printf_common+0x9a>
 800b288:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b28c:	1e13      	subs	r3, r2, #0
 800b28e:	6822      	ldr	r2, [r4, #0]
 800b290:	bf18      	it	ne
 800b292:	2301      	movne	r3, #1
 800b294:	0692      	lsls	r2, r2, #26
 800b296:	d42d      	bmi.n	800b2f4 <_printf_common+0xb4>
 800b298:	4649      	mov	r1, r9
 800b29a:	4638      	mov	r0, r7
 800b29c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2a0:	47c0      	blx	r8
 800b2a2:	3001      	adds	r0, #1
 800b2a4:	d020      	beq.n	800b2e8 <_printf_common+0xa8>
 800b2a6:	6823      	ldr	r3, [r4, #0]
 800b2a8:	68e5      	ldr	r5, [r4, #12]
 800b2aa:	f003 0306 	and.w	r3, r3, #6
 800b2ae:	2b04      	cmp	r3, #4
 800b2b0:	bf18      	it	ne
 800b2b2:	2500      	movne	r5, #0
 800b2b4:	6832      	ldr	r2, [r6, #0]
 800b2b6:	f04f 0600 	mov.w	r6, #0
 800b2ba:	68a3      	ldr	r3, [r4, #8]
 800b2bc:	bf08      	it	eq
 800b2be:	1aad      	subeq	r5, r5, r2
 800b2c0:	6922      	ldr	r2, [r4, #16]
 800b2c2:	bf08      	it	eq
 800b2c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	bfc4      	itt	gt
 800b2cc:	1a9b      	subgt	r3, r3, r2
 800b2ce:	18ed      	addgt	r5, r5, r3
 800b2d0:	341a      	adds	r4, #26
 800b2d2:	42b5      	cmp	r5, r6
 800b2d4:	d11a      	bne.n	800b30c <_printf_common+0xcc>
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	e008      	b.n	800b2ec <_printf_common+0xac>
 800b2da:	2301      	movs	r3, #1
 800b2dc:	4652      	mov	r2, sl
 800b2de:	4649      	mov	r1, r9
 800b2e0:	4638      	mov	r0, r7
 800b2e2:	47c0      	blx	r8
 800b2e4:	3001      	adds	r0, #1
 800b2e6:	d103      	bne.n	800b2f0 <_printf_common+0xb0>
 800b2e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2f0:	3501      	adds	r5, #1
 800b2f2:	e7c4      	b.n	800b27e <_printf_common+0x3e>
 800b2f4:	2030      	movs	r0, #48	; 0x30
 800b2f6:	18e1      	adds	r1, r4, r3
 800b2f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2fc:	1c5a      	adds	r2, r3, #1
 800b2fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b302:	4422      	add	r2, r4
 800b304:	3302      	adds	r3, #2
 800b306:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b30a:	e7c5      	b.n	800b298 <_printf_common+0x58>
 800b30c:	2301      	movs	r3, #1
 800b30e:	4622      	mov	r2, r4
 800b310:	4649      	mov	r1, r9
 800b312:	4638      	mov	r0, r7
 800b314:	47c0      	blx	r8
 800b316:	3001      	adds	r0, #1
 800b318:	d0e6      	beq.n	800b2e8 <_printf_common+0xa8>
 800b31a:	3601      	adds	r6, #1
 800b31c:	e7d9      	b.n	800b2d2 <_printf_common+0x92>
	...

0800b320 <_printf_i>:
 800b320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	7e0f      	ldrb	r7, [r1, #24]
 800b326:	4691      	mov	r9, r2
 800b328:	2f78      	cmp	r7, #120	; 0x78
 800b32a:	4680      	mov	r8, r0
 800b32c:	460c      	mov	r4, r1
 800b32e:	469a      	mov	sl, r3
 800b330:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b332:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b336:	d807      	bhi.n	800b348 <_printf_i+0x28>
 800b338:	2f62      	cmp	r7, #98	; 0x62
 800b33a:	d80a      	bhi.n	800b352 <_printf_i+0x32>
 800b33c:	2f00      	cmp	r7, #0
 800b33e:	f000 80d9 	beq.w	800b4f4 <_printf_i+0x1d4>
 800b342:	2f58      	cmp	r7, #88	; 0x58
 800b344:	f000 80a4 	beq.w	800b490 <_printf_i+0x170>
 800b348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b34c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b350:	e03a      	b.n	800b3c8 <_printf_i+0xa8>
 800b352:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b356:	2b15      	cmp	r3, #21
 800b358:	d8f6      	bhi.n	800b348 <_printf_i+0x28>
 800b35a:	a101      	add	r1, pc, #4	; (adr r1, 800b360 <_printf_i+0x40>)
 800b35c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b360:	0800b3b9 	.word	0x0800b3b9
 800b364:	0800b3cd 	.word	0x0800b3cd
 800b368:	0800b349 	.word	0x0800b349
 800b36c:	0800b349 	.word	0x0800b349
 800b370:	0800b349 	.word	0x0800b349
 800b374:	0800b349 	.word	0x0800b349
 800b378:	0800b3cd 	.word	0x0800b3cd
 800b37c:	0800b349 	.word	0x0800b349
 800b380:	0800b349 	.word	0x0800b349
 800b384:	0800b349 	.word	0x0800b349
 800b388:	0800b349 	.word	0x0800b349
 800b38c:	0800b4db 	.word	0x0800b4db
 800b390:	0800b3fd 	.word	0x0800b3fd
 800b394:	0800b4bd 	.word	0x0800b4bd
 800b398:	0800b349 	.word	0x0800b349
 800b39c:	0800b349 	.word	0x0800b349
 800b3a0:	0800b4fd 	.word	0x0800b4fd
 800b3a4:	0800b349 	.word	0x0800b349
 800b3a8:	0800b3fd 	.word	0x0800b3fd
 800b3ac:	0800b349 	.word	0x0800b349
 800b3b0:	0800b349 	.word	0x0800b349
 800b3b4:	0800b4c5 	.word	0x0800b4c5
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	1d1a      	adds	r2, r3, #4
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	602a      	str	r2, [r5, #0]
 800b3c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e0a4      	b.n	800b516 <_printf_i+0x1f6>
 800b3cc:	6820      	ldr	r0, [r4, #0]
 800b3ce:	6829      	ldr	r1, [r5, #0]
 800b3d0:	0606      	lsls	r6, r0, #24
 800b3d2:	f101 0304 	add.w	r3, r1, #4
 800b3d6:	d50a      	bpl.n	800b3ee <_printf_i+0xce>
 800b3d8:	680e      	ldr	r6, [r1, #0]
 800b3da:	602b      	str	r3, [r5, #0]
 800b3dc:	2e00      	cmp	r6, #0
 800b3de:	da03      	bge.n	800b3e8 <_printf_i+0xc8>
 800b3e0:	232d      	movs	r3, #45	; 0x2d
 800b3e2:	4276      	negs	r6, r6
 800b3e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3e8:	230a      	movs	r3, #10
 800b3ea:	485e      	ldr	r0, [pc, #376]	; (800b564 <_printf_i+0x244>)
 800b3ec:	e019      	b.n	800b422 <_printf_i+0x102>
 800b3ee:	680e      	ldr	r6, [r1, #0]
 800b3f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b3f4:	602b      	str	r3, [r5, #0]
 800b3f6:	bf18      	it	ne
 800b3f8:	b236      	sxthne	r6, r6
 800b3fa:	e7ef      	b.n	800b3dc <_printf_i+0xbc>
 800b3fc:	682b      	ldr	r3, [r5, #0]
 800b3fe:	6820      	ldr	r0, [r4, #0]
 800b400:	1d19      	adds	r1, r3, #4
 800b402:	6029      	str	r1, [r5, #0]
 800b404:	0601      	lsls	r1, r0, #24
 800b406:	d501      	bpl.n	800b40c <_printf_i+0xec>
 800b408:	681e      	ldr	r6, [r3, #0]
 800b40a:	e002      	b.n	800b412 <_printf_i+0xf2>
 800b40c:	0646      	lsls	r6, r0, #25
 800b40e:	d5fb      	bpl.n	800b408 <_printf_i+0xe8>
 800b410:	881e      	ldrh	r6, [r3, #0]
 800b412:	2f6f      	cmp	r7, #111	; 0x6f
 800b414:	bf0c      	ite	eq
 800b416:	2308      	moveq	r3, #8
 800b418:	230a      	movne	r3, #10
 800b41a:	4852      	ldr	r0, [pc, #328]	; (800b564 <_printf_i+0x244>)
 800b41c:	2100      	movs	r1, #0
 800b41e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b422:	6865      	ldr	r5, [r4, #4]
 800b424:	2d00      	cmp	r5, #0
 800b426:	bfa8      	it	ge
 800b428:	6821      	ldrge	r1, [r4, #0]
 800b42a:	60a5      	str	r5, [r4, #8]
 800b42c:	bfa4      	itt	ge
 800b42e:	f021 0104 	bicge.w	r1, r1, #4
 800b432:	6021      	strge	r1, [r4, #0]
 800b434:	b90e      	cbnz	r6, 800b43a <_printf_i+0x11a>
 800b436:	2d00      	cmp	r5, #0
 800b438:	d04d      	beq.n	800b4d6 <_printf_i+0x1b6>
 800b43a:	4615      	mov	r5, r2
 800b43c:	fbb6 f1f3 	udiv	r1, r6, r3
 800b440:	fb03 6711 	mls	r7, r3, r1, r6
 800b444:	5dc7      	ldrb	r7, [r0, r7]
 800b446:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b44a:	4637      	mov	r7, r6
 800b44c:	42bb      	cmp	r3, r7
 800b44e:	460e      	mov	r6, r1
 800b450:	d9f4      	bls.n	800b43c <_printf_i+0x11c>
 800b452:	2b08      	cmp	r3, #8
 800b454:	d10b      	bne.n	800b46e <_printf_i+0x14e>
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	07de      	lsls	r6, r3, #31
 800b45a:	d508      	bpl.n	800b46e <_printf_i+0x14e>
 800b45c:	6923      	ldr	r3, [r4, #16]
 800b45e:	6861      	ldr	r1, [r4, #4]
 800b460:	4299      	cmp	r1, r3
 800b462:	bfde      	ittt	le
 800b464:	2330      	movle	r3, #48	; 0x30
 800b466:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b46a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b46e:	1b52      	subs	r2, r2, r5
 800b470:	6122      	str	r2, [r4, #16]
 800b472:	464b      	mov	r3, r9
 800b474:	4621      	mov	r1, r4
 800b476:	4640      	mov	r0, r8
 800b478:	f8cd a000 	str.w	sl, [sp]
 800b47c:	aa03      	add	r2, sp, #12
 800b47e:	f7ff fedf 	bl	800b240 <_printf_common>
 800b482:	3001      	adds	r0, #1
 800b484:	d14c      	bne.n	800b520 <_printf_i+0x200>
 800b486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b48a:	b004      	add	sp, #16
 800b48c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b490:	4834      	ldr	r0, [pc, #208]	; (800b564 <_printf_i+0x244>)
 800b492:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b496:	6829      	ldr	r1, [r5, #0]
 800b498:	6823      	ldr	r3, [r4, #0]
 800b49a:	f851 6b04 	ldr.w	r6, [r1], #4
 800b49e:	6029      	str	r1, [r5, #0]
 800b4a0:	061d      	lsls	r5, r3, #24
 800b4a2:	d514      	bpl.n	800b4ce <_printf_i+0x1ae>
 800b4a4:	07df      	lsls	r7, r3, #31
 800b4a6:	bf44      	itt	mi
 800b4a8:	f043 0320 	orrmi.w	r3, r3, #32
 800b4ac:	6023      	strmi	r3, [r4, #0]
 800b4ae:	b91e      	cbnz	r6, 800b4b8 <_printf_i+0x198>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	f023 0320 	bic.w	r3, r3, #32
 800b4b6:	6023      	str	r3, [r4, #0]
 800b4b8:	2310      	movs	r3, #16
 800b4ba:	e7af      	b.n	800b41c <_printf_i+0xfc>
 800b4bc:	6823      	ldr	r3, [r4, #0]
 800b4be:	f043 0320 	orr.w	r3, r3, #32
 800b4c2:	6023      	str	r3, [r4, #0]
 800b4c4:	2378      	movs	r3, #120	; 0x78
 800b4c6:	4828      	ldr	r0, [pc, #160]	; (800b568 <_printf_i+0x248>)
 800b4c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b4cc:	e7e3      	b.n	800b496 <_printf_i+0x176>
 800b4ce:	0659      	lsls	r1, r3, #25
 800b4d0:	bf48      	it	mi
 800b4d2:	b2b6      	uxthmi	r6, r6
 800b4d4:	e7e6      	b.n	800b4a4 <_printf_i+0x184>
 800b4d6:	4615      	mov	r5, r2
 800b4d8:	e7bb      	b.n	800b452 <_printf_i+0x132>
 800b4da:	682b      	ldr	r3, [r5, #0]
 800b4dc:	6826      	ldr	r6, [r4, #0]
 800b4de:	1d18      	adds	r0, r3, #4
 800b4e0:	6961      	ldr	r1, [r4, #20]
 800b4e2:	6028      	str	r0, [r5, #0]
 800b4e4:	0635      	lsls	r5, r6, #24
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	d501      	bpl.n	800b4ee <_printf_i+0x1ce>
 800b4ea:	6019      	str	r1, [r3, #0]
 800b4ec:	e002      	b.n	800b4f4 <_printf_i+0x1d4>
 800b4ee:	0670      	lsls	r0, r6, #25
 800b4f0:	d5fb      	bpl.n	800b4ea <_printf_i+0x1ca>
 800b4f2:	8019      	strh	r1, [r3, #0]
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	4615      	mov	r5, r2
 800b4f8:	6123      	str	r3, [r4, #16]
 800b4fa:	e7ba      	b.n	800b472 <_printf_i+0x152>
 800b4fc:	682b      	ldr	r3, [r5, #0]
 800b4fe:	2100      	movs	r1, #0
 800b500:	1d1a      	adds	r2, r3, #4
 800b502:	602a      	str	r2, [r5, #0]
 800b504:	681d      	ldr	r5, [r3, #0]
 800b506:	6862      	ldr	r2, [r4, #4]
 800b508:	4628      	mov	r0, r5
 800b50a:	f7ff fb29 	bl	800ab60 <memchr>
 800b50e:	b108      	cbz	r0, 800b514 <_printf_i+0x1f4>
 800b510:	1b40      	subs	r0, r0, r5
 800b512:	6060      	str	r0, [r4, #4]
 800b514:	6863      	ldr	r3, [r4, #4]
 800b516:	6123      	str	r3, [r4, #16]
 800b518:	2300      	movs	r3, #0
 800b51a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b51e:	e7a8      	b.n	800b472 <_printf_i+0x152>
 800b520:	462a      	mov	r2, r5
 800b522:	4649      	mov	r1, r9
 800b524:	4640      	mov	r0, r8
 800b526:	6923      	ldr	r3, [r4, #16]
 800b528:	47d0      	blx	sl
 800b52a:	3001      	adds	r0, #1
 800b52c:	d0ab      	beq.n	800b486 <_printf_i+0x166>
 800b52e:	6823      	ldr	r3, [r4, #0]
 800b530:	079b      	lsls	r3, r3, #30
 800b532:	d413      	bmi.n	800b55c <_printf_i+0x23c>
 800b534:	68e0      	ldr	r0, [r4, #12]
 800b536:	9b03      	ldr	r3, [sp, #12]
 800b538:	4298      	cmp	r0, r3
 800b53a:	bfb8      	it	lt
 800b53c:	4618      	movlt	r0, r3
 800b53e:	e7a4      	b.n	800b48a <_printf_i+0x16a>
 800b540:	2301      	movs	r3, #1
 800b542:	4632      	mov	r2, r6
 800b544:	4649      	mov	r1, r9
 800b546:	4640      	mov	r0, r8
 800b548:	47d0      	blx	sl
 800b54a:	3001      	adds	r0, #1
 800b54c:	d09b      	beq.n	800b486 <_printf_i+0x166>
 800b54e:	3501      	adds	r5, #1
 800b550:	68e3      	ldr	r3, [r4, #12]
 800b552:	9903      	ldr	r1, [sp, #12]
 800b554:	1a5b      	subs	r3, r3, r1
 800b556:	42ab      	cmp	r3, r5
 800b558:	dcf2      	bgt.n	800b540 <_printf_i+0x220>
 800b55a:	e7eb      	b.n	800b534 <_printf_i+0x214>
 800b55c:	2500      	movs	r5, #0
 800b55e:	f104 0619 	add.w	r6, r4, #25
 800b562:	e7f5      	b.n	800b550 <_printf_i+0x230>
 800b564:	0800b9bd 	.word	0x0800b9bd
 800b568:	0800b9ce 	.word	0x0800b9ce

0800b56c <_realloc_r>:
 800b56c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b570:	4680      	mov	r8, r0
 800b572:	4614      	mov	r4, r2
 800b574:	460e      	mov	r6, r1
 800b576:	b921      	cbnz	r1, 800b582 <_realloc_r+0x16>
 800b578:	4611      	mov	r1, r2
 800b57a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b57e:	f7ff bba5 	b.w	800accc <_malloc_r>
 800b582:	b92a      	cbnz	r2, 800b590 <_realloc_r+0x24>
 800b584:	f7ff fb3a 	bl	800abfc <_free_r>
 800b588:	4625      	mov	r5, r4
 800b58a:	4628      	mov	r0, r5
 800b58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b590:	f000 f81b 	bl	800b5ca <_malloc_usable_size_r>
 800b594:	4284      	cmp	r4, r0
 800b596:	4607      	mov	r7, r0
 800b598:	d802      	bhi.n	800b5a0 <_realloc_r+0x34>
 800b59a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b59e:	d812      	bhi.n	800b5c6 <_realloc_r+0x5a>
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	4640      	mov	r0, r8
 800b5a4:	f7ff fb92 	bl	800accc <_malloc_r>
 800b5a8:	4605      	mov	r5, r0
 800b5aa:	2800      	cmp	r0, #0
 800b5ac:	d0ed      	beq.n	800b58a <_realloc_r+0x1e>
 800b5ae:	42bc      	cmp	r4, r7
 800b5b0:	4622      	mov	r2, r4
 800b5b2:	4631      	mov	r1, r6
 800b5b4:	bf28      	it	cs
 800b5b6:	463a      	movcs	r2, r7
 800b5b8:	f7ff faf0 	bl	800ab9c <memcpy>
 800b5bc:	4631      	mov	r1, r6
 800b5be:	4640      	mov	r0, r8
 800b5c0:	f7ff fb1c 	bl	800abfc <_free_r>
 800b5c4:	e7e1      	b.n	800b58a <_realloc_r+0x1e>
 800b5c6:	4635      	mov	r5, r6
 800b5c8:	e7df      	b.n	800b58a <_realloc_r+0x1e>

0800b5ca <_malloc_usable_size_r>:
 800b5ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5ce:	1f18      	subs	r0, r3, #4
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	bfbc      	itt	lt
 800b5d4:	580b      	ldrlt	r3, [r1, r0]
 800b5d6:	18c0      	addlt	r0, r0, r3
 800b5d8:	4770      	bx	lr
	...

0800b5dc <_init>:
 800b5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5de:	bf00      	nop
 800b5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5e2:	bc08      	pop	{r3}
 800b5e4:	469e      	mov	lr, r3
 800b5e6:	4770      	bx	lr

0800b5e8 <_fini>:
 800b5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ea:	bf00      	nop
 800b5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ee:	bc08      	pop	{r3}
 800b5f0:	469e      	mov	lr, r3
 800b5f2:	4770      	bx	lr
