

connect_debug_port u_ila_0/probe8 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[0][31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[0][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[0][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[0][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[0][3]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[1][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[1][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[1][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[1][3]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[3][31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[1][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[1][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[1][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[1][3]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[3][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[3][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[3][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[3][3]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[7][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[7][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[7][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[7][3]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[1][31]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[6][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[6][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[6][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[6][3]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[4][31]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[5][31]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[2][31]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[6][31]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[0][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[0][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[0][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[0][3]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][3]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][4]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][5]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][6]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][7]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][8]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][9]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][10]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][11]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][12]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][13]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][14]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][15]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][16]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][17]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][18]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][19]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][20]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][21]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][22]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][23]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][24]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][25]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][26]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][27]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][28]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][29]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][30]} {soc_INST/core_INST/issue_INST/issue_queue_INST/pc_R[7][31]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[4][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[4][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[4][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[4][3]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[5][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[5][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[5][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[5][3]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[2][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[2][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[2][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rob_R[2][3]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[5][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[5][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[5][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[5][3]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[6][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[6][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[6][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[6][3]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[7][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[7][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[7][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[7][3]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[2][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[2][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[2][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[2][3]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[3][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[3][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[3][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[3][3]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[4][0]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[4][1]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[4][2]} {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rob_R[4][3]}]]
connect_debug_port u_ila_0/probe54 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[0]}]]
connect_debug_port u_ila_0/probe55 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[1]}]]
connect_debug_port u_ila_0/probe56 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[2]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[3]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[4]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[5]}]]
connect_debug_port u_ila_0/probe60 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[6]}]]
connect_debug_port u_ila_0/probe61 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src0_rdy_R[7]}]]
connect_debug_port u_ila_0/probe62 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[0]}]]
connect_debug_port u_ila_0/probe63 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[1]}]]
connect_debug_port u_ila_0/probe64 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[2]}]]
connect_debug_port u_ila_0/probe65 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[3]}]]
connect_debug_port u_ila_0/probe66 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[4]}]]
connect_debug_port u_ila_0/probe67 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[5]}]]
connect_debug_port u_ila_0/probe68 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[6]}]]
connect_debug_port u_ila_0/probe69 [get_nets [list {soc_INST/core_INST/issue_INST/issue_queue_INST/src1_rdy_R[7]}]]


connect_debug_port u_ila_0/probe36 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_wch0_R]]
connect_debug_port u_ila_0/probe37 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_wch1_R]]
connect_debug_port u_ila_0/probe38 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_wch2_R]]
connect_debug_port u_ila_0/probe39 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_wch3_R]]
connect_debug_port u_ila_0/probe40 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_wchx_R]]
connect_debug_port u_ila_0/probe41 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_rch0_R]]
connect_debug_port u_ila_0/probe42 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_rch1_R]]
connect_debug_port u_ila_0/probe43 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_rch2_R]]
connect_debug_port u_ila_0/probe44 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_rch3_R]]
connect_debug_port u_ila_0/probe45 [get_nets [list soc_INST/soc_axi_mmu_INST/sel_rchx_R]]



connect_debug_port u_ila_0/probe75 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[0]}]]
connect_debug_port u_ila_0/probe76 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[1]}]]
connect_debug_port u_ila_0/probe77 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[2]}]]
connect_debug_port u_ila_0/probe78 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[3]}]]
connect_debug_port u_ila_0/probe79 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[4]}]]
connect_debug_port u_ila_0/probe80 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[5]}]]
connect_debug_port u_ila_0/probe81 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[6]}]]
connect_debug_port u_ila_0/probe82 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[7]}]]
connect_debug_port u_ila_0/probe83 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[8]}]]
connect_debug_port u_ila_0/probe84 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[9]}]]
connect_debug_port u_ila_0/probe85 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[10]}]]
connect_debug_port u_ila_0/probe86 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[11]}]]
connect_debug_port u_ila_0/probe87 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[12]}]]
connect_debug_port u_ila_0/probe88 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[13]}]]
connect_debug_port u_ila_0/probe89 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[14]}]]
connect_debug_port u_ila_0/probe90 [get_nets [list {soc_INST/core_INST/decode_INST/decode_rob_INST/rob_ready_R[15]}]]
connect_debug_port dbg_hub/clk [get_nets sys_clk]

connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out]





connect_debug_port dbg_hub/clk [get_nets sys_clk]

connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out]



connect_debug_port u_ila_0/probe11 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_bid_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_bid_R[1]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_bid_R[2]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_bid_R[3]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[1]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[2]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[3]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[4]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[5]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[6]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[7]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[8]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[9]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[10]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[11]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[12]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[13]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[14]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[15]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[16]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[17]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[18]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[19]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[20]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[21]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[22]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[23]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[24]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[25]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[26]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[27]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[28]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[29]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[30]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_pc_R[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_oldpattern_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_oldpattern_R[1]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[1]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[2]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[3]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[4]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[5]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[6]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/fid_R[7]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[1]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[2]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[3]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[4]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[5]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[6]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[7]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[8]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[9]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[10]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[11]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[12]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[13]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[14]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[15]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[16]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[17]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[18]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[19]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[20]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[21]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[22]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[23]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[24]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[25]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[26]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[27]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[28]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[29]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[30]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/result_R[31]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/dst_rob_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/dst_rob_R[1]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/dst_rob_R[2]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/dst_rob_R[3]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[0]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[1]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[2]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[3]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[4]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[5]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[6]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[7]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[8]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[9]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[10]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[11]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[12]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[13]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[14]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[15]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[16]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[17]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[18]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[19]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[20]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[21]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[22]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[23]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[24]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[25]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[26]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[27]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[28]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[29]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[30]} {soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_target_R[31]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_taken_R]]
connect_debug_port u_ila_0/probe27 [get_nets [list soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bc_valid_R]]
connect_debug_port u_ila_0/probe29 [get_nets [list soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/bco_valid_R]]
connect_debug_port u_ila_0/probe51 [get_nets [list soc_INST/core_INST/execute_INST/execute_bru_INST/execute_bru_odffs_INST/valid_R]]
connect_debug_port dbg_hub/clk [get_nets sys_clk]

connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out]








connect_debug_port u_ila_0/clk [get_nets [list soc_INST/soc_mmcm_INST/inst/clk_out]]
connect_debug_port u_ila_0/probe0 [get_nets [list {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[0]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[1]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[2]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[3]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[4]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[5]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[6]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[7]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[8]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[9]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[10]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[11]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[12]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[13]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[14]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[15]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[16]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[17]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[18]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[19]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[20]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[21]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[22]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[23]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[24]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[25]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[26]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[27]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[28]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[29]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[30]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_addr_R[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[0]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[1]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[2]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[3]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[4]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[5]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[6]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[7]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[8]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[9]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[10]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[11]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[12]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[13]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[14]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[15]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[16]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[17]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[18]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[19]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[20]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[21]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[22]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[23]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[24]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[25]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[26]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[27]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[28]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[29]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[30]} {soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_data_R[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {soc_INST/core_INST/commit_i_dst[0]} {soc_INST/core_INST/commit_i_dst[1]} {soc_INST/core_INST/commit_i_dst[2]} {soc_INST/core_INST/commit_i_dst[3]} {soc_INST/core_INST/commit_i_dst[4]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {soc_INST/core_INST/commit_i_fid[0]} {soc_INST/core_INST/commit_i_fid[1]} {soc_INST/core_INST/commit_i_fid[2]} {soc_INST/core_INST/commit_i_fid[3]} {soc_INST/core_INST/commit_i_fid[4]} {soc_INST/core_INST/commit_i_fid[5]} {soc_INST/core_INST/commit_i_fid[6]} {soc_INST/core_INST/commit_i_fid[7]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {soc_INST/core_INST/commit_o_result[0]} {soc_INST/core_INST/commit_o_result[1]} {soc_INST/core_INST/commit_o_result[2]} {soc_INST/core_INST/commit_o_result[3]} {soc_INST/core_INST/commit_o_result[4]} {soc_INST/core_INST/commit_o_result[5]} {soc_INST/core_INST/commit_o_result[6]} {soc_INST/core_INST/commit_o_result[7]} {soc_INST/core_INST/commit_o_result[8]} {soc_INST/core_INST/commit_o_result[9]} {soc_INST/core_INST/commit_o_result[10]} {soc_INST/core_INST/commit_o_result[11]} {soc_INST/core_INST/commit_o_result[12]} {soc_INST/core_INST/commit_o_result[13]} {soc_INST/core_INST/commit_o_result[14]} {soc_INST/core_INST/commit_o_result[15]} {soc_INST/core_INST/commit_o_result[16]} {soc_INST/core_INST/commit_o_result[17]} {soc_INST/core_INST/commit_o_result[18]} {soc_INST/core_INST/commit_o_result[19]} {soc_INST/core_INST/commit_o_result[20]} {soc_INST/core_INST/commit_o_result[21]} {soc_INST/core_INST/commit_o_result[22]} {soc_INST/core_INST/commit_o_result[23]} {soc_INST/core_INST/commit_o_result[24]} {soc_INST/core_INST/commit_o_result[25]} {soc_INST/core_INST/commit_o_result[26]} {soc_INST/core_INST/commit_o_result[27]} {soc_INST/core_INST/commit_o_result[28]} {soc_INST/core_INST/commit_o_result[29]} {soc_INST/core_INST/commit_o_result[30]} {soc_INST/core_INST/commit_o_result[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {soc_INST/core_INST/commit_i_pc[0]} {soc_INST/core_INST/commit_i_pc[1]} {soc_INST/core_INST/commit_i_pc[2]} {soc_INST/core_INST/commit_i_pc[3]} {soc_INST/core_INST/commit_i_pc[4]} {soc_INST/core_INST/commit_i_pc[5]} {soc_INST/core_INST/commit_i_pc[6]} {soc_INST/core_INST/commit_i_pc[7]} {soc_INST/core_INST/commit_i_pc[8]} {soc_INST/core_INST/commit_i_pc[9]} {soc_INST/core_INST/commit_i_pc[10]} {soc_INST/core_INST/commit_i_pc[11]} {soc_INST/core_INST/commit_i_pc[12]} {soc_INST/core_INST/commit_i_pc[13]} {soc_INST/core_INST/commit_i_pc[14]} {soc_INST/core_INST/commit_i_pc[15]} {soc_INST/core_INST/commit_i_pc[16]} {soc_INST/core_INST/commit_i_pc[17]} {soc_INST/core_INST/commit_i_pc[18]} {soc_INST/core_INST/commit_i_pc[19]} {soc_INST/core_INST/commit_i_pc[20]} {soc_INST/core_INST/commit_i_pc[21]} {soc_INST/core_INST/commit_i_pc[22]} {soc_INST/core_INST/commit_i_pc[23]} {soc_INST/core_INST/commit_i_pc[24]} {soc_INST/core_INST/commit_i_pc[25]} {soc_INST/core_INST/commit_i_pc[26]} {soc_INST/core_INST/commit_i_pc[27]} {soc_INST/core_INST/commit_i_pc[28]} {soc_INST/core_INST/commit_i_pc[29]} {soc_INST/core_INST/commit_i_pc[30]} {soc_INST/core_INST/commit_i_pc[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {soc_INST/core_INST/commit_i_value[0]} {soc_INST/core_INST/commit_i_value[1]} {soc_INST/core_INST/commit_i_value[2]} {soc_INST/core_INST/commit_i_value[3]} {soc_INST/core_INST/commit_i_value[4]} {soc_INST/core_INST/commit_i_value[5]} {soc_INST/core_INST/commit_i_value[6]} {soc_INST/core_INST/commit_i_value[7]} {soc_INST/core_INST/commit_i_value[8]} {soc_INST/core_INST/commit_i_value[9]} {soc_INST/core_INST/commit_i_value[10]} {soc_INST/core_INST/commit_i_value[11]} {soc_INST/core_INST/commit_i_value[12]} {soc_INST/core_INST/commit_i_value[13]} {soc_INST/core_INST/commit_i_value[14]} {soc_INST/core_INST/commit_i_value[15]} {soc_INST/core_INST/commit_i_value[16]} {soc_INST/core_INST/commit_i_value[17]} {soc_INST/core_INST/commit_i_value[18]} {soc_INST/core_INST/commit_i_value[19]} {soc_INST/core_INST/commit_i_value[20]} {soc_INST/core_INST/commit_i_value[21]} {soc_INST/core_INST/commit_i_value[22]} {soc_INST/core_INST/commit_i_value[23]} {soc_INST/core_INST/commit_i_value[24]} {soc_INST/core_INST/commit_i_value[25]} {soc_INST/core_INST/commit_i_value[26]} {soc_INST/core_INST/commit_i_value[27]} {soc_INST/core_INST/commit_i_value[28]} {soc_INST/core_INST/commit_i_value[29]} {soc_INST/core_INST/commit_i_value[30]} {soc_INST/core_INST/commit_i_value[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {soc_INST/core_INST/commit_i_rob[0]} {soc_INST/core_INST/commit_i_rob[1]} {soc_INST/core_INST/commit_i_rob[2]} {soc_INST/core_INST/commit_i_rob[3]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_araddr[0]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_araddr[1]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_araddr[2]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_araddr[3]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[0]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[1]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[2]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[3]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[4]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[5]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[6]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[7]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[8]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[9]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[10]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[11]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[12]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[13]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[14]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[15]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[16]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[17]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[18]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[19]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[20]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[21]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[22]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[23]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[24]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[25]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[26]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[27]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[28]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[29]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[30]} {soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rdata[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rready]]
connect_debug_port u_ila_0/probe11 [get_nets [list soc_INST/soc_uart_xip_ctrl2axi_INST/axi_m_rvalid]]
connect_debug_port u_ila_0/probe12 [get_nets [list soc_INST/core_INST/commit_i_load]]
connect_debug_port u_ila_0/probe13 [get_nets [list soc_INST/core_INST/commit_i_ready]]
connect_debug_port u_ila_0/probe14 [get_nets [list soc_INST/core_INST/commit_i_store]]
connect_debug_port u_ila_0/probe15 [get_nets [list soc_INST/core_INST/commit_i_valid]]
connect_debug_port u_ila_0/probe16 [get_nets [list soc_INST/core_INST/commit_o_en]]
connect_debug_port u_ila_0/probe17 [get_nets [list soc_INST/core_INST/commit_INST/commit_mem_loadbuffer_INST/uncached_valid_R]]
connect_debug_port dbg_hub/clk [get_nets sys_clk]


connect_debug_port dbg_hub/clk [get_nets mmcm_clk]

























connect_debug_port dbg_hub/clk [get_nets mmcm_clk_sys]




create_clock -period 6.250 -name VIRTUAL_clk_out_sys_soc_mmcm -waveform {0.000 3.125}



set_property SLEW FAST [get_ports {ext_ram_data[31]}]
set_property SLEW FAST [get_ports {ext_ram_data[30]}]
set_property SLEW FAST [get_ports {ext_ram_data[29]}]
set_property SLEW FAST [get_ports {ext_ram_data[28]}]
set_property SLEW FAST [get_ports {ext_ram_data[27]}]
set_property SLEW FAST [get_ports {ext_ram_data[26]}]
set_property SLEW FAST [get_ports {ext_ram_data[25]}]
set_property SLEW FAST [get_ports {ext_ram_data[24]}]
set_property SLEW FAST [get_ports {ext_ram_data[23]}]
set_property SLEW FAST [get_ports {ext_ram_data[22]}]
set_property SLEW FAST [get_ports {ext_ram_data[21]}]
set_property SLEW FAST [get_ports {ext_ram_data[20]}]
set_property SLEW FAST [get_ports {ext_ram_data[19]}]
set_property SLEW FAST [get_ports {ext_ram_data[18]}]
set_property SLEW FAST [get_ports {ext_ram_data[17]}]
set_property SLEW FAST [get_ports {ext_ram_data[16]}]
set_property SLEW FAST [get_ports {ext_ram_data[15]}]
set_property SLEW FAST [get_ports {ext_ram_data[14]}]
set_property SLEW FAST [get_ports {ext_ram_data[13]}]
set_property SLEW FAST [get_ports {ext_ram_data[12]}]
set_property SLEW FAST [get_ports {ext_ram_data[11]}]
set_property SLEW FAST [get_ports {ext_ram_data[10]}]
set_property SLEW FAST [get_ports {ext_ram_data[9]}]
set_property SLEW FAST [get_ports {ext_ram_data[8]}]
set_property SLEW FAST [get_ports {ext_ram_data[7]}]
set_property SLEW FAST [get_ports {ext_ram_data[6]}]
set_property SLEW FAST [get_ports {ext_ram_data[5]}]
set_property SLEW FAST [get_ports {ext_ram_data[4]}]
set_property SLEW FAST [get_ports {ext_ram_data[3]}]
set_property SLEW FAST [get_ports {ext_ram_data[2]}]
set_property SLEW FAST [get_ports {ext_ram_data[1]}]
set_property SLEW FAST [get_ports {ext_ram_data[0]}]
set_property SLEW FAST [get_ports {ext_ram_be_n[3]}]
set_property SLEW FAST [get_ports {ext_ram_be_n[2]}]
set_property SLEW FAST [get_ports {ext_ram_be_n[1]}]
set_property SLEW FAST [get_ports {ext_ram_be_n[0]}]
set_property SLEW FAST [get_ports {ext_ram_addr[19]}]
set_property SLEW FAST [get_ports {ext_ram_addr[18]}]
set_property SLEW FAST [get_ports {ext_ram_addr[17]}]
set_property SLEW FAST [get_ports {ext_ram_addr[16]}]
set_property SLEW FAST [get_ports {ext_ram_addr[15]}]
set_property SLEW FAST [get_ports {ext_ram_addr[14]}]
set_property SLEW FAST [get_ports {ext_ram_addr[13]}]
set_property SLEW FAST [get_ports {ext_ram_addr[12]}]
set_property SLEW FAST [get_ports {ext_ram_addr[11]}]
set_property SLEW FAST [get_ports {ext_ram_addr[10]}]
set_property SLEW FAST [get_ports {ext_ram_addr[9]}]
set_property SLEW FAST [get_ports {ext_ram_addr[8]}]
set_property SLEW FAST [get_ports {ext_ram_addr[7]}]
set_property SLEW FAST [get_ports {ext_ram_addr[6]}]
set_property SLEW FAST [get_ports {ext_ram_addr[5]}]
set_property SLEW FAST [get_ports {ext_ram_addr[4]}]
set_property SLEW FAST [get_ports {ext_ram_addr[3]}]
set_property SLEW FAST [get_ports {ext_ram_addr[2]}]
set_property SLEW FAST [get_ports {ext_ram_addr[1]}]
set_property SLEW FAST [get_ports {ext_ram_addr[0]}]
set_property SLEW FAST [get_ports {base_ram_data[31]}]
set_property SLEW FAST [get_ports {base_ram_data[30]}]
set_property SLEW FAST [get_ports {base_ram_data[29]}]
set_property SLEW FAST [get_ports {base_ram_data[28]}]
set_property SLEW FAST [get_ports {base_ram_data[27]}]
set_property SLEW FAST [get_ports {base_ram_data[26]}]
set_property SLEW FAST [get_ports {base_ram_data[25]}]
set_property SLEW FAST [get_ports {base_ram_data[24]}]
set_property SLEW FAST [get_ports {base_ram_data[23]}]
set_property SLEW FAST [get_ports {base_ram_data[22]}]
set_property SLEW FAST [get_ports {base_ram_data[21]}]
set_property SLEW FAST [get_ports {base_ram_data[20]}]
set_property SLEW FAST [get_ports {base_ram_data[19]}]
set_property SLEW FAST [get_ports {base_ram_data[18]}]
set_property SLEW FAST [get_ports {base_ram_data[17]}]
set_property SLEW FAST [get_ports {base_ram_data[16]}]
set_property SLEW FAST [get_ports {base_ram_data[15]}]
set_property SLEW FAST [get_ports {base_ram_data[14]}]
set_property SLEW FAST [get_ports {base_ram_data[13]}]
set_property SLEW FAST [get_ports {base_ram_data[12]}]
set_property SLEW FAST [get_ports {base_ram_data[11]}]
set_property SLEW FAST [get_ports {base_ram_data[10]}]
set_property SLEW FAST [get_ports {base_ram_data[9]}]
set_property SLEW FAST [get_ports {base_ram_data[8]}]
set_property SLEW FAST [get_ports {base_ram_data[7]}]
set_property SLEW FAST [get_ports {base_ram_data[6]}]
set_property SLEW FAST [get_ports {base_ram_data[5]}]
set_property SLEW FAST [get_ports {base_ram_data[4]}]
set_property SLEW FAST [get_ports {base_ram_data[3]}]
set_property SLEW FAST [get_ports {base_ram_data[2]}]
set_property SLEW FAST [get_ports {base_ram_data[1]}]
set_property SLEW FAST [get_ports {base_ram_data[0]}]
set_property SLEW FAST [get_ports {base_ram_be_n[3]}]
set_property SLEW FAST [get_ports {base_ram_be_n[2]}]
set_property SLEW FAST [get_ports {base_ram_be_n[1]}]
set_property SLEW FAST [get_ports {base_ram_be_n[0]}]
set_property SLEW FAST [get_ports {base_ram_addr[19]}]
set_property SLEW FAST [get_ports {base_ram_addr[18]}]
set_property SLEW FAST [get_ports {base_ram_addr[17]}]
set_property SLEW FAST [get_ports {base_ram_addr[16]}]
set_property SLEW FAST [get_ports {base_ram_addr[15]}]
set_property SLEW FAST [get_ports {base_ram_addr[14]}]
set_property SLEW FAST [get_ports {base_ram_addr[13]}]
set_property SLEW FAST [get_ports {base_ram_addr[12]}]
set_property SLEW FAST [get_ports {base_ram_addr[11]}]
set_property SLEW FAST [get_ports {base_ram_addr[10]}]
set_property SLEW FAST [get_ports {base_ram_addr[9]}]
set_property SLEW FAST [get_ports {base_ram_addr[8]}]
set_property SLEW FAST [get_ports {base_ram_addr[7]}]
set_property SLEW FAST [get_ports {base_ram_addr[6]}]
set_property SLEW FAST [get_ports {base_ram_addr[5]}]
set_property SLEW FAST [get_ports {base_ram_addr[4]}]
set_property SLEW FAST [get_ports {base_ram_addr[3]}]
set_property SLEW FAST [get_ports {base_ram_addr[2]}]
set_property SLEW FAST [get_ports {base_ram_addr[1]}]
set_property SLEW FAST [get_ports {base_ram_addr[0]}]
set_property SLEW FAST [get_ports base_ram_ce_n]
set_property SLEW FAST [get_ports base_ram_oe_n]
set_property SLEW FAST [get_ports base_ram_we_n]
set_property SLEW FAST [get_ports ext_ram_ce_n]
set_property SLEW FAST [get_ports ext_ram_oe_n]
set_property SLEW FAST [get_ports ext_ram_we_n]

create_clock -period 5.882 -name VIRTUAL_clk_out_sys_soc_mmcm_1 -waveform {0.000 2.941}


create_clock -period 5.556 -name VIRTUAL_clk_out_sys_soc_mmcm_2 -waveform {0.000 2.778}
set_input_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.500 [get_ports {base_ram_data[*]}]
set_input_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.500 [get_ports {base_ram_data[*]}]
set_input_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.500 [get_ports {ext_ram_data[*]}]
set_input_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.500 [get_ports {ext_ram_data[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports {base_ram_addr[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports {base_ram_addr[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports {base_ram_be_n[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports {base_ram_be_n[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports {base_ram_data[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports {base_ram_data[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports {ext_ram_addr[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports {ext_ram_addr[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports {ext_ram_be_n[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports {ext_ram_be_n[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports {ext_ram_data[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports {ext_ram_data[*]}]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports base_ram_ce_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports base_ram_ce_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports base_ram_oe_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports base_ram_oe_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports base_ram_we_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports base_ram_we_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports ext_ram_ce_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports ext_ram_ce_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports ext_ram_oe_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports ext_ram_oe_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -min -add_delay 4.000 [get_ports ext_ram_we_n]
set_output_delay -clock [get_clocks VIRTUAL_clk_out_sys_soc_mmcm_2] -max -add_delay 4.000 [get_ports ext_ram_we_n]
