#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a5cd13dc00 .scope module, "oct_3_checkpoint" "oct_3_checkpoint" 2 3;
 .timescale -12 -12;
v000002a5cd1a9dc0_0 .var "clk", 0 0;
v000002a5cd1aa2c0_0 .var "clk_en", 0 0;
v000002a5cd1a9820_0 .net "data_memory_in_v", 31 0, v000002a5cd1a82c0_0;  1 drivers
v000002a5cd1aab80_0 .net "err_bits", 1 0, v000002a5cd1a8a40_0;  1 drivers
o000002a5cd14fd98 .functor BUFZ 1, C4<z>; HiZ drive
v000002a5cd1aac20_0 .net "halt_f", 0 0, o000002a5cd14fd98;  0 drivers
v000002a5cd1aa7c0_0 .net "instruction_memory_v", 31 0, v000002a5cd1a7b40_0;  1 drivers
v000002a5cd1a9960_0 .var "rst", 0 0;
S_000002a5cd13dd90 .scope module, "topMod" "scc_f25_top" 2 18, 3 3 0, S_000002a5cd13dc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "halt_f";
    .port_info 4 /OUTPUT 2 "err_bits";
    .port_info 5 /OUTPUT 32 "instruction_memory_v";
    .port_info 6 /OUTPUT 32 "data_memory_in_v";
    .port_info 7 /NODIR 0 "";
v000002a5cd1aa9a0_0 .net "clk", 0 0, v000002a5cd1a9dc0_0;  1 drivers
v000002a5cd1aa400_0 .net "clk_en", 0 0, v000002a5cd1aa2c0_0;  1 drivers
o000002a5cd14fc78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a5cd1aad60_0 .net "dataFetch", 31 0, o000002a5cd14fc78;  0 drivers
v000002a5cd1aa5e0_0 .net "dataIn", 31 0, v000002a5cd1488e0_0;  1 drivers
v000002a5cd1a9f00_0 .net "data_memory_in_v", 31 0, v000002a5cd1a82c0_0;  alias, 1 drivers
v000002a5cd1aa220_0 .net "err_bits", 1 0, v000002a5cd1a8a40_0;  alias, 1 drivers
v000002a5cd1aaf40_0 .net "halt_f", 0 0, o000002a5cd14fd98;  alias, 0 drivers
v000002a5cd1a9780_0 .net "instruction", 31 0, v000002a5cd148840_0;  1 drivers
v000002a5cd1aaae0_0 .net "instruction_memory_v", 31 0, v000002a5cd1a7b40_0;  alias, 1 drivers
v000002a5cd1aa4a0_0 .net "programCounter", 31 0, v000002a5cd1a7500_0;  1 drivers
o000002a5cd14fd08 .functor BUFZ 1, C4<z>; HiZ drive
v000002a5cd1aa540_0 .net "readBit", 0 0, o000002a5cd14fd08;  0 drivers
v000002a5cd1aa680_0 .net "rst", 0 0, v000002a5cd1a9960_0;  1 drivers
o000002a5cd14fd38 .functor BUFZ 1, C4<z>; HiZ drive
v000002a5cd1aa720_0 .net "writeBit", 0 0, o000002a5cd14fd38;  0 drivers
S_000002a5cd135ad0 .scope module, "memMod" "Instruction_and_data" 3 39, 4 21 0, S_000002a5cd13dd90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "mem_Clk";
    .port_info 1 /INPUT 1 "halt_f";
    .port_info 2 /INPUT 1 "instruction_memory_en";
    .port_info 3 /INPUT 32 "instruction_memory_a";
    .port_info 4 /INPUT 32 "data_memory_a";
    .port_info 5 /INPUT 1 "data_memory_read";
    .port_info 6 /INPUT 1 "data_memory_write";
    .port_info 7 /INPUT 32 "data_memory_out_v";
    .port_info 8 /OUTPUT 32 "instruction_memory_v";
    .port_info 9 /OUTPUT 32 "data_memory_in_v";
v000002a5cd148340_0 .var "a", 7 0;
v000002a5cd148700_0 .var "b", 7 0;
v000002a5cd1485c0_0 .var "c", 7 0;
v000002a5cd148980_0 .var "d", 7 0;
v000002a5cd148c00_0 .net "data_memory_a", 31 0, o000002a5cd14fc78;  alias, 0 drivers
v000002a5cd1488e0_0 .var "data_memory_in_v", 31 0;
o000002a5cd14fcd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a5cd1487a0_0 .net "data_memory_out_v", 31 0, o000002a5cd14fcd8;  0 drivers
v000002a5cd148d40_0 .net "data_memory_read", 0 0, o000002a5cd14fd08;  alias, 0 drivers
v000002a5cd148520_0 .net "data_memory_write", 0 0, o000002a5cd14fd38;  alias, 0 drivers
v000002a5cd148fc0_0 .var/i "fd", 31 0;
v000002a5cd148160_0 .net "halt_f", 0 0, o000002a5cd14fd98;  alias, 0 drivers
v000002a5cd148660_0 .var/i "i", 31 0;
v000002a5cd148ac0_0 .net "instruction_memory_a", 31 0, v000002a5cd1a7500_0;  alias, 1 drivers
L_000002a5cd220088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a5cd148ca0_0 .net "instruction_memory_en", 0 0, L_000002a5cd220088;  1 drivers
v000002a5cd148840_0 .var "instruction_memory_v", 31 0;
v000002a5cd148b60_0 .net "mem_Clk", 0 0, v000002a5cd1a9dc0_0;  alias, 1 drivers
v000002a5cd148200 .array "memory", 65535 0, 7 0;
E_000002a5cd146a10 .event posedge, v000002a5cd148160_0;
E_000002a5cd146ad0/0 .event anyedge, v000002a5cd148c00_0, v000002a5cd148ac0_0;
E_000002a5cd146ad0/1 .event posedge, v000002a5cd148520_0, v000002a5cd148d40_0;
E_000002a5cd146ad0 .event/or E_000002a5cd146ad0/0, E_000002a5cd146ad0/1;
S_000002a5cd141300 .scope module, "scc" "scc" 3 51, 5 4 0, S_000002a5cd13dd90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "dataIn";
    .port_info 5 /OUTPUT 2 "err_bits";
    .port_info 6 /OUTPUT 32 "instruction_memory_v";
    .port_info 7 /OUTPUT 32 "data_memory_v";
    .port_info 8 /OUTPUT 32 "programCounter";
v000002a5cd1a76e0_0 .net "aluFunction", 2 0, v000002a5cd1a7c80_0;  1 drivers
v000002a5cd1a89a0_0 .net "branch", 0 0, v000002a5cd1a75a0_0;  1 drivers
v000002a5cd1a8860_0 .net "clk", 0 0, v000002a5cd1a9dc0_0;  alias, 1 drivers
v000002a5cd1a7e60_0 .net "clk_en", 0 0, v000002a5cd1aa2c0_0;  alias, 1 drivers
v000002a5cd1a78c0_0 .net "dataIn", 31 0, v000002a5cd1488e0_0;  alias, 1 drivers
v000002a5cd1a7a00_0 .net "dataRegister", 0 0, v000002a5cd1a6e20_0;  1 drivers
v000002a5cd1a7960_0 .net "dataRegisterImm", 0 0, v000002a5cd1a8540_0;  1 drivers
v000002a5cd1a82c0_0 .var "data_memory_v", 31 0;
v000002a5cd1a8a40_0 .var "err_bits", 1 0;
v000002a5cd1a8b80_0 .net "instrcutionForID", 31 0, v000002a5cd1a7fa0_0;  1 drivers
v000002a5cd1a7aa0_0 .net "instruction", 31 0, v000002a5cd148840_0;  alias, 1 drivers
v000002a5cd1a7b40_0 .var "instruction_memory_v", 31 0;
v000002a5cd1a8040_0 .net "loadStore", 0 0, v000002a5cd1a85e0_0;  1 drivers
v000002a5cd1a8220_0 .net "out_destRegister", 3 0, v000002a5cd1a8900_0;  1 drivers
v000002a5cd1a8400_0 .net "out_imm", 15 0, v000002a5cd1a6ec0_0;  1 drivers
v000002a5cd1a84a0_0 .net "out_sourceFirstReg", 3 0, v000002a5cd1a8680_0;  1 drivers
v000002a5cd1a8ae0_0 .net "out_sourceSecReg", 3 0, v000002a5cd1a7be0_0;  1 drivers
v000002a5cd1a98c0_0 .net "programCounter", 31 0, v000002a5cd1a7500_0;  alias, 1 drivers
v000002a5cd1aa180_0 .net "regRead", 0 0, v000002a5cd1a7280_0;  1 drivers
v000002a5cd1aaea0_0 .net "regWrite", 0 0, v000002a5cd1a8720_0;  1 drivers
v000002a5cd1aaa40_0 .net "rst", 0 0, v000002a5cd1a9960_0;  alias, 1 drivers
v000002a5cd1ab260_0 .net "setFlags", 0 0, v000002a5cd1a73c0_0;  1 drivers
v000002a5cd1aa860_0 .net "specialEncoding", 0 0, v000002a5cd1a7460_0;  1 drivers
S_000002a5cd141490 .scope module, "ID" "iDecode" 5 49, 6 1 0, S_000002a5cd141300;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "loadStore";
    .port_info 5 /OUTPUT 1 "dataRegister";
    .port_info 6 /OUTPUT 1 "dataRegisterImm";
    .port_info 7 /OUTPUT 1 "specialEncoding";
    .port_info 8 /OUTPUT 1 "setFlags";
    .port_info 9 /OUTPUT 3 "aluFunction";
    .port_info 10 /OUTPUT 1 "regWrite";
    .port_info 11 /OUTPUT 1 "regRead";
    .port_info 12 /OUTPUT 4 "out_destRegister";
    .port_info 13 /OUTPUT 4 "out_sourceFirstReg";
    .port_info 14 /OUTPUT 4 "out_sourceSecReg";
    .port_info 15 /OUTPUT 16 "out_imm";
v000002a5cd1483e0_0 .net *"_ivl_5", 0 0, L_000002a5cd1a96e0;  1 drivers
L_000002a5cd2200d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002a5cd148480_0 .net *"_ivl_9", 2 0, L_000002a5cd2200d0;  1 drivers
v000002a5cd1a7c80_0 .var "aluFunction", 2 0;
v000002a5cd1a6d80_0 .net "aluOperationCommands", 2 0, L_000002a5cd1ab300;  1 drivers
v000002a5cd1a75a0_0 .var "branch", 0 0;
v000002a5cd1a8360_0 .net "branchCondition", 3 0, L_000002a5cd1a9640;  1 drivers
v000002a5cd1a71e0_0 .net "clk", 0 0, v000002a5cd1a9dc0_0;  alias, 1 drivers
v000002a5cd1a6e20_0 .var "dataRegister", 0 0;
v000002a5cd1a8540_0 .var "dataRegisterImm", 0 0;
v000002a5cd1a7f00_0 .net "destReg", 3 0, L_000002a5cd1a9fa0;  1 drivers
v000002a5cd1a87c0_0 .net "firstLevelDecode", 1 0, L_000002a5cd1aacc0;  1 drivers
v000002a5cd1a80e0_0 .net "imm", 15 0, L_000002a5cd1ab3a0;  1 drivers
v000002a5cd1a7000_0 .net "instruction", 31 0, v000002a5cd1a7fa0_0;  alias, 1 drivers
v000002a5cd1a85e0_0 .var "loadStore", 0 0;
v000002a5cd1a8900_0 .var "out_destRegister", 3 0;
v000002a5cd1a6ec0_0 .var "out_imm", 15 0;
v000002a5cd1a8680_0 .var "out_sourceFirstReg", 3 0;
v000002a5cd1a7be0_0 .var "out_sourceSecReg", 3 0;
v000002a5cd1a7280_0 .var "regRead", 0 0;
v000002a5cd1a8720_0 .var "regWrite", 0 0;
v000002a5cd1a6f60_0 .net "rst", 0 0, v000002a5cd1a9960_0;  alias, 1 drivers
v000002a5cd1a7320_0 .net "secondLevelDecode", 3 0, L_000002a5cd1a9e60;  1 drivers
v000002a5cd1a73c0_0 .var "setFlags", 0 0;
v000002a5cd1a70a0_0 .net "sourceFirstReg", 3 0, L_000002a5cd1a9a00;  1 drivers
v000002a5cd1a7d20_0 .net "sourceSecReg", 3 0, L_000002a5cd1aafe0;  1 drivers
v000002a5cd1a8180_0 .net "specialBit", 0 0, L_000002a5cd1aa040;  1 drivers
v000002a5cd1a7460_0 .var "specialEncoding", 0 0;
E_000002a5cd146b50/0 .event anyedge, v000002a5cd1a87c0_0, v000002a5cd1a7f00_0, v000002a5cd1a70a0_0, v000002a5cd1a7d20_0;
E_000002a5cd146b50/1 .event anyedge, v000002a5cd1a8180_0, v000002a5cd1a7320_0, v000002a5cd1a6d80_0;
E_000002a5cd146b50 .event/or E_000002a5cd146b50/0, E_000002a5cd146b50/1;
L_000002a5cd1aacc0 .part v000002a5cd1a7fa0_0, 30, 2;
L_000002a5cd1aa040 .part v000002a5cd1a7fa0_0, 29, 1;
L_000002a5cd1a96e0 .part v000002a5cd1a7fa0_0, 28, 1;
L_000002a5cd1a9e60 .concat [ 1 3 0 0], L_000002a5cd1a96e0, L_000002a5cd2200d0;
L_000002a5cd1ab300 .part v000002a5cd1a7fa0_0, 25, 3;
L_000002a5cd1a9640 .part v000002a5cd1a7fa0_0, 21, 4;
L_000002a5cd1a9fa0 .part v000002a5cd1a7fa0_0, 21, 4;
L_000002a5cd1a9a00 .part v000002a5cd1a7fa0_0, 17, 4;
L_000002a5cd1aafe0 .part v000002a5cd1a7fa0_0, 13, 4;
L_000002a5cd1ab3a0 .part v000002a5cd1a7fa0_0, 0, 16;
S_000002a5cd1263f0 .scope module, "IF" "iFetch" 5 24, 7 1 0, S_000002a5cd141300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "fetchedInstruction";
    .port_info 3 /OUTPUT 32 "programCounter";
    .port_info 4 /OUTPUT 32 "filteredInstruction";
P_000002a5cd120e70 .param/l "sFilter" 0 7 17, +C4<00000000000000000000000000000001>;
P_000002a5cd120ea8 .param/l "sIdle" 0 7 17, +C4<00000000000000000000000000000000>;
v000002a5cd1a7780_0 .var "PC", 31 0;
v000002a5cd1a7140_0 .net "clk", 0 0, v000002a5cd1a9dc0_0;  alias, 1 drivers
v000002a5cd1a7dc0_0 .net "fetchedInstruction", 31 0, v000002a5cd148840_0;  alias, 1 drivers
v000002a5cd1a7fa0_0 .var "filteredInstruction", 31 0;
v000002a5cd1a7500_0 .var "programCounter", 31 0;
v000002a5cd1a6ce0_0 .net "rst", 0 0, v000002a5cd1a9960_0;  alias, 1 drivers
v000002a5cd1a7640_0 .var "state", 1 0;
v000002a5cd1a7820_0 .var "stateNext", 1 0;
E_000002a5cd1460d0 .event anyedge, v000002a5cd1a7640_0, v000002a5cd1a6f60_0, v000002a5cd148840_0;
E_000002a5cd146210 .event posedge, v000002a5cd148b60_0;
    .scope S_000002a5cd135ad0;
T_0 ;
    %vpi_call 4 40 "$readmemh", "output.mem", v000002a5cd148200 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002a5cd135ad0;
T_1 ;
    %wait E_000002a5cd146ad0;
    %load/vec4 v000002a5cd148ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v000002a5cd148ac0_0;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd148840_0, 4, 5;
    %load/vec4 v000002a5cd148ac0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd148840_0, 4, 5;
    %load/vec4 v000002a5cd148ac0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd148840_0, 4, 5;
    %load/vec4 v000002a5cd148ac0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd148840_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a5cd148ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a5cd148840_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v000002a5cd148d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/getv 4, v000002a5cd148c00_0;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd1488e0_0, 4, 5;
    %load/vec4 v000002a5cd148c00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd1488e0_0, 4, 5;
    %load/vec4 v000002a5cd148c00_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd1488e0_0, 4, 5;
    %load/vec4 v000002a5cd148c00_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002a5cd148200, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a5cd1488e0_0, 4, 5;
T_1.4 ;
    %load/vec4 v000002a5cd148520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000002a5cd1487a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000002a5cd148c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a5cd148200, 0, 4;
    %load/vec4 v000002a5cd1487a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002a5cd148c00_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a5cd148200, 0, 4;
    %load/vec4 v000002a5cd1487a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002a5cd148c00_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a5cd148200, 0, 4;
    %load/vec4 v000002a5cd1487a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002a5cd148c00_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a5cd148200, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000002a5cd1488e0_0, 0;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a5cd135ad0;
T_2 ;
    %wait E_000002a5cd146a10;
    %vpi_func 4 69 "$fopen" 32, "scc_out.txt", "w" {0 0 0};
    %store/vec4 v000002a5cd148fc0_0, 0, 32;
    %vpi_call 4 70 "$fwrite", v000002a5cd148fc0_0, "Address,Value\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a5cd148660_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002a5cd148660_0;
    %cmpi/u 65535, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v000002a5cd148660_0;
    %load/vec4a v000002a5cd148200, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a5cd148340_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/getv/s 4, v000002a5cd148660_0;
    %load/vec4a v000002a5cd148200, 4;
    %store/vec4 v000002a5cd148340_0, 0, 8;
T_2.3 ;
    %load/vec4 v000002a5cd148660_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002a5cd148200, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a5cd148700_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002a5cd148660_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002a5cd148200, 4;
    %store/vec4 v000002a5cd148700_0, 0, 8;
T_2.5 ;
    %load/vec4 v000002a5cd148660_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002a5cd148200, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a5cd1485c0_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002a5cd148660_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002a5cd148200, 4;
    %store/vec4 v000002a5cd1485c0_0, 0, 8;
T_2.7 ;
    %load/vec4 v000002a5cd148660_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002a5cd148200, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a5cd148980_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002a5cd148660_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002a5cd148200, 4;
    %store/vec4 v000002a5cd148980_0, 0, 8;
T_2.9 ;
    %vpi_call 4 88 "$fwrite", v000002a5cd148fc0_0, "0x%h,", v000002a5cd148660_0, "0x%2h", v000002a5cd148340_0, "%2h", v000002a5cd148700_0, "%2h", v000002a5cd1485c0_0, "%2h", v000002a5cd148980_0, "\012" {0 0 0};
    %load/vec4 v000002a5cd148660_0;
    %addi 4, 0, 32;
    %store/vec4 v000002a5cd148660_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 4 90 "$fclose", v000002a5cd148fc0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000002a5cd1263f0;
T_3 ;
    %wait E_000002a5cd146210;
    %load/vec4 v000002a5cd1a7820_0;
    %assign/vec4 v000002a5cd1a7640_0, 0;
    %load/vec4 v000002a5cd1a7640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000002a5cd1a7780_0;
    %assign/vec4 v000002a5cd1a7500_0, 0;
    %load/vec4 v000002a5cd1a7780_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002a5cd1a7780_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a5cd1263f0;
T_4 ;
    %wait E_000002a5cd1460d0;
    %load/vec4 v000002a5cd1a7640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a5cd1a7820_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000002a5cd1a6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a5cd1a7820_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a5cd1a7820_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a5cd1a7780_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000002a5cd1a7dc0_0;
    %store/vec4 v000002a5cd1a7fa0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a5cd1a7820_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002a5cd141490;
T_5 ;
    %wait E_000002a5cd146b50;
    %load/vec4 v000002a5cd1a87c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a85e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a8540_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a85e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a8540_0, 0, 1;
    %load/vec4 v000002a5cd1a7f00_0;
    %store/vec4 v000002a5cd1a8900_0, 0, 4;
    %load/vec4 v000002a5cd1a70a0_0;
    %store/vec4 v000002a5cd1a8680_0, 0, 4;
    %load/vec4 v000002a5cd1a7d20_0;
    %store/vec4 v000002a5cd1a7be0_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a75a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a85e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a8540_0, 0, 1;
    %load/vec4 v000002a5cd1a7f00_0;
    %store/vec4 v000002a5cd1a8900_0, 0, 4;
    %load/vec4 v000002a5cd1a70a0_0;
    %store/vec4 v000002a5cd1a8680_0, 0, 4;
    %load/vec4 v000002a5cd1a7d20_0;
    %store/vec4 v000002a5cd1a7be0_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a85e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a8540_0, 0, 1;
    %load/vec4 v000002a5cd1a7f00_0;
    %store/vec4 v000002a5cd1a8900_0, 0, 4;
    %load/vec4 v000002a5cd1a70a0_0;
    %store/vec4 v000002a5cd1a8680_0, 0, 4;
    %load/vec4 v000002a5cd1a7d20_0;
    %store/vec4 v000002a5cd1a7be0_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a85e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a6e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a8540_0, 0, 1;
    %load/vec4 v000002a5cd1a7f00_0;
    %store/vec4 v000002a5cd1a8900_0, 0, 4;
    %load/vec4 v000002a5cd1a70a0_0;
    %store/vec4 v000002a5cd1a8680_0, 0, 4;
    %load/vec4 v000002a5cd1a7d20_0;
    %pad/u 16;
    %store/vec4 v000002a5cd1a6ec0_0, 0, 16;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v000002a5cd1a8180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a7460_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a7460_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %load/vec4 v000002a5cd1a7320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a73c0_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a73c0_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v000002a5cd1a6d80_0;
    %store/vec4 v000002a5cd1a7c80_0, 0, 3;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002a5cd13dc00;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a9dc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a9dc0_0, 0, 1;
    %delay 5, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a5cd13dc00;
T_7 ;
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a5cd13dc00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1a9960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a5cd1aa2c0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002a5cd146210;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a5cd1a9960_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002a5cd146210;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbenches\oct_3_checkpoint.v";
    "./scc_f25_top.v";
    "./Instruction_and_data.v";
    "./scc.v";
    "./iDecode.v";
    "./iFetch.v";
