<?xml version="1.0" encoding="UTF-8"?>
<module id="CPSW_3GSS" HW_revision="" XML_version="1" description="3GSS">
     <register id="IDVER" acronym="IDVER" offset="0x00" width="32" description="version id register">
<bitfield id="CPGMACSS_S_IDENT" width="16" begin="31" end="16" resetval="26" description="3GSS Identification value" range="" rwaccess="R"></bitfield>
<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0" description="3GSS RTL_version register" range="" rwaccess="R"></bitfield>
<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="1" description="3GSS Major version register" range="" rwaccess="R"></bitfield>
<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="1" description="3GSS Minor Version register" range="" rwaccess="R"></bitfield>
</register>
     <register id="SOFT_RESET" acronym="SOFT_RESET" offset="0x04" width="32" description="Soft Reset Register">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0" description="Software reset  Writing a one to this bit causes the CPSW_3GSS_S logic to be reset (INT, REGS, MDIO). Software reset occurs on the clock following the register bit write." range="" rwaccess="RW"></bitfield>
</register>
     <register id="EM_CONTROL" acronym="EM_CONTROL" offset="0x08" width="32" description="Emulation control">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="These bits are not used" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description=" Emulation Soft Bit" range="" rwaccess="RW">
<bitenum id="" value="0" token="" description=" " />
</bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Emulation Free Bit" range="" rwaccess="RW "></bitfield>
</register>
     <register id="INT_CONTROL" acronym="INT_CONTROL" offset="0x0C" width="32" description="Interrupt Control Register">
<bitfield id="INT_TEST" width="1" begin="31" end="31" resetval="0" description="Interrupt Test  Test bit to the interrupt pacing blocks" range="" rwaccess="RW"></bitfield>
<bitfield id="_RSVD" width="9" begin="30" end="22" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INT_PACE_EN" width="6" begin="21" end="16" resetval="0" description="Interrupt Pacing Enable Bus int_pace_en[0]  Enables C0_Rx_Pulse Pacing (0 is pacing bypass) int_pace_en[1]  Enables C0_Tx_Pulse Pacing (0 is pacing bypass) int_pace_en[2]  Enables C1_Rx_Pulse Pacing (0 is pacing bypass) int_pace_en[3]  Enables C1_Tx_Pulse Pacing (0 is pacing bypass) int_pace_en[4]  Enables C2_Rx_Pulse Pacing (0 is pacing bypass) int_pace_en[5]  Enables C2_Tx_Pulse Pacing (0 is pacing bypass)" range="" rwaccess="RW"></bitfield>
<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INT_PRESCALE" width="12" begin="11" end="0" resetval="0" description="Interrupt Counter Prescaler  The number of VBUSP_CLK periods in 4us." range="" rwaccess="RW">
<bitenum id="" value="0" token="" description="" />
<bitenum id="" value="0" token="" description="" />
</bitfield>
</register>
     <register id="RX_THRESH_EN" acronym="RX_THRESH_EN" offset="0x10" width="32" description="Receive Threshold Enable">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_THRESH_EN" width="8" begin="7" end="0" resetval="0" description="Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on RX_THRESH_PULSE." range="" rwaccess="RW">
<bitenum id="" value="0" token="" description=" " />
</bitfield>
</register>
     <register id="RX_EN" acronym="RX_EN" offset="0x14" width="32" description="Receive Interrupt Enable">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_EN" width="8" begin="7" end="0" resetval="0" description="Receive Enable - Each bit in this register corresponds to the bit in the rx interrupt that is enabled to generate an interrupt on RX_PULSE." range="" rwaccess="RW">
<bitenum id="" value="0" token="" description=" " />
</bitfield>
</register>
     <register id="TX_EN" acronym="TX_EN" offset="0x18" width="32" description="Transmit Interrupt Enable">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TX_EN" width="8" begin="7" end="0" resetval="0" description=" Transmit Enable - Each bit in this register corresponds to the bit in the tx interrupt that is enabled to generate an interrupt on TX_PULSE." range="" rwaccess="RW">
<bitenum id="" value="0" token="" description="" />
<bitenum id="" value="0" token="" description="" />
</bitfield>
</register>
     <register id="MISC_EN" acronym="MISC_EN" offset="0x1c" width="32" description="Misc Interrupt Enable">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MISC_EN" width="4" begin="3" end="0" resetval="0" description="Misc Enable - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on Misc_PULSE." range="" rwaccess="RW"></bitfield>
</register>
     <register id="RX_THRESH_STAT" acronym="RX_THRESH_STAT" offset="0x20" width="32" description="Receive Threshold Status">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_THRESH_STAT" width="8" begin="7" end="0" resetval="0" description="Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on RX_THRESH_PULSE." range="" rwaccess="R">
<bitenum id="" value="0" token="" description="" />
</bitfield>
</register>
     <register id="RX_STAT" acronym="RX_STAT" offset="0x24" width="32" description="Receive Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_STAT" width="8" begin="7" end="0" resetval="0" description="Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on RX_PULSE." range="" rwaccess="R "></bitfield>
</register>
     <register id="TX_STAT" acronym="TX_STAT" offset="0x28" width="32" description="Transmit status register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TX_STAT" width="8" begin="7" end="0" resetval="0" description="Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on TX_PULSE ." range="" rwaccess="R "></bitfield>
</register>
     <register id="MISC_STAT" acronym="MISC_STAT" offset="0x2C" width="32" description="Misc Interrupt status register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MISC_STAT" width="8" begin="7" end="0" resetval="0" description=" Misc Masked Interrupt Status - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled and generating an interrupt on MISC_PULSE ." range="" rwaccess="R "></bitfield>
</register>
     <register id="RX_IMAX" acronym="RX_IMAX" offset="0x30" width="32" description="Receive Interrupts per millisecond register">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_IMAX" width="6" begin="5" end="0" resetval="0" description="Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="RW"></bitfield>
</register>
     <register id="TX_IMAX" acronym="TX_IMAX" offset="0x34" width="32" description="Transmit Interrupts per millisecond register">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TX_IMAX" width="6" begin="5" end="0" resetval="0" description="Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="RW">
<bitenum id="" value="0" token="" description=" " />
</bitfield>
</register>
</module>
