ISim log file
Running: C:\FPGAPrj\CONTROLLOR\CONTROLLOR_VHDL_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/FPGAPrj/CONTROLLOR/CONTROLLOR_VHDL_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /controllor_vhdl/clk 0 -radix bin -value 1 -radix bin -time 500 ns -repeat 1 us
# isim force add /controllor_vhdl/start 0 -radix bin -value 1 -radix bin -time 1 us -repeat 2 us -cancel 2 us
# run 10.00us
# run 10.00us
# run 10.00us
ERROR: Index 11 out of bound 1 to 10. 
ERROR: In process CONTROLLOR_VHDL.vhd:215 
 
INFO: Simulator is stopped.
# run 10.00us
INFO: Simulator is stopped.
# run 10.00us
INFO: Simulator is stopped.
