[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Delay2Param/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 390
LIB: work
FILE: ${SURELOG_DIR}/tests/Delay2Param/dut.sv
n<> u<389> t<Top_level_rule> c<1> l<1:1> el<31:1>
  n<> u<1> t<Null_rule> p<389> s<388> l<1:1>
  n<> u<388> t<Source_text> p<389> c<92> l<1:1> el<29:10>
    n<> u<92> t<Description> p<388> c<91> s<253> l<1:1> el<4:10>
      n<> u<91> t<Module_declaration> p<92> c<31> l<1:1> el<4:10>
        n<> u<31> t<Module_nonansi_header> p<91> c<2> s<59> l<1:1> el<1:60>
          n<module> u<2> t<Module_keyword> p<31> s<3> l<1:1> el<1:7>
          n<iNToRawFN> u<3> t<STRING_CONST> p<31> s<4> l<1:8> el<1:17>
          n<> u<4> t<Package_import_declaration_list> p<31> s<17> l<1:17> el<1:17>
          n<> u<17> t<Parameter_port_list> p<31> c<16> s<30> l<1:17> el<1:42>
            n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<1:19> el<1:41>
              n<> u<15> t<Parameter_declaration> p<16> c<5> l<1:19> el<1:41>
                n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<1:29> el<1:29>
                n<> u<14> t<Param_assignment_list> p<15> c<13> l<1:29> el<1:41>
                  n<> u<13> t<Param_assignment> p<14> c<6> l<1:29> el<1:41>
                    n<intWidth> u<6> t<STRING_CONST> p<13> s<12> l<1:29> el<1:37>
                    n<> u<12> t<Constant_param_expression> p<13> c<11> l<1:40> el<1:41>
                      n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<1:40> el<1:41>
                        n<> u<10> t<Constant_expression> p<11> c<9> l<1:40> el<1:41>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<1:40> el<1:41>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<1:40> el<1:41>
                              n<1> u<7> t<INT_CONST> p<8> l<1:40> el<1:41>
          n<> u<30> t<Port_list> p<31> c<23> l<1:43> el<1:59>
            n<> u<23> t<Port> p<30> c<22> s<29> l<1:44> el<1:52>
              n<> u<22> t<Port_expression> p<23> c<21> l<1:44> el<1:52>
                n<> u<21> t<Port_reference> p<22> c<18> l<1:44> el<1:52>
                  n<signedIn> u<18> t<STRING_CONST> p<21> s<20> l<1:44> el<1:52>
                  n<> u<20> t<Constant_select> p<21> c<19> l<1:52> el<1:52>
                    n<> u<19> t<Constant_bit_select> p<20> l<1:52> el<1:52>
            n<> u<29> t<Port> p<30> c<28> l<1:54> el<1:58>
              n<> u<28> t<Port_expression> p<29> c<27> l<1:54> el<1:58>
                n<> u<27> t<Port_reference> p<28> c<24> l<1:54> el<1:58>
                  n<sExp> u<24> t<STRING_CONST> p<27> s<26> l<1:54> el<1:58>
                  n<> u<26> t<Constant_select> p<27> c<25> l<1:58> el<1:58>
                    n<> u<25> t<Constant_bit_select> p<26> l<1:58> el<1:58>
        n<> u<59> t<Module_item> p<91> c<58> s<89> l<2:5> el<2:47>
          n<> u<58> t<Non_port_module_item> p<59> c<57> l<2:5> el<2:47>
            n<> u<57> t<Module_or_generate_item> p<58> c<56> l<2:5> el<2:47>
              n<> u<56> t<Module_common_item> p<57> c<55> l<2:5> el<2:47>
                n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<2:5> el<2:47>
                  n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<2:5> el<2:47>
                    n<> u<53> t<Local_parameter_declaration> p<54> c<32> l<2:5> el<2:46>
                      n<> u<32> t<Data_type_or_implicit> p<53> s<52> l<2:16> el<2:16>
                      n<> u<52> t<Param_assignment_list> p<53> c<51> l<2:16> el<2:46>
                        n<> u<51> t<Param_assignment> p<52> c<33> l<2:16> el<2:46>
                          n<expWidth> u<33> t<STRING_CONST> p<51> s<50> l<2:16> el<2:24>
                          n<> u<50> t<Constant_param_expression> p<51> c<49> l<2:27> el<2:46>
                            n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<2:27> el<2:46>
                              n<> u<48> t<Constant_expression> p<49> c<42> l<2:27> el<2:46>
                                n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<2:27> el<2:42>
                                  n<> u<41> t<Constant_primary> p<42> c<40> l<2:27> el<2:42>
                                    n<> u<40> t<Subroutine_call> p<41> c<34> l<2:27> el<2:42>
                                      n<clog2> u<34> t<STRING_CONST> p<40> s<39> l<2:27> el<2:32>
                                      n<> u<39> t<Argument_list> p<40> c<38> l<2:33> el<2:41>
                                        n<> u<38> t<Expression> p<39> c<37> l<2:33> el<2:41>
                                          n<> u<37> t<Primary> p<38> c<36> l<2:33> el<2:41>
                                            n<> u<36> t<Primary_literal> p<37> c<35> l<2:33> el<2:41>
                                              n<intWidth> u<35> t<STRING_CONST> p<36> l<2:33> el<2:41>
                                n<> u<47> t<BinOp_Plus> p<48> s<46> l<2:43> el<2:44>
                                n<> u<46> t<Constant_expression> p<48> c<45> l<2:45> el<2:46>
                                  n<> u<45> t<Constant_primary> p<46> c<44> l<2:45> el<2:46>
                                    n<> u<44> t<Primary_literal> p<45> c<43> l<2:45> el<2:46>
                                      n<1> u<43> t<INT_CONST> p<44> l<2:45> el<2:46>
        n<> u<89> t<Module_item> p<91> c<88> s<90> l<3:5> el<3:46>
          n<> u<88> t<Non_port_module_item> p<89> c<87> l<3:5> el<3:46>
            n<> u<87> t<Module_or_generate_item> p<88> c<86> l<3:5> el<3:46>
              n<> u<86> t<Module_common_item> p<87> c<85> l<3:5> el<3:46>
                n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<3:5> el<3:46>
                  n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<3:5> el<3:46>
                    n<> u<83> t<Net_declaration> p<84> c<60> l<3:5> el<3:46>
                      n<> u<60> t<NetType_Wire> p<83> s<79> l<3:5> el<3:9>
                      n<> u<79> t<Data_type_or_implicit> p<83> c<78> s<82> l<3:10> el<3:28>
                        n<> u<78> t<Packed_dimension> p<79> c<77> l<3:10> el<3:28>
                          n<> u<77> t<Constant_range> p<78> c<72> l<3:11> el<3:27>
                            n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<3:11> el<3:25>
                              n<> u<71> t<Constant_primary> p<72> c<70> l<3:11> el<3:25>
                                n<> u<70> t<Constant_expression> p<71> c<64> l<3:12> el<3:24>
                                  n<> u<64> t<Constant_expression> p<70> c<63> s<69> l<3:12> el<3:20>
                                    n<> u<63> t<Constant_primary> p<64> c<62> l<3:12> el<3:20>
                                      n<> u<62> t<Primary_literal> p<63> c<61> l<3:12> el<3:20>
                                        n<expWidth> u<61> t<STRING_CONST> p<62> l<3:12> el<3:20>
                                  n<> u<69> t<BinOp_Minus> p<70> s<68> l<3:21> el<3:22>
                                  n<> u<68> t<Constant_expression> p<70> c<67> l<3:23> el<3:24>
                                    n<> u<67> t<Constant_primary> p<68> c<66> l<3:23> el<3:24>
                                      n<> u<66> t<Primary_literal> p<67> c<65> l<3:23> el<3:24>
                                        n<2> u<65> t<INT_CONST> p<66> l<3:23> el<3:24>
                            n<> u<76> t<Constant_expression> p<77> c<75> l<3:26> el<3:27>
                              n<> u<75> t<Constant_primary> p<76> c<74> l<3:26> el<3:27>
                                n<> u<74> t<Primary_literal> p<75> c<73> l<3:26> el<3:27>
                                  n<0> u<73> t<INT_CONST> p<74> l<3:26> el<3:27>
                      n<> u<82> t<Net_decl_assignment_list> p<83> c<81> l<3:29> el<3:45>
                        n<> u<81> t<Net_decl_assignment> p<82> c<80> l<3:29> el<3:45>
                          n<adjustedNormDist> u<80> t<STRING_CONST> p<81> l<3:29> el<3:45>
        n<> u<90> t<ENDMODULE> p<91> l<4:1> el<4:10>
    n<> u<253> t<Description> p<388> c<252> s<284> l<6:1> el<11:10>
      n<> u<252> t<Module_declaration> p<253> c<134> l<6:1> el<11:10>
        n<> u<134> t<Module_nonansi_header> p<252> c<93> s<162> l<6:1> el<6:86>
          n<module> u<93> t<Module_keyword> p<134> s<94> l<6:1> el<6:7>
          n<iNToRawFN3> u<94> t<STRING_CONST> p<134> s<95> l<6:8> el<6:18>
          n<> u<95> t<Package_import_declaration_list> p<134> s<120> l<6:18> el<6:18>
          n<> u<120> t<Parameter_port_list> p<134> c<107> s<133> l<6:18> el<6:68>
            n<> u<107> t<Parameter_port_declaration> p<120> c<106> s<119> l<6:20> el<6:42>
              n<> u<106> t<Parameter_declaration> p<107> c<96> l<6:20> el<6:42>
                n<> u<96> t<Data_type_or_implicit> p<106> s<105> l<6:30> el<6:30>
                n<> u<105> t<Param_assignment_list> p<106> c<104> l<6:30> el<6:42>
                  n<> u<104> t<Param_assignment> p<105> c<97> l<6:30> el<6:42>
                    n<intWidth> u<97> t<STRING_CONST> p<104> s<103> l<6:30> el<6:38>
                    n<> u<103> t<Constant_param_expression> p<104> c<102> l<6:41> el<6:42>
                      n<> u<102> t<Constant_mintypmax_expression> p<103> c<101> l<6:41> el<6:42>
                        n<> u<101> t<Constant_expression> p<102> c<100> l<6:41> el<6:42>
                          n<> u<100> t<Constant_primary> p<101> c<99> l<6:41> el<6:42>
                            n<> u<99> t<Primary_literal> p<100> c<98> l<6:41> el<6:42>
                              n<1> u<98> t<INT_CONST> p<99> l<6:41> el<6:42>
            n<> u<119> t<Parameter_port_declaration> p<120> c<118> l<6:44> el<6:67>
              n<> u<118> t<Parameter_declaration> p<119> c<108> l<6:44> el<6:67>
                n<> u<108> t<Data_type_or_implicit> p<118> s<117> l<6:54> el<6:54>
                n<> u<117> t<Param_assignment_list> p<118> c<116> l<6:54> el<6:67>
                  n<> u<116> t<Param_assignment> p<117> c<109> l<6:54> el<6:67>
                    n<intWidth2> u<109> t<STRING_CONST> p<116> s<115> l<6:54> el<6:63>
                    n<> u<115> t<Constant_param_expression> p<116> c<114> l<6:66> el<6:67>
                      n<> u<114> t<Constant_mintypmax_expression> p<115> c<113> l<6:66> el<6:67>
                        n<> u<113> t<Constant_expression> p<114> c<112> l<6:66> el<6:67>
                          n<> u<112> t<Constant_primary> p<113> c<111> l<6:66> el<6:67>
                            n<> u<111> t<Primary_literal> p<112> c<110> l<6:66> el<6:67>
                              n<1> u<110> t<INT_CONST> p<111> l<6:66> el<6:67>
          n<> u<133> t<Port_list> p<134> c<126> l<6:69> el<6:85>
            n<> u<126> t<Port> p<133> c<125> s<132> l<6:70> el<6:78>
              n<> u<125> t<Port_expression> p<126> c<124> l<6:70> el<6:78>
                n<> u<124> t<Port_reference> p<125> c<121> l<6:70> el<6:78>
                  n<signedIn> u<121> t<STRING_CONST> p<124> s<123> l<6:70> el<6:78>
                  n<> u<123> t<Constant_select> p<124> c<122> l<6:78> el<6:78>
                    n<> u<122> t<Constant_bit_select> p<123> l<6:78> el<6:78>
            n<> u<132> t<Port> p<133> c<131> l<6:80> el<6:84>
              n<> u<131> t<Port_expression> p<132> c<130> l<6:80> el<6:84>
                n<> u<130> t<Port_reference> p<131> c<127> l<6:80> el<6:84>
                  n<sExp> u<127> t<STRING_CONST> p<130> s<129> l<6:80> el<6:84>
                  n<> u<129> t<Constant_select> p<130> c<128> l<6:84> el<6:84>
                    n<> u<128> t<Constant_bit_select> p<129> l<6:84> el<6:84>
        n<> u<162> t<Module_item> p<252> c<161> s<190> l<7:5> el<7:47>
          n<> u<161> t<Non_port_module_item> p<162> c<160> l<7:5> el<7:47>
            n<> u<160> t<Module_or_generate_item> p<161> c<159> l<7:5> el<7:47>
              n<> u<159> t<Module_common_item> p<160> c<158> l<7:5> el<7:47>
                n<> u<158> t<Module_or_generate_item_declaration> p<159> c<157> l<7:5> el<7:47>
                  n<> u<157> t<Package_or_generate_item_declaration> p<158> c<156> l<7:5> el<7:47>
                    n<> u<156> t<Local_parameter_declaration> p<157> c<135> l<7:5> el<7:46>
                      n<> u<135> t<Data_type_or_implicit> p<156> s<155> l<7:16> el<7:16>
                      n<> u<155> t<Param_assignment_list> p<156> c<154> l<7:16> el<7:46>
                        n<> u<154> t<Param_assignment> p<155> c<136> l<7:16> el<7:46>
                          n<expWidth> u<136> t<STRING_CONST> p<154> s<153> l<7:16> el<7:24>
                          n<> u<153> t<Constant_param_expression> p<154> c<152> l<7:27> el<7:46>
                            n<> u<152> t<Constant_mintypmax_expression> p<153> c<151> l<7:27> el<7:46>
                              n<> u<151> t<Constant_expression> p<152> c<145> l<7:27> el<7:46>
                                n<> u<145> t<Constant_expression> p<151> c<144> s<150> l<7:27> el<7:42>
                                  n<> u<144> t<Constant_primary> p<145> c<143> l<7:27> el<7:42>
                                    n<> u<143> t<Subroutine_call> p<144> c<137> l<7:27> el<7:42>
                                      n<clog2> u<137> t<STRING_CONST> p<143> s<142> l<7:27> el<7:32>
                                      n<> u<142> t<Argument_list> p<143> c<141> l<7:33> el<7:41>
                                        n<> u<141> t<Expression> p<142> c<140> l<7:33> el<7:41>
                                          n<> u<140> t<Primary> p<141> c<139> l<7:33> el<7:41>
                                            n<> u<139> t<Primary_literal> p<140> c<138> l<7:33> el<7:41>
                                              n<intWidth> u<138> t<STRING_CONST> p<139> l<7:33> el<7:41>
                                n<> u<150> t<BinOp_Plus> p<151> s<149> l<7:43> el<7:44>
                                n<> u<149> t<Constant_expression> p<151> c<148> l<7:45> el<7:46>
                                  n<> u<148> t<Constant_primary> p<149> c<147> l<7:45> el<7:46>
                                    n<> u<147> t<Primary_literal> p<148> c<146> l<7:45> el<7:46>
                                      n<1> u<146> t<INT_CONST> p<147> l<7:45> el<7:46>
        n<> u<190> t<Module_item> p<252> c<189> s<220> l<8:5> el<8:49>
          n<> u<189> t<Non_port_module_item> p<190> c<188> l<8:5> el<8:49>
            n<> u<188> t<Module_or_generate_item> p<189> c<187> l<8:5> el<8:49>
              n<> u<187> t<Module_common_item> p<188> c<186> l<8:5> el<8:49>
                n<> u<186> t<Module_or_generate_item_declaration> p<187> c<185> l<8:5> el<8:49>
                  n<> u<185> t<Package_or_generate_item_declaration> p<186> c<184> l<8:5> el<8:49>
                    n<> u<184> t<Local_parameter_declaration> p<185> c<163> l<8:5> el<8:48>
                      n<> u<163> t<Data_type_or_implicit> p<184> s<183> l<8:16> el<8:16>
                      n<> u<183> t<Param_assignment_list> p<184> c<182> l<8:16> el<8:48>
                        n<> u<182> t<Param_assignment> p<183> c<164> l<8:16> el<8:48>
                          n<expWidth2> u<164> t<STRING_CONST> p<182> s<181> l<8:16> el<8:25>
                          n<> u<181> t<Constant_param_expression> p<182> c<180> l<8:28> el<8:48>
                            n<> u<180> t<Constant_mintypmax_expression> p<181> c<179> l<8:28> el<8:48>
                              n<> u<179> t<Constant_expression> p<180> c<173> l<8:28> el<8:48>
                                n<> u<173> t<Constant_expression> p<179> c<172> s<178> l<8:28> el<8:44>
                                  n<> u<172> t<Constant_primary> p<173> c<171> l<8:28> el<8:44>
                                    n<> u<171> t<Subroutine_call> p<172> c<165> l<8:28> el<8:44>
                                      n<clog2> u<165> t<STRING_CONST> p<171> s<170> l<8:28> el<8:33>
                                      n<> u<170> t<Argument_list> p<171> c<169> l<8:34> el<8:43>
                                        n<> u<169> t<Expression> p<170> c<168> l<8:34> el<8:43>
                                          n<> u<168> t<Primary> p<169> c<167> l<8:34> el<8:43>
                                            n<> u<167> t<Primary_literal> p<168> c<166> l<8:34> el<8:43>
                                              n<intWidth2> u<166> t<STRING_CONST> p<167> l<8:34> el<8:43>
                                n<> u<178> t<BinOp_Plus> p<179> s<177> l<8:45> el<8:46>
                                n<> u<177> t<Constant_expression> p<179> c<176> l<8:47> el<8:48>
                                  n<> u<176> t<Constant_primary> p<177> c<175> l<8:47> el<8:48>
                                    n<> u<175> t<Primary_literal> p<176> c<174> l<8:47> el<8:48>
                                      n<1> u<174> t<INT_CONST> p<175> l<8:47> el<8:48>
        n<> u<220> t<Module_item> p<252> c<219> s<250> l<9:5> el<9:46>
          n<> u<219> t<Non_port_module_item> p<220> c<218> l<9:5> el<9:46>
            n<> u<218> t<Module_or_generate_item> p<219> c<217> l<9:5> el<9:46>
              n<> u<217> t<Module_common_item> p<218> c<216> l<9:5> el<9:46>
                n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<9:5> el<9:46>
                  n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<9:5> el<9:46>
                    n<> u<214> t<Net_declaration> p<215> c<191> l<9:5> el<9:46>
                      n<> u<191> t<NetType_Wire> p<214> s<210> l<9:5> el<9:9>
                      n<> u<210> t<Data_type_or_implicit> p<214> c<209> s<213> l<9:10> el<9:28>
                        n<> u<209> t<Packed_dimension> p<210> c<208> l<9:10> el<9:28>
                          n<> u<208> t<Constant_range> p<209> c<203> l<9:11> el<9:27>
                            n<> u<203> t<Constant_expression> p<208> c<202> s<207> l<9:11> el<9:25>
                              n<> u<202> t<Constant_primary> p<203> c<201> l<9:11> el<9:25>
                                n<> u<201> t<Constant_expression> p<202> c<195> l<9:12> el<9:24>
                                  n<> u<195> t<Constant_expression> p<201> c<194> s<200> l<9:12> el<9:20>
                                    n<> u<194> t<Constant_primary> p<195> c<193> l<9:12> el<9:20>
                                      n<> u<193> t<Primary_literal> p<194> c<192> l<9:12> el<9:20>
                                        n<expWidth> u<192> t<STRING_CONST> p<193> l<9:12> el<9:20>
                                  n<> u<200> t<BinOp_Minus> p<201> s<199> l<9:21> el<9:22>
                                  n<> u<199> t<Constant_expression> p<201> c<198> l<9:23> el<9:24>
                                    n<> u<198> t<Constant_primary> p<199> c<197> l<9:23> el<9:24>
                                      n<> u<197> t<Primary_literal> p<198> c<196> l<9:23> el<9:24>
                                        n<2> u<196> t<INT_CONST> p<197> l<9:23> el<9:24>
                            n<> u<207> t<Constant_expression> p<208> c<206> l<9:26> el<9:27>
                              n<> u<206> t<Constant_primary> p<207> c<205> l<9:26> el<9:27>
                                n<> u<205> t<Primary_literal> p<206> c<204> l<9:26> el<9:27>
                                  n<0> u<204> t<INT_CONST> p<205> l<9:26> el<9:27>
                      n<> u<213> t<Net_decl_assignment_list> p<214> c<212> l<9:29> el<9:45>
                        n<> u<212> t<Net_decl_assignment> p<213> c<211> l<9:29> el<9:45>
                          n<adjustedNormDist> u<211> t<STRING_CONST> p<212> l<9:29> el<9:45>
        n<> u<250> t<Module_item> p<252> c<249> s<251> l<10:5> el<10:48>
          n<> u<249> t<Non_port_module_item> p<250> c<248> l<10:5> el<10:48>
            n<> u<248> t<Module_or_generate_item> p<249> c<247> l<10:5> el<10:48>
              n<> u<247> t<Module_common_item> p<248> c<246> l<10:5> el<10:48>
                n<> u<246> t<Module_or_generate_item_declaration> p<247> c<245> l<10:5> el<10:48>
                  n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> l<10:5> el<10:48>
                    n<> u<244> t<Net_declaration> p<245> c<221> l<10:5> el<10:48>
                      n<> u<221> t<NetType_Wire> p<244> s<240> l<10:5> el<10:9>
                      n<> u<240> t<Data_type_or_implicit> p<244> c<239> s<243> l<10:10> el<10:29>
                        n<> u<239> t<Packed_dimension> p<240> c<238> l<10:10> el<10:29>
                          n<> u<238> t<Constant_range> p<239> c<233> l<10:11> el<10:28>
                            n<> u<233> t<Constant_expression> p<238> c<232> s<237> l<10:11> el<10:26>
                              n<> u<232> t<Constant_primary> p<233> c<231> l<10:11> el<10:26>
                                n<> u<231> t<Constant_expression> p<232> c<225> l<10:12> el<10:25>
                                  n<> u<225> t<Constant_expression> p<231> c<224> s<230> l<10:12> el<10:21>
                                    n<> u<224> t<Constant_primary> p<225> c<223> l<10:12> el<10:21>
                                      n<> u<223> t<Primary_literal> p<224> c<222> l<10:12> el<10:21>
                                        n<expWidth2> u<222> t<STRING_CONST> p<223> l<10:12> el<10:21>
                                  n<> u<230> t<BinOp_Minus> p<231> s<229> l<10:22> el<10:23>
                                  n<> u<229> t<Constant_expression> p<231> c<228> l<10:24> el<10:25>
                                    n<> u<228> t<Constant_primary> p<229> c<227> l<10:24> el<10:25>
                                      n<> u<227> t<Primary_literal> p<228> c<226> l<10:24> el<10:25>
                                        n<2> u<226> t<INT_CONST> p<227> l<10:24> el<10:25>
                            n<> u<237> t<Constant_expression> p<238> c<236> l<10:27> el<10:28>
                              n<> u<236> t<Constant_primary> p<237> c<235> l<10:27> el<10:28>
                                n<> u<235> t<Primary_literal> p<236> c<234> l<10:27> el<10:28>
                                  n<0> u<234> t<INT_CONST> p<235> l<10:27> el<10:28>
                      n<> u<243> t<Net_decl_assignment_list> p<244> c<242> l<10:30> el<10:47>
                        n<> u<242> t<Net_decl_assignment> p<243> c<241> l<10:30> el<10:47>
                          n<adjustedNormDist2> u<241> t<STRING_CONST> p<242> l<10:30> el<10:47>
        n<> u<251> t<ENDMODULE> p<252> l<11:1> el<11:10>
    n<> u<284> t<Description> p<388> c<283> s<387> l<14:1> el<21:13>
      n<> u<283> t<Udp_declaration> p<284> c<259> l<14:1> el<21:13>
        n<> u<259> t<Udp_nonansi_declaration> p<283> c<254> s<262> l<14:1> el<14:25>
          n<> u<254> t<PRIMITIVE> p<259> s<255> l<14:1> el<14:10>
          n<BUFG> u<255> t<STRING_CONST> p<259> s<258> l<14:11> el<14:15>
          n<> u<258> t<Udp_port_list> p<259> c<256> l<14:18> el<14:22>
            n<O> u<256> t<STRING_CONST> p<258> s<257> l<14:18> el<14:19>
            n<I> u<257> t<STRING_CONST> p<258> l<14:21> el<14:22>
        n<> u<262> t<Udp_port_declaration> p<283> c<261> s<266> l<15:4> el<15:13>
          n<> u<261> t<Udp_output_declaration> p<262> c<260> l<15:4> el<15:12>
            n<O> u<260> t<STRING_CONST> p<261> l<15:11> el<15:12>
        n<> u<266> t<Udp_port_declaration> p<283> c<265> s<281> l<16:4> el<16:12>
          n<> u<265> t<Udp_input_declaration> p<266> c<264> l<16:4> el<16:11>
            n<> u<264> t<Identifier_list> p<265> c<263> l<16:10> el<16:11>
              n<I> u<263> t<STRING_CONST> p<264> l<16:10> el<16:11>
        n<> u<281> t<Udp_body> p<283> c<280> s<282> l<17:4> el<20:12>
          n<> u<280> t<Combinational_body> p<281> c<272> l<17:4> el<20:12>
            n<> u<272> t<Combinational_entry> p<280> c<269> s<278> l<18:7> el<18:14>
              n<> u<269> t<Level_input_list> p<272> c<268> s<271> l<18:7> el<18:8>
                n<> u<268> t<Level_symbol> p<269> c<267> l<18:7> el<18:8>
                  n<0> u<267> t<INT_CONST> p<268> l<18:7> el<18:8>
              n<> u<271> t<Output_symbol> p<272> c<270> l<18:11> el<18:12>
                n<0> u<270> t<INT_CONST> p<271> l<18:11> el<18:12>
            n<> u<278> t<Combinational_entry> p<280> c<275> s<279> l<19:7> el<19:14>
              n<> u<275> t<Level_input_list> p<278> c<274> s<277> l<19:7> el<19:8>
                n<> u<274> t<Level_symbol> p<275> c<273> l<19:7> el<19:8>
                  n<1> u<273> t<INT_CONST> p<274> l<19:7> el<19:8>
              n<> u<277> t<Output_symbol> p<278> c<276> l<19:11> el<19:12>
                n<1> u<276> t<INT_CONST> p<277> l<19:11> el<19:12>
            n<> u<279> t<ENDTABLE> p<280> l<20:4> el<20:12>
        n<> u<282> t<ENDPRIMITIVE> p<283> l<21:1> el<21:13>
    n<> u<387> t<Description> p<388> c<386> l<23:1> el<29:10>
      n<> u<386> t<Module_declaration> p<387> c<314> l<23:1> el<29:10>
        n<> u<314> t<Module_nonansi_header> p<386> c<285> s<337> l<23:1> el<23:76>
          n<module> u<285> t<Module_keyword> p<314> s<286> l<23:1> el<23:7>
          n<iNToRecFN> u<286> t<STRING_CONST> p<314> s<287> l<23:8> el<23:17>
          n<> u<287> t<Package_import_declaration_list> p<314> s<312> l<23:17> el<23:17>
          n<> u<312> t<Parameter_port_list> p<314> c<299> s<313> l<23:17> el<23:71>
            n<> u<299> t<Parameter_port_declaration> p<312> c<298> s<311> l<23:20> el<23:43>
              n<> u<298> t<Parameter_declaration> p<299> c<288> l<23:20> el<23:43>
                n<> u<288> t<Data_type_or_implicit> p<298> s<297> l<23:30> el<23:30>
                n<> u<297> t<Param_assignment_list> p<298> c<296> l<23:30> el<23:43>
                  n<> u<296> t<Param_assignment> p<297> c<289> l<23:30> el<23:43>
                    n<intWidth> u<289> t<STRING_CONST> p<296> s<295> l<23:30> el<23:38>
                    n<> u<295> t<Constant_param_expression> p<296> c<294> l<23:41> el<23:43>
                      n<> u<294> t<Constant_mintypmax_expression> p<295> c<293> l<23:41> el<23:43>
                        n<> u<293> t<Constant_expression> p<294> c<292> l<23:41> el<23:43>
                          n<> u<292> t<Constant_primary> p<293> c<291> l<23:41> el<23:43>
                            n<> u<291> t<Primary_literal> p<292> c<290> l<23:41> el<23:43>
                              n<64> u<290> t<INT_CONST> p<291> l<23:41> el<23:43>
            n<> u<311> t<Parameter_port_declaration> p<312> c<310> l<23:45> el<23:69>
              n<> u<310> t<Parameter_declaration> p<311> c<300> l<23:45> el<23:69>
                n<> u<300> t<Data_type_or_implicit> p<310> s<309> l<23:55> el<23:55>
                n<> u<309> t<Param_assignment_list> p<310> c<308> l<23:55> el<23:69>
                  n<> u<308> t<Param_assignment> p<309> c<301> l<23:55> el<23:69>
                    n<intWidth2> u<301> t<STRING_CONST> p<308> s<307> l<23:55> el<23:64>
                    n<> u<307> t<Constant_param_expression> p<308> c<306> l<23:67> el<23:69>
                      n<> u<306> t<Constant_mintypmax_expression> p<307> c<305> l<23:67> el<23:69>
                        n<> u<305> t<Constant_expression> p<306> c<304> l<23:67> el<23:69>
                          n<> u<304> t<Constant_primary> p<305> c<303> l<23:67> el<23:69>
                            n<> u<303> t<Primary_literal> p<304> c<302> l<23:67> el<23:69>
                              n<64> u<302> t<INT_CONST> p<303> l<23:67> el<23:69>
          n<> u<313> t<Port_list> p<314> l<23:72> el<23:75>
        n<> u<337> t<Module_item> p<386> c<336> s<365> l<24:2> el<24:49>
          n<> u<336> t<Non_port_module_item> p<337> c<335> l<24:2> el<24:49>
            n<> u<335> t<Module_or_generate_item> p<336> c<334> l<24:2> el<24:49>
              n<> u<334> t<Udp_instantiation> p<335> c<315> l<24:2> el<24:49>
                n<iNToRawFN> u<315> t<STRING_CONST> p<334> s<321> l<24:2> el<24:11>
                n<> u<321> t<Delay2> p<334> c<320> s<333> l<24:11> el<24:22>
                  n<> u<320> t<Mintypmax_expression> p<321> c<319> l<24:13> el<24:21>
                    n<> u<319> t<Expression> p<320> c<318> l<24:13> el<24:21>
                      n<> u<318> t<Primary> p<319> c<317> l<24:13> el<24:21>
                        n<> u<317> t<Primary_literal> p<318> c<316> l<24:13> el<24:21>
                          n<intWidth> u<316> t<STRING_CONST> p<317> l<24:13> el<24:21>
                n<> u<333> t<Udp_instance> p<334> c<323> l<24:23> el<24:48>
                  n<> u<323> t<Name_of_instance> p<333> c<322> s<328> l<24:23> el<24:32>
                    n<iNToRawFN> u<322> t<STRING_CONST> p<323> l<24:23> el<24:32>
                  n<> u<328> t<Net_lvalue> p<333> c<325> s<332> l<24:33> el<24:41>
                    n<> u<325> t<Ps_or_hierarchical_identifier> p<328> c<324> s<327> l<24:33> el<24:41>
                      n<signedIn> u<324> t<STRING_CONST> p<325> l<24:33> el<24:41>
                    n<> u<327> t<Constant_select> p<328> c<326> l<24:41> el<24:41>
                      n<> u<326> t<Constant_bit_select> p<327> l<24:41> el<24:41>
                  n<> u<332> t<Expression> p<333> c<331> l<24:43> el<24:47>
                    n<> u<331> t<Primary> p<332> c<330> l<24:43> el<24:47>
                      n<> u<330> t<Primary_literal> p<331> c<329> l<24:43> el<24:47>
                        n<sExp> u<329> t<STRING_CONST> p<330> l<24:43> el<24:47>
        n<> u<365> t<Module_item> p<386> c<364> s<384> l<25:2> el<25:62>
          n<> u<364> t<Non_port_module_item> p<365> c<363> l<25:2> el<25:62>
            n<> u<363> t<Module_or_generate_item> p<364> c<362> l<25:2> el<25:62>
              n<> u<362> t<Udp_instantiation> p<363> c<338> l<25:2> el<25:62>
                n<iNToRawFN3> u<338> t<STRING_CONST> p<362> s<349> l<25:2> el<25:12>
                n<> u<349> t<Delay2> p<362> c<343> s<361> l<25:12> el<25:34>
                  n<> u<343> t<Mintypmax_expression> p<349> c<342> s<348> l<25:14> el<25:22>
                    n<> u<342> t<Expression> p<343> c<341> l<25:14> el<25:22>
                      n<> u<341> t<Primary> p<342> c<340> l<25:14> el<25:22>
                        n<> u<340> t<Primary_literal> p<341> c<339> l<25:14> el<25:22>
                          n<intWidth> u<339> t<STRING_CONST> p<340> l<25:14> el<25:22>
                  n<> u<348> t<Mintypmax_expression> p<349> c<347> l<25:24> el<25:33>
                    n<> u<347> t<Expression> p<348> c<346> l<25:24> el<25:33>
                      n<> u<346> t<Primary> p<347> c<345> l<25:24> el<25:33>
                        n<> u<345> t<Primary_literal> p<346> c<344> l<25:24> el<25:33>
                          n<intWidth2> u<344> t<STRING_CONST> p<345> l<25:24> el<25:33>
                n<> u<361> t<Udp_instance> p<362> c<351> l<25:35> el<25:61>
                  n<> u<351> t<Name_of_instance> p<361> c<350> s<356> l<25:35> el<25:45>
                    n<iNToRawFN3> u<350> t<STRING_CONST> p<351> l<25:35> el<25:45>
                  n<> u<356> t<Net_lvalue> p<361> c<353> s<360> l<25:46> el<25:54>
                    n<> u<353> t<Ps_or_hierarchical_identifier> p<356> c<352> s<355> l<25:46> el<25:54>
                      n<signedIn> u<352> t<STRING_CONST> p<353> l<25:46> el<25:54>
                    n<> u<355> t<Constant_select> p<356> c<354> l<25:54> el<25:54>
                      n<> u<354> t<Constant_bit_select> p<355> l<25:54> el<25:54>
                  n<> u<360> t<Expression> p<361> c<359> l<25:56> el<25:60>
                    n<> u<359> t<Primary> p<360> c<358> l<25:56> el<25:60>
                      n<> u<358> t<Primary_literal> p<359> c<357> l<25:56> el<25:60>
                        n<sExp> u<357> t<STRING_CONST> p<358> l<25:56> el<25:60>
        n<> u<384> t<Module_item> p<386> c<383> s<385> l<27:1> el<27:21>
          n<> u<383> t<Non_port_module_item> p<384> c<382> l<27:1> el<27:21>
            n<> u<382> t<Module_or_generate_item> p<383> c<381> l<27:1> el<27:21>
              n<> u<381> t<Udp_instantiation> p<382> c<366> l<27:1> el<27:21>
                n<BUFG> u<366> t<STRING_CONST> p<381> s<370> l<27:1> el<27:5>
                n<> u<370> t<Delay2> p<381> c<369> s<380> l<27:6> el<27:11>
                  n<#5> u<369> t<INT_CONST> p<370> c<368> l<27:6> el<27:11>
                    n<> u<368> t<Name_of_instance> p<369> c<367> l<27:9> el<27:11>
                      n<bg> u<367> t<STRING_CONST> p<368> l<27:9> el<27:11>
                n<> u<380> t<Udp_instance> p<381> c<375> l<27:11> el<27:20>
                  n<> u<375> t<Net_lvalue> p<380> c<372> s<379> l<27:12> el<27:15>
                    n<> u<372> t<Ps_or_hierarchical_identifier> p<375> c<371> s<374> l<27:12> el<27:15>
                      n<out> u<371> t<STRING_CONST> p<372> l<27:12> el<27:15>
                    n<> u<374> t<Constant_select> p<375> c<373> l<27:15> el<27:15>
                      n<> u<373> t<Constant_bit_select> p<374> l<27:15> el<27:15>
                  n<> u<379> t<Expression> p<380> c<378> l<27:17> el<27:19>
                    n<> u<378> t<Primary> p<379> c<377> l<27:17> el<27:19>
                      n<> u<377> t<Primary_literal> p<378> c<376> l<27:17> el<27:19>
                        n<in> u<376> t<STRING_CONST> p<377> l<27:17> el<27:19>
        n<> u<385> t<ENDMODULE> p<386> l<29:1> el<29:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:1:1: No timescale set for "iNToRawFN".
[WRN:PA0205] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:6:1: No timescale set for "iNToRawFN3".
[WRN:PA0205] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:14:1: No timescale set for "BUFG".
[WRN:PA0205] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:23:1: No timescale set for "iNToRecFN".
[INF:CP0300] Compilation...
[INF:CP0305] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:14:1: Compile udp "work@BUFG".
[INF:CP0303] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:1:1: Compile module "work@iNToRawFN".
[INF:CP0303] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:6:1: Compile module "work@iNToRawFN3".
[INF:CP0303] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:23:1: Compile module "work@iNToRecFN".
[WRN:CP0310] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:1:44: Port "signedIn" definition missing its direction (input, output, inout),
there are 1 more instances of this message.
[WRN:CP0310] ${SURELOG_DIR}/tests/Delay2Param/dut.sv:6:70: Port "signedIn" definition missing its direction (input, output, inout),
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              14
Design                                                 1
IODecl                                                 2
LogicNet                                               9
LogicTypespec                                          3
Module                                                 3
ModuleTypespec                                         2
Operation                                              9
ParamAssign                                            8
Parameter                                              8
Port                                                   8
Range                                                  3
RefModule                                              2
RefObj                                                13
RefTypespec                                            3
SourceFile                                             1
SysFuncCall                                            3
TableEntry                                             2
Udp                                                    1
UdpDefn                                                1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Delay2Param/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/Delay2Param/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllUdps:
\_UdpDefn: work@BUFG, line:14:1, endln:21:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiDefName:work@BUFG
  |vpiIODecl:
  \_IODecl: (O), line:14:18, endln:14:19
    |vpiParent:
    \_UdpDefn: work@BUFG, line:14:1, endln:21:13
    |vpiDirection:2
    |vpiName:O
    |vpiExpr:
    \_LogicNet: (work@BUFG.O), line:15:11, endln:15:12
      |vpiParent:
      \_UdpDefn: work@BUFG, line:14:1, endln:21:13
      |vpiName:O
      |vpiFullName:work@BUFG.O
  |vpiIODecl:
  \_IODecl: (I), line:14:21, endln:14:22
    |vpiParent:
    \_UdpDefn: work@BUFG, line:14:1, endln:21:13
    |vpiDirection:1
    |vpiName:I
    |vpiExpr:
    \_LogicNet: (work@BUFG.I), line:16:10, endln:16:11
      |vpiParent:
      \_UdpDefn: work@BUFG, line:14:1, endln:21:13
      |vpiName:I
      |vpiFullName:work@BUFG.I
  |vpiTableEntry:
  \_TableEntry: , line:18:7, endln:18:8
    |vpiParent:
    \_UdpDefn: work@BUFG, line:14:1, endln:21:13
    |vpiSize:1
    |STRING:0 : 0
  |vpiTableEntry:
  \_TableEntry: , line:19:7, endln:19:8
    |vpiParent:
    \_UdpDefn: work@BUFG, line:14:1, endln:21:13
    |vpiSize:1
    |STRING:1 : 1
|vpiAllModules:
\_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@iNToRawFN
  |vpiParameter:
  \_Parameter: (work@iNToRawFN.intWidth), line:1:29, endln:1:41
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |UINT:1
    |vpiName:intWidth
    |vpiFullName:work@iNToRawFN.intWidth
  |vpiParameter:
  \_Parameter: (work@iNToRawFN.expWidth), line:2:16, endln:2:46
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiLocalParam:1
    |vpiName:expWidth
    |vpiFullName:work@iNToRawFN.expWidth
  |vpiParamAssign:
  \_ParamAssign: , line:1:29, endln:1:41
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:1:40, endln:1:41
      |vpiParent:
      \_ParamAssign: , line:1:29, endln:1:41
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRawFN.intWidth), line:1:29, endln:1:41
  |vpiParamAssign:
  \_ParamAssign: , line:2:16, endln:2:46
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Operation: , line:2:27, endln:2:46
      |vpiParent:
      \_ParamAssign: , line:2:16, endln:2:46
      |vpiOpType:24
      |vpiOperand:
      \_SysFuncCall: ($clog2), line:2:27, endln:2:42
        |vpiParent:
        \_Operation: , line:2:27, endln:2:46
        |vpiArgument:
        \_RefObj: (work@iNToRawFN.intWidth), line:2:33, endln:2:41
          |vpiParent:
          \_SysFuncCall: ($clog2), line:2:27, endln:2:42
          |vpiName:intWidth
          |vpiFullName:work@iNToRawFN.intWidth
          |vpiActual:
          \_Parameter: (work@iNToRawFN.intWidth), line:1:29, endln:1:41
        |vpiName:$clog2
      |vpiOperand:
      \_Constant: , line:2:45, endln:2:46
        |vpiParent:
        \_Operation: , line:2:27, endln:2:46
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRawFN.expWidth), line:2:16, endln:2:46
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:3:10, endln:3:28
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:3:12, endln:3:24
        |vpiParent:
        \_Range: , line:3:10, endln:3:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@iNToRawFN.expWidth), line:3:12, endln:3:20
          |vpiParent:
          \_Operation: , line:3:12, endln:3:24
          |vpiName:expWidth
          |vpiFullName:work@iNToRawFN.expWidth
          |vpiActual:
          \_Parameter: (work@iNToRawFN.expWidth), line:2:16, endln:2:46
        |vpiOperand:
        \_Constant: , line:3:23, endln:3:24
          |vpiParent:
          \_Operation: , line:3:12, endln:3:24
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:26, endln:3:27
        |vpiParent:
        \_Range: , line:3:10, endln:3:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN.adjustedNormDist), line:3:29, endln:3:45
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@iNToRawFN.adjustedNormDist), line:3:5, endln:3:9
      |vpiParent:
      \_LogicNet: (work@iNToRawFN.adjustedNormDist), line:3:29, endln:3:45
      |vpiFullName:work@iNToRawFN.adjustedNormDist
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:adjustedNormDist
    |vpiFullName:work@iNToRawFN.adjustedNormDist
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN.signedIn), line:1:44, endln:1:52
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiName:signedIn
    |vpiFullName:work@iNToRawFN.signedIn
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN.sExp), line:1:54, endln:1:58
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiName:sExp
    |vpiFullName:work@iNToRawFN.sExp
  |vpiDefName:work@iNToRawFN
  |vpiNet:
  \_LogicNet: (work@iNToRawFN.adjustedNormDist), line:3:29, endln:3:45
  |vpiNet:
  \_LogicNet: (work@iNToRawFN.signedIn), line:1:44, endln:1:52
  |vpiNet:
  \_LogicNet: (work@iNToRawFN.sExp), line:1:54, endln:1:58
  |vpiPort:
  \_Port: (signedIn), line:1:44, endln:1:52
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiName:signedIn
    |vpiDirection:3
  |vpiPort:
  \_Port: (sExp), line:1:54, endln:1:58
    |vpiParent:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiName:sExp
    |vpiDirection:3
|vpiAllModules:
\_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@iNToRawFN3
  |vpiParameter:
  \_Parameter: (work@iNToRawFN3.intWidth), line:6:30, endln:6:42
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |UINT:1
    |vpiName:intWidth
    |vpiFullName:work@iNToRawFN3.intWidth
  |vpiParameter:
  \_Parameter: (work@iNToRawFN3.intWidth2), line:6:54, endln:6:67
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |UINT:1
    |vpiName:intWidth2
    |vpiFullName:work@iNToRawFN3.intWidth2
  |vpiParameter:
  \_Parameter: (work@iNToRawFN3.expWidth), line:7:16, endln:7:46
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiLocalParam:1
    |vpiName:expWidth
    |vpiFullName:work@iNToRawFN3.expWidth
  |vpiParameter:
  \_Parameter: (work@iNToRawFN3.expWidth2), line:8:16, endln:8:48
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiLocalParam:1
    |vpiName:expWidth2
    |vpiFullName:work@iNToRawFN3.expWidth2
  |vpiParamAssign:
  \_ParamAssign: , line:6:30, endln:6:42
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:6:41, endln:6:42
      |vpiParent:
      \_ParamAssign: , line:6:30, endln:6:42
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRawFN3.intWidth), line:6:30, endln:6:42
  |vpiParamAssign:
  \_ParamAssign: , line:6:54, endln:6:67
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:6:66, endln:6:67
      |vpiParent:
      \_ParamAssign: , line:6:54, endln:6:67
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRawFN3.intWidth2), line:6:54, endln:6:67
  |vpiParamAssign:
  \_ParamAssign: , line:7:16, endln:7:46
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_Operation: , line:7:27, endln:7:46
      |vpiParent:
      \_ParamAssign: , line:7:16, endln:7:46
      |vpiOpType:24
      |vpiOperand:
      \_SysFuncCall: ($clog2), line:7:27, endln:7:42
        |vpiParent:
        \_Operation: , line:7:27, endln:7:46
        |vpiArgument:
        \_RefObj: (work@iNToRawFN3.intWidth), line:7:33, endln:7:41
          |vpiParent:
          \_SysFuncCall: ($clog2), line:7:27, endln:7:42
          |vpiName:intWidth
          |vpiFullName:work@iNToRawFN3.intWidth
          |vpiActual:
          \_Parameter: (work@iNToRawFN3.intWidth), line:6:30, endln:6:42
        |vpiName:$clog2
      |vpiOperand:
      \_Constant: , line:7:45, endln:7:46
        |vpiParent:
        \_Operation: , line:7:27, endln:7:46
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRawFN3.expWidth), line:7:16, endln:7:46
  |vpiParamAssign:
  \_ParamAssign: , line:8:16, endln:8:48
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_Operation: , line:8:28, endln:8:48
      |vpiParent:
      \_ParamAssign: , line:8:16, endln:8:48
      |vpiOpType:24
      |vpiOperand:
      \_SysFuncCall: ($clog2), line:8:28, endln:8:44
        |vpiParent:
        \_Operation: , line:8:28, endln:8:48
        |vpiArgument:
        \_RefObj: (work@iNToRawFN3.intWidth2), line:8:34, endln:8:43
          |vpiParent:
          \_SysFuncCall: ($clog2), line:8:28, endln:8:44
          |vpiName:intWidth2
          |vpiFullName:work@iNToRawFN3.intWidth2
          |vpiActual:
          \_Parameter: (work@iNToRawFN3.intWidth2), line:6:54, endln:6:67
        |vpiName:$clog2
      |vpiOperand:
      \_Constant: , line:8:47, endln:8:48
        |vpiParent:
        \_Operation: , line:8:28, endln:8:48
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRawFN3.expWidth2), line:8:16, endln:8:48
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiRange:
    \_Range: , line:9:10, endln:9:28
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:9:12, endln:9:24
        |vpiParent:
        \_Range: , line:9:10, endln:9:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@iNToRawFN3.expWidth), line:9:12, endln:9:20
          |vpiParent:
          \_Operation: , line:9:12, endln:9:24
          |vpiName:expWidth
          |vpiFullName:work@iNToRawFN3.expWidth
          |vpiActual:
          \_Parameter: (work@iNToRawFN3.expWidth), line:7:16, endln:7:46
        |vpiOperand:
        \_Constant: , line:9:23, endln:9:24
          |vpiParent:
          \_Operation: , line:9:12, endln:9:24
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:26, endln:9:27
        |vpiParent:
        \_Range: , line:9:10, endln:9:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiRange:
    \_Range: , line:10:10, endln:10:29
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:10:12, endln:10:25
        |vpiParent:
        \_Range: , line:10:10, endln:10:29
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@iNToRawFN3.expWidth2), line:10:12, endln:10:21
          |vpiParent:
          \_Operation: , line:10:12, endln:10:25
          |vpiName:expWidth2
          |vpiFullName:work@iNToRawFN3.expWidth2
          |vpiActual:
          \_Parameter: (work@iNToRawFN3.expWidth2), line:8:16, endln:8:48
        |vpiOperand:
        \_Constant: , line:10:24, endln:10:25
          |vpiParent:
          \_Operation: , line:10:12, endln:10:25
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:27, endln:10:28
        |vpiParent:
        \_Range: , line:10:10, endln:10:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN3.adjustedNormDist), line:9:29, endln:9:45
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@iNToRawFN3.adjustedNormDist), line:9:5, endln:9:9
      |vpiParent:
      \_LogicNet: (work@iNToRawFN3.adjustedNormDist), line:9:29, endln:9:45
      |vpiFullName:work@iNToRawFN3.adjustedNormDist
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:adjustedNormDist
    |vpiFullName:work@iNToRawFN3.adjustedNormDist
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN3.adjustedNormDist2), line:10:30, endln:10:47
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@iNToRawFN3.adjustedNormDist2), line:10:5, endln:10:9
      |vpiParent:
      \_LogicNet: (work@iNToRawFN3.adjustedNormDist2), line:10:30, endln:10:47
      |vpiFullName:work@iNToRawFN3.adjustedNormDist2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:adjustedNormDist2
    |vpiFullName:work@iNToRawFN3.adjustedNormDist2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN3.signedIn), line:6:70, endln:6:78
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiName:signedIn
    |vpiFullName:work@iNToRawFN3.signedIn
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRawFN3.sExp), line:6:80, endln:6:84
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiName:sExp
    |vpiFullName:work@iNToRawFN3.sExp
  |vpiDefName:work@iNToRawFN3
  |vpiNet:
  \_LogicNet: (work@iNToRawFN3.adjustedNormDist), line:9:29, endln:9:45
  |vpiNet:
  \_LogicNet: (work@iNToRawFN3.adjustedNormDist2), line:10:30, endln:10:47
  |vpiNet:
  \_LogicNet: (work@iNToRawFN3.signedIn), line:6:70, endln:6:78
  |vpiNet:
  \_LogicNet: (work@iNToRawFN3.sExp), line:6:80, endln:6:84
  |vpiPort:
  \_Port: (signedIn), line:6:70, endln:6:78
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiName:signedIn
    |vpiDirection:3
  |vpiPort:
  \_Port: (sExp), line:6:80, endln:6:84
    |vpiParent:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiName:sExp
    |vpiDirection:3
|vpiAllModules:
\_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@iNToRecFN
  |vpiParameter:
  \_Parameter: (work@iNToRecFN.intWidth), line:23:30, endln:23:43
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |UINT:64
    |vpiName:intWidth
    |vpiFullName:work@iNToRecFN.intWidth
  |vpiParameter:
  \_Parameter: (work@iNToRecFN.intWidth2), line:23:55, endln:23:69
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |UINT:64
    |vpiName:intWidth2
    |vpiFullName:work@iNToRecFN.intWidth2
  |vpiParamAssign:
  \_ParamAssign: , line:23:30, endln:23:43
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiRhs:
    \_Constant: , line:23:41, endln:23:43
      |vpiParent:
      \_ParamAssign: , line:23:30, endln:23:43
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRecFN.intWidth), line:23:30, endln:23:43
  |vpiParamAssign:
  \_ParamAssign: , line:23:55, endln:23:69
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiRhs:
    \_Constant: , line:23:67, endln:23:69
      |vpiParent:
      \_ParamAssign: , line:23:55, endln:23:69
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@iNToRecFN.intWidth2), line:23:55, endln:23:69
  |vpiTypedef:
  \_ModuleTypespec: (iNToRawFN)
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiName:iNToRawFN
  |vpiTypedef:
  \_ModuleTypespec: (iNToRawFN3)
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiName:iNToRawFN3
  |vpiImportTypespec:
  \_ModuleTypespec: (iNToRawFN)
  |vpiImportTypespec:
  \_ModuleTypespec: (iNToRawFN3)
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRecFN.signedIn), line:24:33, endln:24:41
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiName:signedIn
    |vpiFullName:work@iNToRecFN.signedIn
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@iNToRecFN.sExp), line:24:43, endln:24:47
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiName:sExp
    |vpiFullName:work@iNToRecFN.sExp
    |vpiNetType:1
  |vpiDefName:work@iNToRecFN
  |vpiNet:
  \_LogicNet: (work@iNToRecFN.signedIn), line:24:33, endln:24:41
  |vpiNet:
  \_LogicNet: (work@iNToRecFN.sExp), line:24:43, endln:24:47
  |vpiPrimitive:
  \_Udp: BUFG (work@iNToRecFN.BUFG), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:27:1, endln:27:21
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiDefName:BUFG
    |vpiFullName:work@iNToRecFN.BUFG
  |vpiRefModule:
  \_RefModule: work@iNToRawFN (iNToRawFN), line:24:2, endln:24:11
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiName:iNToRawFN
    |vpiDefName:work@iNToRawFN
    |vpiActual:
    \_Module: work@iNToRawFN (work@iNToRawFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:1:1, endln:4:10
    |vpiPort:
    \_Port: , line:24:33, endln:24:41
      |vpiParent:
      \_RefModule: work@iNToRawFN (iNToRawFN), line:24:2, endln:24:11
      |vpiHighConn:
      \_RefObj: (work@iNToRecFN.iNToRawFN.signedIn), line:24:33, endln:24:41
        |vpiParent:
        \_Port: , line:24:33, endln:24:41
        |vpiName:signedIn
        |vpiFullName:work@iNToRecFN.iNToRawFN.signedIn
        |vpiActual:
        \_LogicNet: (work@iNToRecFN.signedIn), line:24:33, endln:24:41
    |vpiPort:
    \_Port: , line:24:43, endln:24:47
      |vpiParent:
      \_RefModule: work@iNToRawFN (iNToRawFN), line:24:2, endln:24:11
      |vpiHighConn:
      \_RefObj: (work@iNToRecFN.iNToRawFN.sExp), line:24:43, endln:24:47
        |vpiParent:
        \_Port: , line:24:43, endln:24:47
        |vpiName:sExp
        |vpiFullName:work@iNToRecFN.iNToRawFN.sExp
        |vpiActual:
        \_LogicNet: (work@iNToRecFN.sExp), line:24:43, endln:24:47
  |vpiRefModule:
  \_RefModule: work@iNToRawFN3 (iNToRawFN3), line:25:2, endln:25:12
    |vpiParent:
    \_Module: work@iNToRecFN (work@iNToRecFN), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:23:1, endln:29:10
    |vpiName:iNToRawFN3
    |vpiDefName:work@iNToRawFN3
    |vpiActual:
    \_Module: work@iNToRawFN3 (work@iNToRawFN3), file:${SURELOG_DIR}/tests/Delay2Param/dut.sv, line:6:1, endln:11:10
    |vpiPort:
    \_Port: , line:25:46, endln:25:54
      |vpiParent:
      \_RefModule: work@iNToRawFN3 (iNToRawFN3), line:25:2, endln:25:12
      |vpiHighConn:
      \_RefObj: (work@iNToRecFN.iNToRawFN3.signedIn), line:25:46, endln:25:54
        |vpiParent:
        \_Port: , line:25:46, endln:25:54
        |vpiName:signedIn
        |vpiFullName:work@iNToRecFN.iNToRawFN3.signedIn
        |vpiActual:
        \_LogicNet: (work@iNToRecFN.signedIn), line:24:33, endln:24:41
    |vpiPort:
    \_Port: , line:25:56, endln:25:60
      |vpiParent:
      \_RefModule: work@iNToRawFN3 (iNToRawFN3), line:25:2, endln:25:12
      |vpiHighConn:
      \_RefObj: (work@iNToRecFN.iNToRawFN3.sExp), line:25:56, endln:25:60
        |vpiParent:
        \_Port: , line:25:56, endln:25:60
        |vpiName:sExp
        |vpiFullName:work@iNToRecFN.iNToRawFN3.sExp
        |vpiActual:
        \_LogicNet: (work@iNToRecFN.sExp), line:24:43, endln:24:47
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
