#include "core.hpp"
#include <stdexcept>
#include <algorithm>
namespace ps1 {
void Bus::update_dma_irq(){
 const bool old=dicr&0x80000000u;
 const bool active=(dicr&0x8000u)||((dicr&0x800000u)&&(dicr&0x7f000000u));
 dicr=(dicr&0x7fffffffu)|(active?0x80000000u:0);
 if(active&&!old)irq_status|=8;
}
void Bus::dma_complete(unsigned channel){
 if((dicr&0x800000u)&&(dicr&(1u<<(16+channel))))dicr|=1u<<(24+channel);
 update_dma_irq();
}
bool Bus::dma_read(uint32_t a,uint32_t& value) const {
 if(a==0x1f8010f4){value=dicr;return true;}
 if(a==0x1f8010f0){value=dpcr;return true;}
 if(a<0x1f801080||a>=0x1f8010f0||(a&3))return false;
 unsigned ch=(a-0x1f801080)/16,reg=a&15;
 if(reg==0)value=dma[ch].address;else if(reg==4)value=dma[ch].block;else if(reg==8||reg==12)value=dma[ch].control;else return false;
 return true;
}
bool Bus::dma_write(uint32_t a,uint32_t v){
 if(a==0x1f8010f4){
  // Completion bits are write-one-to-clear; master flag is derived, read-only.
  dicr=(dicr&0xff000000u&~(v&0x7f000000u))|(v&0x00ff807fu);
  update_dma_irq();return true;
 }
 if(a==0x1f8010f0){dpcr=v;for(unsigned i=0;i<7;i++)run_dma(i);return true;}
 if(a<0x1f801080||a>=0x1f8010f0||(a&3))return false;
 unsigned ch=(a-0x1f801080)/16,reg=a&15;
 if(reg==0)dma[ch].address=v&0xffffff;else if(reg==4)dma[ch].block=v;
 else if(reg==8||reg==12){dma[ch].control=ch==6?(v&0x51000000)|2:v;dma[ch].active=false;dma[ch].remaining=0;dma[ch].chop_wait=0;dma[ch].chop_bursts=0;}
 else return false;
 run_dma(ch);return true;
}
// The CPU drives all GPR data pins for SB/SH. Most DMA ports latch the
// shifted word; BCR alone honours byte enables. Never merge DICR's W1C flags.
bool Bus::dma_subword_write(uint32_t a,uint32_t v,unsigned width){
 a&=0x1fffffff;
 if(a<0x1f801080||a>=0x1f801100)return false;
 if(a>=0x1f8010f8)return true; // documented unused write sink
 const unsigned shift=(a&3)*8;
 if(a<0x1f8010f0&&(a&12)==4){
  const unsigned ch=(a-0x1f801080)/16;
  const uint32_t mask=(width==1?0xffu:0xffffu)<<shift;
  return dma_write(a&~3u,(dma[ch].block&~mask)|((v<<shift)&mask));
 }
 return dma_write(a&~3u,v<<shift);
}
void Bus::run_dma(unsigned ch){
 struct DmaWriter {Bus& b;int previous;~DmaWriter(){b.writer_dma=previous;}} writer{*this,writer_dma};
 writer_dma=int(ch);
 auto& d=dma[ch];uint32_t control=d.control;
 if(!(control&(1u<<24))||!(dpcr&(8u<<(ch*4))))return;
 unsigned mode=(control>>9)&3;
 if(mode==0&&!(control&(1u<<28))&&!d.active)return;
 const bool chopping=control&0x100;
 if(chopping&&(mode!=0||ch<2))throw std::runtime_error("DMA chopping requires supported burst channel (GPU/CD/SPU)");
 if(d.chop_wait)return;
 if(ch!=0&&ch!=1&&ch!=2&&ch!=3&&ch!=4&&ch!=6)throw std::runtime_error("DMA channel unsupported");
 if(ch==3&&((control&1)||mode!=0))throw std::runtime_error("CD DMA supports manual device-to-RAM only");
 if(ch==6&&mode!=0)throw std::runtime_error("OTC requires manual mode");

 uint32_t address=d.address&0x1ffffc;
 constexpr uint64_t limit=1024*1024;
 if(ch<2){
  if(mode>1||bool(control&1)!=(ch==0)||(control&2))throw std::runtime_error("Unsupported MDEC DMA direction/mode");
  if(!d.active){
   uint64_t total=d.block&65535;if(!total)total=65536;
   if(mode==1){uint64_t blocks=d.block>>16;if(!blocks)blocks=65536;total*=blocks;}
   if(total>limit)throw std::runtime_error("MDEC DMA exceeds emulator limit");
   d.remaining=uint32_t(total);d.mdec_base=address;d.active=true;
  }
  while(d.remaining&&(ch==0?mdec.dma_in():mdec.dma_out())){
   if(ch==0){mdec.write(read32(address));address=(address+4)&0x1ffffc;}
   else {
    const auto word=mdec.read_dma();
    address=(d.mdec_base+word.offset)&0x1ffffc;write32(address,word.value);
    if(word.end)d.mdec_base=(d.mdec_base+word.macro_bytes)&0x1ffffc;
    address=word.end?d.mdec_base:(address+4)&0x1ffffc;
   }
   d.remaining--;dma_words++;
  }
  d.address=address;
  if(!d.remaining){d.active=false;d.control&=~0x11000000u;if(mode==1)d.block&=65535;dma_complete(ch);}
  return;
 }
 if(mode==2){
  if(ch!=2||!(control&1)||(control&2))throw std::runtime_error("Unsupported linked-list direction");
  // Bound cyclic/corrupt lists so the UI cannot hang indefinitely.
  uint64_t budget=limit;
  for(;;){
   if(!budget--)throw std::runtime_error("DMA list exceeded traversal limit");
   uint32_t header=read32(address),words=header>>24;
   for(uint32_t i=0;i<words;i++){
    if(!budget--)throw std::runtime_error("DMA list exceeded word limit");
    address=(address+4)&0x1ffffc;gpu.gp0(read32(address));dma_words++;
   }
   if(header&0x800000){d.address=0xffffff;break;}
   address=header&0x1ffffc;
  }
 }else if(mode==0||mode==1){
  uint64_t size=d.block&65535;if(!size)size=65536;
  if(mode==1){uint64_t blocks=d.block>>16;if(!blocks)blocks=65536;size*=blocks;}
  if(size>limit)throw std::runtime_error("DMA transfer exceeds emulator limit");
  if(chopping){
   if(!d.active){d.remaining=uint32_t(size);d.active=true;}
   size=d.remaining;
  }
  const uint32_t window=chopping?(1u<<((control>>16)&7)):uint32_t(size);
  auto slice_complete=[&](uint32_t count){
   if(!chopping)return false;
   d.control&=~(1u<<28); // force-start clears on beginning, busy remains until final slice
   d.remaining-=count;d.block=(d.block&0xffff0000u)|(d.remaining&65535);d.chop_bursts++;
   if(d.remaining){d.chop_wait=1u<<((control>>20)&7);return true;}
   d.active=false;d.chop_wait=0;return false;
  };
  if(ch==3){
   if(!cd.requested)return;
   const uint32_t amount=uint32_t(std::min<uint64_t>(std::min<uint64_t>(size,window),cd.data.size()/4));
   if(!amount)return;
   CdDmaTrace trace;trace.clock=cd.clocks;trace.lba=cd.data_lba;trace.address=address;trace.words=amount;trace.checksum=2166136261u;
   const uint32_t delta=(control&2)?uint32_t(-4):4;
   for(uint32_t i=0;i<amount;i++){
    uint32_t word=0;for(unsigned j=0;j<4;j++){const auto byte=cd.read(2);word|=uint32_t(byte)<<(j*8);trace.checksum=(trace.checksum^byte)*16777619u;}
    if(i<trace.sample.size())trace.sample[i]=word;
    write32(address,word);address=(address+delta)&0x1ffffc;dma_words++;
   }
   cd_dma_history[cd_dma_transfers++%cd_dma_history.size()]=trace;
   d.address=address;
   if(slice_complete(amount))return;
   if(!chopping&&amount<size){d.block=(d.block&0xffff0000u)|uint32_t((size-amount)&65535);return;}
   d.control&=~0x11000000u;dma_complete(ch);return;
  }
  if(ch==2&&!(control&1)&&size>(gpu.read_remaining()+1)/2)throw std::runtime_error("GPU read DMA underrun");
  const uint32_t step=(control&2)?uint32_t(-4):4;
  const auto amount=uint32_t(std::min<uint64_t>(size,window));
  for(uint64_t i=0;i<amount;i++){
   if(ch==6)write32(address,i+1==size?0xffffff:(address-4)&0x1fffff);
   else if(ch==3){uint32_t word=0;for(unsigned j=0;j<4;j++)word|=uint32_t(cd.read(2))<<(j*8);write32(address,word);}
   else if(ch==4){if(control&1)spu.dma_write(read32(address));else write32(address,spu.dma_read());}
   else if(!(control&1))write32(address,gpu.read_gp0());
   else gpu.gp0(read32(address));
   address=(address+step)&0x1ffffc;dma_words++;
  }
  d.address=address;if(slice_complete(amount))return;
  if(mode==1)d.block&=65535;
 }else throw std::runtime_error("Reserved DMA sync mode");
 d.control&=~0x11000000u;dma_complete(ch);
}
}
