## possible sources to look through to create project


1. [Finite Impulse Response Filter](https://www.fpga4student.com/2017/01/a-low-pass-fir-filter-in-vhdl.html)


2. [Prof.K Lu   Pong Lab GitHub](https://github.com/kevinwlu/dsd/tree/master/Nexys-A7/Lab-6)


3. [Prof.K Lu   Siren Lab GitHub](https://github.com/kevinwlu/dsd/tree/master/Nexys-A7/Lab-5)


4. Digital Signal Processing notes (for review)
