
cdCardPlusPlus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08007878  08007878  00017878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ab8  08007ab8  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08007ab8  08007ab8  00017ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ac0  08007ac0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ac0  08007ac0  00017ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ac4  08007ac4  00017ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000088  08007b50  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08007b50  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128c3  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bb1  00000000  00000000  0003297b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00035530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  000363c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b39f  00000000  00000000  00037138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e0f  00000000  00000000  000624d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efebb  00000000  00000000  000772e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001671a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ebc  00000000  00000000  001671f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007860 	.word	0x08007860

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08007860 	.word	0x08007860

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <mainloop>:
#include <stdarg.h> //for va_list var arg functions
#include "SDCard.h"
#include "fatfs.h"


extern "C" void mainloop(){
 8000584:	b5b0      	push	{r4, r5, r7, lr}
 8000586:	f6ad 1d28 	subw	sp, sp, #2344	; 0x928
 800058a:	af00      	add	r7, sp, #0
	HAL_Delay(1000); //a short delay is important to let the SD card settle
 800058c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000590:	f000 fcb2 	bl	8000ef8 <HAL_Delay>
	SDCard file("test.txt");
 8000594:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8000598:	491a      	ldr	r1, [pc, #104]	; (8000604 <mainloop+0x80>)
 800059a:	4618      	mov	r0, r3
 800059c:	f000 f838 	bl	8000610 <_ZN6SDCardC1EPKc>
	file.readFile();
 80005a0:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 f899 	bl	80006dc <_ZN6SDCard8readFileEv>

	SDCard file2("write.txt");
 80005aa:	f107 0320 	add.w	r3, r7, #32
 80005ae:	4916      	ldr	r1, [pc, #88]	; (8000608 <mainloop+0x84>)
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 f82d 	bl	8000610 <_ZN6SDCardC1EPKc>
	char writeBuf[30];
	strncpy(writeBuf, "a new file is made!\r\n", 22);
 80005b6:	463b      	mov	r3, r7
 80005b8:	4a14      	ldr	r2, [pc, #80]	; (800060c <mainloop+0x88>)
 80005ba:	461c      	mov	r4, r3
 80005bc:	4615      	mov	r5, r2
 80005be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005c6:	6020      	str	r0, [r4, #0]
 80005c8:	3404      	adds	r4, #4
 80005ca:	8021      	strh	r1, [r4, #0]
	file2.writeToFile(writeBuf);
 80005cc:	463a      	mov	r2, r7
 80005ce:	f107 0320 	add.w	r3, r7, #32
 80005d2:	4611      	mov	r1, r2
 80005d4:	4618      	mov	r0, r3
 80005d6:	f000 f901 	bl	80007dc <_ZN6SDCard11writeToFileEPKc>
	file2.readFile();
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f87c 	bl	80006dc <_ZN6SDCard8readFileEv>
	SDCard file2("write.txt");
 80005e4:	f107 0320 	add.w	r3, r7, #32
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f83f 	bl	800066c <_ZN6SDCardD1Ev>
	SDCard file("test.txt");
 80005ee:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 f83a 	bl	800066c <_ZN6SDCardD1Ev>





}
 80005f8:	bf00      	nop
 80005fa:	f607 1728 	addw	r7, r7, #2344	; 0x928
 80005fe:	46bd      	mov	sp, r7
 8000600:	bdb0      	pop	{r4, r5, r7, pc}
 8000602:	bf00      	nop
 8000604:	08007878 	.word	0x08007878
 8000608:	08007884 	.word	0x08007884
 800060c:	08007890 	.word	0x08007890

08000610 <_ZN6SDCardC1EPKc>:
 */

#include <SDCard.h>
extern UART_HandleTypeDef huart2;

SDCard::SDCard(const char* nameFile) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]

	strcpy(_nameFile, nameFile);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	f203 4361 	addw	r3, r3, #1121	; 0x461
 8000620:	6839      	ldr	r1, [r7, #0]
 8000622:	4618      	mov	r0, r3
 8000624:	f006 fc8c 	bl	8006f40 <strcpy>

	fres = f_mount(&FatFs, "", 1); //1=mount now
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2201      	movs	r2, #1
 800062c:	490d      	ldr	r1, [pc, #52]	; (8000664 <_ZN6SDCardC1EPKc+0x54>)
 800062e:	4618      	mov	r0, r3
 8000630:	f005 fe5a 	bl	80062e8 <f_mount>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
	if (fres != FR_OK) {
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 8000644:	2b00      	cmp	r3, #0
 8000646:	d008      	beq.n	800065a <_ZN6SDCardC1EPKc+0x4a>
		myprintf("f_mount error (%i)\r\n", fres);
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 800064e:	461a      	mov	r2, r3
 8000650:	4905      	ldr	r1, [pc, #20]	; (8000668 <_ZN6SDCardC1EPKc+0x58>)
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f000 f81a 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
		while(1);
 8000658:	e7fe      	b.n	8000658 <_ZN6SDCardC1EPKc+0x48>
//
//	//Formula comes from ChaN's documentation
//	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
//	free_sectors = free_clusters * getFreeFs->csize;
//	//myprintf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
}
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4618      	mov	r0, r3
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	080078a8 	.word	0x080078a8
 8000668:	080078ac 	.word	0x080078ac

0800066c <_ZN6SDCardD1Ev>:

SDCard::~SDCard() {
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	//We're done, so de-mount the drive
	f_mount(NULL, "", 0);
 8000674:	2200      	movs	r2, #0
 8000676:	4904      	ldr	r1, [pc, #16]	; (8000688 <_ZN6SDCardD1Ev+0x1c>)
 8000678:	2000      	movs	r0, #0
 800067a:	f005 fe35 	bl	80062e8 <f_mount>
}
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4618      	mov	r0, r3
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	080078a8 	.word	0x080078a8

0800068c <_ZN6SDCard8myprintfEPKcz>:


void SDCard::myprintf(const char *fmt, ...) {
 800068c:	b40e      	push	{r1, r2, r3}
 800068e:	b580      	push	{r7, lr}
 8000690:	b085      	sub	sp, #20
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	60bb      	str	r3, [r7, #8]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	69fa      	ldr	r2, [r7, #28]
 80006a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a4:	480b      	ldr	r0, [pc, #44]	; (80006d4 <_ZN6SDCard8myprintfEPKcz+0x48>)
 80006a6:	f006 fc7f 	bl	8006fa8 <vsniprintf>
    va_end(args);

  int len = strlen(buffer);
 80006aa:	480a      	ldr	r0, [pc, #40]	; (80006d4 <_ZN6SDCard8myprintfEPKcz+0x48>)
 80006ac:	f7ff fd90 	bl	80001d0 <strlen>
 80006b0:	4603      	mov	r3, r0
 80006b2:	60fb      	str	r3, [r7, #12]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	f04f 33ff 	mov.w	r3, #4294967295
 80006bc:	4905      	ldr	r1, [pc, #20]	; (80006d4 <_ZN6SDCard8myprintfEPKcz+0x48>)
 80006be:	4806      	ldr	r0, [pc, #24]	; (80006d8 <_ZN6SDCard8myprintfEPKcz+0x4c>)
 80006c0:	f002 fe88 	bl	80033d4 <HAL_UART_Transmit>

}
 80006c4:	bf00      	nop
 80006c6:	3714      	adds	r7, #20
 80006c8:	46bd      	mov	sp, r7
 80006ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006ce:	b003      	add	sp, #12
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	200000a4 	.word	0x200000a4
 80006d8:	20000208 	.word	0x20000208

080006dc <_ZN6SDCard8readFileEv>:

void SDCard::readFile(){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b0c4      	sub	sp, #272	; 0x110
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80006e6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80006ea:	6018      	str	r0, [r3, #0]

	fres = f_open(&fil, _nameFile, FA_READ);
 80006ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80006f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f503 700c 	add.w	r0, r3, #560	; 0x230
 80006fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80006fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f203 4361 	addw	r3, r3, #1121	; 0x461
 8000708:	2201      	movs	r2, #1
 800070a:	4619      	mov	r1, r3
 800070c:	f005 fe32 	bl	8006374 <f_open>
 8000710:	4603      	mov	r3, r0
 8000712:	461a      	mov	r2, r3
 8000714:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000718:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
	if (fres != FR_OK) {
 8000722:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000726:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 8000730:	2b00      	cmp	r3, #0
 8000732:	d008      	beq.n	8000746 <_ZN6SDCard8readFileEv+0x6a>
		myprintf("f_open error (%i)\r\n");
 8000734:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000738:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800073c:	4924      	ldr	r1, [pc, #144]	; (80007d0 <_ZN6SDCard8readFileEv+0xf4>)
 800073e:	6818      	ldr	r0, [r3, #0]
 8000740:	f7ff ffa4 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
	while(1);
 8000744:	e7fe      	b.n	8000744 <_ZN6SDCard8readFileEv+0x68>
	//Read 30 bytes from "test.txt" on the SD card
	 BYTE readBuf[256];

	//We can either use f_read OR f_gets to get data out of files
	//f_gets is a wrapper on f_read that does some string formatting for us
	TCHAR* rres = f_gets((TCHAR*)readBuf, 256, &fil);
 8000746:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800074a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f503 720c 	add.w	r2, r3, #560	; 0x230
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	f44f 7180 	mov.w	r1, #256	; 0x100
 800075c:	4618      	mov	r0, r3
 800075e:	f006 fb23 	bl	8006da8 <f_gets>
 8000762:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	if(rres != 0) {
 8000766:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800076a:	2b00      	cmp	r3, #0
 800076c:	d011      	beq.n	8000792 <_ZN6SDCard8readFileEv+0xb6>
		myprintf("Read string from '%s' contents: %s\r\n", _nameFile, readBuf);
 800076e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000772:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f203 4261 	addw	r2, r3, #1121	; 0x461
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8000784:	f5a1 7086 	sub.w	r0, r1, #268	; 0x10c
 8000788:	4912      	ldr	r1, [pc, #72]	; (80007d4 <_ZN6SDCard8readFileEv+0xf8>)
 800078a:	6800      	ldr	r0, [r0, #0]
 800078c:	f7ff ff7e 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
 8000790:	e00f      	b.n	80007b2 <_ZN6SDCard8readFileEv+0xd6>
	} else {
		myprintf("f_gets error (%i)\r\n", fres);
 8000792:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000796:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 80007a0:	461a      	mov	r2, r3
 80007a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80007a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80007aa:	490b      	ldr	r1, [pc, #44]	; (80007d8 <_ZN6SDCard8readFileEv+0xfc>)
 80007ac:	6818      	ldr	r0, [r3, #0]
 80007ae:	f7ff ff6d 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
	}

	//Be a tidy kiwi - don't forget to close your file!
	f_close(&fil);
 80007b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80007b6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80007c0:	4618      	mov	r0, r3
 80007c2:	f006 fac7 	bl	8006d54 <f_close>

}
 80007c6:	bf00      	nop
 80007c8:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	080078c4 	.word	0x080078c4
 80007d4:	080078d8 	.word	0x080078d8
 80007d8:	08007900 	.word	0x08007900

080007dc <_ZN6SDCard11writeToFileEPKc>:

void SDCard::writeToFile(const char* writeBuf){
 80007dc:	b590      	push	{r4, r7, lr}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
	//Now let's try and write a file "write.txt"
	fres = f_open(&fil, _nameFile, FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	f503 700c 	add.w	r0, r3, #560	; 0x230
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f203 4361 	addw	r3, r3, #1121	; 0x461
 80007f2:	2232      	movs	r2, #50	; 0x32
 80007f4:	4619      	mov	r1, r3
 80007f6:	f005 fdbd 	bl	8006374 <f_open>
 80007fa:	4603      	mov	r3, r0
 80007fc:	461a      	mov	r2, r3
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
	if(fres == FR_OK) {
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 800080a:	2b00      	cmp	r3, #0
 800080c:	d104      	bne.n	8000818 <_ZN6SDCard11writeToFileEPKc+0x3c>
    	myprintf("I was able to open 'write.txt' for writing\r\n");
 800080e:	491d      	ldr	r1, [pc, #116]	; (8000884 <_ZN6SDCard11writeToFileEPKc+0xa8>)
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff ff3b 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
 8000816:	e007      	b.n	8000828 <_ZN6SDCard11writeToFileEPKc+0x4c>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 800081e:	461a      	mov	r2, r3
 8000820:	4919      	ldr	r1, [pc, #100]	; (8000888 <_ZN6SDCard11writeToFileEPKc+0xac>)
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ff32 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
    }

	UINT bytesWrote;
	fres = f_write(&fil, writeBuf, strlen(writeBuf), &bytesWrote);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f503 740c 	add.w	r4, r3, #560	; 0x230
 800082e:	6838      	ldr	r0, [r7, #0]
 8000830:	f7ff fcce 	bl	80001d0 <strlen>
 8000834:	4602      	mov	r2, r0
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	6839      	ldr	r1, [r7, #0]
 800083c:	4620      	mov	r0, r4
 800083e:	f006 f896 	bl	800696e <f_write>
 8000842:	4603      	mov	r3, r0
 8000844:	461a      	mov	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
	if(fres == FR_OK) {
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 8000852:	2b00      	cmp	r3, #0
 8000854:	d108      	bne.n	8000868 <_ZN6SDCard11writeToFileEPKc+0x8c>
		myprintf("Wrote %i bytes to '%s'!\r\n", bytesWrote, _nameFile);
 8000856:	68fa      	ldr	r2, [r7, #12]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f203 4361 	addw	r3, r3, #1121	; 0x461
 800085e:	490b      	ldr	r1, [pc, #44]	; (800088c <_ZN6SDCard11writeToFileEPKc+0xb0>)
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff ff13 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
 8000866:	e003      	b.n	8000870 <_ZN6SDCard11writeToFileEPKc+0x94>
	} else {
		myprintf("f_write error (%i)\r\n");
 8000868:	4909      	ldr	r1, [pc, #36]	; (8000890 <_ZN6SDCard11writeToFileEPKc+0xb4>)
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f7ff ff0e 	bl	800068c <_ZN6SDCard8myprintfEPKcz>
	}

	 //Be a tidy kiwi - don't forget to close your file!
	f_close(&fil);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8000876:	4618      	mov	r0, r3
 8000878:	f006 fa6c 	bl	8006d54 <f_close>
}
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	bd90      	pop	{r4, r7, pc}
 8000884:	08007914 	.word	0x08007914
 8000888:	080078c4 	.word	0x080078c4
 800088c:	08007944 	.word	0x08007944
 8000890:	08007960 	.word	0x08007960

08000894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000898:	f000 fab2 	bl	8000e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089c:	f000 f816 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a0:	f000 f8d4 	bl	8000a4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008a4:	f000 f8a2 	bl	80009ec <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80008a8:	f000 f862 	bl	8000970 <MX_SPI1_Init>
  MX_FATFS_Init();
 80008ac:	f003 fa8e 	bl	8003dcc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  mainloop();
 80008b0:	f7ff fe68 	bl	8000584 <mainloop>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b8:	4803      	ldr	r0, [pc, #12]	; (80008c8 <main+0x34>)
 80008ba:	f000 fde9 	bl	8001490 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80008be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008c2:	f000 fb19 	bl	8000ef8 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008c6:	e7f5      	b.n	80008b4 <main+0x20>
 80008c8:	48000400 	.word	0x48000400

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b096      	sub	sp, #88	; 0x58
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	2244      	movs	r2, #68	; 0x44
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f006 fb28 	bl	8006f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	463b      	mov	r3, r7
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008f2:	f000 fdf5 	bl	80014e0 <HAL_PWREx_ControlVoltageScaling>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008fc:	f000 f91c 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000900:	2302      	movs	r3, #2
 8000902:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000904:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000908:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800090a:	2310      	movs	r3, #16
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	2302      	movs	r3, #2
 8000910:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000912:	2302      	movs	r3, #2
 8000914:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000916:	2301      	movs	r3, #1
 8000918:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800091a:	230a      	movs	r3, #10
 800091c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800091e:	2307      	movs	r3, #7
 8000920:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000922:	2302      	movs	r3, #2
 8000924:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000926:	2302      	movs	r3, #2
 8000928:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	4618      	mov	r0, r3
 8000930:	f000 fe2c 	bl	800158c <HAL_RCC_OscConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800093a:	f000 f8fd 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093e:	230f      	movs	r3, #15
 8000940:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000942:	2303      	movs	r3, #3
 8000944:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000952:	463b      	mov	r3, r7
 8000954:	2104      	movs	r1, #4
 8000956:	4618      	mov	r0, r3
 8000958:	f001 f9f4 	bl	8001d44 <HAL_RCC_ClockConfig>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000962:	f000 f8e9 	bl	8000b38 <Error_Handler>
  }
}
 8000966:	bf00      	nop
 8000968:	3758      	adds	r7, #88	; 0x58
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000974:	4b1b      	ldr	r3, [pc, #108]	; (80009e4 <MX_SPI1_Init+0x74>)
 8000976:	4a1c      	ldr	r2, [pc, #112]	; (80009e8 <MX_SPI1_Init+0x78>)
 8000978:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800097a:	4b1a      	ldr	r3, [pc, #104]	; (80009e4 <MX_SPI1_Init+0x74>)
 800097c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000980:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <MX_SPI1_Init+0x74>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000988:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <MX_SPI1_Init+0x74>)
 800098a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800098e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000990:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <MX_SPI1_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <MX_SPI1_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <MX_SPI1_Init+0x74>)
 800099e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80009a4:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009a6:	2230      	movs	r2, #48	; 0x30
 80009a8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009aa:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009b0:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009b6:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009bc:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009be:	2207      	movs	r2, #7
 80009c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009c2:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009ca:	2208      	movs	r2, #8
 80009cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009ce:	4805      	ldr	r0, [pc, #20]	; (80009e4 <MX_SPI1_Init+0x74>)
 80009d0:	f002 f898 	bl	8002b04 <HAL_SPI_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80009da:	f000 f8ad 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200001a4 	.word	0x200001a4
 80009e8:	40013000 	.word	0x40013000

080009ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 80009f2:	4a15      	ldr	r2, [pc, #84]	; (8000a48 <MX_USART2_UART_Init+0x5c>)
 80009f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009f6:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 80009f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009fe:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a04:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a12:	220c      	movs	r2, #12
 8000a14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a16:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a1c:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a22:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a28:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a2e:	4805      	ldr	r0, [pc, #20]	; (8000a44 <MX_USART2_UART_Init+0x58>)
 8000a30:	f002 fc82 	bl	8003338 <HAL_UART_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a3a:	f000 f87d 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000208 	.word	0x20000208
 8000a48:	40004400 	.word	0x40004400

08000a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	; 0x28
 8000a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	60da      	str	r2, [r3, #12]
 8000a60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a62:	4b32      	ldr	r3, [pc, #200]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a66:	4a31      	ldr	r2, [pc, #196]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a68:	f043 0304 	orr.w	r3, r3, #4
 8000a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a7a:	4b2c      	ldr	r3, [pc, #176]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7e:	4a2b      	ldr	r2, [pc, #172]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a86:	4b29      	ldr	r3, [pc, #164]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	4b26      	ldr	r3, [pc, #152]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a96:	4a25      	ldr	r2, [pc, #148]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a9e:	4b23      	ldr	r3, [pc, #140]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aaa:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aae:	4a1f      	ldr	r2, [pc, #124]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000ab0:	f043 0302 	orr.w	r3, r3, #2
 8000ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab6:	4b1d      	ldr	r3, [pc, #116]	; (8000b2c <MX_GPIO_Init+0xe0>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aba:	f003 0302 	and.w	r3, r3, #2
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f44f 5101 	mov.w	r1, #8256	; 0x2040
 8000ac8:	4819      	ldr	r0, [pc, #100]	; (8000b30 <MX_GPIO_Init+0xe4>)
 8000aca:	f000 fcc9 	bl	8001460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ace:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4813      	ldr	r0, [pc, #76]	; (8000b34 <MX_GPIO_Init+0xe8>)
 8000ae6:	f000 fb11 	bl	800110c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SD_CS_Pin;
 8000aea:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	480b      	ldr	r0, [pc, #44]	; (8000b30 <MX_GPIO_Init+0xe4>)
 8000b04:	f000 fb02 	bl	800110c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000b08:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4804      	ldr	r0, [pc, #16]	; (8000b30 <MX_GPIO_Init+0xe4>)
 8000b20:	f000 faf4 	bl	800110c <HAL_GPIO_Init>

}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	; 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	48000400 	.word	0x48000400
 8000b34:	48000800 	.word	0x48000800

08000b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
}
 8000b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <Error_Handler+0x8>
	...

08000b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <HAL_MspInit+0x44>)
 8000b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b4e:	4a0e      	ldr	r2, [pc, #56]	; (8000b88 <HAL_MspInit+0x44>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	6613      	str	r3, [r2, #96]	; 0x60
 8000b56:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <HAL_MspInit+0x44>)
 8000b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <HAL_MspInit+0x44>)
 8000b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b66:	4a08      	ldr	r2, [pc, #32]	; (8000b88 <HAL_MspInit+0x44>)
 8000b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b6c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_MspInit+0x44>)
 8000b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b76:	603b      	str	r3, [r7, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	40021000 	.word	0x40021000

08000b8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08a      	sub	sp, #40	; 0x28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
 8000ba2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a17      	ldr	r2, [pc, #92]	; (8000c08 <HAL_SPI_MspInit+0x7c>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d128      	bne.n	8000c00 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bae:	4b17      	ldr	r3, [pc, #92]	; (8000c0c <HAL_SPI_MspInit+0x80>)
 8000bb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bb2:	4a16      	ldr	r2, [pc, #88]	; (8000c0c <HAL_SPI_MspInit+0x80>)
 8000bb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bb8:	6613      	str	r3, [r2, #96]	; 0x60
 8000bba:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <HAL_SPI_MspInit+0x80>)
 8000bbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <HAL_SPI_MspInit+0x80>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bca:	4a10      	ldr	r2, [pc, #64]	; (8000c0c <HAL_SPI_MspInit+0x80>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <HAL_SPI_MspInit+0x80>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bde:	23e0      	movs	r3, #224	; 0xe0
 8000be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bea:	2303      	movs	r3, #3
 8000bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bee:	2305      	movs	r3, #5
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bfc:	f000 fa86 	bl	800110c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c00:	bf00      	nop
 8000c02:	3728      	adds	r7, #40	; 0x28
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40013000 	.word	0x40013000
 8000c0c:	40021000 	.word	0x40021000

08000c10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b0ac      	sub	sp, #176	; 0xb0
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	2288      	movs	r2, #136	; 0x88
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4618      	mov	r0, r3
 8000c32:	f006 f97d 	bl	8006f30 <memset>
  if(huart->Instance==USART2)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a21      	ldr	r2, [pc, #132]	; (8000cc0 <HAL_UART_MspInit+0xb0>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d13b      	bne.n	8000cb8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c40:	2302      	movs	r3, #2
 8000c42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f001 fa9d 	bl	800218c <HAL_RCCEx_PeriphCLKConfig>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c58:	f7ff ff6e 	bl	8000b38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c5c:	4b19      	ldr	r3, [pc, #100]	; (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c60:	4a18      	ldr	r2, [pc, #96]	; (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c66:	6593      	str	r3, [r2, #88]	; 0x58
 8000c68:	4b16      	ldr	r3, [pc, #88]	; (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c70:	613b      	str	r3, [r7, #16]
 8000c72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c74:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c78:	4a12      	ldr	r2, [pc, #72]	; (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c7a:	f043 0301 	orr.w	r3, r3, #1
 8000c7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c80:	4b10      	ldr	r3, [pc, #64]	; (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c8c:	230c      	movs	r3, #12
 8000c8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000caa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000cae:	4619      	mov	r1, r3
 8000cb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb4:	f000 fa2a 	bl	800110c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000cb8:	bf00      	nop
 8000cba:	37b0      	adds	r7, #176	; 0xb0
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40004400 	.word	0x40004400
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ccc:	e7fe      	b.n	8000ccc <NMI_Handler+0x4>

08000cce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd2:	e7fe      	b.n	8000cd2 <HardFault_Handler+0x4>

08000cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd8:	e7fe      	b.n	8000cd8 <MemManage_Handler+0x4>

08000cda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cde:	e7fe      	b.n	8000cde <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d14:	f000 f8d0 	bl	8000eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d24:	4a14      	ldr	r2, [pc, #80]	; (8000d78 <_sbrk+0x5c>)
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <_sbrk+0x60>)
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d30:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d102      	bne.n	8000d3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <_sbrk+0x64>)
 8000d3a:	4a12      	ldr	r2, [pc, #72]	; (8000d84 <_sbrk+0x68>)
 8000d3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d3e:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <_sbrk+0x64>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4413      	add	r3, r2
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d207      	bcs.n	8000d5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d4c:	f006 f8c6 	bl	8006edc <__errno>
 8000d50:	4603      	mov	r3, r0
 8000d52:	220c      	movs	r2, #12
 8000d54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5a:	e009      	b.n	8000d70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d62:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	4a05      	ldr	r2, [pc, #20]	; (8000d80 <_sbrk+0x64>)
 8000d6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20018000 	.word	0x20018000
 8000d7c:	00000400 	.word	0x00000400
 8000d80:	2000028c 	.word	0x2000028c
 8000d84:	200002f0 	.word	0x200002f0

08000d88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <SystemInit+0x20>)
 8000d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d92:	4a05      	ldr	r2, [pc, #20]	; (8000da8 <SystemInit+0x20>)
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000dac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000de4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000db0:	f7ff ffea 	bl	8000d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db4:	480c      	ldr	r0, [pc, #48]	; (8000de8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000db6:	490d      	ldr	r1, [pc, #52]	; (8000dec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000db8:	4a0d      	ldr	r2, [pc, #52]	; (8000df0 <LoopForever+0xe>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dbc:	e002      	b.n	8000dc4 <LoopCopyDataInit>

08000dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc2:	3304      	adds	r3, #4

08000dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc8:	d3f9      	bcc.n	8000dbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dca:	4a0a      	ldr	r2, [pc, #40]	; (8000df4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dcc:	4c0a      	ldr	r4, [pc, #40]	; (8000df8 <LoopForever+0x16>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd0:	e001      	b.n	8000dd6 <LoopFillZerobss>

08000dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd4:	3204      	adds	r2, #4

08000dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd8:	d3fb      	bcc.n	8000dd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dda:	f006 f885 	bl	8006ee8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dde:	f7ff fd59 	bl	8000894 <main>

08000de2 <LoopForever>:

LoopForever:
    b LoopForever
 8000de2:	e7fe      	b.n	8000de2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000de4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000de8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dec:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000df0:	08007ac8 	.word	0x08007ac8
  ldr r2, =_sbss
 8000df4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000df8:	200002ec 	.word	0x200002ec

08000dfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dfc:	e7fe      	b.n	8000dfc <ADC1_2_IRQHandler>
	...

08000e00 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e06:	2300      	movs	r3, #0
 8000e08:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <HAL_Init+0x3c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <HAL_Init+0x3c>)
 8000e10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e14:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e16:	2003      	movs	r0, #3
 8000e18:	f000 f944 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f000 f80f 	bl	8000e40 <HAL_InitTick>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d002      	beq.n	8000e2e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	71fb      	strb	r3, [r7, #7]
 8000e2c:	e001      	b.n	8000e32 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e2e:	f7ff fe89 	bl	8000b44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e32:	79fb      	ldrb	r3, [r7, #7]
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40022000 	.word	0x40022000

08000e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e4c:	4b17      	ldr	r3, [pc, #92]	; (8000eac <HAL_InitTick+0x6c>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d023      	beq.n	8000e9c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e54:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <HAL_InitTick+0x70>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b14      	ldr	r3, [pc, #80]	; (8000eac <HAL_InitTick+0x6c>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f941 	bl	80010f2 <HAL_SYSTICK_Config>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10f      	bne.n	8000e96 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2b0f      	cmp	r3, #15
 8000e7a:	d809      	bhi.n	8000e90 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	6879      	ldr	r1, [r7, #4]
 8000e80:	f04f 30ff 	mov.w	r0, #4294967295
 8000e84:	f000 f919 	bl	80010ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e88:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <HAL_InitTick+0x74>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	e007      	b.n	8000ea0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	73fb      	strb	r3, [r7, #15]
 8000e94:	e004      	b.n	8000ea0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	73fb      	strb	r3, [r7, #15]
 8000e9a:	e001      	b.n	8000ea0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	20000004 	.word	0x20000004

08000eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_IncTick+0x20>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x24>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4a04      	ldr	r2, [pc, #16]	; (8000edc <HAL_IncTick+0x24>)
 8000eca:	6013      	str	r3, [r2, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000290 	.word	0x20000290

08000ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <HAL_GetTick+0x14>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000290 	.word	0x20000290

08000ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f00:	f7ff ffee 	bl	8000ee0 <HAL_GetTick>
 8000f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f10:	d005      	beq.n	8000f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_Delay+0x44>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	461a      	mov	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f1e:	bf00      	nop
 8000f20:	f7ff ffde 	bl	8000ee0 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d8f7      	bhi.n	8000f20 <HAL_Delay+0x28>
  {
  }
}
 8000f30:	bf00      	nop
 8000f32:	bf00      	nop
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000008 	.word	0x20000008

08000f40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f50:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f72:	4a04      	ldr	r2, [pc, #16]	; (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	60d3      	str	r3, [r2, #12]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f8c:	4b04      	ldr	r3, [pc, #16]	; (8000fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	0a1b      	lsrs	r3, r3, #8
 8000f92:	f003 0307 	and.w	r3, r3, #7
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	db0a      	blt.n	8000fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	490c      	ldr	r1, [pc, #48]	; (8000ff0 <__NVIC_SetPriority+0x4c>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	0112      	lsls	r2, r2, #4
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	440b      	add	r3, r1
 8000fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fcc:	e00a      	b.n	8000fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4908      	ldr	r1, [pc, #32]	; (8000ff4 <__NVIC_SetPriority+0x50>)
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 030f 	and.w	r3, r3, #15
 8000fda:	3b04      	subs	r3, #4
 8000fdc:	0112      	lsls	r2, r2, #4
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	761a      	strb	r2, [r3, #24]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000e100 	.word	0xe000e100
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	; 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f1c3 0307 	rsb	r3, r3, #7
 8001012:	2b04      	cmp	r3, #4
 8001014:	bf28      	it	cs
 8001016:	2304      	movcs	r3, #4
 8001018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3304      	adds	r3, #4
 800101e:	2b06      	cmp	r3, #6
 8001020:	d902      	bls.n	8001028 <NVIC_EncodePriority+0x30>
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3b03      	subs	r3, #3
 8001026:	e000      	b.n	800102a <NVIC_EncodePriority+0x32>
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	f04f 32ff 	mov.w	r2, #4294967295
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43da      	mvns	r2, r3
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	401a      	ands	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001040:	f04f 31ff 	mov.w	r1, #4294967295
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	43d9      	mvns	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	4313      	orrs	r3, r2
         );
}
 8001052:	4618      	mov	r0, r3
 8001054:	3724      	adds	r7, #36	; 0x24
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b01      	subs	r3, #1
 800106c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001070:	d301      	bcc.n	8001076 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001072:	2301      	movs	r3, #1
 8001074:	e00f      	b.n	8001096 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001076:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <SysTick_Config+0x40>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107e:	210f      	movs	r1, #15
 8001080:	f04f 30ff 	mov.w	r0, #4294967295
 8001084:	f7ff ff8e 	bl	8000fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <SysTick_Config+0x40>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108e:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <SysTick_Config+0x40>)
 8001090:	2207      	movs	r2, #7
 8001092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff47 	bl	8000f40 <__NVIC_SetPriorityGrouping>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010cc:	f7ff ff5c 	bl	8000f88 <__NVIC_GetPriorityGrouping>
 80010d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff ff8e 	bl	8000ff8 <NVIC_EncodePriority>
 80010dc:	4602      	mov	r2, r0
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff5d 	bl	8000fa4 <__NVIC_SetPriority>
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff ffb0 	bl	8001060 <SysTick_Config>
 8001100:	4603      	mov	r3, r0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111a:	e17f      	b.n	800141c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	2101      	movs	r1, #1
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	fa01 f303 	lsl.w	r3, r1, r3
 8001128:	4013      	ands	r3, r2
 800112a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b00      	cmp	r3, #0
 8001130:	f000 8171 	beq.w	8001416 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 0303 	and.w	r3, r3, #3
 800113c:	2b01      	cmp	r3, #1
 800113e:	d005      	beq.n	800114c <HAL_GPIO_Init+0x40>
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0303 	and.w	r3, r3, #3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d130      	bne.n	80011ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	2203      	movs	r2, #3
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	68da      	ldr	r2, [r3, #12]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001182:	2201      	movs	r2, #1
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43db      	mvns	r3, r3
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4013      	ands	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	091b      	lsrs	r3, r3, #4
 8001198:	f003 0201 	and.w	r2, r3, #1
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d118      	bne.n	80011ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80011c0:	2201      	movs	r2, #1
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	4013      	ands	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	08db      	lsrs	r3, r3, #3
 80011d6:	f003 0201 	and.w	r2, r3, #1
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b03      	cmp	r3, #3
 80011f6:	d017      	beq.n	8001228 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	2203      	movs	r2, #3
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0303 	and.w	r3, r3, #3
 8001230:	2b02      	cmp	r3, #2
 8001232:	d123      	bne.n	800127c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	08da      	lsrs	r2, r3, #3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3208      	adds	r2, #8
 800123c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	220f      	movs	r2, #15
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	4013      	ands	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4313      	orrs	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	08da      	lsrs	r2, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3208      	adds	r2, #8
 8001276:	6939      	ldr	r1, [r7, #16]
 8001278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2203      	movs	r2, #3
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	4013      	ands	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 0203 	and.w	r2, r3, #3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f000 80ac 	beq.w	8001416 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	4b5f      	ldr	r3, [pc, #380]	; (800143c <HAL_GPIO_Init+0x330>)
 80012c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012c2:	4a5e      	ldr	r2, [pc, #376]	; (800143c <HAL_GPIO_Init+0x330>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6613      	str	r3, [r2, #96]	; 0x60
 80012ca:	4b5c      	ldr	r3, [pc, #368]	; (800143c <HAL_GPIO_Init+0x330>)
 80012cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012d6:	4a5a      	ldr	r2, [pc, #360]	; (8001440 <HAL_GPIO_Init+0x334>)
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	089b      	lsrs	r3, r3, #2
 80012dc:	3302      	adds	r3, #2
 80012de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	f003 0303 	and.w	r3, r3, #3
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	220f      	movs	r2, #15
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001300:	d025      	beq.n	800134e <HAL_GPIO_Init+0x242>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a4f      	ldr	r2, [pc, #316]	; (8001444 <HAL_GPIO_Init+0x338>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d01f      	beq.n	800134a <HAL_GPIO_Init+0x23e>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a4e      	ldr	r2, [pc, #312]	; (8001448 <HAL_GPIO_Init+0x33c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d019      	beq.n	8001346 <HAL_GPIO_Init+0x23a>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a4d      	ldr	r2, [pc, #308]	; (800144c <HAL_GPIO_Init+0x340>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0x236>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a4c      	ldr	r2, [pc, #304]	; (8001450 <HAL_GPIO_Init+0x344>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d00d      	beq.n	800133e <HAL_GPIO_Init+0x232>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a4b      	ldr	r2, [pc, #300]	; (8001454 <HAL_GPIO_Init+0x348>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d007      	beq.n	800133a <HAL_GPIO_Init+0x22e>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a4a      	ldr	r2, [pc, #296]	; (8001458 <HAL_GPIO_Init+0x34c>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d101      	bne.n	8001336 <HAL_GPIO_Init+0x22a>
 8001332:	2306      	movs	r3, #6
 8001334:	e00c      	b.n	8001350 <HAL_GPIO_Init+0x244>
 8001336:	2307      	movs	r3, #7
 8001338:	e00a      	b.n	8001350 <HAL_GPIO_Init+0x244>
 800133a:	2305      	movs	r3, #5
 800133c:	e008      	b.n	8001350 <HAL_GPIO_Init+0x244>
 800133e:	2304      	movs	r3, #4
 8001340:	e006      	b.n	8001350 <HAL_GPIO_Init+0x244>
 8001342:	2303      	movs	r3, #3
 8001344:	e004      	b.n	8001350 <HAL_GPIO_Init+0x244>
 8001346:	2302      	movs	r3, #2
 8001348:	e002      	b.n	8001350 <HAL_GPIO_Init+0x244>
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <HAL_GPIO_Init+0x244>
 800134e:	2300      	movs	r3, #0
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	f002 0203 	and.w	r2, r2, #3
 8001356:	0092      	lsls	r2, r2, #2
 8001358:	4093      	lsls	r3, r2
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001360:	4937      	ldr	r1, [pc, #220]	; (8001440 <HAL_GPIO_Init+0x334>)
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	3302      	adds	r3, #2
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800136e:	4b3b      	ldr	r3, [pc, #236]	; (800145c <HAL_GPIO_Init+0x350>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	43db      	mvns	r3, r3
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4313      	orrs	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001392:	4a32      	ldr	r2, [pc, #200]	; (800145c <HAL_GPIO_Init+0x350>)
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001398:	4b30      	ldr	r3, [pc, #192]	; (800145c <HAL_GPIO_Init+0x350>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4013      	ands	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013bc:	4a27      	ldr	r2, [pc, #156]	; (800145c <HAL_GPIO_Init+0x350>)
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013c2:	4b26      	ldr	r3, [pc, #152]	; (800145c <HAL_GPIO_Init+0x350>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	4013      	ands	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013e6:	4a1d      	ldr	r2, [pc, #116]	; (800145c <HAL_GPIO_Init+0x350>)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	; (800145c <HAL_GPIO_Init+0x350>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	43db      	mvns	r3, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4013      	ands	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	4313      	orrs	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001410:	4a12      	ldr	r2, [pc, #72]	; (800145c <HAL_GPIO_Init+0x350>)
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	3301      	adds	r3, #1
 800141a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	fa22 f303 	lsr.w	r3, r2, r3
 8001426:	2b00      	cmp	r3, #0
 8001428:	f47f ae78 	bne.w	800111c <HAL_GPIO_Init+0x10>
  }
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	371c      	adds	r7, #28
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000
 8001440:	40010000 	.word	0x40010000
 8001444:	48000400 	.word	0x48000400
 8001448:	48000800 	.word	0x48000800
 800144c:	48000c00 	.word	0x48000c00
 8001450:	48001000 	.word	0x48001000
 8001454:	48001400 	.word	0x48001400
 8001458:	48001800 	.word	0x48001800
 800145c:	40010400 	.word	0x40010400

08001460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	807b      	strh	r3, [r7, #2]
 800146c:	4613      	mov	r3, r2
 800146e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001470:	787b      	ldrb	r3, [r7, #1]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001476:	887a      	ldrh	r2, [r7, #2]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800147c:	e002      	b.n	8001484 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800147e:	887a      	ldrh	r2, [r7, #2]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	460b      	mov	r3, r1
 800149a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014a2:	887a      	ldrh	r2, [r7, #2]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4013      	ands	r3, r2
 80014a8:	041a      	lsls	r2, r3, #16
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	43d9      	mvns	r1, r3
 80014ae:	887b      	ldrh	r3, [r7, #2]
 80014b0:	400b      	ands	r3, r1
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	619a      	str	r2, [r3, #24]
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80014c8:	4b04      	ldr	r3, [pc, #16]	; (80014dc <HAL_PWREx_GetVoltageRange+0x18>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40007000 	.word	0x40007000

080014e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014ee:	d130      	bne.n	8001552 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80014f0:	4b23      	ldr	r3, [pc, #140]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014fc:	d038      	beq.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014fe:	4b20      	ldr	r3, [pc, #128]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001506:	4a1e      	ldr	r2, [pc, #120]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001508:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800150c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800150e:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2232      	movs	r2, #50	; 0x32
 8001514:	fb02 f303 	mul.w	r3, r2, r3
 8001518:	4a1b      	ldr	r2, [pc, #108]	; (8001588 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800151a:	fba2 2303 	umull	r2, r3, r2, r3
 800151e:	0c9b      	lsrs	r3, r3, #18
 8001520:	3301      	adds	r3, #1
 8001522:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001524:	e002      	b.n	800152c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3b01      	subs	r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800152c:	4b14      	ldr	r3, [pc, #80]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800152e:	695b      	ldr	r3, [r3, #20]
 8001530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001538:	d102      	bne.n	8001540 <HAL_PWREx_ControlVoltageScaling+0x60>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1f2      	bne.n	8001526 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001542:	695b      	ldr	r3, [r3, #20]
 8001544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800154c:	d110      	bne.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e00f      	b.n	8001572 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001552:	4b0b      	ldr	r3, [pc, #44]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800155a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800155e:	d007      	beq.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001568:	4a05      	ldr	r2, [pc, #20]	; (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800156a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800156e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40007000 	.word	0x40007000
 8001584:	20000000 	.word	0x20000000
 8001588:	431bde83 	.word	0x431bde83

0800158c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e3ca      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800159e:	4b97      	ldr	r3, [pc, #604]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f003 030c 	and.w	r3, r3, #12
 80015a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015a8:	4b94      	ldr	r3, [pc, #592]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0310 	and.w	r3, r3, #16
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f000 80e4 	beq.w	8001788 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d007      	beq.n	80015d6 <HAL_RCC_OscConfig+0x4a>
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	2b0c      	cmp	r3, #12
 80015ca:	f040 808b 	bne.w	80016e4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	f040 8087 	bne.w	80016e4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015d6:	4b89      	ldr	r3, [pc, #548]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d005      	beq.n	80015ee <HAL_RCC_OscConfig+0x62>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e3a2      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1a      	ldr	r2, [r3, #32]
 80015f2:	4b82      	ldr	r3, [pc, #520]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d004      	beq.n	8001608 <HAL_RCC_OscConfig+0x7c>
 80015fe:	4b7f      	ldr	r3, [pc, #508]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001606:	e005      	b.n	8001614 <HAL_RCC_OscConfig+0x88>
 8001608:	4b7c      	ldr	r3, [pc, #496]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800160a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001614:	4293      	cmp	r3, r2
 8001616:	d223      	bcs.n	8001660 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a1b      	ldr	r3, [r3, #32]
 800161c:	4618      	mov	r0, r3
 800161e:	f000 fd55 	bl	80020cc <RCC_SetFlashLatencyFromMSIRange>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e383      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800162c:	4b73      	ldr	r3, [pc, #460]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a72      	ldr	r2, [pc, #456]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001632:	f043 0308 	orr.w	r3, r3, #8
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b70      	ldr	r3, [pc, #448]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a1b      	ldr	r3, [r3, #32]
 8001644:	496d      	ldr	r1, [pc, #436]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001646:	4313      	orrs	r3, r2
 8001648:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800164a:	4b6c      	ldr	r3, [pc, #432]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	4968      	ldr	r1, [pc, #416]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800165a:	4313      	orrs	r3, r2
 800165c:	604b      	str	r3, [r1, #4]
 800165e:	e025      	b.n	80016ac <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001660:	4b66      	ldr	r3, [pc, #408]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a65      	ldr	r2, [pc, #404]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001666:	f043 0308 	orr.w	r3, r3, #8
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	4b63      	ldr	r3, [pc, #396]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	4960      	ldr	r1, [pc, #384]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800167a:	4313      	orrs	r3, r2
 800167c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800167e:	4b5f      	ldr	r3, [pc, #380]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	495b      	ldr	r1, [pc, #364]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d109      	bne.n	80016ac <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fd15 	bl	80020cc <RCC_SetFlashLatencyFromMSIRange>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e343      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016ac:	f000 fc4a 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 80016b0:	4602      	mov	r2, r0
 80016b2:	4b52      	ldr	r3, [pc, #328]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	091b      	lsrs	r3, r3, #4
 80016b8:	f003 030f 	and.w	r3, r3, #15
 80016bc:	4950      	ldr	r1, [pc, #320]	; (8001800 <HAL_RCC_OscConfig+0x274>)
 80016be:	5ccb      	ldrb	r3, [r1, r3]
 80016c0:	f003 031f 	and.w	r3, r3, #31
 80016c4:	fa22 f303 	lsr.w	r3, r2, r3
 80016c8:	4a4e      	ldr	r2, [pc, #312]	; (8001804 <HAL_RCC_OscConfig+0x278>)
 80016ca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016cc:	4b4e      	ldr	r3, [pc, #312]	; (8001808 <HAL_RCC_OscConfig+0x27c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fbb5 	bl	8000e40 <HAL_InitTick>
 80016d6:	4603      	mov	r3, r0
 80016d8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d052      	beq.n	8001786 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	e327      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d032      	beq.n	8001752 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016ec:	4b43      	ldr	r3, [pc, #268]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a42      	ldr	r2, [pc, #264]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fbf2 	bl	8000ee0 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001700:	f7ff fbee 	bl	8000ee0 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e310      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001712:	4b3a      	ldr	r3, [pc, #232]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800171e:	4b37      	ldr	r3, [pc, #220]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a36      	ldr	r2, [pc, #216]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001724:	f043 0308 	orr.w	r3, r3, #8
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	4b34      	ldr	r3, [pc, #208]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	4931      	ldr	r1, [pc, #196]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001738:	4313      	orrs	r3, r2
 800173a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800173c:	4b2f      	ldr	r3, [pc, #188]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	492c      	ldr	r1, [pc, #176]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800174c:	4313      	orrs	r3, r2
 800174e:	604b      	str	r3, [r1, #4]
 8001750:	e01a      	b.n	8001788 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001752:	4b2a      	ldr	r3, [pc, #168]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a29      	ldr	r2, [pc, #164]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 8001758:	f023 0301 	bic.w	r3, r3, #1
 800175c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800175e:	f7ff fbbf 	bl	8000ee0 <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001766:	f7ff fbbb 	bl	8000ee0 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e2dd      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001778:	4b20      	ldr	r3, [pc, #128]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f0      	bne.n	8001766 <HAL_RCC_OscConfig+0x1da>
 8001784:	e000      	b.n	8001788 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001786:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	d074      	beq.n	800187e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	2b08      	cmp	r3, #8
 8001798:	d005      	beq.n	80017a6 <HAL_RCC_OscConfig+0x21a>
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2b0c      	cmp	r3, #12
 800179e:	d10e      	bne.n	80017be <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d10b      	bne.n	80017be <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d064      	beq.n	800187c <HAL_RCC_OscConfig+0x2f0>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d160      	bne.n	800187c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e2ba      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c6:	d106      	bne.n	80017d6 <HAL_RCC_OscConfig+0x24a>
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	e026      	b.n	8001824 <HAL_RCC_OscConfig+0x298>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017de:	d115      	bne.n	800180c <HAL_RCC_OscConfig+0x280>
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a05      	ldr	r2, [pc, #20]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017ea:	6013      	str	r3, [r2, #0]
 80017ec:	4b03      	ldr	r3, [pc, #12]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a02      	ldr	r2, [pc, #8]	; (80017fc <HAL_RCC_OscConfig+0x270>)
 80017f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017f6:	6013      	str	r3, [r2, #0]
 80017f8:	e014      	b.n	8001824 <HAL_RCC_OscConfig+0x298>
 80017fa:	bf00      	nop
 80017fc:	40021000 	.word	0x40021000
 8001800:	080079bc 	.word	0x080079bc
 8001804:	20000000 	.word	0x20000000
 8001808:	20000004 	.word	0x20000004
 800180c:	4ba0      	ldr	r3, [pc, #640]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a9f      	ldr	r2, [pc, #636]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	4b9d      	ldr	r3, [pc, #628]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a9c      	ldr	r2, [pc, #624]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800181e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d013      	beq.n	8001854 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182c:	f7ff fb58 	bl	8000ee0 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fb54 	bl	8000ee0 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	; 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e276      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001846:	4b92      	ldr	r3, [pc, #584]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d0f0      	beq.n	8001834 <HAL_RCC_OscConfig+0x2a8>
 8001852:	e014      	b.n	800187e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001854:	f7ff fb44 	bl	8000ee0 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800185c:	f7ff fb40 	bl	8000ee0 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b64      	cmp	r3, #100	; 0x64
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e262      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800186e:	4b88      	ldr	r3, [pc, #544]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f0      	bne.n	800185c <HAL_RCC_OscConfig+0x2d0>
 800187a:	e000      	b.n	800187e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d060      	beq.n	800194c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b04      	cmp	r3, #4
 800188e:	d005      	beq.n	800189c <HAL_RCC_OscConfig+0x310>
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	2b0c      	cmp	r3, #12
 8001894:	d119      	bne.n	80018ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d116      	bne.n	80018ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800189c:	4b7c      	ldr	r3, [pc, #496]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_OscConfig+0x328>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e23f      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	4b76      	ldr	r3, [pc, #472]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	061b      	lsls	r3, r3, #24
 80018c2:	4973      	ldr	r1, [pc, #460]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018c8:	e040      	b.n	800194c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d023      	beq.n	800191a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d2:	4b6f      	ldr	r3, [pc, #444]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a6e      	ldr	r2, [pc, #440]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018de:	f7ff faff 	bl	8000ee0 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018e6:	f7ff fafb 	bl	8000ee0 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e21d      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018f8:	4b65      	ldr	r3, [pc, #404]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001904:	4b62      	ldr	r3, [pc, #392]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	061b      	lsls	r3, r3, #24
 8001912:	495f      	ldr	r1, [pc, #380]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
 8001918:	e018      	b.n	800194c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800191a:	4b5d      	ldr	r3, [pc, #372]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a5c      	ldr	r2, [pc, #368]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001926:	f7ff fadb 	bl	8000ee0 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800192c:	e008      	b.n	8001940 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800192e:	f7ff fad7 	bl	8000ee0 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e1f9      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001940:	4b53      	ldr	r3, [pc, #332]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1f0      	bne.n	800192e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	2b00      	cmp	r3, #0
 8001956:	d03c      	beq.n	80019d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d01c      	beq.n	800199a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001960:	4b4b      	ldr	r3, [pc, #300]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001966:	4a4a      	ldr	r2, [pc, #296]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001970:	f7ff fab6 	bl	8000ee0 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001978:	f7ff fab2 	bl	8000ee0 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e1d4      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800198a:	4b41      	ldr	r3, [pc, #260]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800198c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d0ef      	beq.n	8001978 <HAL_RCC_OscConfig+0x3ec>
 8001998:	e01b      	b.n	80019d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800199a:	4b3d      	ldr	r3, [pc, #244]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 800199c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019a0:	4a3b      	ldr	r2, [pc, #236]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019a2:	f023 0301 	bic.w	r3, r3, #1
 80019a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019aa:	f7ff fa99 	bl	8000ee0 <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019b0:	e008      	b.n	80019c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b2:	f7ff fa95 	bl	8000ee0 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e1b7      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019c4:	4b32      	ldr	r3, [pc, #200]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1ef      	bne.n	80019b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80a6 	beq.w	8001b2c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019e4:	4b2a      	ldr	r3, [pc, #168]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10d      	bne.n	8001a0c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019f0:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f4:	4a26      	ldr	r2, [pc, #152]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fa:	6593      	str	r3, [r2, #88]	; 0x58
 80019fc:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a0c:	4b21      	ldr	r3, [pc, #132]	; (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d118      	bne.n	8001a4a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a18:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a1d      	ldr	r2, [pc, #116]	; (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a24:	f7ff fa5c 	bl	8000ee0 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a2c:	f7ff fa58 	bl	8000ee0 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e17a      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d108      	bne.n	8001a64 <HAL_RCC_OscConfig+0x4d8>
 8001a52:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a58:	4a0d      	ldr	r2, [pc, #52]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a62:	e029      	b.n	8001ab8 <HAL_RCC_OscConfig+0x52c>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	2b05      	cmp	r3, #5
 8001a6a:	d115      	bne.n	8001a98 <HAL_RCC_OscConfig+0x50c>
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a72:	4a07      	ldr	r2, [pc, #28]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a7c:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a82:	4a03      	ldr	r2, [pc, #12]	; (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a8c:	e014      	b.n	8001ab8 <HAL_RCC_OscConfig+0x52c>
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40007000 	.word	0x40007000
 8001a98:	4b9c      	ldr	r3, [pc, #624]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9e:	4a9b      	ldr	r2, [pc, #620]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001aa0:	f023 0301 	bic.w	r3, r3, #1
 8001aa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001aa8:	4b98      	ldr	r3, [pc, #608]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001aae:	4a97      	ldr	r2, [pc, #604]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
 8001ab4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d016      	beq.n	8001aee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac0:	f7ff fa0e 	bl	8000ee0 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ac6:	e00a      	b.n	8001ade <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac8:	f7ff fa0a 	bl	8000ee0 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e12a      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ade:	4b8b      	ldr	r3, [pc, #556]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0ed      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x53c>
 8001aec:	e015      	b.n	8001b1a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aee:	f7ff f9f7 	bl	8000ee0 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001af4:	e00a      	b.n	8001b0c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af6:	f7ff f9f3 	bl	8000ee0 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e113      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b0c:	4b7f      	ldr	r3, [pc, #508]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1ed      	bne.n	8001af6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b1a:	7ffb      	ldrb	r3, [r7, #31]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b20:	4b7a      	ldr	r3, [pc, #488]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b24:	4a79      	ldr	r2, [pc, #484]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f000 80fe 	beq.w	8001d32 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	f040 80d0 	bne.w	8001ce0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b40:	4b72      	ldr	r3, [pc, #456]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f003 0203 	and.w	r2, r3, #3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d130      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d127      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b70:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d11f      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b80:	2a07      	cmp	r2, #7
 8001b82:	bf14      	ite	ne
 8001b84:	2201      	movne	r2, #1
 8001b86:	2200      	moveq	r2, #0
 8001b88:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d113      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b98:	085b      	lsrs	r3, r3, #1
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d109      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	085b      	lsrs	r3, r3, #1
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d06e      	beq.n	8001c94 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	2b0c      	cmp	r3, #12
 8001bba:	d069      	beq.n	8001c90 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001bbc:	4b53      	ldr	r3, [pc, #332]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d105      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001bc8:	4b50      	ldr	r3, [pc, #320]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0ad      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001bd8:	4b4c      	ldr	r3, [pc, #304]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a4b      	ldr	r2, [pc, #300]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001be2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001be4:	f7ff f97c 	bl	8000ee0 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bec:	f7ff f978 	bl	8000ee0 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e09a      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bfe:	4b43      	ldr	r3, [pc, #268]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c0a:	4b40      	ldr	r3, [pc, #256]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	4b40      	ldr	r3, [pc, #256]	; (8001d10 <HAL_RCC_OscConfig+0x784>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001c1a:	3a01      	subs	r2, #1
 8001c1c:	0112      	lsls	r2, r2, #4
 8001c1e:	4311      	orrs	r1, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c24:	0212      	lsls	r2, r2, #8
 8001c26:	4311      	orrs	r1, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c2c:	0852      	lsrs	r2, r2, #1
 8001c2e:	3a01      	subs	r2, #1
 8001c30:	0552      	lsls	r2, r2, #21
 8001c32:	4311      	orrs	r1, r2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c38:	0852      	lsrs	r2, r2, #1
 8001c3a:	3a01      	subs	r2, #1
 8001c3c:	0652      	lsls	r2, r2, #25
 8001c3e:	4311      	orrs	r1, r2
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c44:	0912      	lsrs	r2, r2, #4
 8001c46:	0452      	lsls	r2, r2, #17
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	4930      	ldr	r1, [pc, #192]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c50:	4b2e      	ldr	r3, [pc, #184]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a2d      	ldr	r2, [pc, #180]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c5a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c5c:	4b2b      	ldr	r3, [pc, #172]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	4a2a      	ldr	r2, [pc, #168]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c66:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c68:	f7ff f93a 	bl	8000ee0 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff f936 	bl	8000ee0 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e058      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c82:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0f0      	beq.n	8001c70 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c8e:	e050      	b.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e04f      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c94:	4b1d      	ldr	r3, [pc, #116]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d148      	bne.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a19      	ldr	r2, [pc, #100]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001caa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cac:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4a16      	ldr	r2, [pc, #88]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cb6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001cb8:	f7ff f912 	bl	8000ee0 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc0:	f7ff f90e 	bl	8000ee0 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e030      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x734>
 8001cde:	e028      	b.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d023      	beq.n	8001d2e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a08      	ldr	r2, [pc, #32]	; (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	f7ff f8f5 	bl	8000ee0 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cf8:	e00c      	b.n	8001d14 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfa:	f7ff f8f1 	bl	8000ee0 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d905      	bls.n	8001d14 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e013      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d14:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_RCC_OscConfig+0x7b0>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1ec      	bne.n	8001cfa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <HAL_RCC_OscConfig+0x7b0>)
 8001d22:	68da      	ldr	r2, [r3, #12]
 8001d24:	4905      	ldr	r1, [pc, #20]	; (8001d3c <HAL_RCC_OscConfig+0x7b0>)
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <HAL_RCC_OscConfig+0x7b4>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	60cb      	str	r3, [r1, #12]
 8001d2c:	e001      	b.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3720      	adds	r7, #32
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	feeefffc 	.word	0xfeeefffc

08001d44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e0e7      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d58:	4b75      	ldr	r3, [pc, #468]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0307 	and.w	r3, r3, #7
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d910      	bls.n	8001d88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d66:	4b72      	ldr	r3, [pc, #456]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f023 0207 	bic.w	r2, r3, #7
 8001d6e:	4970      	ldr	r1, [pc, #448]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d76:	4b6e      	ldr	r3, [pc, #440]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d001      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0cf      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d010      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	4b66      	ldr	r3, [pc, #408]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d908      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da4:	4b63      	ldr	r3, [pc, #396]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	4960      	ldr	r1, [pc, #384]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d04c      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d107      	bne.n	8001dda <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dca:	4b5a      	ldr	r3, [pc, #360]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d121      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e0a6      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d107      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001de2:	4b54      	ldr	r3, [pc, #336]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d115      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e09a      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d107      	bne.n	8001e0a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dfa:	4b4e      	ldr	r3, [pc, #312]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e08e      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e0a:	4b4a      	ldr	r3, [pc, #296]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e086      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e1a:	4b46      	ldr	r3, [pc, #280]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f023 0203 	bic.w	r2, r3, #3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	4943      	ldr	r1, [pc, #268]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e2c:	f7ff f858 	bl	8000ee0 <HAL_GetTick>
 8001e30:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e32:	e00a      	b.n	8001e4a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e34:	f7ff f854 	bl	8000ee0 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e06e      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4a:	4b3a      	ldr	r3, [pc, #232]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 020c 	and.w	r2, r3, #12
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d1eb      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d010      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	4b31      	ldr	r3, [pc, #196]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d208      	bcs.n	8001e8a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e78:	4b2e      	ldr	r3, [pc, #184]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	492b      	ldr	r1, [pc, #172]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e8a:	4b29      	ldr	r3, [pc, #164]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d210      	bcs.n	8001eba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e98:	4b25      	ldr	r3, [pc, #148]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 0207 	bic.w	r2, r3, #7
 8001ea0:	4923      	ldr	r1, [pc, #140]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea8:	4b21      	ldr	r3, [pc, #132]	; (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d001      	beq.n	8001eba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e036      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d008      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec6:	4b1b      	ldr	r3, [pc, #108]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	4918      	ldr	r1, [pc, #96]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d009      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ee4:	4b13      	ldr	r3, [pc, #76]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4910      	ldr	r1, [pc, #64]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ef8:	f000 f824 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 8001efc:	4602      	mov	r2, r0
 8001efe:	4b0d      	ldr	r3, [pc, #52]	; (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	091b      	lsrs	r3, r3, #4
 8001f04:	f003 030f 	and.w	r3, r3, #15
 8001f08:	490b      	ldr	r1, [pc, #44]	; (8001f38 <HAL_RCC_ClockConfig+0x1f4>)
 8001f0a:	5ccb      	ldrb	r3, [r1, r3]
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
 8001f14:	4a09      	ldr	r2, [pc, #36]	; (8001f3c <HAL_RCC_ClockConfig+0x1f8>)
 8001f16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f18:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <HAL_RCC_ClockConfig+0x1fc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe ff8f 	bl	8000e40 <HAL_InitTick>
 8001f22:	4603      	mov	r3, r0
 8001f24:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f26:	7afb      	ldrb	r3, [r7, #11]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40022000 	.word	0x40022000
 8001f34:	40021000 	.word	0x40021000
 8001f38:	080079bc 	.word	0x080079bc
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000004 	.word	0x20000004

08001f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	; 0x24
 8001f48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f52:	4b3e      	ldr	r3, [pc, #248]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f5c:	4b3b      	ldr	r3, [pc, #236]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0x34>
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	2b0c      	cmp	r3, #12
 8001f70:	d121      	bne.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d11e      	bne.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f78:	4b34      	ldr	r3, [pc, #208]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d107      	bne.n	8001f94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f84:	4b31      	ldr	r3, [pc, #196]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f8a:	0a1b      	lsrs	r3, r3, #8
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	e005      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f94:	4b2d      	ldr	r3, [pc, #180]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	091b      	lsrs	r3, r3, #4
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fa0:	4a2b      	ldr	r2, [pc, #172]	; (8002050 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10d      	bne.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fb4:	e00a      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d102      	bne.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fbc:	4b25      	ldr	r3, [pc, #148]	; (8002054 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	e004      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fc8:	4b23      	ldr	r3, [pc, #140]	; (8002058 <HAL_RCC_GetSysClockFreq+0x114>)
 8001fca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d134      	bne.n	800203c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fd2:	4b1e      	ldr	r3, [pc, #120]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d003      	beq.n	8001fea <HAL_RCC_GetSysClockFreq+0xa6>
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	d003      	beq.n	8001ff0 <HAL_RCC_GetSysClockFreq+0xac>
 8001fe8:	e005      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001fea:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fec:	617b      	str	r3, [r7, #20]
      break;
 8001fee:	e005      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ff0:	4b19      	ldr	r3, [pc, #100]	; (8002058 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ff2:	617b      	str	r3, [r7, #20]
      break;
 8001ff4:	e002      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	617b      	str	r3, [r7, #20]
      break;
 8001ffa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	3301      	adds	r3, #1
 8002008:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800200a:	4b10      	ldr	r3, [pc, #64]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	0a1b      	lsrs	r3, r3, #8
 8002010:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	fb03 f202 	mul.w	r2, r3, r2
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	0e5b      	lsrs	r3, r3, #25
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	3301      	adds	r3, #1
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	fbb2 f3f3 	udiv	r3, r2, r3
 800203a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800203c:	69bb      	ldr	r3, [r7, #24]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	; 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	080079d4 	.word	0x080079d4
 8002054:	00f42400 	.word	0x00f42400
 8002058:	007a1200 	.word	0x007a1200

0800205c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002060:	4b03      	ldr	r3, [pc, #12]	; (8002070 <HAL_RCC_GetHCLKFreq+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000000 	.word	0x20000000

08002074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002078:	f7ff fff0 	bl	800205c <HAL_RCC_GetHCLKFreq>
 800207c:	4602      	mov	r2, r0
 800207e:	4b06      	ldr	r3, [pc, #24]	; (8002098 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	0a1b      	lsrs	r3, r3, #8
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	4904      	ldr	r1, [pc, #16]	; (800209c <HAL_RCC_GetPCLK1Freq+0x28>)
 800208a:	5ccb      	ldrb	r3, [r1, r3]
 800208c:	f003 031f 	and.w	r3, r3, #31
 8002090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002094:	4618      	mov	r0, r3
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40021000 	.word	0x40021000
 800209c:	080079cc 	.word	0x080079cc

080020a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020a4:	f7ff ffda 	bl	800205c <HAL_RCC_GetHCLKFreq>
 80020a8:	4602      	mov	r2, r0
 80020aa:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	0adb      	lsrs	r3, r3, #11
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	4904      	ldr	r1, [pc, #16]	; (80020c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020b6:	5ccb      	ldrb	r3, [r1, r3]
 80020b8:	f003 031f 	and.w	r3, r3, #31
 80020bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40021000 	.word	0x40021000
 80020c8:	080079cc 	.word	0x080079cc

080020cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80020d4:	2300      	movs	r3, #0
 80020d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80020d8:	4b2a      	ldr	r3, [pc, #168]	; (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80020e4:	f7ff f9ee 	bl	80014c4 <HAL_PWREx_GetVoltageRange>
 80020e8:	6178      	str	r0, [r7, #20]
 80020ea:	e014      	b.n	8002116 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020ec:	4b25      	ldr	r3, [pc, #148]	; (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f0:	4a24      	ldr	r2, [pc, #144]	; (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020f6:	6593      	str	r3, [r2, #88]	; 0x58
 80020f8:	4b22      	ldr	r3, [pc, #136]	; (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002104:	f7ff f9de 	bl	80014c4 <HAL_PWREx_GetVoltageRange>
 8002108:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800210a:	4b1e      	ldr	r3, [pc, #120]	; (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800210c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210e:	4a1d      	ldr	r2, [pc, #116]	; (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002114:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800211c:	d10b      	bne.n	8002136 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b80      	cmp	r3, #128	; 0x80
 8002122:	d919      	bls.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2ba0      	cmp	r3, #160	; 0xa0
 8002128:	d902      	bls.n	8002130 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800212a:	2302      	movs	r3, #2
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	e013      	b.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002130:	2301      	movs	r3, #1
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	e010      	b.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b80      	cmp	r3, #128	; 0x80
 800213a:	d902      	bls.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800213c:	2303      	movs	r3, #3
 800213e:	613b      	str	r3, [r7, #16]
 8002140:	e00a      	b.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b80      	cmp	r3, #128	; 0x80
 8002146:	d102      	bne.n	800214e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002148:	2302      	movs	r3, #2
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	e004      	b.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b70      	cmp	r3, #112	; 0x70
 8002152:	d101      	bne.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002154:	2301      	movs	r3, #1
 8002156:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f023 0207 	bic.w	r2, r3, #7
 8002160:	4909      	ldr	r1, [pc, #36]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	4313      	orrs	r3, r2
 8002166:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002168:	4b07      	ldr	r3, [pc, #28]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	429a      	cmp	r2, r3
 8002174:	d001      	beq.n	800217a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	40022000 	.word	0x40022000

0800218c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002194:	2300      	movs	r3, #0
 8002196:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002198:	2300      	movs	r3, #0
 800219a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d041      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80021b0:	d02a      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80021b2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80021b6:	d824      	bhi.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80021b8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80021bc:	d008      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80021be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80021c2:	d81e      	bhi.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00a      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x52>
 80021c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021cc:	d010      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80021ce:	e018      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021d0:	4b86      	ldr	r3, [pc, #536]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	4a85      	ldr	r2, [pc, #532]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021da:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021dc:	e015      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3304      	adds	r3, #4
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fabb 	bl	8002760 <RCCEx_PLLSAI1_Config>
 80021ea:	4603      	mov	r3, r0
 80021ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021ee:	e00c      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3320      	adds	r3, #32
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 fba6 	bl	8002948 <RCCEx_PLLSAI2_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002200:	e003      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	74fb      	strb	r3, [r7, #19]
      break;
 8002206:	e000      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10b      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002210:	4b76      	ldr	r3, [pc, #472]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002216:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800221e:	4973      	ldr	r1, [pc, #460]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002226:	e001      	b.n	800222c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d041      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800223c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002240:	d02a      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002242:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002246:	d824      	bhi.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002248:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800224c:	d008      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800224e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002252:	d81e      	bhi.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00a      	beq.n	800226e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800225c:	d010      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800225e:	e018      	b.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002260:	4b62      	ldr	r3, [pc, #392]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	4a61      	ldr	r2, [pc, #388]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002266:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800226c:	e015      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	3304      	adds	r3, #4
 8002272:	2100      	movs	r1, #0
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fa73 	bl	8002760 <RCCEx_PLLSAI1_Config>
 800227a:	4603      	mov	r3, r0
 800227c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800227e:	e00c      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3320      	adds	r3, #32
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f000 fb5e 	bl	8002948 <RCCEx_PLLSAI2_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002290:	e003      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	74fb      	strb	r3, [r7, #19]
      break;
 8002296:	e000      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002298:	bf00      	nop
    }

    if(ret == HAL_OK)
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10b      	bne.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80022a0:	4b52      	ldr	r3, [pc, #328]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022ae:	494f      	ldr	r1, [pc, #316]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80022b6:	e001      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022b8:	7cfb      	ldrb	r3, [r7, #19]
 80022ba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 80a0 	beq.w	800240a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022ca:	2300      	movs	r3, #0
 80022cc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022ce:	4b47      	ldr	r3, [pc, #284]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x152>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80022de:	2300      	movs	r3, #0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00d      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e4:	4b41      	ldr	r3, [pc, #260]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e8:	4a40      	ldr	r2, [pc, #256]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ee:	6593      	str	r3, [r2, #88]	; 0x58
 80022f0:	4b3e      	ldr	r3, [pc, #248]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022fc:	2301      	movs	r3, #1
 80022fe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002300:	4b3b      	ldr	r3, [pc, #236]	; (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a3a      	ldr	r2, [pc, #232]	; (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800230c:	f7fe fde8 	bl	8000ee0 <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002312:	e009      	b.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002314:	f7fe fde4 	bl	8000ee0 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d902      	bls.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	74fb      	strb	r3, [r7, #19]
        break;
 8002326:	e005      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002328:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0ef      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002334:	7cfb      	ldrb	r3, [r7, #19]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d15c      	bne.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800233a:	4b2c      	ldr	r3, [pc, #176]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800233c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002340:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002344:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01f      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	429a      	cmp	r2, r3
 8002356:	d019      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002358:	4b24      	ldr	r3, [pc, #144]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800235a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002362:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002364:	4b21      	ldr	r3, [pc, #132]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800236a:	4a20      	ldr	r2, [pc, #128]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800236c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002370:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002374:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237a:	4a1c      	ldr	r2, [pc, #112]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800237c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002380:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002384:	4a19      	ldr	r2, [pc, #100]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b00      	cmp	r3, #0
 8002394:	d016      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002396:	f7fe fda3 	bl	8000ee0 <HAL_GetTick>
 800239a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800239c:	e00b      	b.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239e:	f7fe fd9f 	bl	8000ee0 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d902      	bls.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	74fb      	strb	r3, [r7, #19]
            break;
 80023b4:	e006      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023b6:	4b0d      	ldr	r3, [pc, #52]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0ec      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80023c4:	7cfb      	ldrb	r3, [r7, #19]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10c      	bne.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023ca:	4b08      	ldr	r3, [pc, #32]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023da:	4904      	ldr	r1, [pc, #16]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023dc:	4313      	orrs	r3, r2
 80023de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80023e2:	e009      	b.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023e4:	7cfb      	ldrb	r3, [r7, #19]
 80023e6:	74bb      	strb	r3, [r7, #18]
 80023e8:	e006      	b.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80023ea:	bf00      	nop
 80023ec:	40021000 	.word	0x40021000
 80023f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f4:	7cfb      	ldrb	r3, [r7, #19]
 80023f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023f8:	7c7b      	ldrb	r3, [r7, #17]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d105      	bne.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fe:	4b9e      	ldr	r3, [pc, #632]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002402:	4a9d      	ldr	r2, [pc, #628]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002408:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00a      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002416:	4b98      	ldr	r3, [pc, #608]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241c:	f023 0203 	bic.w	r2, r3, #3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002424:	4994      	ldr	r1, [pc, #592]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002426:	4313      	orrs	r3, r2
 8002428:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d00a      	beq.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002438:	4b8f      	ldr	r3, [pc, #572]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800243a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243e:	f023 020c 	bic.w	r2, r3, #12
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002446:	498c      	ldr	r1, [pc, #560]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002448:	4313      	orrs	r3, r2
 800244a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0304 	and.w	r3, r3, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00a      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800245a:	4b87      	ldr	r3, [pc, #540]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800245c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002460:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	4983      	ldr	r1, [pc, #524]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246a:	4313      	orrs	r3, r2
 800246c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00a      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800247c:	4b7e      	ldr	r3, [pc, #504]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002482:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	497b      	ldr	r1, [pc, #492]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248c:	4313      	orrs	r3, r2
 800248e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0310 	and.w	r3, r3, #16
 800249a:	2b00      	cmp	r3, #0
 800249c:	d00a      	beq.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800249e:	4b76      	ldr	r3, [pc, #472]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ac:	4972      	ldr	r1, [pc, #456]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0320 	and.w	r3, r3, #32
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00a      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80024c0:	4b6d      	ldr	r3, [pc, #436]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ce:	496a      	ldr	r1, [pc, #424]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00a      	beq.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024e2:	4b65      	ldr	r3, [pc, #404]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024f0:	4961      	ldr	r1, [pc, #388]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00a      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002504:	4b5c      	ldr	r3, [pc, #368]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002512:	4959      	ldr	r1, [pc, #356]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002514:	4313      	orrs	r3, r2
 8002516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00a      	beq.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002526:	4b54      	ldr	r3, [pc, #336]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002534:	4950      	ldr	r1, [pc, #320]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002536:	4313      	orrs	r3, r2
 8002538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00a      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002548:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002556:	4948      	ldr	r1, [pc, #288]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002558:	4313      	orrs	r3, r2
 800255a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00a      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800256a:	4b43      	ldr	r3, [pc, #268]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800256c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002570:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	493f      	ldr	r1, [pc, #252]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257a:	4313      	orrs	r3, r2
 800257c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d028      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800258c:	4b3a      	ldr	r3, [pc, #232]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800258e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002592:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800259a:	4937      	ldr	r1, [pc, #220]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259c:	4313      	orrs	r3, r2
 800259e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025aa:	d106      	bne.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025ac:	4b32      	ldr	r3, [pc, #200]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a31      	ldr	r2, [pc, #196]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025b6:	60d3      	str	r3, [r2, #12]
 80025b8:	e011      	b.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025c2:	d10c      	bne.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3304      	adds	r3, #4
 80025c8:	2101      	movs	r1, #1
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 f8c8 	bl	8002760 <RCCEx_PLLSAI1_Config>
 80025d0:	4603      	mov	r3, r0
 80025d2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80025d4:	7cfb      	ldrb	r3, [r7, #19]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80025da:	7cfb      	ldrb	r3, [r7, #19]
 80025dc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d028      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025ea:	4b23      	ldr	r3, [pc, #140]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f8:	491f      	ldr	r1, [pc, #124]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002604:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002608:	d106      	bne.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800260a:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	4a1a      	ldr	r2, [pc, #104]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002610:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002614:	60d3      	str	r3, [r2, #12]
 8002616:	e011      	b.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800261c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002620:	d10c      	bne.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	3304      	adds	r3, #4
 8002626:	2101      	movs	r1, #1
 8002628:	4618      	mov	r0, r3
 800262a:	f000 f899 	bl	8002760 <RCCEx_PLLSAI1_Config>
 800262e:	4603      	mov	r3, r0
 8002630:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002632:	7cfb      	ldrb	r3, [r7, #19]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002638:	7cfb      	ldrb	r3, [r7, #19]
 800263a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d02b      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800264a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002656:	4908      	ldr	r1, [pc, #32]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002658:	4313      	orrs	r3, r2
 800265a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002662:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002666:	d109      	bne.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002668:	4b03      	ldr	r3, [pc, #12]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	4a02      	ldr	r2, [pc, #8]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800266e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002672:	60d3      	str	r3, [r2, #12]
 8002674:	e014      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002680:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002684:	d10c      	bne.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3304      	adds	r3, #4
 800268a:	2101      	movs	r1, #1
 800268c:	4618      	mov	r0, r3
 800268e:	f000 f867 	bl	8002760 <RCCEx_PLLSAI1_Config>
 8002692:	4603      	mov	r3, r0
 8002694:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002696:	7cfb      	ldrb	r3, [r7, #19]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800269c:	7cfb      	ldrb	r3, [r7, #19]
 800269e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d02f      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026ac:	4b2b      	ldr	r3, [pc, #172]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026ba:	4928      	ldr	r1, [pc, #160]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026ca:	d10d      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3304      	adds	r3, #4
 80026d0:	2102      	movs	r1, #2
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 f844 	bl	8002760 <RCCEx_PLLSAI1_Config>
 80026d8:	4603      	mov	r3, r0
 80026da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026dc:	7cfb      	ldrb	r3, [r7, #19]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d014      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026e2:	7cfb      	ldrb	r3, [r7, #19]
 80026e4:	74bb      	strb	r3, [r7, #18]
 80026e6:	e011      	b.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026f0:	d10c      	bne.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3320      	adds	r3, #32
 80026f6:	2102      	movs	r1, #2
 80026f8:	4618      	mov	r0, r3
 80026fa:	f000 f925 	bl	8002948 <RCCEx_PLLSAI2_Config>
 80026fe:	4603      	mov	r3, r0
 8002700:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002702:	7cfb      	ldrb	r3, [r7, #19]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002708:	7cfb      	ldrb	r3, [r7, #19]
 800270a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00a      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002718:	4b10      	ldr	r3, [pc, #64]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800271a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002726:	490d      	ldr	r1, [pc, #52]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00b      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800273a:	4b08      	ldr	r3, [pc, #32]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800273c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002740:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800274a:	4904      	ldr	r1, [pc, #16]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002752:	7cbb      	ldrb	r3, [r7, #18]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40021000 	.word	0x40021000

08002760 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800276e:	4b75      	ldr	r3, [pc, #468]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d018      	beq.n	80027ac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800277a:	4b72      	ldr	r3, [pc, #456]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f003 0203 	and.w	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	429a      	cmp	r2, r3
 8002788:	d10d      	bne.n	80027a6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
       ||
 800278e:	2b00      	cmp	r3, #0
 8002790:	d009      	beq.n	80027a6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002792:	4b6c      	ldr	r3, [pc, #432]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	091b      	lsrs	r3, r3, #4
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
       ||
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d047      	beq.n	8002836 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	73fb      	strb	r3, [r7, #15]
 80027aa:	e044      	b.n	8002836 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d018      	beq.n	80027e6 <RCCEx_PLLSAI1_Config+0x86>
 80027b4:	2b03      	cmp	r3, #3
 80027b6:	d825      	bhi.n	8002804 <RCCEx_PLLSAI1_Config+0xa4>
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d002      	beq.n	80027c2 <RCCEx_PLLSAI1_Config+0x62>
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d009      	beq.n	80027d4 <RCCEx_PLLSAI1_Config+0x74>
 80027c0:	e020      	b.n	8002804 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80027c2:	4b60      	ldr	r3, [pc, #384]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d11d      	bne.n	800280a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027d2:	e01a      	b.n	800280a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027d4:	4b5b      	ldr	r3, [pc, #364]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d116      	bne.n	800280e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027e4:	e013      	b.n	800280e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027e6:	4b57      	ldr	r3, [pc, #348]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10f      	bne.n	8002812 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027f2:	4b54      	ldr	r3, [pc, #336]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d109      	bne.n	8002812 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002802:	e006      	b.n	8002812 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
      break;
 8002808:	e004      	b.n	8002814 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800280a:	bf00      	nop
 800280c:	e002      	b.n	8002814 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800280e:	bf00      	nop
 8002810:	e000      	b.n	8002814 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002812:	bf00      	nop
    }

    if(status == HAL_OK)
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10d      	bne.n	8002836 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800281a:	4b4a      	ldr	r3, [pc, #296]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6819      	ldr	r1, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	3b01      	subs	r3, #1
 800282c:	011b      	lsls	r3, r3, #4
 800282e:	430b      	orrs	r3, r1
 8002830:	4944      	ldr	r1, [pc, #272]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002832:	4313      	orrs	r3, r2
 8002834:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002836:	7bfb      	ldrb	r3, [r7, #15]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d17d      	bne.n	8002938 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800283c:	4b41      	ldr	r3, [pc, #260]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a40      	ldr	r2, [pc, #256]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002842:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002846:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002848:	f7fe fb4a 	bl	8000ee0 <HAL_GetTick>
 800284c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800284e:	e009      	b.n	8002864 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002850:	f7fe fb46 	bl	8000ee0 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d902      	bls.n	8002864 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	73fb      	strb	r3, [r7, #15]
        break;
 8002862:	e005      	b.n	8002870 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002864:	4b37      	ldr	r3, [pc, #220]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1ef      	bne.n	8002850 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d160      	bne.n	8002938 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d111      	bne.n	80028a0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800287c:	4b31      	ldr	r3, [pc, #196]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002884:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	6892      	ldr	r2, [r2, #8]
 800288c:	0211      	lsls	r1, r2, #8
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	68d2      	ldr	r2, [r2, #12]
 8002892:	0912      	lsrs	r2, r2, #4
 8002894:	0452      	lsls	r2, r2, #17
 8002896:	430a      	orrs	r2, r1
 8002898:	492a      	ldr	r1, [pc, #168]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800289a:	4313      	orrs	r3, r2
 800289c:	610b      	str	r3, [r1, #16]
 800289e:	e027      	b.n	80028f0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d112      	bne.n	80028cc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028a6:	4b27      	ldr	r3, [pc, #156]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80028ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6892      	ldr	r2, [r2, #8]
 80028b6:	0211      	lsls	r1, r2, #8
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6912      	ldr	r2, [r2, #16]
 80028bc:	0852      	lsrs	r2, r2, #1
 80028be:	3a01      	subs	r2, #1
 80028c0:	0552      	lsls	r2, r2, #21
 80028c2:	430a      	orrs	r2, r1
 80028c4:	491f      	ldr	r1, [pc, #124]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	610b      	str	r3, [r1, #16]
 80028ca:	e011      	b.n	80028f0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028cc:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80028d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6892      	ldr	r2, [r2, #8]
 80028dc:	0211      	lsls	r1, r2, #8
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6952      	ldr	r2, [r2, #20]
 80028e2:	0852      	lsrs	r2, r2, #1
 80028e4:	3a01      	subs	r2, #1
 80028e6:	0652      	lsls	r2, r2, #25
 80028e8:	430a      	orrs	r2, r1
 80028ea:	4916      	ldr	r1, [pc, #88]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80028f0:	4b14      	ldr	r3, [pc, #80]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a13      	ldr	r2, [pc, #76]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80028fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fc:	f7fe faf0 	bl	8000ee0 <HAL_GetTick>
 8002900:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002902:	e009      	b.n	8002918 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002904:	f7fe faec 	bl	8000ee0 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d902      	bls.n	8002918 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	73fb      	strb	r3, [r7, #15]
          break;
 8002916:	e005      	b.n	8002924 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002918:	4b0a      	ldr	r3, [pc, #40]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0ef      	beq.n	8002904 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d106      	bne.n	8002938 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800292a:	4b06      	ldr	r3, [pc, #24]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 800292c:	691a      	ldr	r2, [r3, #16]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	4904      	ldr	r1, [pc, #16]	; (8002944 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002934:	4313      	orrs	r3, r2
 8002936:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002938:	7bfb      	ldrb	r3, [r7, #15]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40021000 	.word	0x40021000

08002948 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002956:	4b6a      	ldr	r3, [pc, #424]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	f003 0303 	and.w	r3, r3, #3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d018      	beq.n	8002994 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002962:	4b67      	ldr	r3, [pc, #412]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f003 0203 	and.w	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	429a      	cmp	r2, r3
 8002970:	d10d      	bne.n	800298e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
       ||
 8002976:	2b00      	cmp	r3, #0
 8002978:	d009      	beq.n	800298e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800297a:	4b61      	ldr	r3, [pc, #388]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	091b      	lsrs	r3, r3, #4
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
       ||
 800298a:	429a      	cmp	r2, r3
 800298c:	d047      	beq.n	8002a1e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	73fb      	strb	r3, [r7, #15]
 8002992:	e044      	b.n	8002a1e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d018      	beq.n	80029ce <RCCEx_PLLSAI2_Config+0x86>
 800299c:	2b03      	cmp	r3, #3
 800299e:	d825      	bhi.n	80029ec <RCCEx_PLLSAI2_Config+0xa4>
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d002      	beq.n	80029aa <RCCEx_PLLSAI2_Config+0x62>
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d009      	beq.n	80029bc <RCCEx_PLLSAI2_Config+0x74>
 80029a8:	e020      	b.n	80029ec <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029aa:	4b55      	ldr	r3, [pc, #340]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d11d      	bne.n	80029f2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029ba:	e01a      	b.n	80029f2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80029bc:	4b50      	ldr	r3, [pc, #320]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d116      	bne.n	80029f6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029cc:	e013      	b.n	80029f6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029ce:	4b4c      	ldr	r3, [pc, #304]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10f      	bne.n	80029fa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029da:	4b49      	ldr	r3, [pc, #292]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d109      	bne.n	80029fa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029ea:	e006      	b.n	80029fa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	73fb      	strb	r3, [r7, #15]
      break;
 80029f0:	e004      	b.n	80029fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029f2:	bf00      	nop
 80029f4:	e002      	b.n	80029fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029f6:	bf00      	nop
 80029f8:	e000      	b.n	80029fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10d      	bne.n	8002a1e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a02:	4b3f      	ldr	r3, [pc, #252]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6819      	ldr	r1, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	430b      	orrs	r3, r1
 8002a18:	4939      	ldr	r1, [pc, #228]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d167      	bne.n	8002af4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a24:	4b36      	ldr	r3, [pc, #216]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a35      	ldr	r2, [pc, #212]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a30:	f7fe fa56 	bl	8000ee0 <HAL_GetTick>
 8002a34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a36:	e009      	b.n	8002a4c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a38:	f7fe fa52 	bl	8000ee0 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d902      	bls.n	8002a4c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	73fb      	strb	r3, [r7, #15]
        break;
 8002a4a:	e005      	b.n	8002a58 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a4c:	4b2c      	ldr	r3, [pc, #176]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1ef      	bne.n	8002a38 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d14a      	bne.n	8002af4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d111      	bne.n	8002a88 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a64:	4b26      	ldr	r3, [pc, #152]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6892      	ldr	r2, [r2, #8]
 8002a74:	0211      	lsls	r1, r2, #8
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	68d2      	ldr	r2, [r2, #12]
 8002a7a:	0912      	lsrs	r2, r2, #4
 8002a7c:	0452      	lsls	r2, r2, #17
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	491f      	ldr	r1, [pc, #124]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	614b      	str	r3, [r1, #20]
 8002a86:	e011      	b.n	8002aac <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a88:	4b1d      	ldr	r3, [pc, #116]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a90:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	6892      	ldr	r2, [r2, #8]
 8002a98:	0211      	lsls	r1, r2, #8
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6912      	ldr	r2, [r2, #16]
 8002a9e:	0852      	lsrs	r2, r2, #1
 8002aa0:	3a01      	subs	r2, #1
 8002aa2:	0652      	lsls	r2, r2, #25
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	4916      	ldr	r1, [pc, #88]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002aac:	4b14      	ldr	r3, [pc, #80]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a13      	ldr	r2, [pc, #76]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab8:	f7fe fa12 	bl	8000ee0 <HAL_GetTick>
 8002abc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002abe:	e009      	b.n	8002ad4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ac0:	f7fe fa0e 	bl	8000ee0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d902      	bls.n	8002ad4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	73fb      	strb	r3, [r7, #15]
          break;
 8002ad2:	e005      	b.n	8002ae0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ad4:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0ef      	beq.n	8002ac0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d106      	bne.n	8002af4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ae8:	695a      	ldr	r2, [r3, #20]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	4904      	ldr	r1, [pc, #16]	; (8002b00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40021000 	.word	0x40021000

08002b04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e095      	b.n	8002c42 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d108      	bne.n	8002b30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b26:	d009      	beq.n	8002b3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	61da      	str	r2, [r3, #28]
 8002b2e:	e005      	b.n	8002b3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d106      	bne.n	8002b5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7fe f818 	bl	8000b8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2202      	movs	r2, #2
 8002b60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b7c:	d902      	bls.n	8002b84 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	e002      	b.n	8002b8a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b88:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002b92:	d007      	beq.n	8002ba4 <HAL_SPI_Init+0xa0>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b9c:	d002      	beq.n	8002ba4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69db      	ldr	r3, [r3, #28]
 8002bd8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be6:	ea42 0103 	orr.w	r1, r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	0c1b      	lsrs	r3, r3, #16
 8002c00:	f003 0204 	and.w	r2, r3, #4
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	f003 0310 	and.w	r3, r3, #16
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002c20:	ea42 0103 	orr.w	r1, r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b08a      	sub	sp, #40	; 0x28
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <HAL_SPI_TransmitReceive+0x26>
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	e1fb      	b.n	8003068 <HAL_SPI_TransmitReceive+0x41e>
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c78:	f7fe f932 	bl	8000ee0 <HAL_GetTick>
 8002c7c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c84:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002c8c:	887b      	ldrh	r3, [r7, #2]
 8002c8e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002c90:	887b      	ldrh	r3, [r7, #2]
 8002c92:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c94:	7efb      	ldrb	r3, [r7, #27]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d00e      	beq.n	8002cb8 <HAL_SPI_TransmitReceive+0x6e>
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ca0:	d106      	bne.n	8002cb0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d102      	bne.n	8002cb0 <HAL_SPI_TransmitReceive+0x66>
 8002caa:	7efb      	ldrb	r3, [r7, #27]
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d003      	beq.n	8002cb8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002cb6:	e1cd      	b.n	8003054 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_SPI_TransmitReceive+0x80>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d002      	beq.n	8002cca <HAL_SPI_TransmitReceive+0x80>
 8002cc4:	887b      	ldrh	r3, [r7, #2]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d103      	bne.n	8002cd2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002cd0:	e1c0      	b.n	8003054 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d003      	beq.n	8002ce6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2205      	movs	r2, #5
 8002ce2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	887a      	ldrh	r2, [r7, #2]
 8002cf6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	887a      	ldrh	r2, [r7, #2]
 8002cfe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	887a      	ldrh	r2, [r7, #2]
 8002d12:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d28:	d802      	bhi.n	8002d30 <HAL_SPI_TransmitReceive+0xe6>
 8002d2a:	8a3b      	ldrh	r3, [r7, #16]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d908      	bls.n	8002d42 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d3e:	605a      	str	r2, [r3, #4]
 8002d40:	e007      	b.n	8002d52 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d50:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5c:	2b40      	cmp	r3, #64	; 0x40
 8002d5e:	d007      	beq.n	8002d70 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d78:	d97c      	bls.n	8002e74 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d002      	beq.n	8002d88 <HAL_SPI_TransmitReceive+0x13e>
 8002d82:	8a7b      	ldrh	r3, [r7, #18]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d169      	bne.n	8002e5c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8c:	881a      	ldrh	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d98:	1c9a      	adds	r2, r3, #2
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dac:	e056      	b.n	8002e5c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d11b      	bne.n	8002df4 <HAL_SPI_TransmitReceive+0x1aa>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d016      	beq.n	8002df4 <HAL_SPI_TransmitReceive+0x1aa>
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d113      	bne.n	8002df4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd0:	881a      	ldrh	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ddc:	1c9a      	adds	r2, r3, #2
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d11c      	bne.n	8002e3c <HAL_SPI_TransmitReceive+0x1f2>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d016      	beq.n	8002e3c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	b292      	uxth	r2, r2
 8002e1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e20:	1c9a      	adds	r2, r3, #2
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e3c:	f7fe f850 	bl	8000ee0 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d807      	bhi.n	8002e5c <HAL_SPI_TransmitReceive+0x212>
 8002e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e52:	d003      	beq.n	8002e5c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002e5a:	e0fb      	b.n	8003054 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1a3      	bne.n	8002dae <HAL_SPI_TransmitReceive+0x164>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d19d      	bne.n	8002dae <HAL_SPI_TransmitReceive+0x164>
 8002e72:	e0df      	b.n	8003034 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_SPI_TransmitReceive+0x23a>
 8002e7c:	8a7b      	ldrh	r3, [r7, #18]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	f040 80cb 	bne.w	800301a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d912      	bls.n	8002eb4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e92:	881a      	ldrh	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9e:	1c9a      	adds	r2, r3, #2
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	3b02      	subs	r3, #2
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002eb2:	e0b2      	b.n	800301a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	330c      	adds	r3, #12
 8002ebe:	7812      	ldrb	r2, [r2, #0]
 8002ec0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eda:	e09e      	b.n	800301a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d134      	bne.n	8002f54 <HAL_SPI_TransmitReceive+0x30a>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d02f      	beq.n	8002f54 <HAL_SPI_TransmitReceive+0x30a>
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d12c      	bne.n	8002f54 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d912      	bls.n	8002f2a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f08:	881a      	ldrh	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f14:	1c9a      	adds	r2, r3, #2
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b02      	subs	r3, #2
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f28:	e012      	b.n	8002f50 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	330c      	adds	r3, #12
 8002f34:	7812      	ldrb	r2, [r2, #0]
 8002f36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d148      	bne.n	8002ff4 <HAL_SPI_TransmitReceive+0x3aa>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d042      	beq.n	8002ff4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d923      	bls.n	8002fc2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68da      	ldr	r2, [r3, #12]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	b292      	uxth	r2, r2
 8002f86:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	1c9a      	adds	r2, r3, #2
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	3b02      	subs	r3, #2
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d81f      	bhi.n	8002ff0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fbe:	605a      	str	r2, [r3, #4]
 8002fc0:	e016      	b.n	8002ff0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f103 020c 	add.w	r2, r3, #12
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	7812      	ldrb	r2, [r2, #0]
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ff4:	f7fd ff74 	bl	8000ee0 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003000:	429a      	cmp	r2, r3
 8003002:	d803      	bhi.n	800300c <HAL_SPI_TransmitReceive+0x3c2>
 8003004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300a:	d102      	bne.n	8003012 <HAL_SPI_TransmitReceive+0x3c8>
 800300c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300e:	2b00      	cmp	r3, #0
 8003010:	d103      	bne.n	800301a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003018:	e01c      	b.n	8003054 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800301e:	b29b      	uxth	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	f47f af5b 	bne.w	8002edc <HAL_SPI_TransmitReceive+0x292>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800302c:	b29b      	uxth	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	f47f af54 	bne.w	8002edc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003034:	69fa      	ldr	r2, [r7, #28]
 8003036:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 f937 	bl	80032ac <SPI_EndRxTxTransaction>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d006      	beq.n	8003052 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2220      	movs	r2, #32
 800304e:	661a      	str	r2, [r3, #96]	; 0x60
 8003050:	e000      	b.n	8003054 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003052:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003064:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003068:	4618      	mov	r0, r3
 800306a:	3728      	adds	r7, #40	; 0x28
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	603b      	str	r3, [r7, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003080:	f7fd ff2e 	bl	8000ee0 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003088:	1a9b      	subs	r3, r3, r2
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	4413      	add	r3, r2
 800308e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003090:	f7fd ff26 	bl	8000ee0 <HAL_GetTick>
 8003094:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003096:	4b39      	ldr	r3, [pc, #228]	; (800317c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	015b      	lsls	r3, r3, #5
 800309c:	0d1b      	lsrs	r3, r3, #20
 800309e:	69fa      	ldr	r2, [r7, #28]
 80030a0:	fb02 f303 	mul.w	r3, r2, r3
 80030a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030a6:	e054      	b.n	8003152 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ae:	d050      	beq.n	8003152 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80030b0:	f7fd ff16 	bl	8000ee0 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	69fa      	ldr	r2, [r7, #28]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d902      	bls.n	80030c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d13d      	bne.n	8003142 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030de:	d111      	bne.n	8003104 <SPI_WaitFlagStateUntilTimeout+0x94>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030e8:	d004      	beq.n	80030f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f2:	d107      	bne.n	8003104 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003102:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003108:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800310c:	d10f      	bne.n	800312e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800311c:	601a      	str	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800312c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e017      	b.n	8003172 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	3b01      	subs	r3, #1
 8003150:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	4013      	ands	r3, r2
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	429a      	cmp	r2, r3
 8003160:	bf0c      	ite	eq
 8003162:	2301      	moveq	r3, #1
 8003164:	2300      	movne	r3, #0
 8003166:	b2db      	uxtb	r3, r3
 8003168:	461a      	mov	r2, r3
 800316a:	79fb      	ldrb	r3, [r7, #7]
 800316c:	429a      	cmp	r2, r3
 800316e:	d19b      	bne.n	80030a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3720      	adds	r7, #32
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20000000 	.word	0x20000000

08003180 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b08a      	sub	sp, #40	; 0x28
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
 800318c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003192:	f7fd fea5 	bl	8000ee0 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800319a:	1a9b      	subs	r3, r3, r2
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	4413      	add	r3, r2
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80031a2:	f7fd fe9d 	bl	8000ee0 <HAL_GetTick>
 80031a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	330c      	adds	r3, #12
 80031ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80031b0:	4b3d      	ldr	r3, [pc, #244]	; (80032a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	00da      	lsls	r2, r3, #3
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	0d1b      	lsrs	r3, r3, #20
 80031c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80031c8:	e060      	b.n	800328c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80031d0:	d107      	bne.n	80031e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d104      	bne.n	80031e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80031e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e8:	d050      	beq.n	800328c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031ea:	f7fd fe79 	bl	8000ee0 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d902      	bls.n	8003200 <SPI_WaitFifoStateUntilTimeout+0x80>
 80031fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d13d      	bne.n	800327c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800320e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003218:	d111      	bne.n	800323e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003222:	d004      	beq.n	800322e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800322c:	d107      	bne.n	800323e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800323c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003246:	d10f      	bne.n	8003268 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003266:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e010      	b.n	800329e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003282:	2300      	movs	r3, #0
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	3b01      	subs	r3, #1
 800328a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	4013      	ands	r3, r2
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	429a      	cmp	r2, r3
 800329a:	d196      	bne.n	80031ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3728      	adds	r7, #40	; 0x28
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	20000000 	.word	0x20000000

080032ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	2200      	movs	r2, #0
 80032c0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f7ff ff5b 	bl	8003180 <SPI_WaitFifoStateUntilTimeout>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d007      	beq.n	80032e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d4:	f043 0220 	orr.w	r2, r3, #32
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e027      	b.n	8003330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2200      	movs	r2, #0
 80032e8:	2180      	movs	r1, #128	; 0x80
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f7ff fec0 	bl	8003070 <SPI_WaitFlagStateUntilTimeout>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032fa:	f043 0220 	orr.w	r2, r3, #32
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e014      	b.n	8003330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	9300      	str	r3, [sp, #0]
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	2200      	movs	r2, #0
 800330e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff ff34 	bl	8003180 <SPI_WaitFifoStateUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d007      	beq.n	800332e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003322:	f043 0220 	orr.w	r2, r3, #32
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e000      	b.n	8003330 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e040      	b.n	80033cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fd fc58 	bl	8000c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2224      	movs	r2, #36	; 0x24
 8003364:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0201 	bic.w	r2, r2, #1
 8003374:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f8c0 	bl	80034fc <UART_SetConfig>
 800337c:	4603      	mov	r3, r0
 800337e:	2b01      	cmp	r3, #1
 8003380:	d101      	bne.n	8003386 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e022      	b.n	80033cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	2b00      	cmp	r3, #0
 800338c:	d002      	beq.n	8003394 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fb6c 	bl	8003a6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 fbf3 	bl	8003bb0 <UART_CheckIdleState>
 80033ca:	4603      	mov	r3, r0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	; 0x28
 80033d8:	af02      	add	r7, sp, #8
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	603b      	str	r3, [r7, #0]
 80033e0:	4613      	mov	r3, r2
 80033e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033e8:	2b20      	cmp	r3, #32
 80033ea:	f040 8082 	bne.w	80034f2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <HAL_UART_Transmit+0x26>
 80033f4:	88fb      	ldrh	r3, [r7, #6]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e07a      	b.n	80034f4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003404:	2b01      	cmp	r3, #1
 8003406:	d101      	bne.n	800340c <HAL_UART_Transmit+0x38>
 8003408:	2302      	movs	r3, #2
 800340a:	e073      	b.n	80034f4 <HAL_UART_Transmit+0x120>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2221      	movs	r2, #33	; 0x21
 8003420:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003422:	f7fd fd5d 	bl	8000ee0 <HAL_GetTick>
 8003426:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	88fa      	ldrh	r2, [r7, #6]
 800342c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003440:	d108      	bne.n	8003454 <HAL_UART_Transmit+0x80>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d104      	bne.n	8003454 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800344a:	2300      	movs	r3, #0
 800344c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	61bb      	str	r3, [r7, #24]
 8003452:	e003      	b.n	800345c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003458:	2300      	movs	r3, #0
 800345a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003464:	e02d      	b.n	80034c2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2200      	movs	r2, #0
 800346e:	2180      	movs	r1, #128	; 0x80
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 fbe6 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e039      	b.n	80034f4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10b      	bne.n	800349e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	881a      	ldrh	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003492:	b292      	uxth	r2, r2
 8003494:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	3302      	adds	r3, #2
 800349a:	61bb      	str	r3, [r7, #24]
 800349c:	e008      	b.n	80034b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	781a      	ldrb	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	b292      	uxth	r2, r2
 80034a8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1cb      	bne.n	8003466 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2200      	movs	r2, #0
 80034d6:	2140      	movs	r1, #64	; 0x40
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fbb2 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e005      	b.n	80034f4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80034ee:	2300      	movs	r3, #0
 80034f0:	e000      	b.n	80034f4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80034f2:	2302      	movs	r3, #2
  }
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3720      	adds	r7, #32
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003500:	b08a      	sub	sp, #40	; 0x28
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	431a      	orrs	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	431a      	orrs	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	69db      	ldr	r3, [r3, #28]
 8003520:	4313      	orrs	r3, r2
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	4ba4      	ldr	r3, [pc, #656]	; (80037bc <UART_SetConfig+0x2c0>)
 800352c:	4013      	ands	r3, r2
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	6812      	ldr	r2, [r2, #0]
 8003532:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003534:	430b      	orrs	r3, r1
 8003536:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a99      	ldr	r2, [pc, #612]	; (80037c0 <UART_SetConfig+0x2c4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d004      	beq.n	8003568 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003564:	4313      	orrs	r3, r2
 8003566:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003578:	430a      	orrs	r2, r1
 800357a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a90      	ldr	r2, [pc, #576]	; (80037c4 <UART_SetConfig+0x2c8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d126      	bne.n	80035d4 <UART_SetConfig+0xd8>
 8003586:	4b90      	ldr	r3, [pc, #576]	; (80037c8 <UART_SetConfig+0x2cc>)
 8003588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	2b03      	cmp	r3, #3
 8003592:	d81b      	bhi.n	80035cc <UART_SetConfig+0xd0>
 8003594:	a201      	add	r2, pc, #4	; (adr r2, 800359c <UART_SetConfig+0xa0>)
 8003596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359a:	bf00      	nop
 800359c:	080035ad 	.word	0x080035ad
 80035a0:	080035bd 	.word	0x080035bd
 80035a4:	080035b5 	.word	0x080035b5
 80035a8:	080035c5 	.word	0x080035c5
 80035ac:	2301      	movs	r3, #1
 80035ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035b2:	e116      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80035b4:	2302      	movs	r3, #2
 80035b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ba:	e112      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80035bc:	2304      	movs	r3, #4
 80035be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035c2:	e10e      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80035c4:	2308      	movs	r3, #8
 80035c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ca:	e10a      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80035cc:	2310      	movs	r3, #16
 80035ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035d2:	e106      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a7c      	ldr	r2, [pc, #496]	; (80037cc <UART_SetConfig+0x2d0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d138      	bne.n	8003650 <UART_SetConfig+0x154>
 80035de:	4b7a      	ldr	r3, [pc, #488]	; (80037c8 <UART_SetConfig+0x2cc>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035e4:	f003 030c 	and.w	r3, r3, #12
 80035e8:	2b0c      	cmp	r3, #12
 80035ea:	d82d      	bhi.n	8003648 <UART_SetConfig+0x14c>
 80035ec:	a201      	add	r2, pc, #4	; (adr r2, 80035f4 <UART_SetConfig+0xf8>)
 80035ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f2:	bf00      	nop
 80035f4:	08003629 	.word	0x08003629
 80035f8:	08003649 	.word	0x08003649
 80035fc:	08003649 	.word	0x08003649
 8003600:	08003649 	.word	0x08003649
 8003604:	08003639 	.word	0x08003639
 8003608:	08003649 	.word	0x08003649
 800360c:	08003649 	.word	0x08003649
 8003610:	08003649 	.word	0x08003649
 8003614:	08003631 	.word	0x08003631
 8003618:	08003649 	.word	0x08003649
 800361c:	08003649 	.word	0x08003649
 8003620:	08003649 	.word	0x08003649
 8003624:	08003641 	.word	0x08003641
 8003628:	2300      	movs	r3, #0
 800362a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800362e:	e0d8      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003630:	2302      	movs	r3, #2
 8003632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003636:	e0d4      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003638:	2304      	movs	r3, #4
 800363a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800363e:	e0d0      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003640:	2308      	movs	r3, #8
 8003642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003646:	e0cc      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003648:	2310      	movs	r3, #16
 800364a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800364e:	e0c8      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a5e      	ldr	r2, [pc, #376]	; (80037d0 <UART_SetConfig+0x2d4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d125      	bne.n	80036a6 <UART_SetConfig+0x1aa>
 800365a:	4b5b      	ldr	r3, [pc, #364]	; (80037c8 <UART_SetConfig+0x2cc>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003660:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003664:	2b30      	cmp	r3, #48	; 0x30
 8003666:	d016      	beq.n	8003696 <UART_SetConfig+0x19a>
 8003668:	2b30      	cmp	r3, #48	; 0x30
 800366a:	d818      	bhi.n	800369e <UART_SetConfig+0x1a2>
 800366c:	2b20      	cmp	r3, #32
 800366e:	d00a      	beq.n	8003686 <UART_SetConfig+0x18a>
 8003670:	2b20      	cmp	r3, #32
 8003672:	d814      	bhi.n	800369e <UART_SetConfig+0x1a2>
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <UART_SetConfig+0x182>
 8003678:	2b10      	cmp	r3, #16
 800367a:	d008      	beq.n	800368e <UART_SetConfig+0x192>
 800367c:	e00f      	b.n	800369e <UART_SetConfig+0x1a2>
 800367e:	2300      	movs	r3, #0
 8003680:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003684:	e0ad      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003686:	2302      	movs	r3, #2
 8003688:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800368c:	e0a9      	b.n	80037e2 <UART_SetConfig+0x2e6>
 800368e:	2304      	movs	r3, #4
 8003690:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003694:	e0a5      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003696:	2308      	movs	r3, #8
 8003698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800369c:	e0a1      	b.n	80037e2 <UART_SetConfig+0x2e6>
 800369e:	2310      	movs	r3, #16
 80036a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036a4:	e09d      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a4a      	ldr	r2, [pc, #296]	; (80037d4 <UART_SetConfig+0x2d8>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d125      	bne.n	80036fc <UART_SetConfig+0x200>
 80036b0:	4b45      	ldr	r3, [pc, #276]	; (80037c8 <UART_SetConfig+0x2cc>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80036ba:	2bc0      	cmp	r3, #192	; 0xc0
 80036bc:	d016      	beq.n	80036ec <UART_SetConfig+0x1f0>
 80036be:	2bc0      	cmp	r3, #192	; 0xc0
 80036c0:	d818      	bhi.n	80036f4 <UART_SetConfig+0x1f8>
 80036c2:	2b80      	cmp	r3, #128	; 0x80
 80036c4:	d00a      	beq.n	80036dc <UART_SetConfig+0x1e0>
 80036c6:	2b80      	cmp	r3, #128	; 0x80
 80036c8:	d814      	bhi.n	80036f4 <UART_SetConfig+0x1f8>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d002      	beq.n	80036d4 <UART_SetConfig+0x1d8>
 80036ce:	2b40      	cmp	r3, #64	; 0x40
 80036d0:	d008      	beq.n	80036e4 <UART_SetConfig+0x1e8>
 80036d2:	e00f      	b.n	80036f4 <UART_SetConfig+0x1f8>
 80036d4:	2300      	movs	r3, #0
 80036d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036da:	e082      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80036dc:	2302      	movs	r3, #2
 80036de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036e2:	e07e      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80036e4:	2304      	movs	r3, #4
 80036e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ea:	e07a      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80036ec:	2308      	movs	r3, #8
 80036ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036f2:	e076      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80036f4:	2310      	movs	r3, #16
 80036f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036fa:	e072      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a35      	ldr	r2, [pc, #212]	; (80037d8 <UART_SetConfig+0x2dc>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d12a      	bne.n	800375c <UART_SetConfig+0x260>
 8003706:	4b30      	ldr	r3, [pc, #192]	; (80037c8 <UART_SetConfig+0x2cc>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003714:	d01a      	beq.n	800374c <UART_SetConfig+0x250>
 8003716:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800371a:	d81b      	bhi.n	8003754 <UART_SetConfig+0x258>
 800371c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003720:	d00c      	beq.n	800373c <UART_SetConfig+0x240>
 8003722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003726:	d815      	bhi.n	8003754 <UART_SetConfig+0x258>
 8003728:	2b00      	cmp	r3, #0
 800372a:	d003      	beq.n	8003734 <UART_SetConfig+0x238>
 800372c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003730:	d008      	beq.n	8003744 <UART_SetConfig+0x248>
 8003732:	e00f      	b.n	8003754 <UART_SetConfig+0x258>
 8003734:	2300      	movs	r3, #0
 8003736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800373a:	e052      	b.n	80037e2 <UART_SetConfig+0x2e6>
 800373c:	2302      	movs	r3, #2
 800373e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003742:	e04e      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003744:	2304      	movs	r3, #4
 8003746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800374a:	e04a      	b.n	80037e2 <UART_SetConfig+0x2e6>
 800374c:	2308      	movs	r3, #8
 800374e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003752:	e046      	b.n	80037e2 <UART_SetConfig+0x2e6>
 8003754:	2310      	movs	r3, #16
 8003756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800375a:	e042      	b.n	80037e2 <UART_SetConfig+0x2e6>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a17      	ldr	r2, [pc, #92]	; (80037c0 <UART_SetConfig+0x2c4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d13a      	bne.n	80037dc <UART_SetConfig+0x2e0>
 8003766:	4b18      	ldr	r3, [pc, #96]	; (80037c8 <UART_SetConfig+0x2cc>)
 8003768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800376c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003770:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003774:	d01a      	beq.n	80037ac <UART_SetConfig+0x2b0>
 8003776:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800377a:	d81b      	bhi.n	80037b4 <UART_SetConfig+0x2b8>
 800377c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003780:	d00c      	beq.n	800379c <UART_SetConfig+0x2a0>
 8003782:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003786:	d815      	bhi.n	80037b4 <UART_SetConfig+0x2b8>
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <UART_SetConfig+0x298>
 800378c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003790:	d008      	beq.n	80037a4 <UART_SetConfig+0x2a8>
 8003792:	e00f      	b.n	80037b4 <UART_SetConfig+0x2b8>
 8003794:	2300      	movs	r3, #0
 8003796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800379a:	e022      	b.n	80037e2 <UART_SetConfig+0x2e6>
 800379c:	2302      	movs	r3, #2
 800379e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037a2:	e01e      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80037a4:	2304      	movs	r3, #4
 80037a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037aa:	e01a      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80037ac:	2308      	movs	r3, #8
 80037ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037b2:	e016      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80037b4:	2310      	movs	r3, #16
 80037b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037ba:	e012      	b.n	80037e2 <UART_SetConfig+0x2e6>
 80037bc:	efff69f3 	.word	0xefff69f3
 80037c0:	40008000 	.word	0x40008000
 80037c4:	40013800 	.word	0x40013800
 80037c8:	40021000 	.word	0x40021000
 80037cc:	40004400 	.word	0x40004400
 80037d0:	40004800 	.word	0x40004800
 80037d4:	40004c00 	.word	0x40004c00
 80037d8:	40005000 	.word	0x40005000
 80037dc:	2310      	movs	r3, #16
 80037de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a9f      	ldr	r2, [pc, #636]	; (8003a64 <UART_SetConfig+0x568>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d17a      	bne.n	80038e2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d824      	bhi.n	800383e <UART_SetConfig+0x342>
 80037f4:	a201      	add	r2, pc, #4	; (adr r2, 80037fc <UART_SetConfig+0x300>)
 80037f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fa:	bf00      	nop
 80037fc:	08003821 	.word	0x08003821
 8003800:	0800383f 	.word	0x0800383f
 8003804:	08003829 	.word	0x08003829
 8003808:	0800383f 	.word	0x0800383f
 800380c:	0800382f 	.word	0x0800382f
 8003810:	0800383f 	.word	0x0800383f
 8003814:	0800383f 	.word	0x0800383f
 8003818:	0800383f 	.word	0x0800383f
 800381c:	08003837 	.word	0x08003837
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003820:	f7fe fc28 	bl	8002074 <HAL_RCC_GetPCLK1Freq>
 8003824:	61f8      	str	r0, [r7, #28]
        break;
 8003826:	e010      	b.n	800384a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003828:	4b8f      	ldr	r3, [pc, #572]	; (8003a68 <UART_SetConfig+0x56c>)
 800382a:	61fb      	str	r3, [r7, #28]
        break;
 800382c:	e00d      	b.n	800384a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800382e:	f7fe fb89 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 8003832:	61f8      	str	r0, [r7, #28]
        break;
 8003834:	e009      	b.n	800384a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800383a:	61fb      	str	r3, [r7, #28]
        break;
 800383c:	e005      	b.n	800384a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800383e:	2300      	movs	r3, #0
 8003840:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003848:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 80fb 	beq.w	8003a48 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	4413      	add	r3, r2
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	429a      	cmp	r2, r3
 8003860:	d305      	bcc.n	800386e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003868:	69fa      	ldr	r2, [r7, #28]
 800386a:	429a      	cmp	r2, r3
 800386c:	d903      	bls.n	8003876 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003874:	e0e8      	b.n	8003a48 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	2200      	movs	r2, #0
 800387a:	461c      	mov	r4, r3
 800387c:	4615      	mov	r5, r2
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	f04f 0300 	mov.w	r3, #0
 8003886:	022b      	lsls	r3, r5, #8
 8003888:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800388c:	0222      	lsls	r2, r4, #8
 800388e:	68f9      	ldr	r1, [r7, #12]
 8003890:	6849      	ldr	r1, [r1, #4]
 8003892:	0849      	lsrs	r1, r1, #1
 8003894:	2000      	movs	r0, #0
 8003896:	4688      	mov	r8, r1
 8003898:	4681      	mov	r9, r0
 800389a:	eb12 0a08 	adds.w	sl, r2, r8
 800389e:	eb43 0b09 	adc.w	fp, r3, r9
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	603b      	str	r3, [r7, #0]
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038b0:	4650      	mov	r0, sl
 80038b2:	4659      	mov	r1, fp
 80038b4:	f7fc fce4 	bl	8000280 <__aeabi_uldivmod>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4613      	mov	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038c6:	d308      	bcc.n	80038da <UART_SetConfig+0x3de>
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038ce:	d204      	bcs.n	80038da <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	60da      	str	r2, [r3, #12]
 80038d8:	e0b6      	b.n	8003a48 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80038e0:	e0b2      	b.n	8003a48 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038ea:	d15e      	bne.n	80039aa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80038ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d828      	bhi.n	8003946 <UART_SetConfig+0x44a>
 80038f4:	a201      	add	r2, pc, #4	; (adr r2, 80038fc <UART_SetConfig+0x400>)
 80038f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fa:	bf00      	nop
 80038fc:	08003921 	.word	0x08003921
 8003900:	08003929 	.word	0x08003929
 8003904:	08003931 	.word	0x08003931
 8003908:	08003947 	.word	0x08003947
 800390c:	08003937 	.word	0x08003937
 8003910:	08003947 	.word	0x08003947
 8003914:	08003947 	.word	0x08003947
 8003918:	08003947 	.word	0x08003947
 800391c:	0800393f 	.word	0x0800393f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003920:	f7fe fba8 	bl	8002074 <HAL_RCC_GetPCLK1Freq>
 8003924:	61f8      	str	r0, [r7, #28]
        break;
 8003926:	e014      	b.n	8003952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003928:	f7fe fbba 	bl	80020a0 <HAL_RCC_GetPCLK2Freq>
 800392c:	61f8      	str	r0, [r7, #28]
        break;
 800392e:	e010      	b.n	8003952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003930:	4b4d      	ldr	r3, [pc, #308]	; (8003a68 <UART_SetConfig+0x56c>)
 8003932:	61fb      	str	r3, [r7, #28]
        break;
 8003934:	e00d      	b.n	8003952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003936:	f7fe fb05 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 800393a:	61f8      	str	r0, [r7, #28]
        break;
 800393c:	e009      	b.n	8003952 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800393e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003942:	61fb      	str	r3, [r7, #28]
        break;
 8003944:	e005      	b.n	8003952 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003950:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d077      	beq.n	8003a48 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	005a      	lsls	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	085b      	lsrs	r3, r3, #1
 8003962:	441a      	add	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	fbb2 f3f3 	udiv	r3, r2, r3
 800396c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	2b0f      	cmp	r3, #15
 8003972:	d916      	bls.n	80039a2 <UART_SetConfig+0x4a6>
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800397a:	d212      	bcs.n	80039a2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	b29b      	uxth	r3, r3
 8003980:	f023 030f 	bic.w	r3, r3, #15
 8003984:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	085b      	lsrs	r3, r3, #1
 800398a:	b29b      	uxth	r3, r3
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	b29a      	uxth	r2, r3
 8003992:	8afb      	ldrh	r3, [r7, #22]
 8003994:	4313      	orrs	r3, r2
 8003996:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	8afa      	ldrh	r2, [r7, #22]
 800399e:	60da      	str	r2, [r3, #12]
 80039a0:	e052      	b.n	8003a48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80039a8:	e04e      	b.n	8003a48 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80039ae:	2b08      	cmp	r3, #8
 80039b0:	d827      	bhi.n	8003a02 <UART_SetConfig+0x506>
 80039b2:	a201      	add	r2, pc, #4	; (adr r2, 80039b8 <UART_SetConfig+0x4bc>)
 80039b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b8:	080039dd 	.word	0x080039dd
 80039bc:	080039e5 	.word	0x080039e5
 80039c0:	080039ed 	.word	0x080039ed
 80039c4:	08003a03 	.word	0x08003a03
 80039c8:	080039f3 	.word	0x080039f3
 80039cc:	08003a03 	.word	0x08003a03
 80039d0:	08003a03 	.word	0x08003a03
 80039d4:	08003a03 	.word	0x08003a03
 80039d8:	080039fb 	.word	0x080039fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039dc:	f7fe fb4a 	bl	8002074 <HAL_RCC_GetPCLK1Freq>
 80039e0:	61f8      	str	r0, [r7, #28]
        break;
 80039e2:	e014      	b.n	8003a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039e4:	f7fe fb5c 	bl	80020a0 <HAL_RCC_GetPCLK2Freq>
 80039e8:	61f8      	str	r0, [r7, #28]
        break;
 80039ea:	e010      	b.n	8003a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039ec:	4b1e      	ldr	r3, [pc, #120]	; (8003a68 <UART_SetConfig+0x56c>)
 80039ee:	61fb      	str	r3, [r7, #28]
        break;
 80039f0:	e00d      	b.n	8003a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039f2:	f7fe faa7 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 80039f6:	61f8      	str	r0, [r7, #28]
        break;
 80039f8:	e009      	b.n	8003a0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039fe:	61fb      	str	r3, [r7, #28]
        break;
 8003a00:	e005      	b.n	8003a0e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003a0c:	bf00      	nop
    }

    if (pclk != 0U)
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d019      	beq.n	8003a48 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	085a      	lsrs	r2, r3, #1
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	441a      	add	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a26:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	2b0f      	cmp	r3, #15
 8003a2c:	d909      	bls.n	8003a42 <UART_SetConfig+0x546>
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a34:	d205      	bcs.n	8003a42 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60da      	str	r2, [r3, #12]
 8003a40:	e002      	b.n	8003a48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a54:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3728      	adds	r7, #40	; 0x28
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a62:	bf00      	nop
 8003a64:	40008000 	.word	0x40008000
 8003a68:	00f42400 	.word	0x00f42400

08003a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00a      	beq.n	8003b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	f003 0320 	and.w	r3, r3, #32
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00a      	beq.n	8003b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d01a      	beq.n	8003b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b6a:	d10a      	bne.n	8003b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00a      	beq.n	8003ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	605a      	str	r2, [r3, #4]
  }
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af02      	add	r7, sp, #8
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bc0:	f7fd f98e 	bl	8000ee0 <HAL_GetTick>
 8003bc4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d10e      	bne.n	8003bf2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f82d 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e023      	b.n	8003c3a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d10e      	bne.n	8003c1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f817 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e00d      	b.n	8003c3a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2220      	movs	r2, #32
 8003c22:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2220      	movs	r2, #32
 8003c28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b09c      	sub	sp, #112	; 0x70
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	60f8      	str	r0, [r7, #12]
 8003c4a:	60b9      	str	r1, [r7, #8]
 8003c4c:	603b      	str	r3, [r7, #0]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c52:	e0a5      	b.n	8003da0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5a:	f000 80a1 	beq.w	8003da0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fd f93f 	bl	8000ee0 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <UART_WaitOnFlagUntilTimeout+0x32>
 8003c6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d13e      	bne.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c7c:	e853 3f00 	ldrex	r3, [r3]
 8003c80:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003c82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c88:	667b      	str	r3, [r7, #100]	; 0x64
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c94:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003c98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003c9a:	e841 2300 	strex	r3, r2, [r1]
 8003c9e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003ca0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1e6      	bne.n	8003c74 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	3308      	adds	r3, #8
 8003cac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb0:	e853 3f00 	ldrex	r3, [r3]
 8003cb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	663b      	str	r3, [r7, #96]	; 0x60
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003cc6:	64ba      	str	r2, [r7, #72]	; 0x48
 8003cc8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ccc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cce:	e841 2300 	strex	r3, r2, [r1]
 8003cd2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003cd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1e5      	bne.n	8003ca6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e067      	b.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0304 	and.w	r3, r3, #4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d04f      	beq.n	8003da0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d0e:	d147      	bne.n	8003da0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d18:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d22:	e853 3f00 	ldrex	r3, [r3]
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	461a      	mov	r2, r3
 8003d36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d38:	637b      	str	r3, [r7, #52]	; 0x34
 8003d3a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d40:	e841 2300 	strex	r3, r2, [r1]
 8003d44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1e6      	bne.n	8003d1a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	3308      	adds	r3, #8
 8003d52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	e853 3f00 	ldrex	r3, [r3]
 8003d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	f023 0301 	bic.w	r3, r3, #1
 8003d62:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3308      	adds	r3, #8
 8003d6a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003d6c:	623a      	str	r2, [r7, #32]
 8003d6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d70:	69f9      	ldr	r1, [r7, #28]
 8003d72:	6a3a      	ldr	r2, [r7, #32]
 8003d74:	e841 2300 	strex	r3, r2, [r1]
 8003d78:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1e5      	bne.n	8003d4c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2220      	movs	r2, #32
 8003d84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e010      	b.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	69da      	ldr	r2, [r3, #28]
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	4013      	ands	r3, r2
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	bf0c      	ite	eq
 8003db0:	2301      	moveq	r3, #1
 8003db2:	2300      	movne	r3, #0
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	f43f af4a 	beq.w	8003c54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3770      	adds	r7, #112	; 0x70
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8003dd0:	4904      	ldr	r1, [pc, #16]	; (8003de4 <MX_FATFS_Init+0x18>)
 8003dd2:	4805      	ldr	r0, [pc, #20]	; (8003de8 <MX_FATFS_Init+0x1c>)
 8003dd4:	f003 f872 	bl	8006ebc <FATFS_LinkDriver>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	461a      	mov	r2, r3
 8003ddc:	4b03      	ldr	r3, [pc, #12]	; (8003dec <MX_FATFS_Init+0x20>)
 8003dde:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8003de0:	bf00      	nop
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	20000298 	.word	0x20000298
 8003de8:	2000000c 	.word	0x2000000c
 8003dec:	20000294 	.word	0x20000294

08003df0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8003df4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADDED THIS LINE
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f000 f9d9 	bl	80041c4 <USER_SPI_initialize>
 8003e12:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADDED THIS LINE
 8003e26:	79fb      	ldrb	r3, [r7, #7]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f000 fab7 	bl	800439c <USER_SPI_status>
 8003e2e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60b9      	str	r1, [r7, #8]
 8003e40:	607a      	str	r2, [r7, #4]
 8003e42:	603b      	str	r3, [r7, #0]
 8003e44:	4603      	mov	r3, r0
 8003e46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADDED THIS LINE
 8003e48:	7bf8      	ldrb	r0, [r7, #15]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	68b9      	ldr	r1, [r7, #8]
 8003e50:	f000 faba 	bl	80043c8 <USER_SPI_read>
 8003e54:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b084      	sub	sp, #16
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADDED THIS LINE
 8003e6e:	7bf8      	ldrb	r0, [r7, #15]
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	f000 fb0d 	bl	8004494 <USER_SPI_write>
 8003e7a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	603a      	str	r2, [r7, #0]
 8003e8e:	71fb      	strb	r3, [r7, #7]
 8003e90:	460b      	mov	r3, r1
 8003e92:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); //ADDED THIS LINE
 8003e94:	79b9      	ldrb	r1, [r7, #6]
 8003e96:	79fb      	ldrb	r3, [r7, #7]
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fb76 	bl	800458c <USER_SPI_ioctl>
 8003ea0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
	...

08003eac <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8003eb4:	f7fd f814 	bl	8000ee0 <HAL_GetTick>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	4a04      	ldr	r2, [pc, #16]	; (8003ecc <SPI_Timer_On+0x20>)
 8003ebc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8003ebe:	4a04      	ldr	r2, [pc, #16]	; (8003ed0 <SPI_Timer_On+0x24>)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6013      	str	r3, [r2, #0]
}
 8003ec4:	bf00      	nop
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	200002a0 	.word	0x200002a0
 8003ed0:	200002a4 	.word	0x200002a4

08003ed4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8003ed8:	f7fd f802 	bl	8000ee0 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	4b06      	ldr	r3, [pc, #24]	; (8003ef8 <SPI_Timer_Status+0x24>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	1ad2      	subs	r2, r2, r3
 8003ee4:	4b05      	ldr	r3, [pc, #20]	; (8003efc <SPI_Timer_Status+0x28>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	bf34      	ite	cc
 8003eec:	2301      	movcc	r3, #1
 8003eee:	2300      	movcs	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	200002a0 	.word	0x200002a0
 8003efc:	200002a4 	.word	0x200002a4

08003f00 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af02      	add	r7, sp, #8
 8003f06:	4603      	mov	r3, r0
 8003f08:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8003f0a:	f107 020f 	add.w	r2, r7, #15
 8003f0e:	1df9      	adds	r1, r7, #7
 8003f10:	2332      	movs	r3, #50	; 0x32
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	2301      	movs	r3, #1
 8003f16:	4804      	ldr	r0, [pc, #16]	; (8003f28 <xchg_spi+0x28>)
 8003f18:	f7fe fe97 	bl	8002c4a <HAL_SPI_TransmitReceive>
    return rxDat;
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	200001a4 	.word	0x200001a4

08003f2c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8003f2c:	b590      	push	{r4, r7, lr}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	e00a      	b.n	8003f52 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	18d4      	adds	r4, r2, r3
 8003f42:	20ff      	movs	r0, #255	; 0xff
 8003f44:	f7ff ffdc 	bl	8003f00 <xchg_spi>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d3f0      	bcc.n	8003f3c <rcvr_spi_multi+0x10>
	}
}
 8003f5a:	bf00      	nop
 8003f5c:	bf00      	nop
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd90      	pop	{r4, r7, pc}

08003f64 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	e009      	b.n	8003f88 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4413      	add	r3, r2
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff ffbf 	bl	8003f00 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3301      	adds	r3, #1
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d3f1      	bcc.n	8003f74 <xmit_spi_multi+0x10>
	}
}
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b086      	sub	sp, #24
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8003fa2:	f7fc ff9d 	bl	8000ee0 <HAL_GetTick>
 8003fa6:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8003fac:	20ff      	movs	r0, #255	; 0xff
 8003fae:	f7ff ffa7 	bl	8003f00 <xchg_spi>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
 8003fb8:	2bff      	cmp	r3, #255	; 0xff
 8003fba:	d007      	beq.n	8003fcc <wait_ready+0x32>
 8003fbc:	f7fc ff90 	bl	8000ee0 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d8ef      	bhi.n	8003fac <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	2bff      	cmp	r3, #255	; 0xff
 8003fd0:	bf0c      	ite	eq
 8003fd2:	2301      	moveq	r3, #1
 8003fd4:	2300      	movne	r3, #0
 8003fd6:	b2db      	uxtb	r3, r3
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	2140      	movs	r1, #64	; 0x40
 8003fe8:	4803      	ldr	r0, [pc, #12]	; (8003ff8 <despiselect+0x18>)
 8003fea:	f7fd fa39 	bl	8001460 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8003fee:	20ff      	movs	r0, #255	; 0xff
 8003ff0:	f7ff ff86 	bl	8003f00 <xchg_spi>

}
 8003ff4:	bf00      	nop
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	48000400 	.word	0x48000400

08003ffc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004000:	2200      	movs	r2, #0
 8004002:	2140      	movs	r1, #64	; 0x40
 8004004:	4809      	ldr	r0, [pc, #36]	; (800402c <spiselect+0x30>)
 8004006:	f7fd fa2b 	bl	8001460 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800400a:	20ff      	movs	r0, #255	; 0xff
 800400c:	f7ff ff78 	bl	8003f00 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004010:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004014:	f7ff ffc1 	bl	8003f9a <wait_ready>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <spiselect+0x26>
 800401e:	2301      	movs	r3, #1
 8004020:	e002      	b.n	8004028 <spiselect+0x2c>

	despiselect();
 8004022:	f7ff ffdd 	bl	8003fe0 <despiselect>
	return 0;	/* Timeout */
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	bd80      	pop	{r7, pc}
 800402c:	48000400 	.word	0x48000400

08004030 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800403a:	20c8      	movs	r0, #200	; 0xc8
 800403c:	f7ff ff36 	bl	8003eac <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004040:	20ff      	movs	r0, #255	; 0xff
 8004042:	f7ff ff5d 	bl	8003f00 <xchg_spi>
 8004046:	4603      	mov	r3, r0
 8004048:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800404a:	7bfb      	ldrb	r3, [r7, #15]
 800404c:	2bff      	cmp	r3, #255	; 0xff
 800404e:	d104      	bne.n	800405a <rcvr_datablock+0x2a>
 8004050:	f7ff ff40 	bl	8003ed4 <SPI_Timer_Status>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f2      	bne.n	8004040 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800405a:	7bfb      	ldrb	r3, [r7, #15]
 800405c:	2bfe      	cmp	r3, #254	; 0xfe
 800405e:	d001      	beq.n	8004064 <rcvr_datablock+0x34>
 8004060:	2300      	movs	r3, #0
 8004062:	e00a      	b.n	800407a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004064:	6839      	ldr	r1, [r7, #0]
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff ff60 	bl	8003f2c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800406c:	20ff      	movs	r0, #255	; 0xff
 800406e:	f7ff ff47 	bl	8003f00 <xchg_spi>
 8004072:	20ff      	movs	r0, #255	; 0xff
 8004074:	f7ff ff44 	bl	8003f00 <xchg_spi>

	return 1;						/* Function succeeded */
 8004078:	2301      	movs	r3, #1
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
 800408a:	460b      	mov	r3, r1
 800408c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800408e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004092:	f7ff ff82 	bl	8003f9a <wait_ready>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <xmit_datablock+0x1e>
 800409c:	2300      	movs	r3, #0
 800409e:	e01e      	b.n	80040de <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80040a0:	78fb      	ldrb	r3, [r7, #3]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff ff2c 	bl	8003f00 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	2bfd      	cmp	r3, #253	; 0xfd
 80040ac:	d016      	beq.n	80040dc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80040ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff ff56 	bl	8003f64 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80040b8:	20ff      	movs	r0, #255	; 0xff
 80040ba:	f7ff ff21 	bl	8003f00 <xchg_spi>
 80040be:	20ff      	movs	r0, #255	; 0xff
 80040c0:	f7ff ff1e 	bl	8003f00 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80040c4:	20ff      	movs	r0, #255	; 0xff
 80040c6:	f7ff ff1b 	bl	8003f00 <xchg_spi>
 80040ca:	4603      	mov	r3, r0
 80040cc:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	f003 031f 	and.w	r3, r3, #31
 80040d4:	2b05      	cmp	r3, #5
 80040d6:	d001      	beq.n	80040dc <xmit_datablock+0x5a>
 80040d8:	2300      	movs	r3, #0
 80040da:	e000      	b.n	80040de <xmit_datablock+0x5c>
	}
	return 1;
 80040dc:	2301      	movs	r3, #1
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b084      	sub	sp, #16
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	4603      	mov	r3, r0
 80040ee:	6039      	str	r1, [r7, #0]
 80040f0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80040f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	da0e      	bge.n	8004118 <send_cmd+0x32>
		cmd &= 0x7F;
 80040fa:	79fb      	ldrb	r3, [r7, #7]
 80040fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004100:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8004102:	2100      	movs	r1, #0
 8004104:	2037      	movs	r0, #55	; 0x37
 8004106:	f7ff ffee 	bl	80040e6 <send_cmd>
 800410a:	4603      	mov	r3, r0
 800410c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800410e:	7bbb      	ldrb	r3, [r7, #14]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d901      	bls.n	8004118 <send_cmd+0x32>
 8004114:	7bbb      	ldrb	r3, [r7, #14]
 8004116:	e051      	b.n	80041bc <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004118:	79fb      	ldrb	r3, [r7, #7]
 800411a:	2b0c      	cmp	r3, #12
 800411c:	d008      	beq.n	8004130 <send_cmd+0x4a>
		despiselect();
 800411e:	f7ff ff5f 	bl	8003fe0 <despiselect>
		if (!spiselect()) return 0xFF;
 8004122:	f7ff ff6b 	bl	8003ffc <spiselect>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <send_cmd+0x4a>
 800412c:	23ff      	movs	r3, #255	; 0xff
 800412e:	e045      	b.n	80041bc <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004136:	b2db      	uxtb	r3, r3
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff fee1 	bl	8003f00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	0e1b      	lsrs	r3, r3, #24
 8004142:	b2db      	uxtb	r3, r3
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff fedb 	bl	8003f00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	b2db      	uxtb	r3, r3
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff fed5 	bl	8003f00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	0a1b      	lsrs	r3, r3, #8
 800415a:	b2db      	uxtb	r3, r3
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff fecf 	bl	8003f00 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff feca 	bl	8003f00 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <send_cmd+0x94>
 8004176:	2395      	movs	r3, #149	; 0x95
 8004178:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800417a:	79fb      	ldrb	r3, [r7, #7]
 800417c:	2b08      	cmp	r3, #8
 800417e:	d101      	bne.n	8004184 <send_cmd+0x9e>
 8004180:	2387      	movs	r3, #135	; 0x87
 8004182:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff feba 	bl	8003f00 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	2b0c      	cmp	r3, #12
 8004190:	d102      	bne.n	8004198 <send_cmd+0xb2>
 8004192:	20ff      	movs	r0, #255	; 0xff
 8004194:	f7ff feb4 	bl	8003f00 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004198:	230a      	movs	r3, #10
 800419a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800419c:	20ff      	movs	r0, #255	; 0xff
 800419e:	f7ff feaf 	bl	8003f00 <xchg_spi>
 80041a2:	4603      	mov	r3, r0
 80041a4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80041a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	da05      	bge.n	80041ba <send_cmd+0xd4>
 80041ae:	7bfb      	ldrb	r3, [r7, #15]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f0      	bne.n	800419c <send_cmd+0xb6>

	return res;							/* Return received response */
 80041ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80041c4:	b590      	push	{r4, r7, lr}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	4603      	mov	r3, r0
 80041cc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80041ce:	79fb      	ldrb	r3, [r7, #7]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <USER_SPI_initialize+0x14>
 80041d4:	2301      	movs	r3, #1
 80041d6:	e0d6      	b.n	8004386 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80041d8:	4b6d      	ldr	r3, [pc, #436]	; (8004390 <USER_SPI_initialize+0x1cc>)
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <USER_SPI_initialize+0x2a>
 80041e6:	4b6a      	ldr	r3, [pc, #424]	; (8004390 <USER_SPI_initialize+0x1cc>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	e0cb      	b.n	8004386 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80041ee:	4b69      	ldr	r3, [pc, #420]	; (8004394 <USER_SPI_initialize+0x1d0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80041f8:	4b66      	ldr	r3, [pc, #408]	; (8004394 <USER_SPI_initialize+0x1d0>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8004200:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004202:	230a      	movs	r3, #10
 8004204:	73fb      	strb	r3, [r7, #15]
 8004206:	e005      	b.n	8004214 <USER_SPI_initialize+0x50>
 8004208:	20ff      	movs	r0, #255	; 0xff
 800420a:	f7ff fe79 	bl	8003f00 <xchg_spi>
 800420e:	7bfb      	ldrb	r3, [r7, #15]
 8004210:	3b01      	subs	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f6      	bne.n	8004208 <USER_SPI_initialize+0x44>

	ty = 0;
 800421a:	2300      	movs	r3, #0
 800421c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800421e:	2100      	movs	r1, #0
 8004220:	2000      	movs	r0, #0
 8004222:	f7ff ff60 	bl	80040e6 <send_cmd>
 8004226:	4603      	mov	r3, r0
 8004228:	2b01      	cmp	r3, #1
 800422a:	f040 808b 	bne.w	8004344 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800422e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004232:	f7ff fe3b 	bl	8003eac <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004236:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800423a:	2008      	movs	r0, #8
 800423c:	f7ff ff53 	bl	80040e6 <send_cmd>
 8004240:	4603      	mov	r3, r0
 8004242:	2b01      	cmp	r3, #1
 8004244:	d151      	bne.n	80042ea <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004246:	2300      	movs	r3, #0
 8004248:	73fb      	strb	r3, [r7, #15]
 800424a:	e00d      	b.n	8004268 <USER_SPI_initialize+0xa4>
 800424c:	7bfc      	ldrb	r4, [r7, #15]
 800424e:	20ff      	movs	r0, #255	; 0xff
 8004250:	f7ff fe56 	bl	8003f00 <xchg_spi>
 8004254:	4603      	mov	r3, r0
 8004256:	461a      	mov	r2, r3
 8004258:	f104 0310 	add.w	r3, r4, #16
 800425c:	443b      	add	r3, r7
 800425e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004262:	7bfb      	ldrb	r3, [r7, #15]
 8004264:	3301      	adds	r3, #1
 8004266:	73fb      	strb	r3, [r7, #15]
 8004268:	7bfb      	ldrb	r3, [r7, #15]
 800426a:	2b03      	cmp	r3, #3
 800426c:	d9ee      	bls.n	800424c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800426e:	7abb      	ldrb	r3, [r7, #10]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d167      	bne.n	8004344 <USER_SPI_initialize+0x180>
 8004274:	7afb      	ldrb	r3, [r7, #11]
 8004276:	2baa      	cmp	r3, #170	; 0xaa
 8004278:	d164      	bne.n	8004344 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800427a:	bf00      	nop
 800427c:	f7ff fe2a 	bl	8003ed4 <SPI_Timer_Status>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <USER_SPI_initialize+0xd2>
 8004286:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800428a:	20a9      	movs	r0, #169	; 0xa9
 800428c:	f7ff ff2b 	bl	80040e6 <send_cmd>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1f2      	bne.n	800427c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004296:	f7ff fe1d 	bl	8003ed4 <SPI_Timer_Status>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d051      	beq.n	8004344 <USER_SPI_initialize+0x180>
 80042a0:	2100      	movs	r1, #0
 80042a2:	203a      	movs	r0, #58	; 0x3a
 80042a4:	f7ff ff1f 	bl	80040e6 <send_cmd>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d14a      	bne.n	8004344 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80042ae:	2300      	movs	r3, #0
 80042b0:	73fb      	strb	r3, [r7, #15]
 80042b2:	e00d      	b.n	80042d0 <USER_SPI_initialize+0x10c>
 80042b4:	7bfc      	ldrb	r4, [r7, #15]
 80042b6:	20ff      	movs	r0, #255	; 0xff
 80042b8:	f7ff fe22 	bl	8003f00 <xchg_spi>
 80042bc:	4603      	mov	r3, r0
 80042be:	461a      	mov	r2, r3
 80042c0:	f104 0310 	add.w	r3, r4, #16
 80042c4:	443b      	add	r3, r7
 80042c6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80042ca:	7bfb      	ldrb	r3, [r7, #15]
 80042cc:	3301      	adds	r3, #1
 80042ce:	73fb      	strb	r3, [r7, #15]
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d9ee      	bls.n	80042b4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80042d6:	7a3b      	ldrb	r3, [r7, #8]
 80042d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <USER_SPI_initialize+0x120>
 80042e0:	230c      	movs	r3, #12
 80042e2:	e000      	b.n	80042e6 <USER_SPI_initialize+0x122>
 80042e4:	2304      	movs	r3, #4
 80042e6:	737b      	strb	r3, [r7, #13]
 80042e8:	e02c      	b.n	8004344 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80042ea:	2100      	movs	r1, #0
 80042ec:	20a9      	movs	r0, #169	; 0xa9
 80042ee:	f7ff fefa 	bl	80040e6 <send_cmd>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d804      	bhi.n	8004302 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80042f8:	2302      	movs	r3, #2
 80042fa:	737b      	strb	r3, [r7, #13]
 80042fc:	23a9      	movs	r3, #169	; 0xa9
 80042fe:	73bb      	strb	r3, [r7, #14]
 8004300:	e003      	b.n	800430a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004302:	2301      	movs	r3, #1
 8004304:	737b      	strb	r3, [r7, #13]
 8004306:	2301      	movs	r3, #1
 8004308:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800430a:	bf00      	nop
 800430c:	f7ff fde2 	bl	8003ed4 <SPI_Timer_Status>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d007      	beq.n	8004326 <USER_SPI_initialize+0x162>
 8004316:	7bbb      	ldrb	r3, [r7, #14]
 8004318:	2100      	movs	r1, #0
 800431a:	4618      	mov	r0, r3
 800431c:	f7ff fee3 	bl	80040e6 <send_cmd>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f2      	bne.n	800430c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004326:	f7ff fdd5 	bl	8003ed4 <SPI_Timer_Status>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d007      	beq.n	8004340 <USER_SPI_initialize+0x17c>
 8004330:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004334:	2010      	movs	r0, #16
 8004336:	f7ff fed6 	bl	80040e6 <send_cmd>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <USER_SPI_initialize+0x180>
				ty = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8004344:	4a14      	ldr	r2, [pc, #80]	; (8004398 <USER_SPI_initialize+0x1d4>)
 8004346:	7b7b      	ldrb	r3, [r7, #13]
 8004348:	7013      	strb	r3, [r2, #0]
	despiselect();
 800434a:	f7ff fe49 	bl	8003fe0 <despiselect>

	if (ty) {			/* OK */
 800434e:	7b7b      	ldrb	r3, [r7, #13]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d012      	beq.n	800437a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8004354:	4b0f      	ldr	r3, [pc, #60]	; (8004394 <USER_SPI_initialize+0x1d0>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800435e:	4b0d      	ldr	r3, [pc, #52]	; (8004394 <USER_SPI_initialize+0x1d0>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0210 	orr.w	r2, r2, #16
 8004366:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004368:	4b09      	ldr	r3, [pc, #36]	; (8004390 <USER_SPI_initialize+0x1cc>)
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	b2db      	uxtb	r3, r3
 800436e:	f023 0301 	bic.w	r3, r3, #1
 8004372:	b2da      	uxtb	r2, r3
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <USER_SPI_initialize+0x1cc>)
 8004376:	701a      	strb	r2, [r3, #0]
 8004378:	e002      	b.n	8004380 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800437a:	4b05      	ldr	r3, [pc, #20]	; (8004390 <USER_SPI_initialize+0x1cc>)
 800437c:	2201      	movs	r2, #1
 800437e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8004380:	4b03      	ldr	r3, [pc, #12]	; (8004390 <USER_SPI_initialize+0x1cc>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	b2db      	uxtb	r3, r3
}
 8004386:	4618      	mov	r0, r3
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	bd90      	pop	{r4, r7, pc}
 800438e:	bf00      	nop
 8004390:	20000020 	.word	0x20000020
 8004394:	200001a4 	.word	0x200001a4
 8004398:	2000029c 	.word	0x2000029c

0800439c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	4603      	mov	r3, r0
 80043a4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <USER_SPI_status+0x14>
 80043ac:	2301      	movs	r3, #1
 80043ae:	e002      	b.n	80043b6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80043b0:	4b04      	ldr	r3, [pc, #16]	; (80043c4 <USER_SPI_status+0x28>)
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	b2db      	uxtb	r3, r3
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	20000020 	.word	0x20000020

080043c8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	4603      	mov	r3, r0
 80043d6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d102      	bne.n	80043e4 <USER_SPI_read+0x1c>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d101      	bne.n	80043e8 <USER_SPI_read+0x20>
 80043e4:	2304      	movs	r3, #4
 80043e6:	e04d      	b.n	8004484 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80043e8:	4b28      	ldr	r3, [pc, #160]	; (800448c <USER_SPI_read+0xc4>)
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <USER_SPI_read+0x32>
 80043f6:	2303      	movs	r3, #3
 80043f8:	e044      	b.n	8004484 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80043fa:	4b25      	ldr	r3, [pc, #148]	; (8004490 <USER_SPI_read+0xc8>)
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	f003 0308 	and.w	r3, r3, #8
 8004402:	2b00      	cmp	r3, #0
 8004404:	d102      	bne.n	800440c <USER_SPI_read+0x44>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	025b      	lsls	r3, r3, #9
 800440a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d111      	bne.n	8004436 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	2011      	movs	r0, #17
 8004416:	f7ff fe66 	bl	80040e6 <send_cmd>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d129      	bne.n	8004474 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8004420:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004424:	68b8      	ldr	r0, [r7, #8]
 8004426:	f7ff fe03 	bl	8004030 <rcvr_datablock>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d021      	beq.n	8004474 <USER_SPI_read+0xac>
			count = 0;
 8004430:	2300      	movs	r3, #0
 8004432:	603b      	str	r3, [r7, #0]
 8004434:	e01e      	b.n	8004474 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004436:	6879      	ldr	r1, [r7, #4]
 8004438:	2012      	movs	r0, #18
 800443a:	f7ff fe54 	bl	80040e6 <send_cmd>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d117      	bne.n	8004474 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004444:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004448:	68b8      	ldr	r0, [r7, #8]
 800444a:	f7ff fdf1 	bl	8004030 <rcvr_datablock>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <USER_SPI_read+0xa2>
				buff += 512;
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800445a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	3b01      	subs	r3, #1
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1ed      	bne.n	8004444 <USER_SPI_read+0x7c>
 8004468:	e000      	b.n	800446c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800446a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800446c:	2100      	movs	r1, #0
 800446e:	200c      	movs	r0, #12
 8004470:	f7ff fe39 	bl	80040e6 <send_cmd>
		}
	}
	despiselect();
 8004474:	f7ff fdb4 	bl	8003fe0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	bf14      	ite	ne
 800447e:	2301      	movne	r3, #1
 8004480:	2300      	moveq	r3, #0
 8004482:	b2db      	uxtb	r3, r3
}
 8004484:	4618      	mov	r0, r3
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	20000020 	.word	0x20000020
 8004490:	2000029c 	.word	0x2000029c

08004494 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	607a      	str	r2, [r7, #4]
 800449e:	603b      	str	r3, [r7, #0]
 80044a0:	4603      	mov	r3, r0
 80044a2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d102      	bne.n	80044b0 <USER_SPI_write+0x1c>
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <USER_SPI_write+0x20>
 80044b0:	2304      	movs	r3, #4
 80044b2:	e063      	b.n	800457c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80044b4:	4b33      	ldr	r3, [pc, #204]	; (8004584 <USER_SPI_write+0xf0>)
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <USER_SPI_write+0x32>
 80044c2:	2303      	movs	r3, #3
 80044c4:	e05a      	b.n	800457c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80044c6:	4b2f      	ldr	r3, [pc, #188]	; (8004584 <USER_SPI_write+0xf0>)
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <USER_SPI_write+0x44>
 80044d4:	2302      	movs	r3, #2
 80044d6:	e051      	b.n	800457c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80044d8:	4b2b      	ldr	r3, [pc, #172]	; (8004588 <USER_SPI_write+0xf4>)
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d102      	bne.n	80044ea <USER_SPI_write+0x56>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	025b      	lsls	r3, r3, #9
 80044e8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d110      	bne.n	8004512 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80044f0:	6879      	ldr	r1, [r7, #4]
 80044f2:	2018      	movs	r0, #24
 80044f4:	f7ff fdf7 	bl	80040e6 <send_cmd>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d136      	bne.n	800456c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80044fe:	21fe      	movs	r1, #254	; 0xfe
 8004500:	68b8      	ldr	r0, [r7, #8]
 8004502:	f7ff fdbe 	bl	8004082 <xmit_datablock>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d02f      	beq.n	800456c <USER_SPI_write+0xd8>
			count = 0;
 800450c:	2300      	movs	r3, #0
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	e02c      	b.n	800456c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8004512:	4b1d      	ldr	r3, [pc, #116]	; (8004588 <USER_SPI_write+0xf4>)
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	f003 0306 	and.w	r3, r3, #6
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <USER_SPI_write+0x92>
 800451e:	6839      	ldr	r1, [r7, #0]
 8004520:	2097      	movs	r0, #151	; 0x97
 8004522:	f7ff fde0 	bl	80040e6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	2019      	movs	r0, #25
 800452a:	f7ff fddc 	bl	80040e6 <send_cmd>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d11b      	bne.n	800456c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8004534:	21fc      	movs	r1, #252	; 0xfc
 8004536:	68b8      	ldr	r0, [r7, #8]
 8004538:	f7ff fda3 	bl	8004082 <xmit_datablock>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <USER_SPI_write+0xc4>
				buff += 512;
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004548:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	3b01      	subs	r3, #1
 800454e:	603b      	str	r3, [r7, #0]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1ee      	bne.n	8004534 <USER_SPI_write+0xa0>
 8004556:	e000      	b.n	800455a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004558:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800455a:	21fd      	movs	r1, #253	; 0xfd
 800455c:	2000      	movs	r0, #0
 800455e:	f7ff fd90 	bl	8004082 <xmit_datablock>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <USER_SPI_write+0xd8>
 8004568:	2301      	movs	r3, #1
 800456a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800456c:	f7ff fd38 	bl	8003fe0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	bf14      	ite	ne
 8004576:	2301      	movne	r3, #1
 8004578:	2300      	moveq	r3, #0
 800457a:	b2db      	uxtb	r3, r3
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	20000020 	.word	0x20000020
 8004588:	2000029c 	.word	0x2000029c

0800458c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08c      	sub	sp, #48	; 0x30
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	603a      	str	r2, [r7, #0]
 8004596:	71fb      	strb	r3, [r7, #7]
 8004598:	460b      	mov	r3, r1
 800459a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800459c:	79fb      	ldrb	r3, [r7, #7]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <USER_SPI_ioctl+0x1a>
 80045a2:	2304      	movs	r3, #4
 80045a4:	e15a      	b.n	800485c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80045a6:	4baf      	ldr	r3, [pc, #700]	; (8004864 <USER_SPI_ioctl+0x2d8>)
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <USER_SPI_ioctl+0x2c>
 80045b4:	2303      	movs	r3, #3
 80045b6:	e151      	b.n	800485c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80045be:	79bb      	ldrb	r3, [r7, #6]
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	f200 8136 	bhi.w	8004832 <USER_SPI_ioctl+0x2a6>
 80045c6:	a201      	add	r2, pc, #4	; (adr r2, 80045cc <USER_SPI_ioctl+0x40>)
 80045c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045cc:	080045e1 	.word	0x080045e1
 80045d0:	080045f5 	.word	0x080045f5
 80045d4:	08004833 	.word	0x08004833
 80045d8:	080046a1 	.word	0x080046a1
 80045dc:	08004797 	.word	0x08004797
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80045e0:	f7ff fd0c 	bl	8003ffc <spiselect>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f000 8127 	beq.w	800483a <USER_SPI_ioctl+0x2ae>
 80045ec:	2300      	movs	r3, #0
 80045ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80045f2:	e122      	b.n	800483a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80045f4:	2100      	movs	r1, #0
 80045f6:	2009      	movs	r0, #9
 80045f8:	f7ff fd75 	bl	80040e6 <send_cmd>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f040 811d 	bne.w	800483e <USER_SPI_ioctl+0x2b2>
 8004604:	f107 030c 	add.w	r3, r7, #12
 8004608:	2110      	movs	r1, #16
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff fd10 	bl	8004030 <rcvr_datablock>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 8113 	beq.w	800483e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004618:	7b3b      	ldrb	r3, [r7, #12]
 800461a:	099b      	lsrs	r3, r3, #6
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b01      	cmp	r3, #1
 8004620:	d111      	bne.n	8004646 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8004622:	7d7b      	ldrb	r3, [r7, #21]
 8004624:	461a      	mov	r2, r3
 8004626:	7d3b      	ldrb	r3, [r7, #20]
 8004628:	021b      	lsls	r3, r3, #8
 800462a:	4413      	add	r3, r2
 800462c:	461a      	mov	r2, r3
 800462e:	7cfb      	ldrb	r3, [r7, #19]
 8004630:	041b      	lsls	r3, r3, #16
 8004632:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8004636:	4413      	add	r3, r2
 8004638:	3301      	adds	r3, #1
 800463a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	029a      	lsls	r2, r3, #10
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	601a      	str	r2, [r3, #0]
 8004644:	e028      	b.n	8004698 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004646:	7c7b      	ldrb	r3, [r7, #17]
 8004648:	f003 030f 	and.w	r3, r3, #15
 800464c:	b2da      	uxtb	r2, r3
 800464e:	7dbb      	ldrb	r3, [r7, #22]
 8004650:	09db      	lsrs	r3, r3, #7
 8004652:	b2db      	uxtb	r3, r3
 8004654:	4413      	add	r3, r2
 8004656:	b2da      	uxtb	r2, r3
 8004658:	7d7b      	ldrb	r3, [r7, #21]
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f003 0306 	and.w	r3, r3, #6
 8004662:	b2db      	uxtb	r3, r3
 8004664:	4413      	add	r3, r2
 8004666:	b2db      	uxtb	r3, r3
 8004668:	3302      	adds	r3, #2
 800466a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800466e:	7d3b      	ldrb	r3, [r7, #20]
 8004670:	099b      	lsrs	r3, r3, #6
 8004672:	b2db      	uxtb	r3, r3
 8004674:	461a      	mov	r2, r3
 8004676:	7cfb      	ldrb	r3, [r7, #19]
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	441a      	add	r2, r3
 800467c:	7cbb      	ldrb	r3, [r7, #18]
 800467e:	029b      	lsls	r3, r3, #10
 8004680:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004684:	4413      	add	r3, r2
 8004686:	3301      	adds	r3, #1
 8004688:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800468a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800468e:	3b09      	subs	r3, #9
 8004690:	69fa      	ldr	r2, [r7, #28]
 8004692:	409a      	lsls	r2, r3
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8004698:	2300      	movs	r3, #0
 800469a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800469e:	e0ce      	b.n	800483e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80046a0:	4b71      	ldr	r3, [pc, #452]	; (8004868 <USER_SPI_ioctl+0x2dc>)
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d031      	beq.n	8004710 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80046ac:	2100      	movs	r1, #0
 80046ae:	208d      	movs	r0, #141	; 0x8d
 80046b0:	f7ff fd19 	bl	80040e6 <send_cmd>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f040 80c3 	bne.w	8004842 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80046bc:	20ff      	movs	r0, #255	; 0xff
 80046be:	f7ff fc1f 	bl	8003f00 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80046c2:	f107 030c 	add.w	r3, r7, #12
 80046c6:	2110      	movs	r1, #16
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff fcb1 	bl	8004030 <rcvr_datablock>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 80b6 	beq.w	8004842 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80046d6:	2330      	movs	r3, #48	; 0x30
 80046d8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80046dc:	e007      	b.n	80046ee <USER_SPI_ioctl+0x162>
 80046de:	20ff      	movs	r0, #255	; 0xff
 80046e0:	f7ff fc0e 	bl	8003f00 <xchg_spi>
 80046e4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80046e8:	3b01      	subs	r3, #1
 80046ea:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80046ee:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1f3      	bne.n	80046de <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80046f6:	7dbb      	ldrb	r3, [r7, #22]
 80046f8:	091b      	lsrs	r3, r3, #4
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	461a      	mov	r2, r3
 80046fe:	2310      	movs	r3, #16
 8004700:	fa03 f202 	lsl.w	r2, r3, r2
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800470e:	e098      	b.n	8004842 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004710:	2100      	movs	r1, #0
 8004712:	2009      	movs	r0, #9
 8004714:	f7ff fce7 	bl	80040e6 <send_cmd>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	f040 8091 	bne.w	8004842 <USER_SPI_ioctl+0x2b6>
 8004720:	f107 030c 	add.w	r3, r7, #12
 8004724:	2110      	movs	r1, #16
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff fc82 	bl	8004030 <rcvr_datablock>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 8087 	beq.w	8004842 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004734:	4b4c      	ldr	r3, [pc, #304]	; (8004868 <USER_SPI_ioctl+0x2dc>)
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d012      	beq.n	8004766 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004740:	7dbb      	ldrb	r3, [r7, #22]
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004748:	7dfa      	ldrb	r2, [r7, #23]
 800474a:	09d2      	lsrs	r2, r2, #7
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	4413      	add	r3, r2
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	7e7b      	ldrb	r3, [r7, #25]
 8004754:	099b      	lsrs	r3, r3, #6
 8004756:	b2db      	uxtb	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	fa02 f303 	lsl.w	r3, r2, r3
 800475e:	461a      	mov	r2, r3
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e013      	b.n	800478e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8004766:	7dbb      	ldrb	r3, [r7, #22]
 8004768:	109b      	asrs	r3, r3, #2
 800476a:	b29b      	uxth	r3, r3
 800476c:	f003 031f 	and.w	r3, r3, #31
 8004770:	3301      	adds	r3, #1
 8004772:	7dfa      	ldrb	r2, [r7, #23]
 8004774:	00d2      	lsls	r2, r2, #3
 8004776:	f002 0218 	and.w	r2, r2, #24
 800477a:	7df9      	ldrb	r1, [r7, #23]
 800477c:	0949      	lsrs	r1, r1, #5
 800477e:	b2c9      	uxtb	r1, r1
 8004780:	440a      	add	r2, r1
 8004782:	3201      	adds	r2, #1
 8004784:	fb02 f303 	mul.w	r3, r2, r3
 8004788:	461a      	mov	r2, r3
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8004794:	e055      	b.n	8004842 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004796:	4b34      	ldr	r3, [pc, #208]	; (8004868 <USER_SPI_ioctl+0x2dc>)
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	f003 0306 	and.w	r3, r3, #6
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d051      	beq.n	8004846 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80047a2:	f107 020c 	add.w	r2, r7, #12
 80047a6:	79fb      	ldrb	r3, [r7, #7]
 80047a8:	210b      	movs	r1, #11
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff feee 	bl	800458c <USER_SPI_ioctl>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d149      	bne.n	800484a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80047b6:	7b3b      	ldrb	r3, [r7, #12]
 80047b8:	099b      	lsrs	r3, r3, #6
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <USER_SPI_ioctl+0x23e>
 80047c0:	7dbb      	ldrb	r3, [r7, #22]
 80047c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d041      	beq.n	800484e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80047d4:	6a3b      	ldr	r3, [r7, #32]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80047da:	4b23      	ldr	r3, [pc, #140]	; (8004868 <USER_SPI_ioctl+0x2dc>)
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d105      	bne.n	80047f2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80047e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e8:	025b      	lsls	r3, r3, #9
 80047ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80047ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ee:	025b      	lsls	r3, r3, #9
 80047f0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80047f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047f4:	2020      	movs	r0, #32
 80047f6:	f7ff fc76 	bl	80040e6 <send_cmd>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d128      	bne.n	8004852 <USER_SPI_ioctl+0x2c6>
 8004800:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004802:	2021      	movs	r0, #33	; 0x21
 8004804:	f7ff fc6f 	bl	80040e6 <send_cmd>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d121      	bne.n	8004852 <USER_SPI_ioctl+0x2c6>
 800480e:	2100      	movs	r1, #0
 8004810:	2026      	movs	r0, #38	; 0x26
 8004812:	f7ff fc68 	bl	80040e6 <send_cmd>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d11a      	bne.n	8004852 <USER_SPI_ioctl+0x2c6>
 800481c:	f247 5030 	movw	r0, #30000	; 0x7530
 8004820:	f7ff fbbb 	bl	8003f9a <wait_ready>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d013      	beq.n	8004852 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800482a:	2300      	movs	r3, #0
 800482c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8004830:	e00f      	b.n	8004852 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8004832:	2304      	movs	r3, #4
 8004834:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004838:	e00c      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		break;
 800483a:	bf00      	nop
 800483c:	e00a      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		break;
 800483e:	bf00      	nop
 8004840:	e008      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		break;
 8004842:	bf00      	nop
 8004844:	e006      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004846:	bf00      	nop
 8004848:	e004      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800484a:	bf00      	nop
 800484c:	e002      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800484e:	bf00      	nop
 8004850:	e000      	b.n	8004854 <USER_SPI_ioctl+0x2c8>
		break;
 8004852:	bf00      	nop
	}

	despiselect();
 8004854:	f7ff fbc4 	bl	8003fe0 <despiselect>

	return res;
 8004858:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800485c:	4618      	mov	r0, r3
 800485e:	3730      	adds	r7, #48	; 0x30
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	20000020 	.word	0x20000020
 8004868:	2000029c 	.word	0x2000029c

0800486c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004876:	79fb      	ldrb	r3, [r7, #7]
 8004878:	4a08      	ldr	r2, [pc, #32]	; (800489c <disk_status+0x30>)
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4413      	add	r3, r2
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	79fa      	ldrb	r2, [r7, #7]
 8004884:	4905      	ldr	r1, [pc, #20]	; (800489c <disk_status+0x30>)
 8004886:	440a      	add	r2, r1
 8004888:	7a12      	ldrb	r2, [r2, #8]
 800488a:	4610      	mov	r0, r2
 800488c:	4798      	blx	r3
 800488e:	4603      	mov	r3, r0
 8004890:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004892:	7bfb      	ldrb	r3, [r7, #15]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	200002d0 	.word	0x200002d0

080048a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	4a0d      	ldr	r2, [pc, #52]	; (80048e8 <disk_initialize+0x48>)
 80048b2:	5cd3      	ldrb	r3, [r2, r3]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d111      	bne.n	80048dc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	4a0b      	ldr	r2, [pc, #44]	; (80048e8 <disk_initialize+0x48>)
 80048bc:	2101      	movs	r1, #1
 80048be:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80048c0:	79fb      	ldrb	r3, [r7, #7]
 80048c2:	4a09      	ldr	r2, [pc, #36]	; (80048e8 <disk_initialize+0x48>)
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	4413      	add	r3, r2
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	79fa      	ldrb	r2, [r7, #7]
 80048ce:	4906      	ldr	r1, [pc, #24]	; (80048e8 <disk_initialize+0x48>)
 80048d0:	440a      	add	r2, r1
 80048d2:	7a12      	ldrb	r2, [r2, #8]
 80048d4:	4610      	mov	r0, r2
 80048d6:	4798      	blx	r3
 80048d8:	4603      	mov	r3, r0
 80048da:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	200002d0 	.word	0x200002d0

080048ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80048ec:	b590      	push	{r4, r7, lr}
 80048ee:	b087      	sub	sp, #28
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60b9      	str	r1, [r7, #8]
 80048f4:	607a      	str	r2, [r7, #4]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	4603      	mov	r3, r0
 80048fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80048fc:	7bfb      	ldrb	r3, [r7, #15]
 80048fe:	4a0a      	ldr	r2, [pc, #40]	; (8004928 <disk_read+0x3c>)
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	689c      	ldr	r4, [r3, #8]
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	4a07      	ldr	r2, [pc, #28]	; (8004928 <disk_read+0x3c>)
 800490c:	4413      	add	r3, r2
 800490e:	7a18      	ldrb	r0, [r3, #8]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	68b9      	ldr	r1, [r7, #8]
 8004916:	47a0      	blx	r4
 8004918:	4603      	mov	r3, r0
 800491a:	75fb      	strb	r3, [r7, #23]
  return res;
 800491c:	7dfb      	ldrb	r3, [r7, #23]
}
 800491e:	4618      	mov	r0, r3
 8004920:	371c      	adds	r7, #28
 8004922:	46bd      	mov	sp, r7
 8004924:	bd90      	pop	{r4, r7, pc}
 8004926:	bf00      	nop
 8004928:	200002d0 	.word	0x200002d0

0800492c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800492c:	b590      	push	{r4, r7, lr}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60b9      	str	r1, [r7, #8]
 8004934:	607a      	str	r2, [r7, #4]
 8004936:	603b      	str	r3, [r7, #0]
 8004938:	4603      	mov	r3, r0
 800493a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	4a0a      	ldr	r2, [pc, #40]	; (8004968 <disk_write+0x3c>)
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	68dc      	ldr	r4, [r3, #12]
 8004948:	7bfb      	ldrb	r3, [r7, #15]
 800494a:	4a07      	ldr	r2, [pc, #28]	; (8004968 <disk_write+0x3c>)
 800494c:	4413      	add	r3, r2
 800494e:	7a18      	ldrb	r0, [r3, #8]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	47a0      	blx	r4
 8004958:	4603      	mov	r3, r0
 800495a:	75fb      	strb	r3, [r7, #23]
  return res;
 800495c:	7dfb      	ldrb	r3, [r7, #23]
}
 800495e:	4618      	mov	r0, r3
 8004960:	371c      	adds	r7, #28
 8004962:	46bd      	mov	sp, r7
 8004964:	bd90      	pop	{r4, r7, pc}
 8004966:	bf00      	nop
 8004968:	200002d0 	.word	0x200002d0

0800496c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	4603      	mov	r3, r0
 8004974:	603a      	str	r2, [r7, #0]
 8004976:	71fb      	strb	r3, [r7, #7]
 8004978:	460b      	mov	r3, r1
 800497a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800497c:	79fb      	ldrb	r3, [r7, #7]
 800497e:	4a09      	ldr	r2, [pc, #36]	; (80049a4 <disk_ioctl+0x38>)
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	79fa      	ldrb	r2, [r7, #7]
 800498a:	4906      	ldr	r1, [pc, #24]	; (80049a4 <disk_ioctl+0x38>)
 800498c:	440a      	add	r2, r1
 800498e:	7a10      	ldrb	r0, [r2, #8]
 8004990:	79b9      	ldrb	r1, [r7, #6]
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	4798      	blx	r3
 8004996:	4603      	mov	r3, r0
 8004998:	73fb      	strb	r3, [r7, #15]
  return res;
 800499a:	7bfb      	ldrb	r3, [r7, #15]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3710      	adds	r7, #16
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	200002d0 	.word	0x200002d0

080049a8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3301      	adds	r3, #1
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80049b8:	89fb      	ldrh	r3, [r7, #14]
 80049ba:	021b      	lsls	r3, r3, #8
 80049bc:	b21a      	sxth	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	b21b      	sxth	r3, r3
 80049c4:	4313      	orrs	r3, r2
 80049c6:	b21b      	sxth	r3, r3
 80049c8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80049ca:	89fb      	ldrh	r3, [r7, #14]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	3303      	adds	r3, #3
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	021b      	lsls	r3, r3, #8
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	3202      	adds	r2, #2
 80049f0:	7812      	ldrb	r2, [r2, #0]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	021b      	lsls	r3, r3, #8
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	3201      	adds	r2, #1
 80049fe:	7812      	ldrb	r2, [r2, #0]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	021b      	lsls	r3, r3, #8
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	7812      	ldrb	r2, [r2, #0]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]
	return rv;
 8004a10:	68fb      	ldr	r3, [r7, #12]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	460b      	mov	r3, r1
 8004a28:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	607a      	str	r2, [r7, #4]
 8004a30:	887a      	ldrh	r2, [r7, #2]
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]
 8004a36:	887b      	ldrh	r3, [r7, #2]
 8004a38:	0a1b      	lsrs	r3, r3, #8
 8004a3a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	607a      	str	r2, [r7, #4]
 8004a42:	887a      	ldrh	r2, [r7, #2]
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	607a      	str	r2, [r7, #4]
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	0a1b      	lsrs	r3, r3, #8
 8004a6e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	1c5a      	adds	r2, r3, #1
 8004a74:	607a      	str	r2, [r7, #4]
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	701a      	strb	r2, [r3, #0]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	0a1b      	lsrs	r3, r3, #8
 8004a80:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	607a      	str	r2, [r7, #4]
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	b2d2      	uxtb	r2, r2
 8004a9e:	701a      	strb	r2, [r3, #0]
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00d      	beq.n	8004ae2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	1c53      	adds	r3, r2, #1
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	1c59      	adds	r1, r3, #1
 8004ad0:	6179      	str	r1, [r7, #20]
 8004ad2:	7812      	ldrb	r2, [r2, #0]
 8004ad4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	607b      	str	r3, [r7, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f1      	bne.n	8004ac6 <mem_cpy+0x1a>
	}
}
 8004ae2:	bf00      	nop
 8004ae4:	371c      	adds	r7, #28
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004aee:	b480      	push	{r7}
 8004af0:	b087      	sub	sp, #28
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	1c5a      	adds	r2, r3, #1
 8004b02:	617a      	str	r2, [r7, #20]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	b2d2      	uxtb	r2, r2
 8004b08:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	607b      	str	r3, [r7, #4]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f3      	bne.n	8004afe <mem_set+0x10>
}
 8004b16:	bf00      	nop
 8004b18:	bf00      	nop
 8004b1a:	371c      	adds	r7, #28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004b24:	b480      	push	{r7}
 8004b26:	b089      	sub	sp, #36	; 0x24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	61fb      	str	r3, [r7, #28]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	61fa      	str	r2, [r7, #28]
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	4619      	mov	r1, r3
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	61ba      	str	r2, [r7, #24]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	1acb      	subs	r3, r1, r3
 8004b50:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	607b      	str	r3, [r7, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d002      	beq.n	8004b64 <mem_cmp+0x40>
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0eb      	beq.n	8004b3c <mem_cmp+0x18>

	return r;
 8004b64:	697b      	ldr	r3, [r7, #20]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3724      	adds	r7, #36	; 0x24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
 8004b7a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004b7c:	e002      	b.n	8004b84 <chk_chr+0x12>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3301      	adds	r3, #1
 8004b82:	607b      	str	r3, [r7, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <chk_chr+0x26>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d1f2      	bne.n	8004b7e <chk_chr+0xc>
	return *str;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	e029      	b.n	8004c10 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004bbc:	4a27      	ldr	r2, [pc, #156]	; (8004c5c <chk_lock+0xb4>)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	4413      	add	r3, r2
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d01d      	beq.n	8004c06 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004bca:	4a24      	ldr	r2, [pc, #144]	; (8004c5c <chk_lock+0xb4>)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	4413      	add	r3, r2
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d116      	bne.n	8004c0a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004bdc:	4a1f      	ldr	r2, [pc, #124]	; (8004c5c <chk_lock+0xb4>)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	4413      	add	r3, r2
 8004be4:	3304      	adds	r3, #4
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d10c      	bne.n	8004c0a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004bf0:	4a1a      	ldr	r2, [pc, #104]	; (8004c5c <chk_lock+0xb4>)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	4413      	add	r3, r2
 8004bf8:	3308      	adds	r3, #8
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d102      	bne.n	8004c0a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004c04:	e007      	b.n	8004c16 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8004c06:	2301      	movs	r3, #1
 8004c08:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d9d2      	bls.n	8004bbc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d109      	bne.n	8004c30 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d102      	bne.n	8004c28 <chk_lock+0x80>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d101      	bne.n	8004c2c <chk_lock+0x84>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	e010      	b.n	8004c4e <chk_lock+0xa6>
 8004c2c:	2312      	movs	r3, #18
 8004c2e:	e00e      	b.n	8004c4e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d108      	bne.n	8004c48 <chk_lock+0xa0>
 8004c36:	4a09      	ldr	r2, [pc, #36]	; (8004c5c <chk_lock+0xb4>)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	4413      	add	r3, r2
 8004c3e:	330c      	adds	r3, #12
 8004c40:	881b      	ldrh	r3, [r3, #0]
 8004c42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c46:	d101      	bne.n	8004c4c <chk_lock+0xa4>
 8004c48:	2310      	movs	r3, #16
 8004c4a:	e000      	b.n	8004c4e <chk_lock+0xa6>
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	200002b0 	.word	0x200002b0

08004c60 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004c66:	2300      	movs	r3, #0
 8004c68:	607b      	str	r3, [r7, #4]
 8004c6a:	e002      	b.n	8004c72 <enq_lock+0x12>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3301      	adds	r3, #1
 8004c70:	607b      	str	r3, [r7, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d806      	bhi.n	8004c86 <enq_lock+0x26>
 8004c78:	4a09      	ldr	r2, [pc, #36]	; (8004ca0 <enq_lock+0x40>)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	4413      	add	r3, r2
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1f2      	bne.n	8004c6c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	bf14      	ite	ne
 8004c8c:	2301      	movne	r3, #1
 8004c8e:	2300      	moveq	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	200002b0 	.word	0x200002b0

08004ca4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	e01f      	b.n	8004cf4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8004cb4:	4a41      	ldr	r2, [pc, #260]	; (8004dbc <inc_lock+0x118>)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	4413      	add	r3, r2
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d113      	bne.n	8004cee <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8004cc6:	4a3d      	ldr	r2, [pc, #244]	; (8004dbc <inc_lock+0x118>)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	4413      	add	r3, r2
 8004cce:	3304      	adds	r3, #4
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d109      	bne.n	8004cee <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8004cda:	4a38      	ldr	r2, [pc, #224]	; (8004dbc <inc_lock+0x118>)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	4413      	add	r3, r2
 8004ce2:	3308      	adds	r3, #8
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d006      	beq.n	8004cfc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d9dc      	bls.n	8004cb4 <inc_lock+0x10>
 8004cfa:	e000      	b.n	8004cfe <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004cfc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d132      	bne.n	8004d6a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	e002      	b.n	8004d10 <inc_lock+0x6c>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	60fb      	str	r3, [r7, #12]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d806      	bhi.n	8004d24 <inc_lock+0x80>
 8004d16:	4a29      	ldr	r2, [pc, #164]	; (8004dbc <inc_lock+0x118>)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	4413      	add	r3, r2
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f2      	bne.n	8004d0a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d101      	bne.n	8004d2e <inc_lock+0x8a>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	e040      	b.n	8004db0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4922      	ldr	r1, [pc, #136]	; (8004dbc <inc_lock+0x118>)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	440b      	add	r3, r1
 8004d3a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689a      	ldr	r2, [r3, #8]
 8004d40:	491e      	ldr	r1, [pc, #120]	; (8004dbc <inc_lock+0x118>)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	440b      	add	r3, r1
 8004d48:	3304      	adds	r3, #4
 8004d4a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	695a      	ldr	r2, [r3, #20]
 8004d50:	491a      	ldr	r1, [pc, #104]	; (8004dbc <inc_lock+0x118>)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	440b      	add	r3, r1
 8004d58:	3308      	adds	r3, #8
 8004d5a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8004d5c:	4a17      	ldr	r2, [pc, #92]	; (8004dbc <inc_lock+0x118>)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	4413      	add	r3, r2
 8004d64:	330c      	adds	r3, #12
 8004d66:	2200      	movs	r2, #0
 8004d68:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d009      	beq.n	8004d84 <inc_lock+0xe0>
 8004d70:	4a12      	ldr	r2, [pc, #72]	; (8004dbc <inc_lock+0x118>)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	4413      	add	r3, r2
 8004d78:	330c      	adds	r3, #12
 8004d7a:	881b      	ldrh	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <inc_lock+0xe0>
 8004d80:	2300      	movs	r3, #0
 8004d82:	e015      	b.n	8004db0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d108      	bne.n	8004d9c <inc_lock+0xf8>
 8004d8a:	4a0c      	ldr	r2, [pc, #48]	; (8004dbc <inc_lock+0x118>)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	011b      	lsls	r3, r3, #4
 8004d90:	4413      	add	r3, r2
 8004d92:	330c      	adds	r3, #12
 8004d94:	881b      	ldrh	r3, [r3, #0]
 8004d96:	3301      	adds	r3, #1
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	e001      	b.n	8004da0 <inc_lock+0xfc>
 8004d9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004da0:	4906      	ldr	r1, [pc, #24]	; (8004dbc <inc_lock+0x118>)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	440b      	add	r3, r1
 8004da8:	330c      	adds	r3, #12
 8004daa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	3301      	adds	r3, #1
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr
 8004dbc:	200002b0 	.word	0x200002b0

08004dc0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	607b      	str	r3, [r7, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d825      	bhi.n	8004e20 <dec_lock+0x60>
		n = Files[i].ctr;
 8004dd4:	4a17      	ldr	r2, [pc, #92]	; (8004e34 <dec_lock+0x74>)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	4413      	add	r3, r2
 8004ddc:	330c      	adds	r3, #12
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004de2:	89fb      	ldrh	r3, [r7, #14]
 8004de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004de8:	d101      	bne.n	8004dee <dec_lock+0x2e>
 8004dea:	2300      	movs	r3, #0
 8004dec:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004dee:	89fb      	ldrh	r3, [r7, #14]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d002      	beq.n	8004dfa <dec_lock+0x3a>
 8004df4:	89fb      	ldrh	r3, [r7, #14]
 8004df6:	3b01      	subs	r3, #1
 8004df8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004dfa:	4a0e      	ldr	r2, [pc, #56]	; (8004e34 <dec_lock+0x74>)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	4413      	add	r3, r2
 8004e02:	330c      	adds	r3, #12
 8004e04:	89fa      	ldrh	r2, [r7, #14]
 8004e06:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004e08:	89fb      	ldrh	r3, [r7, #14]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d105      	bne.n	8004e1a <dec_lock+0x5a>
 8004e0e:	4a09      	ldr	r2, [pc, #36]	; (8004e34 <dec_lock+0x74>)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	4413      	add	r3, r2
 8004e16:	2200      	movs	r2, #0
 8004e18:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	737b      	strb	r3, [r7, #13]
 8004e1e:	e001      	b.n	8004e24 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004e20:	2302      	movs	r3, #2
 8004e22:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004e24:	7b7b      	ldrb	r3, [r7, #13]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	200002b0 	.word	0x200002b0

08004e38 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004e40:	2300      	movs	r3, #0
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	e010      	b.n	8004e68 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004e46:	4a0d      	ldr	r2, [pc, #52]	; (8004e7c <clear_lock+0x44>)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	4413      	add	r3, r2
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d105      	bne.n	8004e62 <clear_lock+0x2a>
 8004e56:	4a09      	ldr	r2, [pc, #36]	; (8004e7c <clear_lock+0x44>)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	4413      	add	r3, r2
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	3301      	adds	r3, #1
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d9eb      	bls.n	8004e46 <clear_lock+0xe>
	}
}
 8004e6e:	bf00      	nop
 8004e70:	bf00      	nop
 8004e72:	3714      	adds	r7, #20
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	200002b0 	.word	0x200002b0

08004e80 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	78db      	ldrb	r3, [r3, #3]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d034      	beq.n	8004efe <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	7858      	ldrb	r0, [r3, #1]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	f7ff fd40 	bl	800492c <disk_write>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	73fb      	strb	r3, [r7, #15]
 8004eb6:	e022      	b.n	8004efe <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	1ad2      	subs	r2, r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d217      	bcs.n	8004efe <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	789b      	ldrb	r3, [r3, #2]
 8004ed2:	613b      	str	r3, [r7, #16]
 8004ed4:	e010      	b.n	8004ef8 <sync_window+0x78>
					wsect += fs->fsize;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	4413      	add	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	7858      	ldrb	r0, [r3, #1]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004eea:	2301      	movs	r3, #1
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	f7ff fd1d 	bl	800492c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	613b      	str	r3, [r7, #16]
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d8eb      	bhi.n	8004ed6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8004efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d01b      	beq.n	8004f58 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f7ff ffad 	bl	8004e80 <sync_window>
 8004f26:	4603      	mov	r3, r0
 8004f28:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004f2a:	7bfb      	ldrb	r3, [r7, #15]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d113      	bne.n	8004f58 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	7858      	ldrb	r0, [r3, #1]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	f7ff fcd5 	bl	80048ec <disk_read>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d004      	beq.n	8004f52 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004f48:	f04f 33ff 	mov.w	r3, #4294967295
 8004f4c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	683a      	ldr	r2, [r7, #0]
 8004f56:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f7ff ff87 	bl	8004e80 <sync_window>
 8004f72:	4603      	mov	r3, r0
 8004f74:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004f76:	7bfb      	ldrb	r3, [r7, #15]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d158      	bne.n	800502e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b03      	cmp	r3, #3
 8004f82:	d148      	bne.n	8005016 <sync_fs+0xb2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	791b      	ldrb	r3, [r3, #4]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d144      	bne.n	8005016 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3330      	adds	r3, #48	; 0x30
 8004f90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f94:	2100      	movs	r1, #0
 8004f96:	4618      	mov	r0, r3
 8004f98:	f7ff fda9 	bl	8004aee <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	3330      	adds	r3, #48	; 0x30
 8004fa0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004fa4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff fd38 	bl	8004a1e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	3330      	adds	r3, #48	; 0x30
 8004fb2:	4921      	ldr	r1, [pc, #132]	; (8005038 <sync_fs+0xd4>)
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7ff fd4d 	bl	8004a54 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3330      	adds	r3, #48	; 0x30
 8004fbe:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8004fc2:	491e      	ldr	r1, [pc, #120]	; (800503c <sync_fs+0xd8>)
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff fd45 	bl	8004a54 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	3330      	adds	r3, #48	; 0x30
 8004fce:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	4610      	mov	r0, r2
 8004fda:	f7ff fd3b 	bl	8004a54 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	3330      	adds	r3, #48	; 0x30
 8004fe2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	4619      	mov	r1, r3
 8004fec:	4610      	mov	r0, r2
 8004fee:	f7ff fd31 	bl	8004a54 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	7858      	ldrb	r0, [r3, #1]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800500a:	2301      	movs	r3, #1
 800500c:	f7ff fc8e 	bl	800492c <disk_write>
			fs->fsi_flag = 0;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	785b      	ldrb	r3, [r3, #1]
 800501a:	2200      	movs	r2, #0
 800501c:	2100      	movs	r1, #0
 800501e:	4618      	mov	r0, r3
 8005020:	f7ff fca4 	bl	800496c <disk_ioctl>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <sync_fs+0xca>
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800502e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005030:	4618      	mov	r0, r3
 8005032:	3710      	adds	r7, #16
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	41615252 	.word	0x41615252
 800503c:	61417272 	.word	0x61417272

08005040 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	3b02      	subs	r3, #2
 800504e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	3b02      	subs	r3, #2
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d301      	bcc.n	8005060 <clust2sect+0x20>
 800505c:	2300      	movs	r3, #0
 800505e:	e008      	b.n	8005072 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	895b      	ldrh	r3, [r3, #10]
 8005064:	461a      	mov	r2, r3
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	fb03 f202 	mul.w	r2, r3, r2
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005070:	4413      	add	r3, r2
}
 8005072:	4618      	mov	r0, r3
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr

0800507e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b086      	sub	sp, #24
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
 8005086:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d904      	bls.n	800509e <get_fat+0x20>
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	429a      	cmp	r2, r3
 800509c:	d302      	bcc.n	80050a4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800509e:	2301      	movs	r3, #1
 80050a0:	617b      	str	r3, [r7, #20]
 80050a2:	e08f      	b.n	80051c4 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80050a4:	f04f 33ff 	mov.w	r3, #4294967295
 80050a8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	2b03      	cmp	r3, #3
 80050b0:	d062      	beq.n	8005178 <get_fat+0xfa>
 80050b2:	2b03      	cmp	r3, #3
 80050b4:	dc7c      	bgt.n	80051b0 <get_fat+0x132>
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d002      	beq.n	80050c0 <get_fat+0x42>
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d042      	beq.n	8005144 <get_fat+0xc6>
 80050be:	e077      	b.n	80051b0 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	085b      	lsrs	r3, r3, #1
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	4413      	add	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	6a1a      	ldr	r2, [r3, #32]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	0a5b      	lsrs	r3, r3, #9
 80050d6:	4413      	add	r3, r2
 80050d8:	4619      	mov	r1, r3
 80050da:	6938      	ldr	r0, [r7, #16]
 80050dc:	f7ff ff14 	bl	8004f08 <move_window>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d167      	bne.n	80051b6 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	60fa      	str	r2, [r7, #12]
 80050ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4413      	add	r3, r2
 80050f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80050f8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	6a1a      	ldr	r2, [r3, #32]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	0a5b      	lsrs	r3, r3, #9
 8005102:	4413      	add	r3, r2
 8005104:	4619      	mov	r1, r3
 8005106:	6938      	ldr	r0, [r7, #16]
 8005108:	f7ff fefe 	bl	8004f08 <move_window>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d153      	bne.n	80051ba <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	4413      	add	r3, r2
 800511c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005120:	021b      	lsls	r3, r3, #8
 8005122:	461a      	mov	r2, r3
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4313      	orrs	r3, r2
 8005128:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <get_fat+0xbc>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	091b      	lsrs	r3, r3, #4
 8005138:	e002      	b.n	8005140 <get_fat+0xc2>
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005140:	617b      	str	r3, [r7, #20]
			break;
 8005142:	e03f      	b.n	80051c4 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	6a1a      	ldr	r2, [r3, #32]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	4413      	add	r3, r2
 800514e:	4619      	mov	r1, r3
 8005150:	6938      	ldr	r0, [r7, #16]
 8005152:	f7ff fed9 	bl	8004f08 <move_window>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d130      	bne.n	80051be <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800516a:	4413      	add	r3, r2
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff fc1b 	bl	80049a8 <ld_word>
 8005172:	4603      	mov	r3, r0
 8005174:	617b      	str	r3, [r7, #20]
			break;
 8005176:	e025      	b.n	80051c4 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	6a1a      	ldr	r2, [r3, #32]
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	09db      	lsrs	r3, r3, #7
 8005180:	4413      	add	r3, r2
 8005182:	4619      	mov	r1, r3
 8005184:	6938      	ldr	r0, [r7, #16]
 8005186:	f7ff febf 	bl	8004f08 <move_window>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d118      	bne.n	80051c2 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800519e:	4413      	add	r3, r2
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff fc19 	bl	80049d8 <ld_dword>
 80051a6:	4603      	mov	r3, r0
 80051a8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80051ac:	617b      	str	r3, [r7, #20]
			break;
 80051ae:	e009      	b.n	80051c4 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80051b0:	2301      	movs	r3, #1
 80051b2:	617b      	str	r3, [r7, #20]
 80051b4:	e006      	b.n	80051c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80051b6:	bf00      	nop
 80051b8:	e004      	b.n	80051c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80051ba:	bf00      	nop
 80051bc:	e002      	b.n	80051c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80051be:	bf00      	nop
 80051c0:	e000      	b.n	80051c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80051c2:	bf00      	nop
		}
	}

	return val;
 80051c4:	697b      	ldr	r3, [r7, #20]
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3718      	adds	r7, #24
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80051ce:	b590      	push	{r4, r7, lr}
 80051d0:	b089      	sub	sp, #36	; 0x24
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80051da:	2302      	movs	r3, #2
 80051dc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	f240 80d2 	bls.w	800538a <put_fat+0x1bc>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	f080 80cc 	bcs.w	800538a <put_fat+0x1bc>
		switch (fs->fs_type) {
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	2b03      	cmp	r3, #3
 80051f8:	f000 8096 	beq.w	8005328 <put_fat+0x15a>
 80051fc:	2b03      	cmp	r3, #3
 80051fe:	f300 80cd 	bgt.w	800539c <put_fat+0x1ce>
 8005202:	2b01      	cmp	r3, #1
 8005204:	d002      	beq.n	800520c <put_fat+0x3e>
 8005206:	2b02      	cmp	r3, #2
 8005208:	d06e      	beq.n	80052e8 <put_fat+0x11a>
 800520a:	e0c7      	b.n	800539c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	61bb      	str	r3, [r7, #24]
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	085b      	lsrs	r3, r3, #1
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	4413      	add	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6a1a      	ldr	r2, [r3, #32]
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	0a5b      	lsrs	r3, r3, #9
 8005222:	4413      	add	r3, r2
 8005224:	4619      	mov	r1, r3
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f7ff fe6e 	bl	8004f08 <move_window>
 800522c:	4603      	mov	r3, r0
 800522e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005230:	7ffb      	ldrb	r3, [r7, #31]
 8005232:	2b00      	cmp	r3, #0
 8005234:	f040 80ab 	bne.w	800538e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	1c59      	adds	r1, r3, #1
 8005242:	61b9      	str	r1, [r7, #24]
 8005244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005248:	4413      	add	r3, r2
 800524a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00d      	beq.n	8005272 <put_fat+0xa4>
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	b25b      	sxtb	r3, r3
 800525c:	f003 030f 	and.w	r3, r3, #15
 8005260:	b25a      	sxtb	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	b2db      	uxtb	r3, r3
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	b25b      	sxtb	r3, r3
 800526a:	4313      	orrs	r3, r2
 800526c:	b25b      	sxtb	r3, r3
 800526e:	b2db      	uxtb	r3, r3
 8005270:	e001      	b.n	8005276 <put_fat+0xa8>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	b2db      	uxtb	r3, r3
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2201      	movs	r2, #1
 800527e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6a1a      	ldr	r2, [r3, #32]
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	0a5b      	lsrs	r3, r3, #9
 8005288:	4413      	add	r3, r2
 800528a:	4619      	mov	r1, r3
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f7ff fe3b 	bl	8004f08 <move_window>
 8005292:	4603      	mov	r3, r0
 8005294:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005296:	7ffb      	ldrb	r3, [r7, #31]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d17a      	bne.n	8005392 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052a8:	4413      	add	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <put_fat+0xf0>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	091b      	lsrs	r3, r3, #4
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	e00e      	b.n	80052dc <put_fat+0x10e>
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	b25b      	sxtb	r3, r3
 80052c4:	f023 030f 	bic.w	r3, r3, #15
 80052c8:	b25a      	sxtb	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	0a1b      	lsrs	r3, r3, #8
 80052ce:	b25b      	sxtb	r3, r3
 80052d0:	f003 030f 	and.w	r3, r3, #15
 80052d4:	b25b      	sxtb	r3, r3
 80052d6:	4313      	orrs	r3, r2
 80052d8:	b25b      	sxtb	r3, r3
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	70da      	strb	r2, [r3, #3]
			break;
 80052e6:	e059      	b.n	800539c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a1a      	ldr	r2, [r3, #32]
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	0a1b      	lsrs	r3, r3, #8
 80052f0:	4413      	add	r3, r2
 80052f2:	4619      	mov	r1, r3
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f7ff fe07 	bl	8004f08 <move_window>
 80052fa:	4603      	mov	r3, r0
 80052fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80052fe:	7ffb      	ldrb	r3, [r7, #31]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d148      	bne.n	8005396 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005312:	4413      	add	r3, r2
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	b292      	uxth	r2, r2
 8005318:	4611      	mov	r1, r2
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff fb7f 	bl	8004a1e <st_word>
			fs->wflag = 1;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2201      	movs	r2, #1
 8005324:	70da      	strb	r2, [r3, #3]
			break;
 8005326:	e039      	b.n	800539c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6a1a      	ldr	r2, [r3, #32]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	09db      	lsrs	r3, r3, #7
 8005330:	4413      	add	r3, r2
 8005332:	4619      	mov	r1, r3
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f7ff fde7 	bl	8004f08 <move_window>
 800533a:	4603      	mov	r3, r0
 800533c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800533e:	7ffb      	ldrb	r3, [r7, #31]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d12a      	bne.n	800539a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005358:	4413      	add	r3, r2
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fb3c 	bl	80049d8 <ld_dword>
 8005360:	4603      	mov	r3, r0
 8005362:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005366:	4323      	orrs	r3, r4
 8005368:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005378:	4413      	add	r3, r2
 800537a:	6879      	ldr	r1, [r7, #4]
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff fb69 	bl	8004a54 <st_dword>
			fs->wflag = 1;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2201      	movs	r2, #1
 8005386:	70da      	strb	r2, [r3, #3]
			break;
 8005388:	e008      	b.n	800539c <put_fat+0x1ce>
		}
	}
 800538a:	bf00      	nop
 800538c:	e006      	b.n	800539c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800538e:	bf00      	nop
 8005390:	e004      	b.n	800539c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8005392:	bf00      	nop
 8005394:	e002      	b.n	800539c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8005396:	bf00      	nop
 8005398:	e000      	b.n	800539c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800539a:	bf00      	nop
	return res;
 800539c:	7ffb      	ldrb	r3, [r7, #31]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3724      	adds	r7, #36	; 0x24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd90      	pop	{r4, r7, pc}

080053a6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b088      	sub	sp, #32
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80053b2:	2300      	movs	r3, #0
 80053b4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d904      	bls.n	80053cc <remove_chain+0x26>
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d301      	bcc.n	80053d0 <remove_chain+0x2a>
 80053cc:	2302      	movs	r3, #2
 80053ce:	e04b      	b.n	8005468 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00c      	beq.n	80053f0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80053d6:	f04f 32ff 	mov.w	r2, #4294967295
 80053da:	6879      	ldr	r1, [r7, #4]
 80053dc:	69b8      	ldr	r0, [r7, #24]
 80053de:	f7ff fef6 	bl	80051ce <put_fat>
 80053e2:	4603      	mov	r3, r0
 80053e4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80053e6:	7ffb      	ldrb	r3, [r7, #31]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <remove_chain+0x4a>
 80053ec:	7ffb      	ldrb	r3, [r7, #31]
 80053ee:	e03b      	b.n	8005468 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80053f0:	68b9      	ldr	r1, [r7, #8]
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f7ff fe43 	bl	800507e <get_fat>
 80053f8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d031      	beq.n	8005464 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <remove_chain+0x64>
 8005406:	2302      	movs	r3, #2
 8005408:	e02e      	b.n	8005468 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d101      	bne.n	8005416 <remove_chain+0x70>
 8005412:	2301      	movs	r3, #1
 8005414:	e028      	b.n	8005468 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005416:	2200      	movs	r2, #0
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	69b8      	ldr	r0, [r7, #24]
 800541c:	f7ff fed7 	bl	80051ce <put_fat>
 8005420:	4603      	mov	r3, r0
 8005422:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005424:	7ffb      	ldrb	r3, [r7, #31]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <remove_chain+0x88>
 800542a:	7ffb      	ldrb	r3, [r7, #31]
 800542c:	e01c      	b.n	8005468 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	691a      	ldr	r2, [r3, #16]
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	3b02      	subs	r3, #2
 8005438:	429a      	cmp	r2, r3
 800543a:	d20b      	bcs.n	8005454 <remove_chain+0xae>
			fs->free_clst++;
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	791b      	ldrb	r3, [r3, #4]
 800544a:	f043 0301 	orr.w	r3, r3, #1
 800544e:	b2da      	uxtb	r2, r3
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	429a      	cmp	r2, r3
 8005460:	d3c6      	bcc.n	80053f0 <remove_chain+0x4a>
 8005462:	e000      	b.n	8005466 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005464:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3720      	adds	r7, #32
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b088      	sub	sp, #32
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10d      	bne.n	80054a2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <create_chain+0x2c>
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	69ba      	ldr	r2, [r7, #24]
 8005498:	429a      	cmp	r2, r3
 800549a:	d31b      	bcc.n	80054d4 <create_chain+0x64>
 800549c:	2301      	movs	r3, #1
 800549e:	61bb      	str	r3, [r7, #24]
 80054a0:	e018      	b.n	80054d4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80054a2:	6839      	ldr	r1, [r7, #0]
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f7ff fdea 	bl	800507e <get_fat>
 80054aa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d801      	bhi.n	80054b6 <create_chain+0x46>
 80054b2:	2301      	movs	r3, #1
 80054b4:	e070      	b.n	8005598 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054bc:	d101      	bne.n	80054c2 <create_chain+0x52>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	e06a      	b.n	8005598 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d201      	bcs.n	80054d0 <create_chain+0x60>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	e063      	b.n	8005598 <create_chain+0x128>
		scl = clst;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	3301      	adds	r3, #1
 80054dc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	69fa      	ldr	r2, [r7, #28]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d307      	bcc.n	80054f8 <create_chain+0x88>
				ncl = 2;
 80054e8:	2302      	movs	r3, #2
 80054ea:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80054ec:	69fa      	ldr	r2, [r7, #28]
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d901      	bls.n	80054f8 <create_chain+0x88>
 80054f4:	2300      	movs	r3, #0
 80054f6:	e04f      	b.n	8005598 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80054f8:	69f9      	ldr	r1, [r7, #28]
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7ff fdbf 	bl	800507e <get_fat>
 8005500:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00e      	beq.n	8005526 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d003      	beq.n	8005516 <create_chain+0xa6>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005514:	d101      	bne.n	800551a <create_chain+0xaa>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	e03e      	b.n	8005598 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800551a:	69fa      	ldr	r2, [r7, #28]
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	429a      	cmp	r2, r3
 8005520:	d1da      	bne.n	80054d8 <create_chain+0x68>
 8005522:	2300      	movs	r3, #0
 8005524:	e038      	b.n	8005598 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005526:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005528:	f04f 32ff 	mov.w	r2, #4294967295
 800552c:	69f9      	ldr	r1, [r7, #28]
 800552e:	6938      	ldr	r0, [r7, #16]
 8005530:	f7ff fe4d 	bl	80051ce <put_fat>
 8005534:	4603      	mov	r3, r0
 8005536:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005538:	7dfb      	ldrb	r3, [r7, #23]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d109      	bne.n	8005552 <create_chain+0xe2>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d006      	beq.n	8005552 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005544:	69fa      	ldr	r2, [r7, #28]
 8005546:	6839      	ldr	r1, [r7, #0]
 8005548:	6938      	ldr	r0, [r7, #16]
 800554a:	f7ff fe40 	bl	80051ce <put_fat>
 800554e:	4603      	mov	r3, r0
 8005550:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005552:	7dfb      	ldrb	r3, [r7, #23]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d116      	bne.n	8005586 <create_chain+0x116>
		fs->last_clst = ncl;
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	69fa      	ldr	r2, [r7, #28]
 800555c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	691a      	ldr	r2, [r3, #16]
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	3b02      	subs	r3, #2
 8005568:	429a      	cmp	r2, r3
 800556a:	d804      	bhi.n	8005576 <create_chain+0x106>
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	1e5a      	subs	r2, r3, #1
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	791b      	ldrb	r3, [r3, #4]
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	b2da      	uxtb	r2, r3
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	711a      	strb	r2, [r3, #4]
 8005584:	e007      	b.n	8005596 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005586:	7dfb      	ldrb	r3, [r7, #23]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d102      	bne.n	8005592 <create_chain+0x122>
 800558c:	f04f 33ff 	mov.w	r3, #4294967295
 8005590:	e000      	b.n	8005594 <create_chain+0x124>
 8005592:	2301      	movs	r3, #1
 8005594:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005596:	69fb      	ldr	r3, [r7, #28]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3720      	adds	r7, #32
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b4:	3304      	adds	r3, #4
 80055b6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	0a5b      	lsrs	r3, r3, #9
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	8952      	ldrh	r2, [r2, #10]
 80055c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80055c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	1d1a      	adds	r2, r3, #4
 80055ca:	613a      	str	r2, [r7, #16]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <clmt_clust+0x3a>
 80055d6:	2300      	movs	r3, #0
 80055d8:	e010      	b.n	80055fc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d307      	bcc.n	80055f2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	617b      	str	r3, [r7, #20]
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	3304      	adds	r3, #4
 80055ee:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80055f0:	e7e9      	b.n	80055c6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80055f2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	4413      	add	r3, r2
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	371c      	adds	r7, #28
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800561e:	d204      	bcs.n	800562a <dir_sdi+0x22>
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <dir_sdi+0x26>
		return FR_INT_ERR;
 800562a:	2302      	movs	r3, #2
 800562c:	e063      	b.n	80056f6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	683a      	ldr	r2, [r7, #0]
 8005632:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d106      	bne.n	800564e <dir_sdi+0x46>
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	2b02      	cmp	r3, #2
 8005646:	d902      	bls.n	800564e <dir_sdi+0x46>
		clst = fs->dirbase;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10c      	bne.n	800566e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	095b      	lsrs	r3, r3, #5
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	8912      	ldrh	r2, [r2, #8]
 800565c:	4293      	cmp	r3, r2
 800565e:	d301      	bcc.n	8005664 <dir_sdi+0x5c>
 8005660:	2302      	movs	r3, #2
 8005662:	e048      	b.n	80056f6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	61da      	str	r2, [r3, #28]
 800566c:	e029      	b.n	80056c2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	895b      	ldrh	r3, [r3, #10]
 8005672:	025b      	lsls	r3, r3, #9
 8005674:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005676:	e019      	b.n	80056ac <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6979      	ldr	r1, [r7, #20]
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff fcfe 	bl	800507e <get_fat>
 8005682:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568a:	d101      	bne.n	8005690 <dir_sdi+0x88>
 800568c:	2301      	movs	r3, #1
 800568e:	e032      	b.n	80056f6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d904      	bls.n	80056a0 <dir_sdi+0x98>
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	429a      	cmp	r2, r3
 800569e:	d301      	bcc.n	80056a4 <dir_sdi+0x9c>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e028      	b.n	80056f6 <dir_sdi+0xee>
			ofs -= csz;
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d2e1      	bcs.n	8005678 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80056b4:	6979      	ldr	r1, [r7, #20]
 80056b6:	6938      	ldr	r0, [r7, #16]
 80056b8:	f7ff fcc2 	bl	8005040 <clust2sect>
 80056bc:	4602      	mov	r2, r0
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d101      	bne.n	80056d4 <dir_sdi+0xcc>
 80056d0:	2302      	movs	r3, #2
 80056d2:	e010      	b.n	80056f6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	69da      	ldr	r2, [r3, #28]
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	0a5b      	lsrs	r3, r3, #9
 80056dc:	441a      	add	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056ee:	441a      	add	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3718      	adds	r7, #24
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b086      	sub	sp, #24
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	3320      	adds	r3, #32
 8005714:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d003      	beq.n	8005726 <dir_next+0x28>
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005724:	d301      	bcc.n	800572a <dir_next+0x2c>
 8005726:	2304      	movs	r3, #4
 8005728:	e0aa      	b.n	8005880 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005730:	2b00      	cmp	r3, #0
 8005732:	f040 8098 	bne.w	8005866 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	69db      	ldr	r3, [r3, #28]
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d10b      	bne.n	8005760 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	095b      	lsrs	r3, r3, #5
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	8912      	ldrh	r2, [r2, #8]
 8005750:	4293      	cmp	r3, r2
 8005752:	f0c0 8088 	bcc.w	8005866 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	61da      	str	r2, [r3, #28]
 800575c:	2304      	movs	r3, #4
 800575e:	e08f      	b.n	8005880 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	0a5b      	lsrs	r3, r3, #9
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	8952      	ldrh	r2, [r2, #10]
 8005768:	3a01      	subs	r2, #1
 800576a:	4013      	ands	r3, r2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d17a      	bne.n	8005866 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	4619      	mov	r1, r3
 8005778:	4610      	mov	r0, r2
 800577a:	f7ff fc80 	bl	800507e <get_fat>
 800577e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d801      	bhi.n	800578a <dir_next+0x8c>
 8005786:	2302      	movs	r3, #2
 8005788:	e07a      	b.n	8005880 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005790:	d101      	bne.n	8005796 <dir_next+0x98>
 8005792:	2301      	movs	r3, #1
 8005794:	e074      	b.n	8005880 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	429a      	cmp	r2, r3
 800579e:	d358      	bcc.n	8005852 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d104      	bne.n	80057b0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	61da      	str	r2, [r3, #28]
 80057ac:	2304      	movs	r3, #4
 80057ae:	e067      	b.n	8005880 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	4619      	mov	r1, r3
 80057b8:	4610      	mov	r0, r2
 80057ba:	f7ff fe59 	bl	8005470 <create_chain>
 80057be:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <dir_next+0xcc>
 80057c6:	2307      	movs	r3, #7
 80057c8:	e05a      	b.n	8005880 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <dir_next+0xd6>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e055      	b.n	8005880 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057da:	d101      	bne.n	80057e0 <dir_next+0xe2>
 80057dc:	2301      	movs	r3, #1
 80057de:	e04f      	b.n	8005880 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f7ff fb4d 	bl	8004e80 <sync_window>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <dir_next+0xf2>
 80057ec:	2301      	movs	r3, #1
 80057ee:	e047      	b.n	8005880 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	3330      	adds	r3, #48	; 0x30
 80057f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057f8:	2100      	movs	r1, #0
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff f977 	bl	8004aee <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005800:	2300      	movs	r3, #0
 8005802:	613b      	str	r3, [r7, #16]
 8005804:	6979      	ldr	r1, [r7, #20]
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f7ff fc1a 	bl	8005040 <clust2sect>
 800580c:	4602      	mov	r2, r0
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	62da      	str	r2, [r3, #44]	; 0x2c
 8005812:	e012      	b.n	800583a <dir_next+0x13c>
						fs->wflag = 1;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2201      	movs	r2, #1
 8005818:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f7ff fb30 	bl	8004e80 <sync_window>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <dir_next+0x12c>
 8005826:	2301      	movs	r3, #1
 8005828:	e02a      	b.n	8005880 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	3301      	adds	r3, #1
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	1c5a      	adds	r2, r3, #1
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	62da      	str	r2, [r3, #44]	; 0x2c
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	895b      	ldrh	r3, [r3, #10]
 800583e:	461a      	mov	r2, r3
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	4293      	cmp	r3, r2
 8005844:	d3e6      	bcc.n	8005814 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	1ad2      	subs	r2, r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	697a      	ldr	r2, [r7, #20]
 8005856:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005858:	6979      	ldr	r1, [r7, #20]
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f7ff fbf0 	bl	8005040 <clust2sect>
 8005860:	4602      	mov	r2, r0
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005878:	441a      	add	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005898:	2100      	movs	r1, #0
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff feb4 	bl	8005608 <dir_sdi>
 80058a0:	4603      	mov	r3, r0
 80058a2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80058a4:	7dfb      	ldrb	r3, [r7, #23]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d12b      	bne.n	8005902 <dir_alloc+0x7a>
		n = 0;
 80058aa:	2300      	movs	r3, #0
 80058ac:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	69db      	ldr	r3, [r3, #28]
 80058b2:	4619      	mov	r1, r3
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f7ff fb27 	bl	8004f08 <move_window>
 80058ba:	4603      	mov	r3, r0
 80058bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80058be:	7dfb      	ldrb	r3, [r7, #23]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d11d      	bne.n	8005900 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2be5      	cmp	r3, #229	; 0xe5
 80058cc:	d004      	beq.n	80058d8 <dir_alloc+0x50>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d107      	bne.n	80058e8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	3301      	adds	r3, #1
 80058dc:	613b      	str	r3, [r7, #16]
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d102      	bne.n	80058ec <dir_alloc+0x64>
 80058e6:	e00c      	b.n	8005902 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80058e8:	2300      	movs	r3, #0
 80058ea:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80058ec:	2101      	movs	r1, #1
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f7ff ff05 	bl	80056fe <dir_next>
 80058f4:	4603      	mov	r3, r0
 80058f6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80058f8:	7dfb      	ldrb	r3, [r7, #23]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d0d7      	beq.n	80058ae <dir_alloc+0x26>
 80058fe:	e000      	b.n	8005902 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005900:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005902:	7dfb      	ldrb	r3, [r7, #23]
 8005904:	2b04      	cmp	r3, #4
 8005906:	d101      	bne.n	800590c <dir_alloc+0x84>
 8005908:	2307      	movs	r3, #7
 800590a:	75fb      	strb	r3, [r7, #23]
	return res;
 800590c:	7dfb      	ldrb	r3, [r7, #23]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	331a      	adds	r3, #26
 8005924:	4618      	mov	r0, r3
 8005926:	f7ff f83f 	bl	80049a8 <ld_word>
 800592a:	4603      	mov	r3, r0
 800592c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b03      	cmp	r3, #3
 8005934:	d109      	bne.n	800594a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	3314      	adds	r3, #20
 800593a:	4618      	mov	r0, r3
 800593c:	f7ff f834 	bl	80049a8 <ld_word>
 8005940:	4603      	mov	r3, r0
 8005942:	041b      	lsls	r3, r3, #16
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800594a:	68fb      	ldr	r3, [r7, #12]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3710      	adds	r7, #16
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	331a      	adds	r3, #26
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	b292      	uxth	r2, r2
 8005968:	4611      	mov	r1, r2
 800596a:	4618      	mov	r0, r3
 800596c:	f7ff f857 	bl	8004a1e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	2b03      	cmp	r3, #3
 8005976:	d109      	bne.n	800598c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f103 0214 	add.w	r2, r3, #20
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	0c1b      	lsrs	r3, r3, #16
 8005982:	b29b      	uxth	r3, r3
 8005984:	4619      	mov	r1, r3
 8005986:	4610      	mov	r0, r2
 8005988:	f7ff f849 	bl	8004a1e <st_word>
	}
}
 800598c:	bf00      	nop
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80059a2:	2100      	movs	r1, #0
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7ff fe2f 	bl	8005608 <dir_sdi>
 80059aa:	4603      	mov	r3, r0
 80059ac:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80059ae:	7dfb      	ldrb	r3, [r7, #23]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <dir_find+0x24>
 80059b4:	7dfb      	ldrb	r3, [r7, #23]
 80059b6:	e03e      	b.n	8005a36 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	4619      	mov	r1, r3
 80059be:	6938      	ldr	r0, [r7, #16]
 80059c0:	f7ff faa2 	bl	8004f08 <move_window>
 80059c4:	4603      	mov	r3, r0
 80059c6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80059c8:	7dfb      	ldrb	r3, [r7, #23]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d12f      	bne.n	8005a2e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d102      	bne.n	80059e2 <dir_find+0x4e>
 80059dc:	2304      	movs	r3, #4
 80059de:	75fb      	strb	r3, [r7, #23]
 80059e0:	e028      	b.n	8005a34 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	330b      	adds	r3, #11
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	330b      	adds	r3, #11
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <dir_find+0x86>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a18      	ldr	r0, [r3, #32]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3324      	adds	r3, #36	; 0x24
 8005a0c:	220b      	movs	r2, #11
 8005a0e:	4619      	mov	r1, r3
 8005a10:	f7ff f888 	bl	8004b24 <mem_cmp>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7ff fe6e 	bl	80056fe <dir_next>
 8005a22:	4603      	mov	r3, r0
 8005a24:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005a26:	7dfb      	ldrb	r3, [r7, #23]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d0c5      	beq.n	80059b8 <dir_find+0x24>
 8005a2c:	e002      	b.n	8005a34 <dir_find+0xa0>
		if (res != FR_OK) break;
 8005a2e:	bf00      	nop
 8005a30:	e000      	b.n	8005a34 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005a32:	bf00      	nop

	return res;
 8005a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b084      	sub	sp, #16
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7ff ff1a 	bl	8005888 <dir_alloc>
 8005a54:	4603      	mov	r3, r0
 8005a56:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8005a58:	7bfb      	ldrb	r3, [r7, #15]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d11c      	bne.n	8005a98 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	4619      	mov	r1, r3
 8005a64:	68b8      	ldr	r0, [r7, #8]
 8005a66:	f7ff fa4f 	bl	8004f08 <move_window>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005a6e:	7bfb      	ldrb	r3, [r7, #15]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d111      	bne.n	8005a98 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7ff f836 	bl	8004aee <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a18      	ldr	r0, [r3, #32]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3324      	adds	r3, #36	; 0x24
 8005a8a:	220b      	movs	r2, #11
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	f7ff f80d 	bl	8004aac <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2201      	movs	r2, #1
 8005a96:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b088      	sub	sp, #32
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3324      	adds	r3, #36	; 0x24
 8005ab8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8005aba:	220b      	movs	r2, #11
 8005abc:	2120      	movs	r1, #32
 8005abe:	68b8      	ldr	r0, [r7, #8]
 8005ac0:	f7ff f815 	bl	8004aee <mem_set>
	si = i = 0; ni = 8;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	613b      	str	r3, [r7, #16]
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	61fb      	str	r3, [r7, #28]
 8005acc:	2308      	movs	r3, #8
 8005ace:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	61fa      	str	r2, [r7, #28]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4413      	add	r3, r2
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005ade:	7efb      	ldrb	r3, [r7, #27]
 8005ae0:	2b20      	cmp	r3, #32
 8005ae2:	d94e      	bls.n	8005b82 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005ae4:	7efb      	ldrb	r3, [r7, #27]
 8005ae6:	2b2f      	cmp	r3, #47	; 0x2f
 8005ae8:	d006      	beq.n	8005af8 <create_name+0x54>
 8005aea:	7efb      	ldrb	r3, [r7, #27]
 8005aec:	2b5c      	cmp	r3, #92	; 0x5c
 8005aee:	d110      	bne.n	8005b12 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005af0:	e002      	b.n	8005af8 <create_name+0x54>
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	3301      	adds	r3, #1
 8005af6:	61fb      	str	r3, [r7, #28]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	4413      	add	r3, r2
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	2b2f      	cmp	r3, #47	; 0x2f
 8005b02:	d0f6      	beq.n	8005af2 <create_name+0x4e>
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	4413      	add	r3, r2
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	2b5c      	cmp	r3, #92	; 0x5c
 8005b0e:	d0f0      	beq.n	8005af2 <create_name+0x4e>
			break;
 8005b10:	e038      	b.n	8005b84 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8005b12:	7efb      	ldrb	r3, [r7, #27]
 8005b14:	2b2e      	cmp	r3, #46	; 0x2e
 8005b16:	d003      	beq.n	8005b20 <create_name+0x7c>
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d30c      	bcc.n	8005b3a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	2b0b      	cmp	r3, #11
 8005b24:	d002      	beq.n	8005b2c <create_name+0x88>
 8005b26:	7efb      	ldrb	r3, [r7, #27]
 8005b28:	2b2e      	cmp	r3, #46	; 0x2e
 8005b2a:	d001      	beq.n	8005b30 <create_name+0x8c>
 8005b2c:	2306      	movs	r3, #6
 8005b2e:	e044      	b.n	8005bba <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8005b30:	2308      	movs	r3, #8
 8005b32:	613b      	str	r3, [r7, #16]
 8005b34:	230b      	movs	r3, #11
 8005b36:	617b      	str	r3, [r7, #20]
			continue;
 8005b38:	e022      	b.n	8005b80 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8005b3a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	da04      	bge.n	8005b4c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005b42:	7efb      	ldrb	r3, [r7, #27]
 8005b44:	3b80      	subs	r3, #128	; 0x80
 8005b46:	4a1f      	ldr	r2, [pc, #124]	; (8005bc4 <create_name+0x120>)
 8005b48:	5cd3      	ldrb	r3, [r2, r3]
 8005b4a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8005b4c:	7efb      	ldrb	r3, [r7, #27]
 8005b4e:	4619      	mov	r1, r3
 8005b50:	481d      	ldr	r0, [pc, #116]	; (8005bc8 <create_name+0x124>)
 8005b52:	f7ff f80e 	bl	8004b72 <chk_chr>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <create_name+0xbc>
 8005b5c:	2306      	movs	r3, #6
 8005b5e:	e02c      	b.n	8005bba <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8005b60:	7efb      	ldrb	r3, [r7, #27]
 8005b62:	2b60      	cmp	r3, #96	; 0x60
 8005b64:	d905      	bls.n	8005b72 <create_name+0xce>
 8005b66:	7efb      	ldrb	r3, [r7, #27]
 8005b68:	2b7a      	cmp	r3, #122	; 0x7a
 8005b6a:	d802      	bhi.n	8005b72 <create_name+0xce>
 8005b6c:	7efb      	ldrb	r3, [r7, #27]
 8005b6e:	3b20      	subs	r3, #32
 8005b70:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1c5a      	adds	r2, r3, #1
 8005b76:	613a      	str	r2, [r7, #16]
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	7efa      	ldrb	r2, [r7, #27]
 8005b7e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8005b80:	e7a6      	b.n	8005ad0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005b82:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	441a      	add	r2, r3
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <create_name+0xf4>
 8005b94:	2306      	movs	r3, #6
 8005b96:	e010      	b.n	8005bba <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	2be5      	cmp	r3, #229	; 0xe5
 8005b9e:	d102      	bne.n	8005ba6 <create_name+0x102>
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	2205      	movs	r2, #5
 8005ba4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8005ba6:	7efb      	ldrb	r3, [r7, #27]
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	d801      	bhi.n	8005bb0 <create_name+0x10c>
 8005bac:	2204      	movs	r2, #4
 8005bae:	e000      	b.n	8005bb2 <create_name+0x10e>
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	330b      	adds	r3, #11
 8005bb6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8005bb8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3720      	adds	r7, #32
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	08007a04 	.word	0x08007a04
 8005bc8:	08007978 	.word	0x08007978

08005bcc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b086      	sub	sp, #24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005be0:	e002      	b.n	8005be8 <follow_path+0x1c>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	3301      	adds	r3, #1
 8005be6:	603b      	str	r3, [r7, #0]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	2b2f      	cmp	r3, #47	; 0x2f
 8005bee:	d0f8      	beq.n	8005be2 <follow_path+0x16>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	2b5c      	cmp	r3, #92	; 0x5c
 8005bf6:	d0f4      	beq.n	8005be2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	2b1f      	cmp	r3, #31
 8005c04:	d80a      	bhi.n	8005c1c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2280      	movs	r2, #128	; 0x80
 8005c0a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8005c0e:	2100      	movs	r1, #0
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff fcf9 	bl	8005608 <dir_sdi>
 8005c16:	4603      	mov	r3, r0
 8005c18:	75fb      	strb	r3, [r7, #23]
 8005c1a:	e043      	b.n	8005ca4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005c1c:	463b      	mov	r3, r7
 8005c1e:	4619      	mov	r1, r3
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7ff ff3f 	bl	8005aa4 <create_name>
 8005c26:	4603      	mov	r3, r0
 8005c28:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005c2a:	7dfb      	ldrb	r3, [r7, #23]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d134      	bne.n	8005c9a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff feaf 	bl	8005994 <dir_find>
 8005c36:	4603      	mov	r3, r0
 8005c38:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005c40:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8005c42:	7dfb      	ldrb	r3, [r7, #23]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00a      	beq.n	8005c5e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8005c48:	7dfb      	ldrb	r3, [r7, #23]
 8005c4a:	2b04      	cmp	r3, #4
 8005c4c:	d127      	bne.n	8005c9e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005c4e:	7afb      	ldrb	r3, [r7, #11]
 8005c50:	f003 0304 	and.w	r3, r3, #4
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d122      	bne.n	8005c9e <follow_path+0xd2>
 8005c58:	2305      	movs	r3, #5
 8005c5a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8005c5c:	e01f      	b.n	8005c9e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005c5e:	7afb      	ldrb	r3, [r7, #11]
 8005c60:	f003 0304 	and.w	r3, r3, #4
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d11c      	bne.n	8005ca2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	799b      	ldrb	r3, [r3, #6]
 8005c6c:	f003 0310 	and.w	r3, r3, #16
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d102      	bne.n	8005c7a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8005c74:	2305      	movs	r3, #5
 8005c76:	75fb      	strb	r3, [r7, #23]
 8005c78:	e014      	b.n	8005ca4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c88:	4413      	add	r3, r2
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7ff fe42 	bl	8005916 <ld_clust>
 8005c92:	4602      	mov	r2, r0
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005c98:	e7c0      	b.n	8005c1c <follow_path+0x50>
			if (res != FR_OK) break;
 8005c9a:	bf00      	nop
 8005c9c:	e002      	b.n	8005ca4 <follow_path+0xd8>
				break;
 8005c9e:	bf00      	nop
 8005ca0:	e000      	b.n	8005ca4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005ca2:	bf00      	nop
			}
		}
	}

	return res;
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3718      	adds	r7, #24
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b087      	sub	sp, #28
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cba:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d031      	beq.n	8005d28 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	617b      	str	r3, [r7, #20]
 8005cca:	e002      	b.n	8005cd2 <get_ldnumber+0x24>
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	3301      	adds	r3, #1
 8005cd0:	617b      	str	r3, [r7, #20]
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	2b20      	cmp	r3, #32
 8005cd8:	d903      	bls.n	8005ce2 <get_ldnumber+0x34>
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	2b3a      	cmp	r3, #58	; 0x3a
 8005ce0:	d1f4      	bne.n	8005ccc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	2b3a      	cmp	r3, #58	; 0x3a
 8005ce8:	d11c      	bne.n	8005d24 <get_ldnumber+0x76>
			tp = *path;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	1c5a      	adds	r2, r3, #1
 8005cf4:	60fa      	str	r2, [r7, #12]
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	3b30      	subs	r3, #48	; 0x30
 8005cfa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	2b09      	cmp	r3, #9
 8005d00:	d80e      	bhi.n	8005d20 <get_ldnumber+0x72>
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d10a      	bne.n	8005d20 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d107      	bne.n	8005d20 <get_ldnumber+0x72>
					vol = (int)i;
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	3301      	adds	r3, #1
 8005d18:	617b      	str	r3, [r7, #20]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	e002      	b.n	8005d2a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8005d24:	2300      	movs	r3, #0
 8005d26:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8005d28:	693b      	ldr	r3, [r7, #16]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	371c      	adds	r7, #28
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
	...

08005d38 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	70da      	strb	r2, [r3, #3]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d4e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005d50:	6839      	ldr	r1, [r7, #0]
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7ff f8d8 	bl	8004f08 <move_window>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <check_fs+0x2a>
 8005d5e:	2304      	movs	r3, #4
 8005d60:	e038      	b.n	8005dd4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	3330      	adds	r3, #48	; 0x30
 8005d66:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fe fe1c 	bl	80049a8 <ld_word>
 8005d70:	4603      	mov	r3, r0
 8005d72:	461a      	mov	r2, r3
 8005d74:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d001      	beq.n	8005d80 <check_fs+0x48>
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e029      	b.n	8005dd4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d86:	2be9      	cmp	r3, #233	; 0xe9
 8005d88:	d009      	beq.n	8005d9e <check_fs+0x66>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d90:	2beb      	cmp	r3, #235	; 0xeb
 8005d92:	d11e      	bne.n	8005dd2 <check_fs+0x9a>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005d9a:	2b90      	cmp	r3, #144	; 0x90
 8005d9c:	d119      	bne.n	8005dd2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	3330      	adds	r3, #48	; 0x30
 8005da2:	3336      	adds	r3, #54	; 0x36
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7fe fe17 	bl	80049d8 <ld_dword>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005db0:	4a0a      	ldr	r2, [pc, #40]	; (8005ddc <check_fs+0xa4>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d101      	bne.n	8005dba <check_fs+0x82>
 8005db6:	2300      	movs	r3, #0
 8005db8:	e00c      	b.n	8005dd4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3330      	adds	r3, #48	; 0x30
 8005dbe:	3352      	adds	r3, #82	; 0x52
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fe fe09 	bl	80049d8 <ld_dword>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	4a05      	ldr	r2, [pc, #20]	; (8005de0 <check_fs+0xa8>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d101      	bne.n	8005dd2 <check_fs+0x9a>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	e000      	b.n	8005dd4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8005dd2:	2302      	movs	r3, #2
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	00544146 	.word	0x00544146
 8005de0:	33544146 	.word	0x33544146

08005de4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b096      	sub	sp, #88	; 0x58
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	4613      	mov	r3, r2
 8005df0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f7ff ff58 	bl	8005cae <get_ldnumber>
 8005dfe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	da01      	bge.n	8005e0a <find_volume+0x26>
 8005e06:	230b      	movs	r3, #11
 8005e08:	e22d      	b.n	8006266 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005e0a:	4aa1      	ldr	r2, [pc, #644]	; (8006090 <find_volume+0x2ac>)
 8005e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e12:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <find_volume+0x3a>
 8005e1a:	230c      	movs	r3, #12
 8005e1c:	e223      	b.n	8006266 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e22:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005e24:	79fb      	ldrb	r3, [r7, #7]
 8005e26:	f023 0301 	bic.w	r3, r3, #1
 8005e2a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d01a      	beq.n	8005e6a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8005e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e36:	785b      	ldrb	r3, [r3, #1]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fe fd17 	bl	800486c <disk_status>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005e44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005e48:	f003 0301 	and.w	r3, r3, #1
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10c      	bne.n	8005e6a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005e50:	79fb      	ldrb	r3, [r7, #7]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d007      	beq.n	8005e66 <find_volume+0x82>
 8005e56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005e5a:	f003 0304 	and.w	r3, r3, #4
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8005e62:	230a      	movs	r3, #10
 8005e64:	e1ff      	b.n	8006266 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8005e66:	2300      	movs	r3, #0
 8005e68:	e1fd      	b.n	8006266 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e72:	b2da      	uxtb	r2, r3
 8005e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e76:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7a:	785b      	ldrb	r3, [r3, #1]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7fe fd0f 	bl	80048a0 <disk_initialize>
 8005e82:	4603      	mov	r3, r0
 8005e84:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005e88:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005e94:	2303      	movs	r3, #3
 8005e96:	e1e6      	b.n	8006266 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005e98:	79fb      	ldrb	r3, [r7, #7]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d007      	beq.n	8005eae <find_volume+0xca>
 8005e9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8005eaa:	230a      	movs	r3, #10
 8005eac:	e1db      	b.n	8006266 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005eb2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005eb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005eb6:	f7ff ff3f 	bl	8005d38 <check_fs>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005ec0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d149      	bne.n	8005f5c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005ec8:	2300      	movs	r3, #0
 8005eca:	643b      	str	r3, [r7, #64]	; 0x40
 8005ecc:	e01e      	b.n	8005f0c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8005ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ed6:	011b      	lsls	r3, r3, #4
 8005ed8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8005edc:	4413      	add	r3, r2
 8005ede:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee2:	3304      	adds	r3, #4
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d006      	beq.n	8005ef8 <find_volume+0x114>
 8005eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eec:	3308      	adds	r3, #8
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7fe fd72 	bl	80049d8 <ld_dword>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	e000      	b.n	8005efa <find_volume+0x116>
 8005ef8:	2200      	movs	r2, #0
 8005efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	3358      	adds	r3, #88	; 0x58
 8005f00:	443b      	add	r3, r7
 8005f02:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005f06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f08:	3301      	adds	r3, #1
 8005f0a:	643b      	str	r3, [r7, #64]	; 0x40
 8005f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f0e:	2b03      	cmp	r3, #3
 8005f10:	d9dd      	bls.n	8005ece <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8005f12:	2300      	movs	r3, #0
 8005f14:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8005f16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <find_volume+0x13e>
 8005f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8005f22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	3358      	adds	r3, #88	; 0x58
 8005f28:	443b      	add	r3, r7
 8005f2a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005f2e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005f30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d005      	beq.n	8005f42 <find_volume+0x15e>
 8005f36:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005f38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005f3a:	f7ff fefd 	bl	8005d38 <check_fs>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	e000      	b.n	8005f44 <find_volume+0x160>
 8005f42:	2303      	movs	r3, #3
 8005f44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005f48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d905      	bls.n	8005f5c <find_volume+0x178>
 8005f50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f52:	3301      	adds	r3, #1
 8005f54:	643b      	str	r3, [r7, #64]	; 0x40
 8005f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d9e2      	bls.n	8005f22 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005f5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d101      	bne.n	8005f68 <find_volume+0x184>
 8005f64:	2301      	movs	r3, #1
 8005f66:	e17e      	b.n	8006266 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005f68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d901      	bls.n	8005f74 <find_volume+0x190>
 8005f70:	230d      	movs	r3, #13
 8005f72:	e178      	b.n	8006266 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f76:	3330      	adds	r3, #48	; 0x30
 8005f78:	330b      	adds	r3, #11
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7fe fd14 	bl	80049a8 <ld_word>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f86:	d001      	beq.n	8005f8c <find_volume+0x1a8>
 8005f88:	230d      	movs	r3, #13
 8005f8a:	e16c      	b.n	8006266 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8005f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f8e:	3330      	adds	r3, #48	; 0x30
 8005f90:	3316      	adds	r3, #22
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7fe fd08 	bl	80049a8 <ld_word>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d106      	bne.n	8005fb0 <find_volume+0x1cc>
 8005fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa4:	3330      	adds	r3, #48	; 0x30
 8005fa6:	3324      	adds	r3, #36	; 0x24
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fe fd15 	bl	80049d8 <ld_dword>
 8005fae:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8005fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fb4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb8:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8005fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fbe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc2:	789b      	ldrb	r3, [r3, #2]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d005      	beq.n	8005fd4 <find_volume+0x1f0>
 8005fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fca:	789b      	ldrb	r3, [r3, #2]
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d001      	beq.n	8005fd4 <find_volume+0x1f0>
 8005fd0:	230d      	movs	r3, #13
 8005fd2:	e148      	b.n	8006266 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fd6:	789b      	ldrb	r3, [r3, #2]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fdc:	fb02 f303 	mul.w	r3, r2, r3
 8005fe0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fec:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff0:	895b      	ldrh	r3, [r3, #10]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d008      	beq.n	8006008 <find_volume+0x224>
 8005ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff8:	895b      	ldrh	r3, [r3, #10]
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffe:	895b      	ldrh	r3, [r3, #10]
 8006000:	3b01      	subs	r3, #1
 8006002:	4013      	ands	r3, r2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d001      	beq.n	800600c <find_volume+0x228>
 8006008:	230d      	movs	r3, #13
 800600a:	e12c      	b.n	8006266 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800600c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800600e:	3330      	adds	r3, #48	; 0x30
 8006010:	3311      	adds	r3, #17
 8006012:	4618      	mov	r0, r3
 8006014:	f7fe fcc8 	bl	80049a8 <ld_word>
 8006018:	4603      	mov	r3, r0
 800601a:	461a      	mov	r2, r3
 800601c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800601e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006022:	891b      	ldrh	r3, [r3, #8]
 8006024:	f003 030f 	and.w	r3, r3, #15
 8006028:	b29b      	uxth	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <find_volume+0x24e>
 800602e:	230d      	movs	r3, #13
 8006030:	e119      	b.n	8006266 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006034:	3330      	adds	r3, #48	; 0x30
 8006036:	3313      	adds	r3, #19
 8006038:	4618      	mov	r0, r3
 800603a:	f7fe fcb5 	bl	80049a8 <ld_word>
 800603e:	4603      	mov	r3, r0
 8006040:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006042:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006044:	2b00      	cmp	r3, #0
 8006046:	d106      	bne.n	8006056 <find_volume+0x272>
 8006048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800604a:	3330      	adds	r3, #48	; 0x30
 800604c:	3320      	adds	r3, #32
 800604e:	4618      	mov	r0, r3
 8006050:	f7fe fcc2 	bl	80049d8 <ld_dword>
 8006054:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006058:	3330      	adds	r3, #48	; 0x30
 800605a:	330e      	adds	r3, #14
 800605c:	4618      	mov	r0, r3
 800605e:	f7fe fca3 	bl	80049a8 <ld_word>
 8006062:	4603      	mov	r3, r0
 8006064:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006066:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <find_volume+0x28c>
 800606c:	230d      	movs	r3, #13
 800606e:	e0fa      	b.n	8006266 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006070:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006074:	4413      	add	r3, r2
 8006076:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006078:	8912      	ldrh	r2, [r2, #8]
 800607a:	0912      	lsrs	r2, r2, #4
 800607c:	b292      	uxth	r2, r2
 800607e:	4413      	add	r3, r2
 8006080:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006082:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006086:	429a      	cmp	r2, r3
 8006088:	d204      	bcs.n	8006094 <find_volume+0x2b0>
 800608a:	230d      	movs	r3, #13
 800608c:	e0eb      	b.n	8006266 <find_volume+0x482>
 800608e:	bf00      	nop
 8006090:	200002a8 	.word	0x200002a8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006094:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800609c:	8952      	ldrh	r2, [r2, #10]
 800609e:	fbb3 f3f2 	udiv	r3, r3, r2
 80060a2:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80060a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <find_volume+0x2ca>
 80060aa:	230d      	movs	r3, #13
 80060ac:	e0db      	b.n	8006266 <find_volume+0x482>
		fmt = FS_FAT32;
 80060ae:	2303      	movs	r3, #3
 80060b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d802      	bhi.n	80060c4 <find_volume+0x2e0>
 80060be:	2302      	movs	r3, #2
 80060c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80060c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c6:	f640 72f5 	movw	r2, #4085	; 0xff5
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d802      	bhi.n	80060d4 <find_volume+0x2f0>
 80060ce:	2301      	movs	r3, #1
 80060d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80060d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d6:	1c9a      	adds	r2, r3, #2
 80060d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060da:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80060dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060de:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060e0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80060e2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80060e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060e6:	441a      	add	r2, r3
 80060e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ea:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80060ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f0:	441a      	add	r2, r3
 80060f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f4:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80060f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060fa:	2b03      	cmp	r3, #3
 80060fc:	d11e      	bne.n	800613c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80060fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006100:	3330      	adds	r3, #48	; 0x30
 8006102:	332a      	adds	r3, #42	; 0x2a
 8006104:	4618      	mov	r0, r3
 8006106:	f7fe fc4f 	bl	80049a8 <ld_word>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <find_volume+0x330>
 8006110:	230d      	movs	r3, #13
 8006112:	e0a8      	b.n	8006266 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006116:	891b      	ldrh	r3, [r3, #8]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <find_volume+0x33c>
 800611c:	230d      	movs	r3, #13
 800611e:	e0a2      	b.n	8006266 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006122:	3330      	adds	r3, #48	; 0x30
 8006124:	332c      	adds	r3, #44	; 0x2c
 8006126:	4618      	mov	r0, r3
 8006128:	f7fe fc56 	bl	80049d8 <ld_dword>
 800612c:	4602      	mov	r2, r0
 800612e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006130:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	647b      	str	r3, [r7, #68]	; 0x44
 800613a:	e01f      	b.n	800617c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800613c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613e:	891b      	ldrh	r3, [r3, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <find_volume+0x364>
 8006144:	230d      	movs	r3, #13
 8006146:	e08e      	b.n	8006266 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614a:	6a1a      	ldr	r2, [r3, #32]
 800614c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800614e:	441a      	add	r2, r3
 8006150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006152:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006154:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006158:	2b02      	cmp	r3, #2
 800615a:	d103      	bne.n	8006164 <find_volume+0x380>
 800615c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	005b      	lsls	r3, r3, #1
 8006162:	e00a      	b.n	800617a <find_volume+0x396>
 8006164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006166:	695a      	ldr	r2, [r3, #20]
 8006168:	4613      	mov	r3, r2
 800616a:	005b      	lsls	r3, r3, #1
 800616c:	4413      	add	r3, r2
 800616e:	085a      	lsrs	r2, r3, #1
 8006170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800617a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800617c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617e:	699a      	ldr	r2, [r3, #24]
 8006180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006182:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006186:	0a5b      	lsrs	r3, r3, #9
 8006188:	429a      	cmp	r2, r3
 800618a:	d201      	bcs.n	8006190 <find_volume+0x3ac>
 800618c:	230d      	movs	r3, #13
 800618e:	e06a      	b.n	8006266 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006192:	f04f 32ff 	mov.w	r2, #4294967295
 8006196:	611a      	str	r2, [r3, #16]
 8006198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619a:	691a      	ldr	r2, [r3, #16]
 800619c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	2280      	movs	r2, #128	; 0x80
 80061a4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80061a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80061aa:	2b03      	cmp	r3, #3
 80061ac:	d149      	bne.n	8006242 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80061ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b0:	3330      	adds	r3, #48	; 0x30
 80061b2:	3330      	adds	r3, #48	; 0x30
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7fe fbf7 	bl	80049a8 <ld_word>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d140      	bne.n	8006242 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80061c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061c2:	3301      	adds	r3, #1
 80061c4:	4619      	mov	r1, r3
 80061c6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80061c8:	f7fe fe9e 	bl	8004f08 <move_window>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d137      	bne.n	8006242 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80061d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d4:	2200      	movs	r2, #0
 80061d6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80061d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061da:	3330      	adds	r3, #48	; 0x30
 80061dc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7fe fbe1 	bl	80049a8 <ld_word>
 80061e6:	4603      	mov	r3, r0
 80061e8:	461a      	mov	r2, r3
 80061ea:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d127      	bne.n	8006242 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80061f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f4:	3330      	adds	r3, #48	; 0x30
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7fe fbee 	bl	80049d8 <ld_dword>
 80061fc:	4603      	mov	r3, r0
 80061fe:	4a1c      	ldr	r2, [pc, #112]	; (8006270 <find_volume+0x48c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d11e      	bne.n	8006242 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006206:	3330      	adds	r3, #48	; 0x30
 8006208:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800620c:	4618      	mov	r0, r3
 800620e:	f7fe fbe3 	bl	80049d8 <ld_dword>
 8006212:	4603      	mov	r3, r0
 8006214:	4a17      	ldr	r2, [pc, #92]	; (8006274 <find_volume+0x490>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d113      	bne.n	8006242 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800621a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800621c:	3330      	adds	r3, #48	; 0x30
 800621e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006222:	4618      	mov	r0, r3
 8006224:	f7fe fbd8 	bl	80049d8 <ld_dword>
 8006228:	4602      	mov	r2, r0
 800622a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800622c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800622e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006230:	3330      	adds	r3, #48	; 0x30
 8006232:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006236:	4618      	mov	r0, r3
 8006238:	f7fe fbce 	bl	80049d8 <ld_dword>
 800623c:	4602      	mov	r2, r0
 800623e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006240:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006244:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006248:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800624a:	4b0b      	ldr	r3, [pc, #44]	; (8006278 <find_volume+0x494>)
 800624c:	881b      	ldrh	r3, [r3, #0]
 800624e:	3301      	adds	r3, #1
 8006250:	b29a      	uxth	r2, r3
 8006252:	4b09      	ldr	r3, [pc, #36]	; (8006278 <find_volume+0x494>)
 8006254:	801a      	strh	r2, [r3, #0]
 8006256:	4b08      	ldr	r3, [pc, #32]	; (8006278 <find_volume+0x494>)
 8006258:	881a      	ldrh	r2, [r3, #0]
 800625a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800625c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800625e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006260:	f7fe fdea 	bl	8004e38 <clear_lock>
#endif
	return FR_OK;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	3758      	adds	r7, #88	; 0x58
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	41615252 	.word	0x41615252
 8006274:	61417272 	.word	0x61417272
 8006278:	200002ac 	.word	0x200002ac

0800627c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006286:	2309      	movs	r3, #9
 8006288:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d01c      	beq.n	80062ca <validate+0x4e>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d018      	beq.n	80062ca <validate+0x4e>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d013      	beq.n	80062ca <validate+0x4e>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	889a      	ldrh	r2, [r3, #4]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	88db      	ldrh	r3, [r3, #6]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d10c      	bne.n	80062ca <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	785b      	ldrb	r3, [r3, #1]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fe fad8 	bl	800486c <disk_status>
 80062bc:	4603      	mov	r3, r0
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <validate+0x4e>
			res = FR_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80062ca:	7bfb      	ldrb	r3, [r7, #15]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d102      	bne.n	80062d6 <validate+0x5a>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	e000      	b.n	80062d8 <validate+0x5c>
 80062d6:	2300      	movs	r3, #0
 80062d8:	683a      	ldr	r2, [r7, #0]
 80062da:	6013      	str	r3, [r2, #0]
	return res;
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
	...

080062e8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	4613      	mov	r3, r2
 80062f4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80062fa:	f107 0310 	add.w	r3, r7, #16
 80062fe:	4618      	mov	r0, r3
 8006300:	f7ff fcd5 	bl	8005cae <get_ldnumber>
 8006304:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	2b00      	cmp	r3, #0
 800630a:	da01      	bge.n	8006310 <f_mount+0x28>
 800630c:	230b      	movs	r3, #11
 800630e:	e02b      	b.n	8006368 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006310:	4a17      	ldr	r2, [pc, #92]	; (8006370 <f_mount+0x88>)
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006318:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006320:	69b8      	ldr	r0, [r7, #24]
 8006322:	f7fe fd89 	bl	8004e38 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	2200      	movs	r2, #0
 800632a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d002      	beq.n	8006338 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	490d      	ldr	r1, [pc, #52]	; (8006370 <f_mount+0x88>)
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d002      	beq.n	800634e <f_mount+0x66>
 8006348:	79fb      	ldrb	r3, [r7, #7]
 800634a:	2b01      	cmp	r3, #1
 800634c:	d001      	beq.n	8006352 <f_mount+0x6a>
 800634e:	2300      	movs	r3, #0
 8006350:	e00a      	b.n	8006368 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006352:	f107 010c 	add.w	r1, r7, #12
 8006356:	f107 0308 	add.w	r3, r7, #8
 800635a:	2200      	movs	r2, #0
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff fd41 	bl	8005de4 <find_volume>
 8006362:	4603      	mov	r3, r0
 8006364:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006366:	7dfb      	ldrb	r3, [r7, #23]
}
 8006368:	4618      	mov	r0, r3
 800636a:	3720      	adds	r7, #32
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	200002a8 	.word	0x200002a8

08006374 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b098      	sub	sp, #96	; 0x60
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	4613      	mov	r3, r2
 8006380:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <f_open+0x18>
 8006388:	2309      	movs	r3, #9
 800638a:	e1ad      	b.n	80066e8 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800638c:	79fb      	ldrb	r3, [r7, #7]
 800638e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006392:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006394:	79fa      	ldrb	r2, [r7, #7]
 8006396:	f107 0110 	add.w	r1, r7, #16
 800639a:	f107 0308 	add.w	r3, r7, #8
 800639e:	4618      	mov	r0, r3
 80063a0:	f7ff fd20 	bl	8005de4 <find_volume>
 80063a4:	4603      	mov	r3, r0
 80063a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80063aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f040 8191 	bne.w	80066d6 <f_open+0x362>
		dj.obj.fs = fs;
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	f107 0314 	add.w	r3, r7, #20
 80063be:	4611      	mov	r1, r2
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7ff fc03 	bl	8005bcc <follow_path>
 80063c6:	4603      	mov	r3, r0
 80063c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80063cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d11a      	bne.n	800640a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80063d4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80063d8:	b25b      	sxtb	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	da03      	bge.n	80063e6 <f_open+0x72>
				res = FR_INVALID_NAME;
 80063de:	2306      	movs	r3, #6
 80063e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80063e4:	e011      	b.n	800640a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80063e6:	79fb      	ldrb	r3, [r7, #7]
 80063e8:	f023 0301 	bic.w	r3, r3, #1
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	bf14      	ite	ne
 80063f0:	2301      	movne	r3, #1
 80063f2:	2300      	moveq	r3, #0
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	461a      	mov	r2, r3
 80063f8:	f107 0314 	add.w	r3, r7, #20
 80063fc:	4611      	mov	r1, r2
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fe fbd2 	bl	8004ba8 <chk_lock>
 8006404:	4603      	mov	r3, r0
 8006406:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800640a:	79fb      	ldrb	r3, [r7, #7]
 800640c:	f003 031c 	and.w	r3, r3, #28
 8006410:	2b00      	cmp	r3, #0
 8006412:	d07f      	beq.n	8006514 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8006414:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006418:	2b00      	cmp	r3, #0
 800641a:	d017      	beq.n	800644c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800641c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006420:	2b04      	cmp	r3, #4
 8006422:	d10e      	bne.n	8006442 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006424:	f7fe fc1c 	bl	8004c60 <enq_lock>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d006      	beq.n	800643c <f_open+0xc8>
 800642e:	f107 0314 	add.w	r3, r7, #20
 8006432:	4618      	mov	r0, r3
 8006434:	f7ff fb03 	bl	8005a3e <dir_register>
 8006438:	4603      	mov	r3, r0
 800643a:	e000      	b.n	800643e <f_open+0xca>
 800643c:	2312      	movs	r3, #18
 800643e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	f043 0308 	orr.w	r3, r3, #8
 8006448:	71fb      	strb	r3, [r7, #7]
 800644a:	e010      	b.n	800646e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800644c:	7ebb      	ldrb	r3, [r7, #26]
 800644e:	f003 0311 	and.w	r3, r3, #17
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <f_open+0xea>
					res = FR_DENIED;
 8006456:	2307      	movs	r3, #7
 8006458:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800645c:	e007      	b.n	800646e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800645e:	79fb      	ldrb	r3, [r7, #7]
 8006460:	f003 0304 	and.w	r3, r3, #4
 8006464:	2b00      	cmp	r3, #0
 8006466:	d002      	beq.n	800646e <f_open+0xfa>
 8006468:	2308      	movs	r3, #8
 800646a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800646e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006472:	2b00      	cmp	r3, #0
 8006474:	d168      	bne.n	8006548 <f_open+0x1d4>
 8006476:	79fb      	ldrb	r3, [r7, #7]
 8006478:	f003 0308 	and.w	r3, r3, #8
 800647c:	2b00      	cmp	r3, #0
 800647e:	d063      	beq.n	8006548 <f_open+0x1d4>
				dw = GET_FATTIME();
 8006480:	f7fd fcb6 	bl	8003df0 <get_fattime>
 8006484:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006488:	330e      	adds	r3, #14
 800648a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800648c:	4618      	mov	r0, r3
 800648e:	f7fe fae1 	bl	8004a54 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006494:	3316      	adds	r3, #22
 8006496:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006498:	4618      	mov	r0, r3
 800649a:	f7fe fadb 	bl	8004a54 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800649e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a0:	330b      	adds	r3, #11
 80064a2:	2220      	movs	r2, #32
 80064a4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064aa:	4611      	mov	r1, r2
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7ff fa32 	bl	8005916 <ld_clust>
 80064b2:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80064b8:	2200      	movs	r2, #0
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff fa4a 	bl	8005954 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80064c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c2:	331c      	adds	r3, #28
 80064c4:	2100      	movs	r1, #0
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7fe fac4 	bl	8004a54 <st_dword>
					fs->wflag = 1;
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	2201      	movs	r2, #1
 80064d0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80064d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d037      	beq.n	8006548 <f_open+0x1d4>
						dw = fs->winsect;
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064dc:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80064de:	f107 0314 	add.w	r3, r7, #20
 80064e2:	2200      	movs	r2, #0
 80064e4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7fe ff5d 	bl	80053a6 <remove_chain>
 80064ec:	4603      	mov	r3, r0
 80064ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80064f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d126      	bne.n	8006548 <f_open+0x1d4>
							res = move_window(fs, dw);
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80064fe:	4618      	mov	r0, r3
 8006500:	f7fe fd02 	bl	8004f08 <move_window>
 8006504:	4603      	mov	r3, r0
 8006506:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800650e:	3a01      	subs	r2, #1
 8006510:	60da      	str	r2, [r3, #12]
 8006512:	e019      	b.n	8006548 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006514:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006518:	2b00      	cmp	r3, #0
 800651a:	d115      	bne.n	8006548 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800651c:	7ebb      	ldrb	r3, [r7, #26]
 800651e:	f003 0310 	and.w	r3, r3, #16
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <f_open+0x1ba>
					res = FR_NO_FILE;
 8006526:	2304      	movs	r3, #4
 8006528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800652c:	e00c      	b.n	8006548 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800652e:	79fb      	ldrb	r3, [r7, #7]
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d007      	beq.n	8006548 <f_open+0x1d4>
 8006538:	7ebb      	ldrb	r3, [r7, #26]
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b00      	cmp	r3, #0
 8006540:	d002      	beq.n	8006548 <f_open+0x1d4>
						res = FR_DENIED;
 8006542:	2307      	movs	r3, #7
 8006544:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006548:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800654c:	2b00      	cmp	r3, #0
 800654e:	d128      	bne.n	80065a2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006550:	79fb      	ldrb	r3, [r7, #7]
 8006552:	f003 0308 	and.w	r3, r3, #8
 8006556:	2b00      	cmp	r3, #0
 8006558:	d003      	beq.n	8006562 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006560:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800656a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006570:	79fb      	ldrb	r3, [r7, #7]
 8006572:	f023 0301 	bic.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	bf14      	ite	ne
 800657a:	2301      	movne	r3, #1
 800657c:	2300      	moveq	r3, #0
 800657e:	b2db      	uxtb	r3, r3
 8006580:	461a      	mov	r2, r3
 8006582:	f107 0314 	add.w	r3, r7, #20
 8006586:	4611      	mov	r1, r2
 8006588:	4618      	mov	r0, r3
 800658a:	f7fe fb8b 	bl	8004ca4 <inc_lock>
 800658e:	4602      	mov	r2, r0
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d102      	bne.n	80065a2 <f_open+0x22e>
 800659c:	2302      	movs	r3, #2
 800659e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80065a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f040 8095 	bne.w	80066d6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065b0:	4611      	mov	r1, r2
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7ff f9af 	bl	8005916 <ld_clust>
 80065b8:	4602      	mov	r2, r0
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80065be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065c0:	331c      	adds	r3, #28
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe fa08 	bl	80049d8 <ld_dword>
 80065c8:	4602      	mov	r2, r0
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	88da      	ldrh	r2, [r3, #6]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	79fa      	ldrb	r2, [r7, #7]
 80065e6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	3330      	adds	r3, #48	; 0x30
 80065fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006602:	2100      	movs	r1, #0
 8006604:	4618      	mov	r0, r3
 8006606:	f7fe fa72 	bl	8004aee <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800660a:	79fb      	ldrb	r3, [r7, #7]
 800660c:	f003 0320 	and.w	r3, r3, #32
 8006610:	2b00      	cmp	r3, #0
 8006612:	d060      	beq.n	80066d6 <f_open+0x362>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d05c      	beq.n	80066d6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	68da      	ldr	r2, [r3, #12]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	895b      	ldrh	r3, [r3, #10]
 8006628:	025b      	lsls	r3, r3, #9
 800662a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	657b      	str	r3, [r7, #84]	; 0x54
 8006638:	e016      	b.n	8006668 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe fd1d 	bl	800507e <get_fat>
 8006644:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006646:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006648:	2b01      	cmp	r3, #1
 800664a:	d802      	bhi.n	8006652 <f_open+0x2de>
 800664c:	2302      	movs	r3, #2
 800664e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006652:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006658:	d102      	bne.n	8006660 <f_open+0x2ec>
 800665a:	2301      	movs	r3, #1
 800665c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006660:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006662:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	657b      	str	r3, [r7, #84]	; 0x54
 8006668:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800666c:	2b00      	cmp	r3, #0
 800666e:	d103      	bne.n	8006678 <f_open+0x304>
 8006670:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006672:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006674:	429a      	cmp	r2, r3
 8006676:	d8e0      	bhi.n	800663a <f_open+0x2c6>
				}
				fp->clust = clst;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800667c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800667e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006682:	2b00      	cmp	r3, #0
 8006684:	d127      	bne.n	80066d6 <f_open+0x362>
 8006686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800668c:	2b00      	cmp	r3, #0
 800668e:	d022      	beq.n	80066d6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006694:	4618      	mov	r0, r3
 8006696:	f7fe fcd3 	bl	8005040 <clust2sect>
 800669a:	6478      	str	r0, [r7, #68]	; 0x44
 800669c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d103      	bne.n	80066aa <f_open+0x336>
						res = FR_INT_ERR;
 80066a2:	2302      	movs	r3, #2
 80066a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80066a8:	e015      	b.n	80066d6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80066aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066ac:	0a5a      	lsrs	r2, r3, #9
 80066ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066b0:	441a      	add	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	7858      	ldrb	r0, [r3, #1]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6a1a      	ldr	r2, [r3, #32]
 80066c4:	2301      	movs	r3, #1
 80066c6:	f7fe f911 	bl	80048ec <disk_read>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <f_open+0x362>
 80066d0:	2301      	movs	r3, #1
 80066d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80066d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d002      	beq.n	80066e4 <f_open+0x370>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80066e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3760      	adds	r7, #96	; 0x60
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b08e      	sub	sp, #56	; 0x38
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	607a      	str	r2, [r7, #4]
 80066fc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2200      	movs	r2, #0
 8006706:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f107 0214 	add.w	r2, r7, #20
 800670e:	4611      	mov	r1, r2
 8006710:	4618      	mov	r0, r3
 8006712:	f7ff fdb3 	bl	800627c <validate>
 8006716:	4603      	mov	r3, r0
 8006718:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800671c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006720:	2b00      	cmp	r3, #0
 8006722:	d107      	bne.n	8006734 <f_read+0x44>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	7d5b      	ldrb	r3, [r3, #21]
 8006728:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800672c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006730:	2b00      	cmp	r3, #0
 8006732:	d002      	beq.n	800673a <f_read+0x4a>
 8006734:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006738:	e115      	b.n	8006966 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	7d1b      	ldrb	r3, [r3, #20]
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <f_read+0x5a>
 8006746:	2307      	movs	r3, #7
 8006748:	e10d      	b.n	8006966 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	6a3b      	ldr	r3, [r7, #32]
 800675a:	429a      	cmp	r2, r3
 800675c:	f240 80fe 	bls.w	800695c <f_read+0x26c>
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006764:	e0fa      	b.n	800695c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800676e:	2b00      	cmp	r3, #0
 8006770:	f040 80c6 	bne.w	8006900 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	0a5b      	lsrs	r3, r3, #9
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	8952      	ldrh	r2, [r2, #10]
 800677e:	3a01      	subs	r2, #1
 8006780:	4013      	ands	r3, r2
 8006782:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d12f      	bne.n	80067ea <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d103      	bne.n	800679a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	633b      	str	r3, [r7, #48]	; 0x30
 8006798:	e013      	b.n	80067c2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d007      	beq.n	80067b2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	4619      	mov	r1, r3
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f7fe fef9 	bl	80055a0 <clmt_clust>
 80067ae:	6338      	str	r0, [r7, #48]	; 0x30
 80067b0:	e007      	b.n	80067c2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	4619      	mov	r1, r3
 80067ba:	4610      	mov	r0, r2
 80067bc:	f7fe fc5f 	bl	800507e <get_fat>
 80067c0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d804      	bhi.n	80067d2 <f_read+0xe2>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2202      	movs	r2, #2
 80067cc:	755a      	strb	r2, [r3, #21]
 80067ce:	2302      	movs	r3, #2
 80067d0:	e0c9      	b.n	8006966 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80067d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d8:	d104      	bne.n	80067e4 <f_read+0xf4>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2201      	movs	r2, #1
 80067de:	755a      	strb	r2, [r3, #21]
 80067e0:	2301      	movs	r3, #1
 80067e2:	e0c0      	b.n	8006966 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067e8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	4619      	mov	r1, r3
 80067f2:	4610      	mov	r0, r2
 80067f4:	f7fe fc24 	bl	8005040 <clust2sect>
 80067f8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d104      	bne.n	800680a <f_read+0x11a>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2202      	movs	r2, #2
 8006804:	755a      	strb	r2, [r3, #21]
 8006806:	2302      	movs	r3, #2
 8006808:	e0ad      	b.n	8006966 <f_read+0x276>
			sect += csect;
 800680a:	69ba      	ldr	r2, [r7, #24]
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	0a5b      	lsrs	r3, r3, #9
 8006816:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8006818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800681a:	2b00      	cmp	r3, #0
 800681c:	d039      	beq.n	8006892 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800681e:	69fa      	ldr	r2, [r7, #28]
 8006820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006822:	4413      	add	r3, r2
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	8952      	ldrh	r2, [r2, #10]
 8006828:	4293      	cmp	r3, r2
 800682a:	d905      	bls.n	8006838 <f_read+0x148>
					cc = fs->csize - csect;
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	895b      	ldrh	r3, [r3, #10]
 8006830:	461a      	mov	r2, r3
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	7858      	ldrb	r0, [r3, #1]
 800683c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006842:	f7fe f853 	bl	80048ec <disk_read>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d004      	beq.n	8006856 <f_read+0x166>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2201      	movs	r2, #1
 8006850:	755a      	strb	r2, [r3, #21]
 8006852:	2301      	movs	r3, #1
 8006854:	e087      	b.n	8006966 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	7d1b      	ldrb	r3, [r3, #20]
 800685a:	b25b      	sxtb	r3, r3
 800685c:	2b00      	cmp	r3, #0
 800685e:	da14      	bge.n	800688a <f_read+0x19a>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6a1a      	ldr	r2, [r3, #32]
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800686a:	429a      	cmp	r2, r3
 800686c:	d90d      	bls.n	800688a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a1a      	ldr	r2, [r3, #32]
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	025b      	lsls	r3, r3, #9
 8006878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800687a:	18d0      	adds	r0, r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	3330      	adds	r3, #48	; 0x30
 8006880:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006884:	4619      	mov	r1, r3
 8006886:	f7fe f911 	bl	8004aac <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800688a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688c:	025b      	lsls	r3, r3, #9
 800688e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8006890:	e050      	b.n	8006934 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	69ba      	ldr	r2, [r7, #24]
 8006898:	429a      	cmp	r2, r3
 800689a:	d02e      	beq.n	80068fa <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	7d1b      	ldrb	r3, [r3, #20]
 80068a0:	b25b      	sxtb	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	da18      	bge.n	80068d8 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	7858      	ldrb	r0, [r3, #1]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6a1a      	ldr	r2, [r3, #32]
 80068b4:	2301      	movs	r3, #1
 80068b6:	f7fe f839 	bl	800492c <disk_write>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d004      	beq.n	80068ca <f_read+0x1da>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2201      	movs	r2, #1
 80068c4:	755a      	strb	r2, [r3, #21]
 80068c6:	2301      	movs	r3, #1
 80068c8:	e04d      	b.n	8006966 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	7d1b      	ldrb	r3, [r3, #20]
 80068ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068d2:	b2da      	uxtb	r2, r3
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	7858      	ldrb	r0, [r3, #1]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80068e2:	2301      	movs	r3, #1
 80068e4:	69ba      	ldr	r2, [r7, #24]
 80068e6:	f7fe f801 	bl	80048ec <disk_read>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d004      	beq.n	80068fa <f_read+0x20a>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2201      	movs	r2, #1
 80068f4:	755a      	strb	r2, [r3, #21]
 80068f6:	2301      	movs	r3, #1
 80068f8:	e035      	b.n	8006966 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006908:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800690c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800690e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	429a      	cmp	r2, r3
 8006914:	d901      	bls.n	800691a <f_read+0x22a>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006928:	4413      	add	r3, r2
 800692a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800692c:	4619      	mov	r1, r3
 800692e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006930:	f7fe f8bc 	bl	8004aac <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8006934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006938:	4413      	add	r3, r2
 800693a:	627b      	str	r3, [r7, #36]	; 0x24
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	699a      	ldr	r2, [r3, #24]
 8006940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006942:	441a      	add	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	619a      	str	r2, [r3, #24]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694e:	441a      	add	r2, r3
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f47f af01 	bne.w	8006766 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3738      	adds	r7, #56	; 0x38
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b08c      	sub	sp, #48	; 0x30
 8006972:	af00      	add	r7, sp, #0
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	60b9      	str	r1, [r7, #8]
 8006978:	607a      	str	r2, [r7, #4]
 800697a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f107 0210 	add.w	r2, r7, #16
 800698c:	4611      	mov	r1, r2
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff fc74 	bl	800627c <validate>
 8006994:	4603      	mov	r3, r0
 8006996:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800699a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d107      	bne.n	80069b2 <f_write+0x44>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	7d5b      	ldrb	r3, [r3, #21]
 80069a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80069aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d002      	beq.n	80069b8 <f_write+0x4a>
 80069b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80069b6:	e14b      	b.n	8006c50 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	7d1b      	ldrb	r3, [r3, #20]
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <f_write+0x5a>
 80069c4:	2307      	movs	r3, #7
 80069c6:	e143      	b.n	8006c50 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	699a      	ldr	r2, [r3, #24]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	441a      	add	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	f080 812d 	bcs.w	8006c34 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	43db      	mvns	r3, r3
 80069e0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80069e2:	e127      	b.n	8006c34 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	699b      	ldr	r3, [r3, #24]
 80069e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f040 80e3 	bne.w	8006bb8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	0a5b      	lsrs	r3, r3, #9
 80069f8:	693a      	ldr	r2, [r7, #16]
 80069fa:	8952      	ldrh	r2, [r2, #10]
 80069fc:	3a01      	subs	r2, #1
 80069fe:	4013      	ands	r3, r2
 8006a00:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d143      	bne.n	8006a90 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10c      	bne.n	8006a2a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8006a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d11a      	bne.n	8006a52 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2100      	movs	r1, #0
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7fe fd25 	bl	8005470 <create_chain>
 8006a26:	62b8      	str	r0, [r7, #40]	; 0x28
 8006a28:	e013      	b.n	8006a52 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	4619      	mov	r1, r3
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f7fe fdb1 	bl	80055a0 <clmt_clust>
 8006a3e:	62b8      	str	r0, [r7, #40]	; 0x28
 8006a40:	e007      	b.n	8006a52 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	4619      	mov	r1, r3
 8006a4a:	4610      	mov	r0, r2
 8006a4c:	f7fe fd10 	bl	8005470 <create_chain>
 8006a50:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f000 80f2 	beq.w	8006c3e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d104      	bne.n	8006a6a <f_write+0xfc>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2202      	movs	r2, #2
 8006a64:	755a      	strb	r2, [r3, #21]
 8006a66:	2302      	movs	r3, #2
 8006a68:	e0f2      	b.n	8006c50 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a70:	d104      	bne.n	8006a7c <f_write+0x10e>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2201      	movs	r2, #1
 8006a76:	755a      	strb	r2, [r3, #21]
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e0e9      	b.n	8006c50 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a80:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d102      	bne.n	8006a90 <f_write+0x122>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a8e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	7d1b      	ldrb	r3, [r3, #20]
 8006a94:	b25b      	sxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	da18      	bge.n	8006acc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	7858      	ldrb	r0, [r3, #1]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6a1a      	ldr	r2, [r3, #32]
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	f7fd ff3f 	bl	800492c <disk_write>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d004      	beq.n	8006abe <f_write+0x150>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	755a      	strb	r2, [r3, #21]
 8006aba:	2301      	movs	r3, #1
 8006abc:	e0c8      	b.n	8006c50 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	7d1b      	ldrb	r3, [r3, #20]
 8006ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	69db      	ldr	r3, [r3, #28]
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	4610      	mov	r0, r2
 8006ad6:	f7fe fab3 	bl	8005040 <clust2sect>
 8006ada:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d104      	bne.n	8006aec <f_write+0x17e>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	755a      	strb	r2, [r3, #21]
 8006ae8:	2302      	movs	r3, #2
 8006aea:	e0b1      	b.n	8006c50 <f_write+0x2e2>
			sect += csect;
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	4413      	add	r3, r2
 8006af2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	0a5b      	lsrs	r3, r3, #9
 8006af8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8006afa:	6a3b      	ldr	r3, [r7, #32]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d03c      	beq.n	8006b7a <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8006b00:	69ba      	ldr	r2, [r7, #24]
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	4413      	add	r3, r2
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	8952      	ldrh	r2, [r2, #10]
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d905      	bls.n	8006b1a <f_write+0x1ac>
					cc = fs->csize - csect;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	895b      	ldrh	r3, [r3, #10]
 8006b12:	461a      	mov	r2, r3
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	7858      	ldrb	r0, [r3, #1]
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	69f9      	ldr	r1, [r7, #28]
 8006b24:	f7fd ff02 	bl	800492c <disk_write>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d004      	beq.n	8006b38 <f_write+0x1ca>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2201      	movs	r2, #1
 8006b32:	755a      	strb	r2, [r3, #21]
 8006b34:	2301      	movs	r3, #1
 8006b36:	e08b      	b.n	8006c50 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6a1a      	ldr	r2, [r3, #32]
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	6a3a      	ldr	r2, [r7, #32]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d915      	bls.n	8006b72 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6a1a      	ldr	r2, [r3, #32]
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	025b      	lsls	r3, r3, #9
 8006b56:	69fa      	ldr	r2, [r7, #28]
 8006b58:	4413      	add	r3, r2
 8006b5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b5e:	4619      	mov	r1, r3
 8006b60:	f7fd ffa4 	bl	8004aac <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	7d1b      	ldrb	r3, [r3, #20]
 8006b68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8006b72:	6a3b      	ldr	r3, [r7, #32]
 8006b74:	025b      	lsls	r3, r3, #9
 8006b76:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8006b78:	e03f      	b.n	8006bfa <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6a1b      	ldr	r3, [r3, #32]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d016      	beq.n	8006bb2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	699a      	ldr	r2, [r3, #24]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d210      	bcs.n	8006bb2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	7858      	ldrb	r0, [r3, #1]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	697a      	ldr	r2, [r7, #20]
 8006b9e:	f7fd fea5 	bl	80048ec <disk_read>
 8006ba2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d004      	beq.n	8006bb2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2201      	movs	r2, #1
 8006bac:	755a      	strb	r2, [r3, #21]
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e04e      	b.n	8006c50 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bc0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8006bc4:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8006bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d901      	bls.n	8006bd2 <f_write+0x264>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006be0:	4413      	add	r3, r2
 8006be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be4:	69f9      	ldr	r1, [r7, #28]
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7fd ff60 	bl	8004aac <mem_cpy>
		fp->flag |= FA_DIRTY;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	7d1b      	ldrb	r3, [r3, #20]
 8006bf0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006bf4:	b2da      	uxtb	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8006bfa:	69fa      	ldr	r2, [r7, #28]
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	4413      	add	r3, r2
 8006c00:	61fb      	str	r3, [r7, #28]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	699a      	ldr	r2, [r3, #24]
 8006c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c08:	441a      	add	r2, r3
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	619a      	str	r2, [r3, #24]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	bf38      	it	cc
 8006c1a:	461a      	movcc	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	60da      	str	r2, [r3, #12]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c26:	441a      	add	r2, r3
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	601a      	str	r2, [r3, #0]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c30:	1ad3      	subs	r3, r2, r3
 8006c32:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f47f aed4 	bne.w	80069e4 <f_write+0x76>
 8006c3c:	e000      	b.n	8006c40 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006c3e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	7d1b      	ldrb	r3, [r3, #20]
 8006c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c48:	b2da      	uxtb	r2, r3
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3730      	adds	r7, #48	; 0x30
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f107 0208 	add.w	r2, r7, #8
 8006c66:	4611      	mov	r1, r2
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7ff fb07 	bl	800627c <validate>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006c72:	7dfb      	ldrb	r3, [r7, #23]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d168      	bne.n	8006d4a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7d1b      	ldrb	r3, [r3, #20]
 8006c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d062      	beq.n	8006d4a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	7d1b      	ldrb	r3, [r3, #20]
 8006c88:	b25b      	sxtb	r3, r3
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	da15      	bge.n	8006cba <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	7858      	ldrb	r0, [r3, #1]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a1a      	ldr	r2, [r3, #32]
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	f7fd fe45 	bl	800492c <disk_write>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d001      	beq.n	8006cac <f_sync+0x54>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e04f      	b.n	8006d4c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	7d1b      	ldrb	r3, [r3, #20]
 8006cb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cb4:	b2da      	uxtb	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8006cba:	f7fd f899 	bl	8003df0 <get_fattime>
 8006cbe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	4610      	mov	r0, r2
 8006cca:	f7fe f91d 	bl	8004f08 <move_window>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8006cd2:	7dfb      	ldrb	r3, [r7, #23]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d138      	bne.n	8006d4a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cdc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	330b      	adds	r3, #11
 8006ce2:	781a      	ldrb	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	330b      	adds	r3, #11
 8006ce8:	f042 0220 	orr.w	r2, r2, #32
 8006cec:	b2d2      	uxtb	r2, r2
 8006cee:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6818      	ldr	r0, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	68f9      	ldr	r1, [r7, #12]
 8006cfc:	f7fe fe2a 	bl	8005954 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f103 021c 	add.w	r2, r3, #28
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	4610      	mov	r0, r2
 8006d0e:	f7fd fea1 	bl	8004a54 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	3316      	adds	r3, #22
 8006d16:	6939      	ldr	r1, [r7, #16]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fd fe9b 	bl	8004a54 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	3312      	adds	r3, #18
 8006d22:	2100      	movs	r1, #0
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7fd fe7a 	bl	8004a1e <st_word>
					fs->wflag = 1;
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fe f916 	bl	8004f64 <sync_fs>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	7d1b      	ldrb	r3, [r3, #20]
 8006d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d44:	b2da      	uxtb	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3718      	adds	r7, #24
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f7ff ff7b 	bl	8006c58 <f_sync>
 8006d62:	4603      	mov	r3, r0
 8006d64:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006d66:	7bfb      	ldrb	r3, [r7, #15]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d118      	bne.n	8006d9e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f107 0208 	add.w	r2, r7, #8
 8006d72:	4611      	mov	r1, r2
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff fa81 	bl	800627c <validate>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006d7e:	7bfb      	ldrb	r3, [r7, #15]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10c      	bne.n	8006d9e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7fe f819 	bl	8004dc0 <dec_lock>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d102      	bne.n	8006d9e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8006d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b088      	sub	sp, #32
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
	int n = 0;
 8006db4:	2300      	movs	r3, #0
 8006db6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8006dbc:	e01b      	b.n	8006df6 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8006dbe:	f107 0310 	add.w	r3, r7, #16
 8006dc2:	f107 0114 	add.w	r1, r7, #20
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7ff fc91 	bl	80066f0 <f_read>
		if (rc != 1) break;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d116      	bne.n	8006e02 <f_gets+0x5a>
		c = s[0];
 8006dd4:	7d3b      	ldrb	r3, [r7, #20]
 8006dd6:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8006dd8:	7dfb      	ldrb	r3, [r7, #23]
 8006dda:	2b0d      	cmp	r3, #13
 8006ddc:	d100      	bne.n	8006de0 <f_gets+0x38>
 8006dde:	e00a      	b.n	8006df6 <f_gets+0x4e>
		*p++ = c;
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	1c5a      	adds	r2, r3, #1
 8006de4:	61ba      	str	r2, [r7, #24]
 8006de6:	7dfa      	ldrb	r2, [r7, #23]
 8006de8:	701a      	strb	r2, [r3, #0]
		n++;
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	3301      	adds	r3, #1
 8006dee:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8006df0:	7dfb      	ldrb	r3, [r7, #23]
 8006df2:	2b0a      	cmp	r3, #10
 8006df4:	d007      	beq.n	8006e06 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	69fa      	ldr	r2, [r7, #28]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	dbde      	blt.n	8006dbe <f_gets+0x16>
 8006e00:	e002      	b.n	8006e08 <f_gets+0x60>
		if (rc != 1) break;
 8006e02:	bf00      	nop
 8006e04:	e000      	b.n	8006e08 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8006e06:	bf00      	nop
	}
	*p = 0;
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <f_gets+0x70>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	e000      	b.n	8006e1a <f_gets+0x72>
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3720      	adds	r7, #32
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
	...

08006e24 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006e32:	2301      	movs	r3, #1
 8006e34:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006e36:	2300      	movs	r3, #0
 8006e38:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006e3a:	4b1f      	ldr	r3, [pc, #124]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e3c:	7a5b      	ldrb	r3, [r3, #9]
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d131      	bne.n	8006ea8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006e44:	4b1c      	ldr	r3, [pc, #112]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e46:	7a5b      	ldrb	r3, [r3, #9]
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	4b1a      	ldr	r3, [pc, #104]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e4e:	2100      	movs	r1, #0
 8006e50:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006e52:	4b19      	ldr	r3, [pc, #100]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e54:	7a5b      	ldrb	r3, [r3, #9]
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	4a17      	ldr	r2, [pc, #92]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4413      	add	r3, r2
 8006e5e:	68fa      	ldr	r2, [r7, #12]
 8006e60:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006e62:	4b15      	ldr	r3, [pc, #84]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e64:	7a5b      	ldrb	r3, [r3, #9]
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	461a      	mov	r2, r3
 8006e6a:	4b13      	ldr	r3, [pc, #76]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e6c:	4413      	add	r3, r2
 8006e6e:	79fa      	ldrb	r2, [r7, #7]
 8006e70:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006e72:	4b11      	ldr	r3, [pc, #68]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e74:	7a5b      	ldrb	r3, [r3, #9]
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	b2d1      	uxtb	r1, r2
 8006e7c:	4a0e      	ldr	r2, [pc, #56]	; (8006eb8 <FATFS_LinkDriverEx+0x94>)
 8006e7e:	7251      	strb	r1, [r2, #9]
 8006e80:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006e82:	7dbb      	ldrb	r3, [r7, #22]
 8006e84:	3330      	adds	r3, #48	; 0x30
 8006e86:	b2da      	uxtb	r2, r3
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	223a      	movs	r2, #58	; 0x3a
 8006e92:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	3302      	adds	r3, #2
 8006e98:	222f      	movs	r2, #47	; 0x2f
 8006e9a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	3303      	adds	r3, #3
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006ea8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	371c      	adds	r7, #28
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	200002d0 	.word	0x200002d0

08006ebc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	6839      	ldr	r1, [r7, #0]
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f7ff ffaa 	bl	8006e24 <FATFS_LinkDriverEx>
 8006ed0:	4603      	mov	r3, r0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
	...

08006edc <__errno>:
 8006edc:	4b01      	ldr	r3, [pc, #4]	; (8006ee4 <__errno+0x8>)
 8006ede:	6818      	ldr	r0, [r3, #0]
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	20000024 	.word	0x20000024

08006ee8 <__libc_init_array>:
 8006ee8:	b570      	push	{r4, r5, r6, lr}
 8006eea:	4d0d      	ldr	r5, [pc, #52]	; (8006f20 <__libc_init_array+0x38>)
 8006eec:	4c0d      	ldr	r4, [pc, #52]	; (8006f24 <__libc_init_array+0x3c>)
 8006eee:	1b64      	subs	r4, r4, r5
 8006ef0:	10a4      	asrs	r4, r4, #2
 8006ef2:	2600      	movs	r6, #0
 8006ef4:	42a6      	cmp	r6, r4
 8006ef6:	d109      	bne.n	8006f0c <__libc_init_array+0x24>
 8006ef8:	4d0b      	ldr	r5, [pc, #44]	; (8006f28 <__libc_init_array+0x40>)
 8006efa:	4c0c      	ldr	r4, [pc, #48]	; (8006f2c <__libc_init_array+0x44>)
 8006efc:	f000 fcb0 	bl	8007860 <_init>
 8006f00:	1b64      	subs	r4, r4, r5
 8006f02:	10a4      	asrs	r4, r4, #2
 8006f04:	2600      	movs	r6, #0
 8006f06:	42a6      	cmp	r6, r4
 8006f08:	d105      	bne.n	8006f16 <__libc_init_array+0x2e>
 8006f0a:	bd70      	pop	{r4, r5, r6, pc}
 8006f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f10:	4798      	blx	r3
 8006f12:	3601      	adds	r6, #1
 8006f14:	e7ee      	b.n	8006ef4 <__libc_init_array+0xc>
 8006f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f1a:	4798      	blx	r3
 8006f1c:	3601      	adds	r6, #1
 8006f1e:	e7f2      	b.n	8006f06 <__libc_init_array+0x1e>
 8006f20:	08007ac0 	.word	0x08007ac0
 8006f24:	08007ac0 	.word	0x08007ac0
 8006f28:	08007ac0 	.word	0x08007ac0
 8006f2c:	08007ac4 	.word	0x08007ac4

08006f30 <memset>:
 8006f30:	4402      	add	r2, r0
 8006f32:	4603      	mov	r3, r0
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d100      	bne.n	8006f3a <memset+0xa>
 8006f38:	4770      	bx	lr
 8006f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006f3e:	e7f9      	b.n	8006f34 <memset+0x4>

08006f40 <strcpy>:
 8006f40:	4603      	mov	r3, r0
 8006f42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f46:	f803 2b01 	strb.w	r2, [r3], #1
 8006f4a:	2a00      	cmp	r2, #0
 8006f4c:	d1f9      	bne.n	8006f42 <strcpy+0x2>
 8006f4e:	4770      	bx	lr

08006f50 <_vsniprintf_r>:
 8006f50:	b530      	push	{r4, r5, lr}
 8006f52:	4614      	mov	r4, r2
 8006f54:	2c00      	cmp	r4, #0
 8006f56:	b09b      	sub	sp, #108	; 0x6c
 8006f58:	4605      	mov	r5, r0
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	da05      	bge.n	8006f6a <_vsniprintf_r+0x1a>
 8006f5e:	238b      	movs	r3, #139	; 0x8b
 8006f60:	6003      	str	r3, [r0, #0]
 8006f62:	f04f 30ff 	mov.w	r0, #4294967295
 8006f66:	b01b      	add	sp, #108	; 0x6c
 8006f68:	bd30      	pop	{r4, r5, pc}
 8006f6a:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f6e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006f72:	bf14      	ite	ne
 8006f74:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f78:	4623      	moveq	r3, r4
 8006f7a:	9302      	str	r3, [sp, #8]
 8006f7c:	9305      	str	r3, [sp, #20]
 8006f7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f82:	9100      	str	r1, [sp, #0]
 8006f84:	9104      	str	r1, [sp, #16]
 8006f86:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006f8a:	4669      	mov	r1, sp
 8006f8c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f8e:	f000 f875 	bl	800707c <_svfiprintf_r>
 8006f92:	1c43      	adds	r3, r0, #1
 8006f94:	bfbc      	itt	lt
 8006f96:	238b      	movlt	r3, #139	; 0x8b
 8006f98:	602b      	strlt	r3, [r5, #0]
 8006f9a:	2c00      	cmp	r4, #0
 8006f9c:	d0e3      	beq.n	8006f66 <_vsniprintf_r+0x16>
 8006f9e:	9b00      	ldr	r3, [sp, #0]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	701a      	strb	r2, [r3, #0]
 8006fa4:	e7df      	b.n	8006f66 <_vsniprintf_r+0x16>
	...

08006fa8 <vsniprintf>:
 8006fa8:	b507      	push	{r0, r1, r2, lr}
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	4613      	mov	r3, r2
 8006fae:	460a      	mov	r2, r1
 8006fb0:	4601      	mov	r1, r0
 8006fb2:	4803      	ldr	r0, [pc, #12]	; (8006fc0 <vsniprintf+0x18>)
 8006fb4:	6800      	ldr	r0, [r0, #0]
 8006fb6:	f7ff ffcb 	bl	8006f50 <_vsniprintf_r>
 8006fba:	b003      	add	sp, #12
 8006fbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006fc0:	20000024 	.word	0x20000024

08006fc4 <__ssputs_r>:
 8006fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc8:	688e      	ldr	r6, [r1, #8]
 8006fca:	429e      	cmp	r6, r3
 8006fcc:	4682      	mov	sl, r0
 8006fce:	460c      	mov	r4, r1
 8006fd0:	4690      	mov	r8, r2
 8006fd2:	461f      	mov	r7, r3
 8006fd4:	d838      	bhi.n	8007048 <__ssputs_r+0x84>
 8006fd6:	898a      	ldrh	r2, [r1, #12]
 8006fd8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006fdc:	d032      	beq.n	8007044 <__ssputs_r+0x80>
 8006fde:	6825      	ldr	r5, [r4, #0]
 8006fe0:	6909      	ldr	r1, [r1, #16]
 8006fe2:	eba5 0901 	sub.w	r9, r5, r1
 8006fe6:	6965      	ldr	r5, [r4, #20]
 8006fe8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	444b      	add	r3, r9
 8006ff4:	106d      	asrs	r5, r5, #1
 8006ff6:	429d      	cmp	r5, r3
 8006ff8:	bf38      	it	cc
 8006ffa:	461d      	movcc	r5, r3
 8006ffc:	0553      	lsls	r3, r2, #21
 8006ffe:	d531      	bpl.n	8007064 <__ssputs_r+0xa0>
 8007000:	4629      	mov	r1, r5
 8007002:	f000 fb63 	bl	80076cc <_malloc_r>
 8007006:	4606      	mov	r6, r0
 8007008:	b950      	cbnz	r0, 8007020 <__ssputs_r+0x5c>
 800700a:	230c      	movs	r3, #12
 800700c:	f8ca 3000 	str.w	r3, [sl]
 8007010:	89a3      	ldrh	r3, [r4, #12]
 8007012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007016:	81a3      	strh	r3, [r4, #12]
 8007018:	f04f 30ff 	mov.w	r0, #4294967295
 800701c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007020:	6921      	ldr	r1, [r4, #16]
 8007022:	464a      	mov	r2, r9
 8007024:	f000 fabe 	bl	80075a4 <memcpy>
 8007028:	89a3      	ldrh	r3, [r4, #12]
 800702a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800702e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007032:	81a3      	strh	r3, [r4, #12]
 8007034:	6126      	str	r6, [r4, #16]
 8007036:	6165      	str	r5, [r4, #20]
 8007038:	444e      	add	r6, r9
 800703a:	eba5 0509 	sub.w	r5, r5, r9
 800703e:	6026      	str	r6, [r4, #0]
 8007040:	60a5      	str	r5, [r4, #8]
 8007042:	463e      	mov	r6, r7
 8007044:	42be      	cmp	r6, r7
 8007046:	d900      	bls.n	800704a <__ssputs_r+0x86>
 8007048:	463e      	mov	r6, r7
 800704a:	6820      	ldr	r0, [r4, #0]
 800704c:	4632      	mov	r2, r6
 800704e:	4641      	mov	r1, r8
 8007050:	f000 fab6 	bl	80075c0 <memmove>
 8007054:	68a3      	ldr	r3, [r4, #8]
 8007056:	1b9b      	subs	r3, r3, r6
 8007058:	60a3      	str	r3, [r4, #8]
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	4433      	add	r3, r6
 800705e:	6023      	str	r3, [r4, #0]
 8007060:	2000      	movs	r0, #0
 8007062:	e7db      	b.n	800701c <__ssputs_r+0x58>
 8007064:	462a      	mov	r2, r5
 8007066:	f000 fba5 	bl	80077b4 <_realloc_r>
 800706a:	4606      	mov	r6, r0
 800706c:	2800      	cmp	r0, #0
 800706e:	d1e1      	bne.n	8007034 <__ssputs_r+0x70>
 8007070:	6921      	ldr	r1, [r4, #16]
 8007072:	4650      	mov	r0, sl
 8007074:	f000 fabe 	bl	80075f4 <_free_r>
 8007078:	e7c7      	b.n	800700a <__ssputs_r+0x46>
	...

0800707c <_svfiprintf_r>:
 800707c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007080:	4698      	mov	r8, r3
 8007082:	898b      	ldrh	r3, [r1, #12]
 8007084:	061b      	lsls	r3, r3, #24
 8007086:	b09d      	sub	sp, #116	; 0x74
 8007088:	4607      	mov	r7, r0
 800708a:	460d      	mov	r5, r1
 800708c:	4614      	mov	r4, r2
 800708e:	d50e      	bpl.n	80070ae <_svfiprintf_r+0x32>
 8007090:	690b      	ldr	r3, [r1, #16]
 8007092:	b963      	cbnz	r3, 80070ae <_svfiprintf_r+0x32>
 8007094:	2140      	movs	r1, #64	; 0x40
 8007096:	f000 fb19 	bl	80076cc <_malloc_r>
 800709a:	6028      	str	r0, [r5, #0]
 800709c:	6128      	str	r0, [r5, #16]
 800709e:	b920      	cbnz	r0, 80070aa <_svfiprintf_r+0x2e>
 80070a0:	230c      	movs	r3, #12
 80070a2:	603b      	str	r3, [r7, #0]
 80070a4:	f04f 30ff 	mov.w	r0, #4294967295
 80070a8:	e0d1      	b.n	800724e <_svfiprintf_r+0x1d2>
 80070aa:	2340      	movs	r3, #64	; 0x40
 80070ac:	616b      	str	r3, [r5, #20]
 80070ae:	2300      	movs	r3, #0
 80070b0:	9309      	str	r3, [sp, #36]	; 0x24
 80070b2:	2320      	movs	r3, #32
 80070b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80070bc:	2330      	movs	r3, #48	; 0x30
 80070be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007268 <_svfiprintf_r+0x1ec>
 80070c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070c6:	f04f 0901 	mov.w	r9, #1
 80070ca:	4623      	mov	r3, r4
 80070cc:	469a      	mov	sl, r3
 80070ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070d2:	b10a      	cbz	r2, 80070d8 <_svfiprintf_r+0x5c>
 80070d4:	2a25      	cmp	r2, #37	; 0x25
 80070d6:	d1f9      	bne.n	80070cc <_svfiprintf_r+0x50>
 80070d8:	ebba 0b04 	subs.w	fp, sl, r4
 80070dc:	d00b      	beq.n	80070f6 <_svfiprintf_r+0x7a>
 80070de:	465b      	mov	r3, fp
 80070e0:	4622      	mov	r2, r4
 80070e2:	4629      	mov	r1, r5
 80070e4:	4638      	mov	r0, r7
 80070e6:	f7ff ff6d 	bl	8006fc4 <__ssputs_r>
 80070ea:	3001      	adds	r0, #1
 80070ec:	f000 80aa 	beq.w	8007244 <_svfiprintf_r+0x1c8>
 80070f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070f2:	445a      	add	r2, fp
 80070f4:	9209      	str	r2, [sp, #36]	; 0x24
 80070f6:	f89a 3000 	ldrb.w	r3, [sl]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 80a2 	beq.w	8007244 <_svfiprintf_r+0x1c8>
 8007100:	2300      	movs	r3, #0
 8007102:	f04f 32ff 	mov.w	r2, #4294967295
 8007106:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800710a:	f10a 0a01 	add.w	sl, sl, #1
 800710e:	9304      	str	r3, [sp, #16]
 8007110:	9307      	str	r3, [sp, #28]
 8007112:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007116:	931a      	str	r3, [sp, #104]	; 0x68
 8007118:	4654      	mov	r4, sl
 800711a:	2205      	movs	r2, #5
 800711c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007120:	4851      	ldr	r0, [pc, #324]	; (8007268 <_svfiprintf_r+0x1ec>)
 8007122:	f7f9 f85d 	bl	80001e0 <memchr>
 8007126:	9a04      	ldr	r2, [sp, #16]
 8007128:	b9d8      	cbnz	r0, 8007162 <_svfiprintf_r+0xe6>
 800712a:	06d0      	lsls	r0, r2, #27
 800712c:	bf44      	itt	mi
 800712e:	2320      	movmi	r3, #32
 8007130:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007134:	0711      	lsls	r1, r2, #28
 8007136:	bf44      	itt	mi
 8007138:	232b      	movmi	r3, #43	; 0x2b
 800713a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800713e:	f89a 3000 	ldrb.w	r3, [sl]
 8007142:	2b2a      	cmp	r3, #42	; 0x2a
 8007144:	d015      	beq.n	8007172 <_svfiprintf_r+0xf6>
 8007146:	9a07      	ldr	r2, [sp, #28]
 8007148:	4654      	mov	r4, sl
 800714a:	2000      	movs	r0, #0
 800714c:	f04f 0c0a 	mov.w	ip, #10
 8007150:	4621      	mov	r1, r4
 8007152:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007156:	3b30      	subs	r3, #48	; 0x30
 8007158:	2b09      	cmp	r3, #9
 800715a:	d94e      	bls.n	80071fa <_svfiprintf_r+0x17e>
 800715c:	b1b0      	cbz	r0, 800718c <_svfiprintf_r+0x110>
 800715e:	9207      	str	r2, [sp, #28]
 8007160:	e014      	b.n	800718c <_svfiprintf_r+0x110>
 8007162:	eba0 0308 	sub.w	r3, r0, r8
 8007166:	fa09 f303 	lsl.w	r3, r9, r3
 800716a:	4313      	orrs	r3, r2
 800716c:	9304      	str	r3, [sp, #16]
 800716e:	46a2      	mov	sl, r4
 8007170:	e7d2      	b.n	8007118 <_svfiprintf_r+0x9c>
 8007172:	9b03      	ldr	r3, [sp, #12]
 8007174:	1d19      	adds	r1, r3, #4
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	9103      	str	r1, [sp, #12]
 800717a:	2b00      	cmp	r3, #0
 800717c:	bfbb      	ittet	lt
 800717e:	425b      	neglt	r3, r3
 8007180:	f042 0202 	orrlt.w	r2, r2, #2
 8007184:	9307      	strge	r3, [sp, #28]
 8007186:	9307      	strlt	r3, [sp, #28]
 8007188:	bfb8      	it	lt
 800718a:	9204      	strlt	r2, [sp, #16]
 800718c:	7823      	ldrb	r3, [r4, #0]
 800718e:	2b2e      	cmp	r3, #46	; 0x2e
 8007190:	d10c      	bne.n	80071ac <_svfiprintf_r+0x130>
 8007192:	7863      	ldrb	r3, [r4, #1]
 8007194:	2b2a      	cmp	r3, #42	; 0x2a
 8007196:	d135      	bne.n	8007204 <_svfiprintf_r+0x188>
 8007198:	9b03      	ldr	r3, [sp, #12]
 800719a:	1d1a      	adds	r2, r3, #4
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	9203      	str	r2, [sp, #12]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	bfb8      	it	lt
 80071a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80071a8:	3402      	adds	r4, #2
 80071aa:	9305      	str	r3, [sp, #20]
 80071ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007278 <_svfiprintf_r+0x1fc>
 80071b0:	7821      	ldrb	r1, [r4, #0]
 80071b2:	2203      	movs	r2, #3
 80071b4:	4650      	mov	r0, sl
 80071b6:	f7f9 f813 	bl	80001e0 <memchr>
 80071ba:	b140      	cbz	r0, 80071ce <_svfiprintf_r+0x152>
 80071bc:	2340      	movs	r3, #64	; 0x40
 80071be:	eba0 000a 	sub.w	r0, r0, sl
 80071c2:	fa03 f000 	lsl.w	r0, r3, r0
 80071c6:	9b04      	ldr	r3, [sp, #16]
 80071c8:	4303      	orrs	r3, r0
 80071ca:	3401      	adds	r4, #1
 80071cc:	9304      	str	r3, [sp, #16]
 80071ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d2:	4826      	ldr	r0, [pc, #152]	; (800726c <_svfiprintf_r+0x1f0>)
 80071d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071d8:	2206      	movs	r2, #6
 80071da:	f7f9 f801 	bl	80001e0 <memchr>
 80071de:	2800      	cmp	r0, #0
 80071e0:	d038      	beq.n	8007254 <_svfiprintf_r+0x1d8>
 80071e2:	4b23      	ldr	r3, [pc, #140]	; (8007270 <_svfiprintf_r+0x1f4>)
 80071e4:	bb1b      	cbnz	r3, 800722e <_svfiprintf_r+0x1b2>
 80071e6:	9b03      	ldr	r3, [sp, #12]
 80071e8:	3307      	adds	r3, #7
 80071ea:	f023 0307 	bic.w	r3, r3, #7
 80071ee:	3308      	adds	r3, #8
 80071f0:	9303      	str	r3, [sp, #12]
 80071f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f4:	4433      	add	r3, r6
 80071f6:	9309      	str	r3, [sp, #36]	; 0x24
 80071f8:	e767      	b.n	80070ca <_svfiprintf_r+0x4e>
 80071fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80071fe:	460c      	mov	r4, r1
 8007200:	2001      	movs	r0, #1
 8007202:	e7a5      	b.n	8007150 <_svfiprintf_r+0xd4>
 8007204:	2300      	movs	r3, #0
 8007206:	3401      	adds	r4, #1
 8007208:	9305      	str	r3, [sp, #20]
 800720a:	4619      	mov	r1, r3
 800720c:	f04f 0c0a 	mov.w	ip, #10
 8007210:	4620      	mov	r0, r4
 8007212:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007216:	3a30      	subs	r2, #48	; 0x30
 8007218:	2a09      	cmp	r2, #9
 800721a:	d903      	bls.n	8007224 <_svfiprintf_r+0x1a8>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d0c5      	beq.n	80071ac <_svfiprintf_r+0x130>
 8007220:	9105      	str	r1, [sp, #20]
 8007222:	e7c3      	b.n	80071ac <_svfiprintf_r+0x130>
 8007224:	fb0c 2101 	mla	r1, ip, r1, r2
 8007228:	4604      	mov	r4, r0
 800722a:	2301      	movs	r3, #1
 800722c:	e7f0      	b.n	8007210 <_svfiprintf_r+0x194>
 800722e:	ab03      	add	r3, sp, #12
 8007230:	9300      	str	r3, [sp, #0]
 8007232:	462a      	mov	r2, r5
 8007234:	4b0f      	ldr	r3, [pc, #60]	; (8007274 <_svfiprintf_r+0x1f8>)
 8007236:	a904      	add	r1, sp, #16
 8007238:	4638      	mov	r0, r7
 800723a:	f3af 8000 	nop.w
 800723e:	1c42      	adds	r2, r0, #1
 8007240:	4606      	mov	r6, r0
 8007242:	d1d6      	bne.n	80071f2 <_svfiprintf_r+0x176>
 8007244:	89ab      	ldrh	r3, [r5, #12]
 8007246:	065b      	lsls	r3, r3, #25
 8007248:	f53f af2c 	bmi.w	80070a4 <_svfiprintf_r+0x28>
 800724c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800724e:	b01d      	add	sp, #116	; 0x74
 8007250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007254:	ab03      	add	r3, sp, #12
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	462a      	mov	r2, r5
 800725a:	4b06      	ldr	r3, [pc, #24]	; (8007274 <_svfiprintf_r+0x1f8>)
 800725c:	a904      	add	r1, sp, #16
 800725e:	4638      	mov	r0, r7
 8007260:	f000 f87a 	bl	8007358 <_printf_i>
 8007264:	e7eb      	b.n	800723e <_svfiprintf_r+0x1c2>
 8007266:	bf00      	nop
 8007268:	08007a84 	.word	0x08007a84
 800726c:	08007a8e 	.word	0x08007a8e
 8007270:	00000000 	.word	0x00000000
 8007274:	08006fc5 	.word	0x08006fc5
 8007278:	08007a8a 	.word	0x08007a8a

0800727c <_printf_common>:
 800727c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007280:	4616      	mov	r6, r2
 8007282:	4699      	mov	r9, r3
 8007284:	688a      	ldr	r2, [r1, #8]
 8007286:	690b      	ldr	r3, [r1, #16]
 8007288:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800728c:	4293      	cmp	r3, r2
 800728e:	bfb8      	it	lt
 8007290:	4613      	movlt	r3, r2
 8007292:	6033      	str	r3, [r6, #0]
 8007294:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007298:	4607      	mov	r7, r0
 800729a:	460c      	mov	r4, r1
 800729c:	b10a      	cbz	r2, 80072a2 <_printf_common+0x26>
 800729e:	3301      	adds	r3, #1
 80072a0:	6033      	str	r3, [r6, #0]
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	0699      	lsls	r1, r3, #26
 80072a6:	bf42      	ittt	mi
 80072a8:	6833      	ldrmi	r3, [r6, #0]
 80072aa:	3302      	addmi	r3, #2
 80072ac:	6033      	strmi	r3, [r6, #0]
 80072ae:	6825      	ldr	r5, [r4, #0]
 80072b0:	f015 0506 	ands.w	r5, r5, #6
 80072b4:	d106      	bne.n	80072c4 <_printf_common+0x48>
 80072b6:	f104 0a19 	add.w	sl, r4, #25
 80072ba:	68e3      	ldr	r3, [r4, #12]
 80072bc:	6832      	ldr	r2, [r6, #0]
 80072be:	1a9b      	subs	r3, r3, r2
 80072c0:	42ab      	cmp	r3, r5
 80072c2:	dc26      	bgt.n	8007312 <_printf_common+0x96>
 80072c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80072c8:	1e13      	subs	r3, r2, #0
 80072ca:	6822      	ldr	r2, [r4, #0]
 80072cc:	bf18      	it	ne
 80072ce:	2301      	movne	r3, #1
 80072d0:	0692      	lsls	r2, r2, #26
 80072d2:	d42b      	bmi.n	800732c <_printf_common+0xb0>
 80072d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072d8:	4649      	mov	r1, r9
 80072da:	4638      	mov	r0, r7
 80072dc:	47c0      	blx	r8
 80072de:	3001      	adds	r0, #1
 80072e0:	d01e      	beq.n	8007320 <_printf_common+0xa4>
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	68e5      	ldr	r5, [r4, #12]
 80072e6:	6832      	ldr	r2, [r6, #0]
 80072e8:	f003 0306 	and.w	r3, r3, #6
 80072ec:	2b04      	cmp	r3, #4
 80072ee:	bf08      	it	eq
 80072f0:	1aad      	subeq	r5, r5, r2
 80072f2:	68a3      	ldr	r3, [r4, #8]
 80072f4:	6922      	ldr	r2, [r4, #16]
 80072f6:	bf0c      	ite	eq
 80072f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072fc:	2500      	movne	r5, #0
 80072fe:	4293      	cmp	r3, r2
 8007300:	bfc4      	itt	gt
 8007302:	1a9b      	subgt	r3, r3, r2
 8007304:	18ed      	addgt	r5, r5, r3
 8007306:	2600      	movs	r6, #0
 8007308:	341a      	adds	r4, #26
 800730a:	42b5      	cmp	r5, r6
 800730c:	d11a      	bne.n	8007344 <_printf_common+0xc8>
 800730e:	2000      	movs	r0, #0
 8007310:	e008      	b.n	8007324 <_printf_common+0xa8>
 8007312:	2301      	movs	r3, #1
 8007314:	4652      	mov	r2, sl
 8007316:	4649      	mov	r1, r9
 8007318:	4638      	mov	r0, r7
 800731a:	47c0      	blx	r8
 800731c:	3001      	adds	r0, #1
 800731e:	d103      	bne.n	8007328 <_printf_common+0xac>
 8007320:	f04f 30ff 	mov.w	r0, #4294967295
 8007324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007328:	3501      	adds	r5, #1
 800732a:	e7c6      	b.n	80072ba <_printf_common+0x3e>
 800732c:	18e1      	adds	r1, r4, r3
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	2030      	movs	r0, #48	; 0x30
 8007332:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007336:	4422      	add	r2, r4
 8007338:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800733c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007340:	3302      	adds	r3, #2
 8007342:	e7c7      	b.n	80072d4 <_printf_common+0x58>
 8007344:	2301      	movs	r3, #1
 8007346:	4622      	mov	r2, r4
 8007348:	4649      	mov	r1, r9
 800734a:	4638      	mov	r0, r7
 800734c:	47c0      	blx	r8
 800734e:	3001      	adds	r0, #1
 8007350:	d0e6      	beq.n	8007320 <_printf_common+0xa4>
 8007352:	3601      	adds	r6, #1
 8007354:	e7d9      	b.n	800730a <_printf_common+0x8e>
	...

08007358 <_printf_i>:
 8007358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800735c:	7e0f      	ldrb	r7, [r1, #24]
 800735e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007360:	2f78      	cmp	r7, #120	; 0x78
 8007362:	4691      	mov	r9, r2
 8007364:	4680      	mov	r8, r0
 8007366:	460c      	mov	r4, r1
 8007368:	469a      	mov	sl, r3
 800736a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800736e:	d807      	bhi.n	8007380 <_printf_i+0x28>
 8007370:	2f62      	cmp	r7, #98	; 0x62
 8007372:	d80a      	bhi.n	800738a <_printf_i+0x32>
 8007374:	2f00      	cmp	r7, #0
 8007376:	f000 80d8 	beq.w	800752a <_printf_i+0x1d2>
 800737a:	2f58      	cmp	r7, #88	; 0x58
 800737c:	f000 80a3 	beq.w	80074c6 <_printf_i+0x16e>
 8007380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007384:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007388:	e03a      	b.n	8007400 <_printf_i+0xa8>
 800738a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800738e:	2b15      	cmp	r3, #21
 8007390:	d8f6      	bhi.n	8007380 <_printf_i+0x28>
 8007392:	a101      	add	r1, pc, #4	; (adr r1, 8007398 <_printf_i+0x40>)
 8007394:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007398:	080073f1 	.word	0x080073f1
 800739c:	08007405 	.word	0x08007405
 80073a0:	08007381 	.word	0x08007381
 80073a4:	08007381 	.word	0x08007381
 80073a8:	08007381 	.word	0x08007381
 80073ac:	08007381 	.word	0x08007381
 80073b0:	08007405 	.word	0x08007405
 80073b4:	08007381 	.word	0x08007381
 80073b8:	08007381 	.word	0x08007381
 80073bc:	08007381 	.word	0x08007381
 80073c0:	08007381 	.word	0x08007381
 80073c4:	08007511 	.word	0x08007511
 80073c8:	08007435 	.word	0x08007435
 80073cc:	080074f3 	.word	0x080074f3
 80073d0:	08007381 	.word	0x08007381
 80073d4:	08007381 	.word	0x08007381
 80073d8:	08007533 	.word	0x08007533
 80073dc:	08007381 	.word	0x08007381
 80073e0:	08007435 	.word	0x08007435
 80073e4:	08007381 	.word	0x08007381
 80073e8:	08007381 	.word	0x08007381
 80073ec:	080074fb 	.word	0x080074fb
 80073f0:	682b      	ldr	r3, [r5, #0]
 80073f2:	1d1a      	adds	r2, r3, #4
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	602a      	str	r2, [r5, #0]
 80073f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007400:	2301      	movs	r3, #1
 8007402:	e0a3      	b.n	800754c <_printf_i+0x1f4>
 8007404:	6820      	ldr	r0, [r4, #0]
 8007406:	6829      	ldr	r1, [r5, #0]
 8007408:	0606      	lsls	r6, r0, #24
 800740a:	f101 0304 	add.w	r3, r1, #4
 800740e:	d50a      	bpl.n	8007426 <_printf_i+0xce>
 8007410:	680e      	ldr	r6, [r1, #0]
 8007412:	602b      	str	r3, [r5, #0]
 8007414:	2e00      	cmp	r6, #0
 8007416:	da03      	bge.n	8007420 <_printf_i+0xc8>
 8007418:	232d      	movs	r3, #45	; 0x2d
 800741a:	4276      	negs	r6, r6
 800741c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007420:	485e      	ldr	r0, [pc, #376]	; (800759c <_printf_i+0x244>)
 8007422:	230a      	movs	r3, #10
 8007424:	e019      	b.n	800745a <_printf_i+0x102>
 8007426:	680e      	ldr	r6, [r1, #0]
 8007428:	602b      	str	r3, [r5, #0]
 800742a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800742e:	bf18      	it	ne
 8007430:	b236      	sxthne	r6, r6
 8007432:	e7ef      	b.n	8007414 <_printf_i+0xbc>
 8007434:	682b      	ldr	r3, [r5, #0]
 8007436:	6820      	ldr	r0, [r4, #0]
 8007438:	1d19      	adds	r1, r3, #4
 800743a:	6029      	str	r1, [r5, #0]
 800743c:	0601      	lsls	r1, r0, #24
 800743e:	d501      	bpl.n	8007444 <_printf_i+0xec>
 8007440:	681e      	ldr	r6, [r3, #0]
 8007442:	e002      	b.n	800744a <_printf_i+0xf2>
 8007444:	0646      	lsls	r6, r0, #25
 8007446:	d5fb      	bpl.n	8007440 <_printf_i+0xe8>
 8007448:	881e      	ldrh	r6, [r3, #0]
 800744a:	4854      	ldr	r0, [pc, #336]	; (800759c <_printf_i+0x244>)
 800744c:	2f6f      	cmp	r7, #111	; 0x6f
 800744e:	bf0c      	ite	eq
 8007450:	2308      	moveq	r3, #8
 8007452:	230a      	movne	r3, #10
 8007454:	2100      	movs	r1, #0
 8007456:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800745a:	6865      	ldr	r5, [r4, #4]
 800745c:	60a5      	str	r5, [r4, #8]
 800745e:	2d00      	cmp	r5, #0
 8007460:	bfa2      	ittt	ge
 8007462:	6821      	ldrge	r1, [r4, #0]
 8007464:	f021 0104 	bicge.w	r1, r1, #4
 8007468:	6021      	strge	r1, [r4, #0]
 800746a:	b90e      	cbnz	r6, 8007470 <_printf_i+0x118>
 800746c:	2d00      	cmp	r5, #0
 800746e:	d04d      	beq.n	800750c <_printf_i+0x1b4>
 8007470:	4615      	mov	r5, r2
 8007472:	fbb6 f1f3 	udiv	r1, r6, r3
 8007476:	fb03 6711 	mls	r7, r3, r1, r6
 800747a:	5dc7      	ldrb	r7, [r0, r7]
 800747c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007480:	4637      	mov	r7, r6
 8007482:	42bb      	cmp	r3, r7
 8007484:	460e      	mov	r6, r1
 8007486:	d9f4      	bls.n	8007472 <_printf_i+0x11a>
 8007488:	2b08      	cmp	r3, #8
 800748a:	d10b      	bne.n	80074a4 <_printf_i+0x14c>
 800748c:	6823      	ldr	r3, [r4, #0]
 800748e:	07de      	lsls	r6, r3, #31
 8007490:	d508      	bpl.n	80074a4 <_printf_i+0x14c>
 8007492:	6923      	ldr	r3, [r4, #16]
 8007494:	6861      	ldr	r1, [r4, #4]
 8007496:	4299      	cmp	r1, r3
 8007498:	bfde      	ittt	le
 800749a:	2330      	movle	r3, #48	; 0x30
 800749c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80074a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80074a4:	1b52      	subs	r2, r2, r5
 80074a6:	6122      	str	r2, [r4, #16]
 80074a8:	f8cd a000 	str.w	sl, [sp]
 80074ac:	464b      	mov	r3, r9
 80074ae:	aa03      	add	r2, sp, #12
 80074b0:	4621      	mov	r1, r4
 80074b2:	4640      	mov	r0, r8
 80074b4:	f7ff fee2 	bl	800727c <_printf_common>
 80074b8:	3001      	adds	r0, #1
 80074ba:	d14c      	bne.n	8007556 <_printf_i+0x1fe>
 80074bc:	f04f 30ff 	mov.w	r0, #4294967295
 80074c0:	b004      	add	sp, #16
 80074c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c6:	4835      	ldr	r0, [pc, #212]	; (800759c <_printf_i+0x244>)
 80074c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80074cc:	6829      	ldr	r1, [r5, #0]
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80074d4:	6029      	str	r1, [r5, #0]
 80074d6:	061d      	lsls	r5, r3, #24
 80074d8:	d514      	bpl.n	8007504 <_printf_i+0x1ac>
 80074da:	07df      	lsls	r7, r3, #31
 80074dc:	bf44      	itt	mi
 80074de:	f043 0320 	orrmi.w	r3, r3, #32
 80074e2:	6023      	strmi	r3, [r4, #0]
 80074e4:	b91e      	cbnz	r6, 80074ee <_printf_i+0x196>
 80074e6:	6823      	ldr	r3, [r4, #0]
 80074e8:	f023 0320 	bic.w	r3, r3, #32
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	2310      	movs	r3, #16
 80074f0:	e7b0      	b.n	8007454 <_printf_i+0xfc>
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	f043 0320 	orr.w	r3, r3, #32
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	2378      	movs	r3, #120	; 0x78
 80074fc:	4828      	ldr	r0, [pc, #160]	; (80075a0 <_printf_i+0x248>)
 80074fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007502:	e7e3      	b.n	80074cc <_printf_i+0x174>
 8007504:	0659      	lsls	r1, r3, #25
 8007506:	bf48      	it	mi
 8007508:	b2b6      	uxthmi	r6, r6
 800750a:	e7e6      	b.n	80074da <_printf_i+0x182>
 800750c:	4615      	mov	r5, r2
 800750e:	e7bb      	b.n	8007488 <_printf_i+0x130>
 8007510:	682b      	ldr	r3, [r5, #0]
 8007512:	6826      	ldr	r6, [r4, #0]
 8007514:	6961      	ldr	r1, [r4, #20]
 8007516:	1d18      	adds	r0, r3, #4
 8007518:	6028      	str	r0, [r5, #0]
 800751a:	0635      	lsls	r5, r6, #24
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	d501      	bpl.n	8007524 <_printf_i+0x1cc>
 8007520:	6019      	str	r1, [r3, #0]
 8007522:	e002      	b.n	800752a <_printf_i+0x1d2>
 8007524:	0670      	lsls	r0, r6, #25
 8007526:	d5fb      	bpl.n	8007520 <_printf_i+0x1c8>
 8007528:	8019      	strh	r1, [r3, #0]
 800752a:	2300      	movs	r3, #0
 800752c:	6123      	str	r3, [r4, #16]
 800752e:	4615      	mov	r5, r2
 8007530:	e7ba      	b.n	80074a8 <_printf_i+0x150>
 8007532:	682b      	ldr	r3, [r5, #0]
 8007534:	1d1a      	adds	r2, r3, #4
 8007536:	602a      	str	r2, [r5, #0]
 8007538:	681d      	ldr	r5, [r3, #0]
 800753a:	6862      	ldr	r2, [r4, #4]
 800753c:	2100      	movs	r1, #0
 800753e:	4628      	mov	r0, r5
 8007540:	f7f8 fe4e 	bl	80001e0 <memchr>
 8007544:	b108      	cbz	r0, 800754a <_printf_i+0x1f2>
 8007546:	1b40      	subs	r0, r0, r5
 8007548:	6060      	str	r0, [r4, #4]
 800754a:	6863      	ldr	r3, [r4, #4]
 800754c:	6123      	str	r3, [r4, #16]
 800754e:	2300      	movs	r3, #0
 8007550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007554:	e7a8      	b.n	80074a8 <_printf_i+0x150>
 8007556:	6923      	ldr	r3, [r4, #16]
 8007558:	462a      	mov	r2, r5
 800755a:	4649      	mov	r1, r9
 800755c:	4640      	mov	r0, r8
 800755e:	47d0      	blx	sl
 8007560:	3001      	adds	r0, #1
 8007562:	d0ab      	beq.n	80074bc <_printf_i+0x164>
 8007564:	6823      	ldr	r3, [r4, #0]
 8007566:	079b      	lsls	r3, r3, #30
 8007568:	d413      	bmi.n	8007592 <_printf_i+0x23a>
 800756a:	68e0      	ldr	r0, [r4, #12]
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	4298      	cmp	r0, r3
 8007570:	bfb8      	it	lt
 8007572:	4618      	movlt	r0, r3
 8007574:	e7a4      	b.n	80074c0 <_printf_i+0x168>
 8007576:	2301      	movs	r3, #1
 8007578:	4632      	mov	r2, r6
 800757a:	4649      	mov	r1, r9
 800757c:	4640      	mov	r0, r8
 800757e:	47d0      	blx	sl
 8007580:	3001      	adds	r0, #1
 8007582:	d09b      	beq.n	80074bc <_printf_i+0x164>
 8007584:	3501      	adds	r5, #1
 8007586:	68e3      	ldr	r3, [r4, #12]
 8007588:	9903      	ldr	r1, [sp, #12]
 800758a:	1a5b      	subs	r3, r3, r1
 800758c:	42ab      	cmp	r3, r5
 800758e:	dcf2      	bgt.n	8007576 <_printf_i+0x21e>
 8007590:	e7eb      	b.n	800756a <_printf_i+0x212>
 8007592:	2500      	movs	r5, #0
 8007594:	f104 0619 	add.w	r6, r4, #25
 8007598:	e7f5      	b.n	8007586 <_printf_i+0x22e>
 800759a:	bf00      	nop
 800759c:	08007a95 	.word	0x08007a95
 80075a0:	08007aa6 	.word	0x08007aa6

080075a4 <memcpy>:
 80075a4:	440a      	add	r2, r1
 80075a6:	4291      	cmp	r1, r2
 80075a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80075ac:	d100      	bne.n	80075b0 <memcpy+0xc>
 80075ae:	4770      	bx	lr
 80075b0:	b510      	push	{r4, lr}
 80075b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075ba:	4291      	cmp	r1, r2
 80075bc:	d1f9      	bne.n	80075b2 <memcpy+0xe>
 80075be:	bd10      	pop	{r4, pc}

080075c0 <memmove>:
 80075c0:	4288      	cmp	r0, r1
 80075c2:	b510      	push	{r4, lr}
 80075c4:	eb01 0402 	add.w	r4, r1, r2
 80075c8:	d902      	bls.n	80075d0 <memmove+0x10>
 80075ca:	4284      	cmp	r4, r0
 80075cc:	4623      	mov	r3, r4
 80075ce:	d807      	bhi.n	80075e0 <memmove+0x20>
 80075d0:	1e43      	subs	r3, r0, #1
 80075d2:	42a1      	cmp	r1, r4
 80075d4:	d008      	beq.n	80075e8 <memmove+0x28>
 80075d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075de:	e7f8      	b.n	80075d2 <memmove+0x12>
 80075e0:	4402      	add	r2, r0
 80075e2:	4601      	mov	r1, r0
 80075e4:	428a      	cmp	r2, r1
 80075e6:	d100      	bne.n	80075ea <memmove+0x2a>
 80075e8:	bd10      	pop	{r4, pc}
 80075ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075f2:	e7f7      	b.n	80075e4 <memmove+0x24>

080075f4 <_free_r>:
 80075f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075f6:	2900      	cmp	r1, #0
 80075f8:	d044      	beq.n	8007684 <_free_r+0x90>
 80075fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075fe:	9001      	str	r0, [sp, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	f1a1 0404 	sub.w	r4, r1, #4
 8007606:	bfb8      	it	lt
 8007608:	18e4      	addlt	r4, r4, r3
 800760a:	f000 f913 	bl	8007834 <__malloc_lock>
 800760e:	4a1e      	ldr	r2, [pc, #120]	; (8007688 <_free_r+0x94>)
 8007610:	9801      	ldr	r0, [sp, #4]
 8007612:	6813      	ldr	r3, [r2, #0]
 8007614:	b933      	cbnz	r3, 8007624 <_free_r+0x30>
 8007616:	6063      	str	r3, [r4, #4]
 8007618:	6014      	str	r4, [r2, #0]
 800761a:	b003      	add	sp, #12
 800761c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007620:	f000 b90e 	b.w	8007840 <__malloc_unlock>
 8007624:	42a3      	cmp	r3, r4
 8007626:	d908      	bls.n	800763a <_free_r+0x46>
 8007628:	6825      	ldr	r5, [r4, #0]
 800762a:	1961      	adds	r1, r4, r5
 800762c:	428b      	cmp	r3, r1
 800762e:	bf01      	itttt	eq
 8007630:	6819      	ldreq	r1, [r3, #0]
 8007632:	685b      	ldreq	r3, [r3, #4]
 8007634:	1949      	addeq	r1, r1, r5
 8007636:	6021      	streq	r1, [r4, #0]
 8007638:	e7ed      	b.n	8007616 <_free_r+0x22>
 800763a:	461a      	mov	r2, r3
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	b10b      	cbz	r3, 8007644 <_free_r+0x50>
 8007640:	42a3      	cmp	r3, r4
 8007642:	d9fa      	bls.n	800763a <_free_r+0x46>
 8007644:	6811      	ldr	r1, [r2, #0]
 8007646:	1855      	adds	r5, r2, r1
 8007648:	42a5      	cmp	r5, r4
 800764a:	d10b      	bne.n	8007664 <_free_r+0x70>
 800764c:	6824      	ldr	r4, [r4, #0]
 800764e:	4421      	add	r1, r4
 8007650:	1854      	adds	r4, r2, r1
 8007652:	42a3      	cmp	r3, r4
 8007654:	6011      	str	r1, [r2, #0]
 8007656:	d1e0      	bne.n	800761a <_free_r+0x26>
 8007658:	681c      	ldr	r4, [r3, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	6053      	str	r3, [r2, #4]
 800765e:	4421      	add	r1, r4
 8007660:	6011      	str	r1, [r2, #0]
 8007662:	e7da      	b.n	800761a <_free_r+0x26>
 8007664:	d902      	bls.n	800766c <_free_r+0x78>
 8007666:	230c      	movs	r3, #12
 8007668:	6003      	str	r3, [r0, #0]
 800766a:	e7d6      	b.n	800761a <_free_r+0x26>
 800766c:	6825      	ldr	r5, [r4, #0]
 800766e:	1961      	adds	r1, r4, r5
 8007670:	428b      	cmp	r3, r1
 8007672:	bf04      	itt	eq
 8007674:	6819      	ldreq	r1, [r3, #0]
 8007676:	685b      	ldreq	r3, [r3, #4]
 8007678:	6063      	str	r3, [r4, #4]
 800767a:	bf04      	itt	eq
 800767c:	1949      	addeq	r1, r1, r5
 800767e:	6021      	streq	r1, [r4, #0]
 8007680:	6054      	str	r4, [r2, #4]
 8007682:	e7ca      	b.n	800761a <_free_r+0x26>
 8007684:	b003      	add	sp, #12
 8007686:	bd30      	pop	{r4, r5, pc}
 8007688:	200002dc 	.word	0x200002dc

0800768c <sbrk_aligned>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	4e0e      	ldr	r6, [pc, #56]	; (80076c8 <sbrk_aligned+0x3c>)
 8007690:	460c      	mov	r4, r1
 8007692:	6831      	ldr	r1, [r6, #0]
 8007694:	4605      	mov	r5, r0
 8007696:	b911      	cbnz	r1, 800769e <sbrk_aligned+0x12>
 8007698:	f000 f8bc 	bl	8007814 <_sbrk_r>
 800769c:	6030      	str	r0, [r6, #0]
 800769e:	4621      	mov	r1, r4
 80076a0:	4628      	mov	r0, r5
 80076a2:	f000 f8b7 	bl	8007814 <_sbrk_r>
 80076a6:	1c43      	adds	r3, r0, #1
 80076a8:	d00a      	beq.n	80076c0 <sbrk_aligned+0x34>
 80076aa:	1cc4      	adds	r4, r0, #3
 80076ac:	f024 0403 	bic.w	r4, r4, #3
 80076b0:	42a0      	cmp	r0, r4
 80076b2:	d007      	beq.n	80076c4 <sbrk_aligned+0x38>
 80076b4:	1a21      	subs	r1, r4, r0
 80076b6:	4628      	mov	r0, r5
 80076b8:	f000 f8ac 	bl	8007814 <_sbrk_r>
 80076bc:	3001      	adds	r0, #1
 80076be:	d101      	bne.n	80076c4 <sbrk_aligned+0x38>
 80076c0:	f04f 34ff 	mov.w	r4, #4294967295
 80076c4:	4620      	mov	r0, r4
 80076c6:	bd70      	pop	{r4, r5, r6, pc}
 80076c8:	200002e0 	.word	0x200002e0

080076cc <_malloc_r>:
 80076cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d0:	1ccd      	adds	r5, r1, #3
 80076d2:	f025 0503 	bic.w	r5, r5, #3
 80076d6:	3508      	adds	r5, #8
 80076d8:	2d0c      	cmp	r5, #12
 80076da:	bf38      	it	cc
 80076dc:	250c      	movcc	r5, #12
 80076de:	2d00      	cmp	r5, #0
 80076e0:	4607      	mov	r7, r0
 80076e2:	db01      	blt.n	80076e8 <_malloc_r+0x1c>
 80076e4:	42a9      	cmp	r1, r5
 80076e6:	d905      	bls.n	80076f4 <_malloc_r+0x28>
 80076e8:	230c      	movs	r3, #12
 80076ea:	603b      	str	r3, [r7, #0]
 80076ec:	2600      	movs	r6, #0
 80076ee:	4630      	mov	r0, r6
 80076f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f4:	4e2e      	ldr	r6, [pc, #184]	; (80077b0 <_malloc_r+0xe4>)
 80076f6:	f000 f89d 	bl	8007834 <__malloc_lock>
 80076fa:	6833      	ldr	r3, [r6, #0]
 80076fc:	461c      	mov	r4, r3
 80076fe:	bb34      	cbnz	r4, 800774e <_malloc_r+0x82>
 8007700:	4629      	mov	r1, r5
 8007702:	4638      	mov	r0, r7
 8007704:	f7ff ffc2 	bl	800768c <sbrk_aligned>
 8007708:	1c43      	adds	r3, r0, #1
 800770a:	4604      	mov	r4, r0
 800770c:	d14d      	bne.n	80077aa <_malloc_r+0xde>
 800770e:	6834      	ldr	r4, [r6, #0]
 8007710:	4626      	mov	r6, r4
 8007712:	2e00      	cmp	r6, #0
 8007714:	d140      	bne.n	8007798 <_malloc_r+0xcc>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	4631      	mov	r1, r6
 800771a:	4638      	mov	r0, r7
 800771c:	eb04 0803 	add.w	r8, r4, r3
 8007720:	f000 f878 	bl	8007814 <_sbrk_r>
 8007724:	4580      	cmp	r8, r0
 8007726:	d13a      	bne.n	800779e <_malloc_r+0xd2>
 8007728:	6821      	ldr	r1, [r4, #0]
 800772a:	3503      	adds	r5, #3
 800772c:	1a6d      	subs	r5, r5, r1
 800772e:	f025 0503 	bic.w	r5, r5, #3
 8007732:	3508      	adds	r5, #8
 8007734:	2d0c      	cmp	r5, #12
 8007736:	bf38      	it	cc
 8007738:	250c      	movcc	r5, #12
 800773a:	4629      	mov	r1, r5
 800773c:	4638      	mov	r0, r7
 800773e:	f7ff ffa5 	bl	800768c <sbrk_aligned>
 8007742:	3001      	adds	r0, #1
 8007744:	d02b      	beq.n	800779e <_malloc_r+0xd2>
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	442b      	add	r3, r5
 800774a:	6023      	str	r3, [r4, #0]
 800774c:	e00e      	b.n	800776c <_malloc_r+0xa0>
 800774e:	6822      	ldr	r2, [r4, #0]
 8007750:	1b52      	subs	r2, r2, r5
 8007752:	d41e      	bmi.n	8007792 <_malloc_r+0xc6>
 8007754:	2a0b      	cmp	r2, #11
 8007756:	d916      	bls.n	8007786 <_malloc_r+0xba>
 8007758:	1961      	adds	r1, r4, r5
 800775a:	42a3      	cmp	r3, r4
 800775c:	6025      	str	r5, [r4, #0]
 800775e:	bf18      	it	ne
 8007760:	6059      	strne	r1, [r3, #4]
 8007762:	6863      	ldr	r3, [r4, #4]
 8007764:	bf08      	it	eq
 8007766:	6031      	streq	r1, [r6, #0]
 8007768:	5162      	str	r2, [r4, r5]
 800776a:	604b      	str	r3, [r1, #4]
 800776c:	4638      	mov	r0, r7
 800776e:	f104 060b 	add.w	r6, r4, #11
 8007772:	f000 f865 	bl	8007840 <__malloc_unlock>
 8007776:	f026 0607 	bic.w	r6, r6, #7
 800777a:	1d23      	adds	r3, r4, #4
 800777c:	1af2      	subs	r2, r6, r3
 800777e:	d0b6      	beq.n	80076ee <_malloc_r+0x22>
 8007780:	1b9b      	subs	r3, r3, r6
 8007782:	50a3      	str	r3, [r4, r2]
 8007784:	e7b3      	b.n	80076ee <_malloc_r+0x22>
 8007786:	6862      	ldr	r2, [r4, #4]
 8007788:	42a3      	cmp	r3, r4
 800778a:	bf0c      	ite	eq
 800778c:	6032      	streq	r2, [r6, #0]
 800778e:	605a      	strne	r2, [r3, #4]
 8007790:	e7ec      	b.n	800776c <_malloc_r+0xa0>
 8007792:	4623      	mov	r3, r4
 8007794:	6864      	ldr	r4, [r4, #4]
 8007796:	e7b2      	b.n	80076fe <_malloc_r+0x32>
 8007798:	4634      	mov	r4, r6
 800779a:	6876      	ldr	r6, [r6, #4]
 800779c:	e7b9      	b.n	8007712 <_malloc_r+0x46>
 800779e:	230c      	movs	r3, #12
 80077a0:	603b      	str	r3, [r7, #0]
 80077a2:	4638      	mov	r0, r7
 80077a4:	f000 f84c 	bl	8007840 <__malloc_unlock>
 80077a8:	e7a1      	b.n	80076ee <_malloc_r+0x22>
 80077aa:	6025      	str	r5, [r4, #0]
 80077ac:	e7de      	b.n	800776c <_malloc_r+0xa0>
 80077ae:	bf00      	nop
 80077b0:	200002dc 	.word	0x200002dc

080077b4 <_realloc_r>:
 80077b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077b8:	4680      	mov	r8, r0
 80077ba:	4614      	mov	r4, r2
 80077bc:	460e      	mov	r6, r1
 80077be:	b921      	cbnz	r1, 80077ca <_realloc_r+0x16>
 80077c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077c4:	4611      	mov	r1, r2
 80077c6:	f7ff bf81 	b.w	80076cc <_malloc_r>
 80077ca:	b92a      	cbnz	r2, 80077d8 <_realloc_r+0x24>
 80077cc:	f7ff ff12 	bl	80075f4 <_free_r>
 80077d0:	4625      	mov	r5, r4
 80077d2:	4628      	mov	r0, r5
 80077d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077d8:	f000 f838 	bl	800784c <_malloc_usable_size_r>
 80077dc:	4284      	cmp	r4, r0
 80077de:	4607      	mov	r7, r0
 80077e0:	d802      	bhi.n	80077e8 <_realloc_r+0x34>
 80077e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80077e6:	d812      	bhi.n	800780e <_realloc_r+0x5a>
 80077e8:	4621      	mov	r1, r4
 80077ea:	4640      	mov	r0, r8
 80077ec:	f7ff ff6e 	bl	80076cc <_malloc_r>
 80077f0:	4605      	mov	r5, r0
 80077f2:	2800      	cmp	r0, #0
 80077f4:	d0ed      	beq.n	80077d2 <_realloc_r+0x1e>
 80077f6:	42bc      	cmp	r4, r7
 80077f8:	4622      	mov	r2, r4
 80077fa:	4631      	mov	r1, r6
 80077fc:	bf28      	it	cs
 80077fe:	463a      	movcs	r2, r7
 8007800:	f7ff fed0 	bl	80075a4 <memcpy>
 8007804:	4631      	mov	r1, r6
 8007806:	4640      	mov	r0, r8
 8007808:	f7ff fef4 	bl	80075f4 <_free_r>
 800780c:	e7e1      	b.n	80077d2 <_realloc_r+0x1e>
 800780e:	4635      	mov	r5, r6
 8007810:	e7df      	b.n	80077d2 <_realloc_r+0x1e>
	...

08007814 <_sbrk_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	4d06      	ldr	r5, [pc, #24]	; (8007830 <_sbrk_r+0x1c>)
 8007818:	2300      	movs	r3, #0
 800781a:	4604      	mov	r4, r0
 800781c:	4608      	mov	r0, r1
 800781e:	602b      	str	r3, [r5, #0]
 8007820:	f7f9 fa7c 	bl	8000d1c <_sbrk>
 8007824:	1c43      	adds	r3, r0, #1
 8007826:	d102      	bne.n	800782e <_sbrk_r+0x1a>
 8007828:	682b      	ldr	r3, [r5, #0]
 800782a:	b103      	cbz	r3, 800782e <_sbrk_r+0x1a>
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	bd38      	pop	{r3, r4, r5, pc}
 8007830:	200002e4 	.word	0x200002e4

08007834 <__malloc_lock>:
 8007834:	4801      	ldr	r0, [pc, #4]	; (800783c <__malloc_lock+0x8>)
 8007836:	f000 b811 	b.w	800785c <__retarget_lock_acquire_recursive>
 800783a:	bf00      	nop
 800783c:	200002e8 	.word	0x200002e8

08007840 <__malloc_unlock>:
 8007840:	4801      	ldr	r0, [pc, #4]	; (8007848 <__malloc_unlock+0x8>)
 8007842:	f000 b80c 	b.w	800785e <__retarget_lock_release_recursive>
 8007846:	bf00      	nop
 8007848:	200002e8 	.word	0x200002e8

0800784c <_malloc_usable_size_r>:
 800784c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007850:	1f18      	subs	r0, r3, #4
 8007852:	2b00      	cmp	r3, #0
 8007854:	bfbc      	itt	lt
 8007856:	580b      	ldrlt	r3, [r1, r0]
 8007858:	18c0      	addlt	r0, r0, r3
 800785a:	4770      	bx	lr

0800785c <__retarget_lock_acquire_recursive>:
 800785c:	4770      	bx	lr

0800785e <__retarget_lock_release_recursive>:
 800785e:	4770      	bx	lr

08007860 <_init>:
 8007860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007862:	bf00      	nop
 8007864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007866:	bc08      	pop	{r3}
 8007868:	469e      	mov	lr, r3
 800786a:	4770      	bx	lr

0800786c <_fini>:
 800786c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800786e:	bf00      	nop
 8007870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007872:	bc08      	pop	{r3}
 8007874:	469e      	mov	lr, r3
 8007876:	4770      	bx	lr
