Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Nov  6 21:02:00 2025
| Host              : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 57 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0               207422        0.030        0.000                      0               206930        0.000        0.000                       0                 66316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)           Period(ns)      Frequency(MHz)
-----                      ------------           ----------      --------------
clk_100mhz                 {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out      {0.000 4.000}          8.000           125.000         
pcie_mgt_refclk            {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]          {0.000 1.000}          2.000           500.000         
    mcap_clk               {0.000 4.000}          8.000           125.000         
    pcie_user_clk          {0.000 2.000}          4.000           250.000         
    pipe_clk               {0.000 2.000}          4.000           250.000         
sfp_mgt_refclk             {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]       {0.000 0.097}          0.194           5156.301        
  qpll0outrefclk_out[0]    {0.000 3.103}          6.206           161.134         
  qpll1outclk_out[0]_2     {0.000 0.094}          0.188           5317.435        
    rxoutclk_out[0]_2      {0.000 1.552}          3.103           322.269         
      sfp_1_rx_clk_int     {0.000 3.103}          6.206           161.134         
    rxoutclk_out[0]_3      {0.000 1.552}          3.103           322.269         
      sfp_2_rx_clk_int     {0.000 3.103}          6.206           161.134         
    txoutclk_out[0]        {0.000 1.552}          3.103           322.269         
      sfp_1_tx_clk_int     {0.000 3.103}          6.206           161.134         
    txoutclk_out[0]_1      {0.000 1.552}          3.103           322.269         
      sfp_2_tx_clk_int     {0.000 3.103}          6.206           161.134         
  qpll1outrefclk_out[0]_2  {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                2.000        0.000                       0                     1  
  clk_125mhz_mmcm_out         4.045        0.000                      0                 1478        0.033        0.000                      0                 1478        1.725        0.000                       0                   846  
pcie_mgt_refclk               8.134        0.000                      0                  175        0.046        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[3]             0.268        0.000                      0                 1172        0.030        0.000                      0                 1172        0.000        0.000                       0                    37  
    mcap_clk                                                                                                                                                              0.000        0.000                       0                     1  
    pcie_user_clk             0.014        0.000                      0               183003        0.030        0.000                      0               183003        0.000        0.000                       0                 54969  
    pipe_clk                  0.847        0.000                      0                 3618        0.030        0.000                      0                 3618        0.000        0.000                       0                  2086  
sfp_mgt_refclk                1.089        0.000                      0                 3317        0.040        0.000                      0                 3317        2.828        0.000                       0                  1624  
    rxoutclk_out[0]_2                                                                                                                                                     0.404        0.000                       0                     3  
      sfp_1_rx_clk_int        1.696        0.000                      0                 3723        0.032        0.000                      0                 3723        0.558        0.000                       0                  1905  
    rxoutclk_out[0]_3                                                                                                                                                     0.415        0.000                       0                     3  
      sfp_2_rx_clk_int        1.665        0.000                      0                 3723        0.035        0.000                      0                 3723        0.579        0.000                       0                  1905  
    txoutclk_out[0]                                                                                                                                                       0.216        0.000                       0                     3  
      sfp_1_tx_clk_int        1.720        0.000                      0                 2835        0.030        0.000                      0                 2835        0.305        0.000                       0                  1350  
    txoutclk_out[0]_1                                                                                                                                                     0.240        0.000                       0                     3  
      sfp_2_tx_clk_int        0.925        0.000                      0                 2835        0.034        0.000                      0                 2835        0.320        0.000                       0                  1350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_user_clk        clk_125mhz_mmcm_out        2.971        0.000                      0                   39                                                                        
sfp_mgt_refclk       clk_125mhz_mmcm_out        5.461        0.000                      0                    5                                                                        
sfp_1_rx_clk_int     clk_125mhz_mmcm_out        5.510        0.000                      0                    9                                                                        
sfp_2_rx_clk_int     clk_125mhz_mmcm_out        5.356        0.000                      0                    9                                                                        
sfp_1_tx_clk_int     clk_125mhz_mmcm_out        5.657        0.000                      0                    3                                                                        
sfp_2_tx_clk_int     clk_125mhz_mmcm_out        5.723        0.000                      0                    3                                                                        
clk_125mhz_mmcm_out  pcie_user_clk              2.687        0.000                      0                   24                                                                        
sfp_mgt_refclk       pcie_user_clk              2.917        0.000                      0                   47                                                                        
sfp_1_rx_clk_int     pcie_user_clk              3.441        0.000                      0                    8                                                                        
sfp_2_rx_clk_int     pcie_user_clk              3.643        0.000                      0                    8                                                                        
sfp_1_tx_clk_int     pcie_user_clk              3.614        0.000                      0                   16                                                                        
sfp_2_tx_clk_int     pcie_user_clk              3.565        0.000                      0                   16                                                                        
pcie_user_clk        pipe_clk                   0.758        0.000                      0                  974        0.101        0.000                      0                  974  
pcie_user_clk        sfp_mgt_refclk             1.729        0.000                      0                  220                                                                        
clk_125mhz_mmcm_out  sfp_1_rx_clk_int           7.204        0.000                      0                   14                                                                        
pcie_user_clk        sfp_1_rx_clk_int           3.327        0.000                      0                    7                                                                        
sfp_mgt_refclk       sfp_1_rx_clk_int           5.214        0.000                      0                   40                                                                        
sfp_1_tx_clk_int     sfp_1_rx_clk_int           4.195        0.000                      0                    1        0.607        0.000                      0                    1  
clk_125mhz_mmcm_out  sfp_2_rx_clk_int           6.421        0.000                      0                   14                                                                        
pcie_user_clk        sfp_2_rx_clk_int           3.218        0.000                      0                    7                                                                        
sfp_mgt_refclk       sfp_2_rx_clk_int           5.302        0.000                      0                   40                                                                        
sfp_2_tx_clk_int     sfp_2_rx_clk_int           4.980        0.000                      0                    1        0.179        0.000                      0                    1  
clk_125mhz_mmcm_out  sfp_1_tx_clk_int           7.321        0.000                      0                   14                                                                        
pcie_user_clk        sfp_1_tx_clk_int           3.134        0.000                      0                   15                                                                        
sfp_mgt_refclk       sfp_1_tx_clk_int           5.310        0.000                      0                   40                                                                        
sfp_1_rx_clk_int     sfp_1_tx_clk_int           4.492        0.000                      0                    1        0.379        0.000                      0                    1  
clk_125mhz_mmcm_out  sfp_2_tx_clk_int           7.231        0.000                      0                   14                                                                        
pcie_user_clk        sfp_2_tx_clk_int           3.302        0.000                      0                   15                                                                        
sfp_mgt_refclk       sfp_2_tx_clk_int           5.036        0.000                      0                   40                                                                        
sfp_2_rx_clk_int     sfp_2_tx_clk_int           4.880        0.000                      0                    1        0.202        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pcie_mgt_refclk    pcie_mgt_refclk          8.909        0.000                      0                   25        0.172        0.000                      0                   25  
**async_default**  pcie_user_clk      pcie_user_clk            1.137        0.000                      0                    6        0.145        0.000                      0                    6  
**async_default**  sfp_1_rx_clk_int   sfp_1_rx_clk_int         1.553        0.000                      0                   15        0.676        0.000                      0                   15  
**async_default**  sfp_1_tx_clk_int   sfp_1_tx_clk_int         2.757        0.000                      0                    6        0.475        0.000                      0                    6  
**async_default**  sfp_2_rx_clk_int   sfp_2_rx_clk_int         1.661        0.000                      0                   15        0.597        0.000                      0                   15  
**async_default**  sfp_2_tx_clk_int   sfp_2_tx_clk_int         3.113        0.000                      0                    6        0.706        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[17]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.117ns (19.275%)  route 0.490ns (80.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y116        FDRE                                         r  icap_di_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.519 r  icap_di_reg_reg[22]/Q
                         net (fo=1, routed)           0.490     5.009    icap_di_rev[17]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[17])
                                                     -3.066     9.054    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[6]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.113ns (18.647%)  route 0.493ns (81.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.657ns (routing 0.699ns, distribution 1.958ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.657     4.407    clk_125mhz_int
    SLICE_X88Y115        FDRE                                         r  icap_di_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.520 r  icap_di_reg_reg[1]/Q
                         net (fo=1, routed)           0.493     5.013    icap_di_rev[6]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[6])
                                                     -3.019     9.101    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[31]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.477%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y116        FDRE                                         r  icap_di_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.516 r  icap_di_reg_reg[24]/Q
                         net (fo=1, routed)           0.503     5.019    icap_di_rev[31]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[31])
                                                     -3.000     9.120    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[9]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.116ns (19.496%)  route 0.479ns (80.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y115        FDSE                                         r  icap_di_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.518 r  icap_di_reg_reg[14]/Q
                         net (fo=1, routed)           0.479     4.997    icap_di_rev[9]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[9])
                                                     -2.963     9.157    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[25]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.114ns (16.691%)  route 0.569ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y116        FDRE                                         r  icap_di_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.516 r  icap_di_reg_reg[30]/Q
                         net (fo=1, routed)           0.569     5.085    icap_di_rev[25]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[25])
                                                     -2.860     9.260    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[18]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.114ns (18.843%)  route 0.491ns (81.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y116        FDRE                                         r  icap_di_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.516 r  icap_di_reg_reg[21]/Q
                         net (fo=1, routed)           0.491     5.007    icap_di_rev[18]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[18])
                                                     -2.923     9.197    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[1]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y115        FDSE                                         r  icap_di_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.516 r  icap_di_reg_reg[6]/Q
                         net (fo=1, routed)           0.417     4.933    icap_di_rev[1]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[1])
                                                     -2.990     9.130    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[16]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.114ns (20.285%)  route 0.448ns (79.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 0.699ns, distribution 1.933ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.632     4.382    clk_125mhz_int
    SLICE_X87Y116        FDSE                                         r  icap_di_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.496 r  icap_di_reg_reg[23]/Q
                         net (fo=1, routed)           0.448     4.944    icap_di_rev[16]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism              0.049    12.257    
                         clock uncertainty           -0.071    12.185    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[16])
                                                     -3.027     9.158    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[15]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.118ns (25.000%)  route 0.354ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 0.699ns, distribution 1.953ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.643ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.652     4.402    clk_125mhz_int
    SLICE_X88Y115        FDSE                                         r  icap_di_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.520 r  icap_di_reg_reg[8]/Q
                         net (fo=1, routed)           0.354     4.874    icap_di_rev[15]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.288    12.208    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.016    12.192    
                         clock uncertainty           -0.071    12.120    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[15])
                                                     -3.032     9.088    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/drp_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.777ns (20.820%)  route 2.955ns (79.180%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 12.337 - 8.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.699ns, distribution 1.916ns)
  Clock Net Delay (Destination): 2.417ns (routing 0.643ns, distribution 1.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.615     4.365    sfp_phy_quad_inst/phy_rx_status_sync_2_reg_reg
    SLICE_X77Y189        FDRE                                         r  sfp_phy_quad_inst/drp_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.479 r  sfp_phy_quad_inst/drp_addr_reg_reg[12]/Q
                         net (fo=95, routed)          1.811     6.290    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_rdy_reg_reg_1[12]
    SLICE_X98Y195        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     6.405 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_do_reg[0]_i_17/O
                         net (fo=1, routed)           0.066     6.471    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_do_reg[0]_i_17_n_0
    SLICE_X98Y195        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.587 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_do_reg[0]_i_10/O
                         net (fo=2, routed)           0.499     7.086    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_2_0
    SLICE_X97Y190        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     7.271 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_5/O
                         net (fo=1, routed)           0.358     7.629    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_5_n_0
    SLICE_X98Y191        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     7.744 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_2/O
                         net (fo=1, routed)           0.194     7.938    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_2_n_0
    SLICE_X98Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     8.070 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.027     8.097    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_1__0_n_0
    SLICE_X98Y192        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.417    12.337    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X98Y192        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]/C
                         clock pessimism             -0.012    12.325    
                         clock uncertainty           -0.071    12.254    
    SLICE_X98Y192        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.314    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  4.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.078ns (45.614%)  route 0.093ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      0.946ns (routing 0.318ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.353ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         0.946     2.030    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X20Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.078 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[4]/Q
                         net (fo=3, routed)           0.077     2.155    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg[4]
    SLICE_X19Y131        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     2.185 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.016     2.201    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg[5]_i_1__1_n_0
    SLICE_X19Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.123     2.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X19Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]/C
                         clock pessimism              0.009     2.112    
    SLICE_X19Y131        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.168    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.697%)  route 0.116ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      1.239ns (routing 0.318ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.353ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.239     2.323    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X100Y182       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y182       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.372 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_1_reg_reg[7]/Q
                         net (fo=1, routed)           0.116     2.488    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_1_reg[7]
    SLICE_X98Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.432     2.412    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X98Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[7]/C
                         clock pessimism             -0.019     2.393    
    SLICE_X98Y182        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.449    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      1.241ns (routing 0.318ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.353ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.241     2.325    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X92Y194        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y194        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.373 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.074     2.447    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg__0[0]
    SLICE_X91Y194        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     2.477 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.016     2.493    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/p_0_in__0__0[5]
    SLICE_X91Y194        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.436     2.416    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X91Y194        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[5]/C
                         clock pessimism             -0.019     2.397    
    SLICE_X91Y194        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.453    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/qpll1_reset_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_drp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      1.236ns (routing 0.318ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.353ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.236     2.320    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X97Y186        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_drp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y186        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.368 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_drp_reg_reg[1]/Q
                         net (fo=2, routed)           0.139     2.507    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_drp_reg[1]
    SLICE_X98Y186        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.447     2.427    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X98Y186        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_reg_reg[1]/C
                         clock pessimism             -0.019     2.409    
    SLICE_X98Y186        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.465    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.048ns (29.091%)  route 0.117ns (70.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      0.975ns (routing 0.318ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.353ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         0.975     2.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X12Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.107 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg_reg[5]/Q
                         net (fo=2, routed)           0.117     2.224    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_reg[5]
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.135     2.115    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                         clock pessimism              0.009     2.124    
    SLICE_X13Y122        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     2.180    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      1.238ns (routing 0.318ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.353ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.238     2.322    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X98Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.371 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[2]/Q
                         net (fo=2, routed)           0.131     2.502    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg[2]
    SLICE_X96Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.440     2.420    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X96Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[2]/C
                         clock pessimism             -0.019     2.401    
    SLICE_X96Y182        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.457    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.237ns (routing 0.318ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.353ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.237     2.321    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X99Y199        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y199        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.369 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg[2]/Q
                         net (fo=2, routed)           0.097     2.466    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg_n_0_[2]
    SLICE_X99Y200        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.440     2.420    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X99Y200        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[2]/C
                         clock pessimism             -0.055     2.365    
    SLICE_X99Y200        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.420    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_drp_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.242ns (routing 0.318ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.353ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.242     2.326    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X97Y191        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_drp_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y191        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.374 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_drp_reg_reg[4]/Q
                         net (fo=2, routed)           0.135     2.509    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_drp_reg[4]
    SLICE_X98Y189        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.446     2.426    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X98Y189        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_reg_reg[4]/C
                         clock pessimism             -0.018     2.408    
    SLICE_X98Y189        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.463    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txmaincursor_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.236ns (routing 0.318ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.353ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.236     2.320    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X98Y200        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y200        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.369 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg[3]/Q
                         net (fo=2, routed)           0.095     2.464    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_drp_reg_reg_n_0_[3]
    SLICE_X98Y201        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.437     2.417    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X98Y201        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[3]/C
                         clock pessimism             -0.055     2.362    
    SLICE_X98Y201        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.417    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txpostcursor_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.893ns (routing 0.318ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.353ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         0.893     1.977    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync3_reg_reg_0
    SLICE_X26Y165        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y165        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.026 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg/Q
                         net (fo=2, routed)           0.033     2.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst_n_14
    SLICE_X26Y165        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     2.074 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/sample_update_reg_i_1/O
                         net (fo=1, routed)           0.012     2.086    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg_1
    SLICE_X26Y165        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.053     2.033    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync3_reg_reg_0
    SLICE_X26Y165        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg/C
                         clock pessimism             -0.051     1.982    
    SLICE_X26Y165        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.038    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     ICAPE3/CLK            n/a            4.875         8.000       3.125      CONFIG_SITE_X0Y0     icape3_inst/CLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_COMMON/DRPCLK   n/a            4.000         8.000       4.000      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         8.000       6.621      BUFGCE_X0Y49         clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y2      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X87Y115        FSM_onehot_icap_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X87Y115        FSM_onehot_icap_state_reg[1]/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X88Y116        FSM_onehot_icap_state_reg[2]/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X88Y116        FSM_onehot_icap_state_reg[3]/C
Low Pulse Width   Slow    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
Low Pulse Width   Fast    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X87Y115        FSM_onehot_icap_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X87Y115        FSM_onehot_icap_state_reg[0]/C
High Pulse Width  Fast    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
High Pulse Width  Slow    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X88Y116        FSM_onehot_icap_state_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X88Y116        FSM_onehot_icap_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.634ns (35.982%)  route 1.128ns (64.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.706ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.036     2.761    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y47         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y47         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.879 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.307     3.186    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_3[0]
    SLICE_X99Y41         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     3.302 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.207     3.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_1
    SLICE_X99Y41         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     3.697 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.578     4.275    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y53        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.487 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.036     4.523    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_2
    SLICE_X100Y53        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.299    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y53        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.332    12.631    
                         clock uncertainty           -0.035    12.595    
    SLICE_X100Y53        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.657    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.546ns (31.744%)  route 1.174ns (68.256%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 12.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 0.706ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.639ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.065     2.790    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y48         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.907 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.231     3.138    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[1]
    SLICE_X99Y48         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.254 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.308     3.562    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y44        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.682 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.609     4.291    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y55        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     4.484 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.026     4.510    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.801    12.304    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.331    12.635    
                         clock uncertainty           -0.035    12.600    
    SLICE_X100Y55        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    12.660    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.613ns (35.331%)  route 1.122ns (64.669%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.706ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.036     2.761    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y47         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y47         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.879 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.307     3.186    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_3[0]
    SLICE_X99Y41         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     3.302 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.207     3.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_1
    SLICE_X99Y41         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     3.697 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.578     4.275    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y53        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     4.466 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.030     4.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_3
    SLICE_X100Y53        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.299    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y53        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.332    12.631    
                         clock uncertainty           -0.035    12.595    
    SLICE_X100Y53        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.654    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.705ns (45.809%)  route 0.834ns (54.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 12.305 - 10.000 ) 
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.706ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.639ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.039     2.764    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y45        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.882 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.232     3.114    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2_0[2]
    SLICE_X100Y48        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.305 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_3/O
                         net (fo=1, routed)           0.395     3.700    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_3_n_0
    SLICE_X100Y55        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     3.891 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.172     4.063    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X99Y55         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     4.268 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.035     4.303    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_2
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.802    12.305    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.331    12.637    
                         clock uncertainty           -0.035    12.601    
    SLICE_X99Y55         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.664    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.426ns (29.958%)  route 0.996ns (70.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 12.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 0.706ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.639ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.065     2.790    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y48         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.907 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.231     3.138    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[1]
    SLICE_X99Y48         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.254 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.308     3.562    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y44        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     3.682 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.430     4.112    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y55        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073     4.185 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.027     4.212    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_4
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.801    12.304    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.331    12.635    
                         clock uncertainty           -0.035    12.600    
    SLICE_X100Y55        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.660    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  8.447    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.508ns (41.334%)  route 0.721ns (58.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.706ns, distribution 1.338ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.639ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.044     2.769    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y48        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.886 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.341     3.227    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/qpll1lock_r[0]
    SLICE_X99Y50         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.297 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_6/O
                         net (fo=1, routed)           0.268     3.565    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]_1
    SLICE_X99Y50         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     3.737 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.077     3.814    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
    SLICE_X99Y50         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.963 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     3.998    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X99Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.807    12.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.331    12.641    
                         clock uncertainty           -0.035    12.606    
    SLICE_X99Y50         FDPE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.669    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.489ns (40.648%)  route 0.714ns (59.352%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.706ns, distribution 1.338ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.639ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.044     2.769    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y48        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.886 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.341     3.227    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/qpll1lock_r[0]
    SLICE_X99Y50         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.297 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_6/O
                         net (fo=1, routed)           0.268     3.565    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]_1
    SLICE_X99Y50         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     3.737 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.076     3.813    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/fsm25_out
    SLICE_X99Y50         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     3.943 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.029     3.972    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.807    12.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.331    12.641    
                         clock uncertainty           -0.035    12.606    
    SLICE_X99Y50         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.665    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.498ns (51.553%)  route 0.468ns (48.447%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.706ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.639ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.028     2.753    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.870 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.278     3.148    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X98Y50         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     3.336 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.155     3.491    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X98Y51         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.684 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.035     3.719    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X98Y51         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.803    12.306    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y51         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.332    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X98Y51         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.665    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.958ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.494ns (52.000%)  route 0.456ns (48.000%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.706ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.639ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.028     2.753    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.870 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.277     3.147    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X98Y50         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     3.336 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2/O
                         net (fo=1, routed)           0.152     3.488    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2_n_0
    SLICE_X98Y51         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     3.676 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.027     3.703    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X98Y51         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.803    12.306    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y51         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.332    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X98Y51         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.661    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  8.958    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.374ns (40.000%)  route 0.561ns (60.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.706ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.639ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.041     2.766    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y55         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.883 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=2, routed)           0.235     3.118    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[3][0]
    SLICE_X99Y55         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     3.188 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[2]_i_2/O
                         net (fo=1, routed)           0.300     3.488    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm_reg[2]
    SLICE_X99Y50         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.187     3.675 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.026     3.701    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.807    12.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.399    12.710    
                         clock uncertainty           -0.035    12.674    
    SLICE_X99Y50         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.732    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  9.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.093ns (49.206%)  route 0.096ns (50.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.926ns (routing 0.358ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.406ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.926     1.175    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y50        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.223 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.080     1.303    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X99Y50         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     1.348 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     1.364    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.104     1.487    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.225     1.262    
    SLICE_X99Y50         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.318    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.093ns (48.947%)  route 0.097ns (51.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.926ns (routing 0.358ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.406ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.926     1.175    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y50        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.223 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.082     1.305    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X99Y50         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     1.350 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.015     1.365    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.104     1.487    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.225     1.262    
    SLICE_X99Y50         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.318    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.929ns (routing 0.358ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.406ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.929     1.178    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y51         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y51         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.227 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.035     1.262    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X99Y51         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.277 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.293    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X99Y51         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.104     1.487    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y51         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.304     1.183    
    SLICE_X99Y51         FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.239    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.927ns (routing 0.358ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.927     1.176    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y55        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.224 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.041     1.265    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[1]
    SLICE_X100Y55        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015     1.280 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.014     1.294    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.300     1.180    
    SLICE_X100Y55        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.236    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.927ns (routing 0.358ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.927     1.176    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y55        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.225 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/Q
                         net (fo=9, routed)           0.042     1.267    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/pciersttxsyncstart_in[0]
    SLICE_X100Y55        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.016     1.283 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_i_1/O
                         net (fo=1, routed)           0.012     1.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_i_1_n_0
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.300     1.180    
    SLICE_X100Y55        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.236    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.064ns (51.200%)  route 0.061ns (48.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.927ns (routing 0.358ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.927     1.176    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y55        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.224 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.045     1.269    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[1]
    SLICE_X100Y55        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.016     1.285 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.016     1.301    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_4
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.300     1.180    
    SLICE_X100Y55        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.236    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.078ns (60.000%)  route 0.052ns (40.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.926ns (routing 0.358ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.926     1.175    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.223 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.036     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X99Y55         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.289 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.305    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.300     1.180    
    SLICE_X99Y55         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.236    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.928ns (routing 0.358ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.406ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.928     1.177    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.225 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.036     1.261    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[8]
    SLICE_X98Y50         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.038     1.299 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.011     1.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X98Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.101     1.484    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.302     1.182    
    SLICE_X98Y50         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.238    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.926ns (routing 0.358ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.926     1.175    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.223 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.036     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X99Y55         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.297 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.011     1.308    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.300     1.180    
    SLICE_X99Y55         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.236    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.929ns (routing 0.358ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.406ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.929     1.178    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.227 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.036     1.263    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/Q[0]
    SLICE_X99Y50         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.301 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.011     1.312    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X99Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.104     1.487    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.304     1.183    
    SLICE_X99Y50         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.239    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_mgt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_mgt_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y27       pcie3_ultrascale_inst/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y56       pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.388ns (23.373%)  route 1.272ns (76.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 0.533ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.159     2.556    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.388     2.944 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.272     4.216    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[126]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.303    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[126])
                                                      0.216     4.484    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[83]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.417ns (25.227%)  route 1.236ns (74.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.533ns, distribution 1.627ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.160     2.557    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[10])
                                                      0.417     2.974 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[10]
                         net (fo=1, routed)           1.236     4.210    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[83]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[83]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[83])
                                                      0.220     4.488    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[36]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.395ns (23.867%)  route 1.260ns (76.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.533ns, distribution 1.627ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.160     2.557    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      0.395     2.952 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.260     4.212    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[36]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[36]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[36])
                                                      0.227     4.495    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.495    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[58]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.393ns (24.185%)  route 1.232ns (75.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.533ns, distribution 1.627ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.160     2.557    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[4])
                                                      0.393     2.950 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           1.232     4.182    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[58]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[58]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[58])
                                                      0.197     4.465    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.465    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[104]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.393ns (23.761%)  route 1.261ns (76.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.533ns, distribution 1.619ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.152     2.549    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.393     2.942 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[13]
                         net (fo=1, routed)           1.261     4.203    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[104]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[104]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[104])
                                                      0.221     4.489    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[140]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.393ns (23.876%)  route 1.253ns (76.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.533ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.158     2.555    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[13])
                                                      0.393     2.948 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[13]
                         net (fo=1, routed)           1.253     4.201    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[140]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[140]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[140])
                                                      0.221     4.489    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[86]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.388ns (23.234%)  route 1.282ns (76.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 0.533ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.130     2.527    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y12         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y12         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.388     2.915 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/DOUTBDOUT[13]
                         net (fo=1, routed)           1.282     4.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[86]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[86]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[86])
                                                      0.222     4.490    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[108]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.406ns (27.248%)  route 1.084ns (72.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.533ns, distribution 1.637ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.170     2.567    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.973 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.084     4.057    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[108]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[108]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.303    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[108])
                                                      0.083     4.351    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.351    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[88]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.404ns (24.785%)  route 1.226ns (75.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 0.533ns, distribution 1.629ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.162     2.559    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      0.404     2.963 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[15]
                         net (fo=1, routed)           1.226     4.189    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[88]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[88]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[88])
                                                      0.216     4.484    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[103]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.394ns (24.010%)  route 1.247ns (75.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.116 - 2.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.533ns, distribution 1.619ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.483ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.152     2.549    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.394     2.943 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[12]
                         net (fo=1, routed)           1.247     4.190    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[103]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[103]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.787     4.116    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.304    
                         clock uncertainty           -0.035     4.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[103])
                                                      0.219     4.487    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  0.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[101]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.136ns (36.757%)  route 0.234ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.957ns (routing 0.287ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.957     1.075    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.136     1.211 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[10]
                         net (fo=1, routed)           0.234     1.445    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[101]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[101]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.109    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[101])
                                                      0.306     1.415    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[38]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.275%)  route 0.194ns (56.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.958ns (routing 0.287ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.958     1.076    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.148     1.224 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           0.194     1.418    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[38]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[38]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.109    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[38])
                                                      0.278     1.387    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.903%)  route 0.231ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.958ns (routing 0.287ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.958     1.076    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.141     1.217 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.231     1.448    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[98]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.109    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[98])
                                                      0.308     1.417    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.135ns (40.541%)  route 0.198ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.962ns (routing 0.287ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.962     1.080    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.215 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.198     1.413    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.382    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[101]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.140ns (35.714%)  route 0.252ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.962ns (routing 0.287ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.962     1.080    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[26])
                                                      0.140     1.220 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[26]
                         net (fo=1, routed)           0.252     1.472    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[101]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[101]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[101])
                                                      0.330     1.440    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.157ns (44.350%)  route 0.197ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.960ns (routing 0.287ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.960     1.078    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[16])
                                                      0.157     1.235 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[16]
                         net (fo=1, routed)           0.197     1.432    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[18]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[18])
                                                      0.290     1.400    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[90]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.157ns (40.885%)  route 0.227ns (59.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.962ns (routing 0.287ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.962     1.080    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[16])
                                                      0.157     1.237 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[16]
                         net (fo=1, routed)           0.227     1.464    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[90]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[90]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[90])
                                                      0.321     1.431    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[27]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.143ns (38.649%)  route 0.227ns (61.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.960ns (routing 0.287ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.960     1.078    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[24])
                                                      0.143     1.221 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[24]
                         net (fo=1, routed)           0.227     1.448    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[27]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[27])
                                                      0.305     1.415    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.144ns (38.298%)  route 0.232ns (61.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.962ns (routing 0.287ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.962     1.080    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[31])
                                                      0.144     1.224 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[31]
                         net (fo=1, routed)           0.232     1.456    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[106]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[106])
                                                      0.312     1.422    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.138ns (37.398%)  route 0.231ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.962ns (routing 0.287ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.328ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.962     1.080    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.138     1.218 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.231     1.449    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[75]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.110    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[75])
                                                      0.305     1.415    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y5    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y15   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y2    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y12   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y3    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y3    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.241       0.133      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.233       0.141      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.339       0.270      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.325       0.284      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 6.383 - 4.000 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 0.527ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.478ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.409     2.806    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X4Y16         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     4.252 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.291    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16_n_60
    RAMB36_X4Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.592 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_17/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.631    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_17_n_60
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.932 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.971    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18_n_60
    RAMB36_X4Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.272 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.311    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19_n_60
    RAMB36_X4Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.612 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.651    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20_n_60
    RAMB36_X4Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.952 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_21/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.991    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_21_n_60
    RAMB36_X4Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     6.292 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_22/CASDOUTB[7]
                         net (fo=1, routed)           0.039     6.331    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_22_n_60
    RAMB36_X4Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.054     6.383    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X4Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CLKBWRCLK
                         clock pessimism              0.201     6.584    
                         clock uncertainty           -0.035     6.549    
    RAMB36_X4Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     6.345    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CASDINB[3]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 3.271ns (93.032%)  route 0.245ns (6.968%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 6.383 - 4.000 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 0.527ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.478ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.409     2.806    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X4Y16         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.465     4.271 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.306    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16_n_64
    RAMB36_X4Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.607 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_17/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.642    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_17_n_64
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.943 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.978    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18_n_64
    RAMB36_X4Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.279 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.314    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19_n_64
    RAMB36_X4Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.615 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.650    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20_n_64
    RAMB36_X4Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.951 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_21/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.986    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_21_n_64
    RAMB36_X4Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     6.287 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_22/CASDOUTB[3]
                         net (fo=1, routed)           0.035     6.322    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_22_n_64
    RAMB36_X4Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CASDINB[3]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.054     6.383    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X4Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CLKBWRCLK
                         clock pessimism              0.201     6.584    
                         clock uncertainty           -0.035     6.549    
    RAMB36_X4Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[3])
                                                     -0.204     6.345    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 6.048 - 4.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.527ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.478ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.035     2.432    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X7Y4          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     3.878 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CASDOUTB[7]
                         net (fo=1, routed)           0.039     3.917    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24_n_60
    RAMB36_X7Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.218 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25_n_60
    RAMB36_X7Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.558 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26_n_60
    RAMB36_X7Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.898 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.937    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27_n_60
    RAMB36_X7Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.238 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.277    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28_n_60
    RAMB36_X7Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.578 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.617    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29_n_60
    RAMB36_X7Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.918 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.957    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30_n_60
    RAMB36_X7Y11         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.719     6.048    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X7Y11         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CLKBWRCLK
                         clock pessimism              0.174     6.222    
                         clock uncertainty           -0.035     6.186    
    RAMB36_X7Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     5.982    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 6.211 - 4.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.212ns (routing 0.527ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.478ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.212     2.609    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     4.055 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.094    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24_n_60
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.395 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.434    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25_n_60
    RAMB36_X9Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.735 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.774    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26_n_60
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.075 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.114    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27_n_60
    RAMB36_X9Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.415 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.454    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28_n_60
    RAMB36_X9Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.755 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.794    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29_n_60
    RAMB36_X9Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     6.095 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30/CASDOUTB[7]
                         net (fo=1, routed)           0.039     6.134    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30_n_60
    RAMB36_X9Y31         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.882     6.211    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X9Y31         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CLKBWRCLK
                         clock pessimism              0.189     6.400    
                         clock uncertainty           -0.035     6.364    
    RAMB36_X9Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     6.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 6.147 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.527ns, distribution 1.617ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.478ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.144     2.541    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X8Y12         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     3.987 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.026    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_16_n_60
    RAMB36_X8Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.327 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_17/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.366    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_17_n_60
    RAMB36_X8Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.667 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.706    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18_n_60
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.007 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.046    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19_n_60
    RAMB36_X8Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.347 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.386    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20_n_60
    RAMB36_X8Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.687 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_21/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.726    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_21_n_60
    RAMB36_X8Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     6.027 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_22/CASDOUTB[7]
                         net (fo=1, routed)           0.039     6.066    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_22_n_60
    RAMB36_X8Y19         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.818     6.147    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X8Y19         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23/CLKBWRCLK
                         clock pessimism              0.186     6.333    
                         clock uncertainty           -0.035     6.298    
    RAMB36_X8Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     6.094    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_23
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_7/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 6.182 - 4.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 0.527ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.478ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.176     2.573    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X9Y13         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     4.019 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0_n_60
    RAMB36_X9Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.359 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.398    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_1_n_60
    RAMB36_X9Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.699 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.738    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_2_n_60
    RAMB36_X9Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.039 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.078    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_3_n_60
    RAMB36_X9Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.379 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.418    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_4_n_60
    RAMB36_X9Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.719 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_5_n_60
    RAMB36_X9Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     6.059 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.039     6.098    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_6_n_60
    RAMB36_X9Y20         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_7/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.853     6.182    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X9Y20         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.186     6.368    
                         clock uncertainty           -0.035     6.332    
    RAMB36_X9Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     6.128    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 6.093 - 4.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.527ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.478ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.075     2.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X6Y15         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     3.918 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.039     3.957    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8_n_60
    RAMB36_X6Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.258 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_9/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.297    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_9_n_60
    RAMB36_X6Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.598 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_10/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.637    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_10_n_60
    RAMB36_X6Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.938 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_11/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.977    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_11_n_60
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.278 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_12/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_12_n_60
    RAMB36_X6Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.618 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_13/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.657    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_13_n_60
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.958 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_14/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.997    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_14_n_60
    RAMB36_X6Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.764     6.093    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X6Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15/CLKBWRCLK
                         clock pessimism              0.175     6.268    
                         clock uncertainty           -0.035     6.233    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     6.029    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 3.252ns (92.255%)  route 0.273ns (7.745%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 6.180 - 4.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 0.527ns, distribution 1.649ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.478ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.176     2.573    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X8Y24         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.446     4.019 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_8_n_60
    RAMB36_X8Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.359 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_9/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.398    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_9_n_60
    RAMB36_X8Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     4.699 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_10/CASDOUTB[7]
                         net (fo=1, routed)           0.039     4.738    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_10_n_60
    RAMB36_X8Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.039 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_11/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.078    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_11_n_60
    RAMB36_X8Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.379 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_12/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.418    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_12_n_60
    RAMB36_X8Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     5.719 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_13/CASDOUTB[7]
                         net (fo=1, routed)           0.039     5.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_13_n_60
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.301     6.059 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_14/CASDOUTB[7]
                         net (fo=1, routed)           0.039     6.098    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_14_n_60
    RAMB36_X8Y31         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.851     6.180    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X8Y31         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15/CLKBWRCLK
                         clock pessimism              0.189     6.369    
                         clock uncertainty           -0.035     6.334    
    RAMB36_X8Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.204     6.130    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_15
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[3]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 3.271ns (93.032%)  route 0.245ns (6.968%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 6.048 - 4.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.527ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.478ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.035     2.432    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X7Y4          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.465     3.897 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CASDOUTB[3]
                         net (fo=1, routed)           0.035     3.932    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24_n_64
    RAMB36_X7Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.233 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25_n_64
    RAMB36_X7Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.569 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.604    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26_n_64
    RAMB36_X7Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.905 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.940    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27_n_64
    RAMB36_X7Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.241 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.276    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28_n_64
    RAMB36_X7Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.577 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.612    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29_n_64
    RAMB36_X7Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.913 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.948    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30_n_64
    RAMB36_X7Y11         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[3]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.719     6.048    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X7Y11         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CLKBWRCLK
                         clock pessimism              0.174     6.222    
                         clock uncertainty           -0.035     6.186    
    RAMB36_X7Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[3])
                                                     -0.204     5.982    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[3]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 3.271ns (93.032%)  route 0.245ns (6.968%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 6.211 - 4.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.212ns (routing 0.527ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.478ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.212     2.609    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.465     4.074 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_24_n_64
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.410 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.445    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_25_n_64
    RAMB36_X9Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.746 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.781    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26_n_64
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.082 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.117    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_27_n_64
    RAMB36_X9Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.418 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.453    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_28_n_64
    RAMB36_X9Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     5.754 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29/CASDOUTB[3]
                         net (fo=1, routed)           0.035     5.789    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_29_n_64
    RAMB36_X9Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     6.090 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30/CASDOUTB[3]
                         net (fo=1, routed)           0.035     6.125    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_30_n_64
    RAMB36_X9Y31         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CASDINB[3]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.882     6.211    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X9Y31         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31/CLKBWRCLK
                         clock pessimism              0.189     6.400    
                         clock uncertainty           -0.035     6.364    
    RAMB36_X9Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[3])
                                                     -0.204     6.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_31
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  0.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rd_ptr_ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.078ns (44.068%)  route 0.099ns (55.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.894ns (routing 0.277ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.317ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.894     1.012    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/user_clk
    SLICE_X71Y2          FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rd_ptr_ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.060 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rd_ptr_ctrl_reg_reg[1]/Q
                         net (fo=22, routed)          0.083     1.143    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_next3[0]
    SLICE_X70Y2          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.173 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.016     1.189    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_next[9]
    SLICE_X70Y2          FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.078     1.243    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/user_clk
    SLICE_X70Y2          FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[9]/C
                         clock pessimism             -0.140     1.103    
    SLICE_X70Y2          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.159    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.063ns (routing 0.277ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.317ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.063     1.181    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    SLICE_X34Y150        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.229 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][10]/Q
                         net (fo=1, routed)           0.105     1.334    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/Q[10]
    RAMB36_X4Y30         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.308     1.473    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    RAMB36_X4Y30         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.198     1.275    
    RAMB36_X4Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[10])
                                                      0.029     1.304    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/m_axis_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.049ns (17.438%)  route 0.232ns (82.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.073ns (routing 0.277ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.317ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.073     1.191    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/user_clk
    SLICE_X34Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/m_axis_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.240 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/m_axis_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           0.232     1.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/s_axis[8]
    RAMB36_X4Y26         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.335     1.500    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    RAMB36_X4Y26         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.087     1.413    
    RAMB36_X4Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     1.442    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_ctrl_inst/dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].seg_ram_wr_cmd_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/dma_psdpram_inst/genblk1[0].mem_reg_reg_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.068ns (routing 0.277ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.317ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.068     1.186    core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_ctrl_inst/dma_if_mux_rd_inst/dma_ram_demux_inst/user_clk
    SLICE_X40Y5          FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_ctrl_inst/dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].seg_ram_wr_cmd_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.235 r  core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_ctrl_inst/dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].seg_ram_wr_cmd_data_reg_reg[4]/Q
                         net (fo=2, routed)           0.171     1.406    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/dma_psdpram_inst/wr_cmd_data[4]
    RAMB36_X4Y1          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/dma_psdpram_inst/genblk1[0].mem_reg_reg_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.342     1.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/dma_psdpram_inst/user_clk
    RAMB36_X4Y1          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/dma_psdpram_inst/genblk1[0].mem_reg_reg_0/CLKBWRCLK
                         clock pessimism             -0.160     1.347    
    RAMB36_X4Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                      0.029     1.376    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/dma_psdpram_inst/genblk1[0].mem_reg_reg_0
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_rd_data_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.063ns (38.650%)  route 0.100ns (61.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.094ns (routing 0.277ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.317ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.094     1.212    core_inst/core_inst/core_pcie_inst/pcie_msix_inst/user_clk
    SLICE_X29Y59         FDRE                                         r  core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_rd_data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.260 r  core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_rd_data_reg_reg[28]/Q
                         net (fo=3, routed)           0.084     1.344    core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_rd_data_reg_reg_n_0_[28]
    SLICE_X30Y59         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     1.359 r  core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem[28]_i_1/O
                         net (fo=1, routed)           0.016     1.375    core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_wr_data[28]
    SLICE_X30Y59         FDRE                                         r  core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.284     1.449    core_inst/core_inst/core_pcie_inst/pcie_msix_inst/user_clk
    SLICE_X30Y59         FDRE                                         r  core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_reg[28]/C
                         clock pessimism             -0.160     1.289    
    SLICE_X30Y59         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.345    core_inst/core_inst/core_pcie_inst/pcie_msix_inst/pba_mem_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[2].reg_inst/m_axil_wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.119ns (routing 0.277ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.317ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.119     1.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[2].reg_inst/user_clk
    SLICE_X22Y41         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[2].reg_inst/m_axil_wdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.286 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[2].reg_inst/m_axil_wdata_reg_reg[17]/Q
                         net (fo=2, routed)           0.099     1.385    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/s_axil_wdata[17]
    RAMB18_X2Y16         RAMB18E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.359     1.524    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/user_clk
    RAMB18_X2Y16         RAMB18E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.198     1.326    
    RAMB18_X2Y16         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[1])
                                                      0.029     1.355    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/cq_eop_int_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/rx_req_tlp_eop_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.936ns (routing 0.277ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.317ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.936     1.054    core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/user_clk
    SLICE_X87Y13         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/cq_eop_int_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.103 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/cq_eop_int_reg_reg[0]/Q
                         net (fo=4, routed)           0.075     1.178    core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/cq_eop_int_reg
    SLICE_X86Y13         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.193 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/rx_req_tlp_eop_reg[0]_i_1/O
                         net (fo=1, routed)           0.015     1.208    core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/rx_req_tlp_eop_next1_out
    SLICE_X86Y13         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/rx_req_tlp_eop_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.107     1.272    core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/user_clk
    SLICE_X86Y13         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/rx_req_tlp_eop_reg_reg[0]/C
                         clock pessimism             -0.151     1.121    
    SLICE_X86Y13         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.177    core_inst/core_inst/pcie_if_inst/pcie_us_if_cq_inst/rx_req_tlp_eop_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/set_ptp_perout_width_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/ptp_perout_inst/width_s_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.081ns (routing 0.277ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.317ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.081     1.199    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/user_clk
    SLICE_X37Y167        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/set_ptp_perout_width_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.248 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/set_ptp_perout_width_reg_reg[54]/Q
                         net (fo=2, routed)           0.095     1.343    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/ptp_perout_inst/width_s_reg_reg[47]_0[36]
    SLICE_X37Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/ptp_perout_inst/width_s_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.288     1.453    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/ptp_perout_inst/user_clk
    SLICE_X37Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/ptp_perout_inst/width_s_reg_reg[6]/C
                         clock pessimism             -0.197     1.256    
    SLICE_X37Y168        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.312    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/perout[0].ptp_perout_inst/ptp_perout_inst/width_s_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_hdr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.912ns (routing 0.277ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.317ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.912     1.030    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/user_clk
    SLICE_X78Y52         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_hdr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y52         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.078 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_hdr_reg_reg[3]/Q
                         net (fo=1, routed)           0.080     1.158    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/m_axis_rq_tdata_reg_reg[83][1]
    SLICE_X79Y52         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031     1.189 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/m_axis_rq_tdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.015     1.204    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/out_tlp_data[3]
    SLICE_X79Y52         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.103     1.268    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/user_clk
    SLICE_X79Y52         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[3]/C
                         clock pessimism             -0.151     1.117    
    SLICE_X79Y52         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.173    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/genblk1[1].ram_wr_cmd_data_reg_reg[223]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[1].mem_reg_reg_3/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.845ns (routing 0.277ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.317ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.845     0.963    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/user_clk
    SLICE_X75Y96         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/genblk1[1].ram_wr_cmd_data_reg_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.011 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/genblk1[1].ram_wr_cmd_data_reg_reg[223]/Q
                         net (fo=1, routed)           0.147     1.158    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/dma_ram_wr_cmd_data_int[479]
    RAMB36_X7Y19         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[1].mem_reg_reg_3/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.074     1.239    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/user_clk
    RAMB36_X7Y19         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[1].mem_reg_reg_3/CLKBWRCLK
                         clock pessimism             -0.141     1.098    
    RAMB36_X7Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[31])
                                                      0.029     1.127    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[1].mem_reg_reg_3
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_user_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X4Y18   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X0Y8    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB18_X3Y35   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB18_X3Y35   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X2Y16   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_qm_inst/queue_ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB18_X3Y32   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB18_X3Y32   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X4Y19   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_19/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X1Y11   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y30   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X0Y12   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y17   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y26   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_26/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y4    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_psdpram_tx_inst/genblk1[0].mem_reg_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y34   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_34/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y3    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_psdpram_tx_inst/genblk1[0].mem_reg_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y3    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_psdpram_tx_inst/genblk1[0].mem_reg_reg_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y3    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_psdpram_tx_inst/genblk1[0].mem_reg_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y6    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_psdpram_tx_inst/genblk1[1].mem_reg_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X4Y18   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_18/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB18_X3Y32   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X2Y17   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_qm_inst/queue_ram_reg_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y30   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X4Y20   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_20/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y30   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y30   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB18_X6Y58   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB18_X7Y46   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_fifo/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y26   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_bram_11/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.238       0.136      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.213       0.161      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.344       0.265      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.315       0.294      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.185ns (6.399%)  route 2.706ns (93.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.163 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.486ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     5.383    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.834     6.163    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.187     6.350    
                         clock uncertainty           -0.035     6.314    
    SLICE_X87Y0          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.230    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.185ns (6.399%)  route 2.706ns (93.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.163 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.486ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     5.383    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.834     6.163    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.187     6.350    
                         clock uncertainty           -0.035     6.314    
    SLICE_X87Y0          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.230    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.185ns (6.399%)  route 2.706ns (93.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.163 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.486ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     5.383    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.834     6.163    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.187     6.350    
                         clock uncertainty           -0.035     6.314    
    SLICE_X87Y0          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.230    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.185ns (6.399%)  route 2.706ns (93.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.163 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.486ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     5.383    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.834     6.163    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.187     6.350    
                         clock uncertainty           -0.035     6.314    
    SLICE_X87Y0          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.230    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.185ns (6.421%)  route 2.696ns (93.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     5.373    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.228    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.185ns (6.421%)  route 2.696ns (93.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     5.373    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.228    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.185ns (6.421%)  route 2.696ns (93.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     5.373    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.228    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.185ns (6.421%)  route 2.696ns (93.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     5.373    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.228    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.185ns (6.542%)  route 2.643ns (93.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.163 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.486ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.540     5.320    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.834     6.163    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/C
                         clock pessimism              0.187     6.350    
                         clock uncertainty           -0.035     6.314    
    SLICE_X87Y1          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.230    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.185ns (6.542%)  route 2.643ns (93.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.163 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.536ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.486ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.095     2.492    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X96Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.606 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.103     4.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X87Y3          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.780 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.540     5.320    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.834     6.163    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/C
                         clock pessimism              0.187     6.350    
                         clock uncertainty           -0.035     6.314    
    SLICE_X87Y1          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.230    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.953ns (routing 0.286ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.328ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.953     1.071    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X99Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.119 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/Q
                         net (fo=1, routed)           0.134     1.253    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[258]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.060     1.225    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.076    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[2])
                                                      0.147     1.223    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.961ns (routing 0.286ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.328ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.961     1.079    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X96Y47         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.128 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.149     1.277    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[387]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.073     1.238    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.089    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     1.246    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX2DATA[16]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.048ns (8.696%)  route 0.504ns (91.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.938ns (routing 0.286ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.328ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.938     1.056    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X90Y64         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.104 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/Q
                         net (fo=1, routed)           0.504     1.608    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_err_cor_out_33[16]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX2DATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.072     1.237    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.089     1.148    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX2DATA[16])
                                                      0.428     1.576    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.968ns (routing 0.286ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.328ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.968     1.086    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X98Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y1          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.135 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.137     1.272    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[14]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.074     1.239    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.090    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     1.240    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.063ns (39.873%)  route 0.095ns (60.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.950ns (routing 0.286ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.328ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.950     1.068    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X89Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.116 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.079     1.195    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/Q[4]
    SLICE_X88Y40         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.210 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/done_i_1__0/O
                         net (fo=1, routed)           0.016     1.226    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done
    SLICE_X88Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.122     1.287    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/C
                         clock pessimism             -0.149     1.138    
    SLICE_X88Y40         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.194    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.955ns (routing 0.286ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.328ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X98Y20         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y20         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.122 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[16]/Q
                         net (fo=1, routed)           0.160     1.282    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[144]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.063     1.228    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.079    
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[16])
                                                      0.171     1.250    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_startblock_q_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX2STARTBLOCK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.048ns (9.357%)  route 0.465ns (90.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.944ns (routing 0.286ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.328ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.944     1.062    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X93Y63         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_startblock_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y63         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.110 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_startblock_q_reg/Q
                         net (fo=1, routed)           0.465     1.575    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPERX2STARTBLOCK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX2STARTBLOCK
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.072     1.237    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.089     1.148    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX2STARTBLOCK)
                                                      0.394     1.542    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.968ns (routing 0.286ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.328ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.968     1.086    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X98Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.135 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/Q
                         net (fo=1, routed)           0.136     1.271    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[2]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.074     1.239    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.090    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[2])
                                                      0.147     1.237    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.955ns (routing 0.286ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.328ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.955     1.073    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X97Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.121 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[23]/Q
                         net (fo=1, routed)           0.174     1.295    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[279]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.060     1.225    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.076    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.260    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.964ns (routing 0.286ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.328ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.964     1.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[4].phy_txeq_i/CLK_PCLK
    SLICE_X90Y51         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.130 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[3]/Q
                         net (fo=2, routed)           0.111     1.241    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1[2]
    SLICE_X88Y52         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.133     1.298    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X88Y52         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/C
                         clock pessimism             -0.149     1.149    
    SLICE_X88Y52         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.205    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.208       0.166      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.191       0.183      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.293       0.316      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.278       0.331      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.294ns (5.800%)  route 4.775ns (94.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 9.606 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.258ns, distribution 1.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 f  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         4.748     8.763    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X75Y124        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     8.940 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_i_1__2/O
                         net (fo=1, routed)           0.027     8.967    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_i_1__2_n_0
    SLICE_X75Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.855     9.606    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/C
                         clock pessimism              0.426    10.032    
                         clock uncertainty           -0.035     9.997    
    SLICE_X75Y124        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.056    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 0.117ns (2.376%)  route 4.808ns (97.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 9.606 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.258ns, distribution 1.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         4.808     8.823    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X75Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.855     9.606    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]/C
                         clock pessimism              0.426    10.032    
                         clock uncertainty           -0.035     9.997    
    SLICE_X75Y126        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.117ns (2.385%)  route 4.789ns (97.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 9.597 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.258ns, distribution 1.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         4.789     8.804    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X73Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.846     9.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/C
                         clock pessimism              0.426    10.023    
                         clock uncertainty           -0.035     9.988    
    SLICE_X73Y124        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     9.905    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.117ns (2.408%)  route 4.742ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 9.600 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.258ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         4.742     8.757    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X74Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.849     9.600    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X74Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/C
                         clock pessimism              0.426    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X74Y126        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.909    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.249ns (5.261%)  route 4.484ns (94.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 9.604 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.258ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 f  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         4.458     8.473    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X73Y126        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     8.605 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_i_1__0/O
                         net (fo=1, routed)           0.026     8.631    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_i_1__0_n_0
    SLICE_X73Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.853     9.604    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/C
                         clock pessimism              0.426    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X73Y126        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.053    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.160ns (3.583%)  route 4.306ns (96.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 9.605 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.258ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         3.809     7.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X75Y125        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     7.867 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.497     8.364    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2_n_0
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.854     9.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]/C
                         clock pessimism              0.426    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X75Y125        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     9.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.160ns (3.583%)  route 4.306ns (96.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 9.605 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.258ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         3.809     7.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X75Y125        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     7.867 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.497     8.364    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2_n_0
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.854     9.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[1]/C
                         clock pessimism              0.426    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X75Y125        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     9.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.160ns (3.583%)  route 4.306ns (96.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 9.605 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.258ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         3.809     7.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X75Y125        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     7.867 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.497     8.364    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2_n_0
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.854     9.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[2]/C
                         clock pessimism              0.426    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X75Y125        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083     9.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.160ns (3.583%)  route 4.306ns (96.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 9.605 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.258ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         3.809     7.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X75Y125        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     7.867 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.497     8.364    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__2_n_0
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.854     9.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[3]/C
                         clock pessimism              0.426    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X75Y125        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.083     9.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 sfp_sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.188ns (4.529%)  route 3.963ns (95.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 9.610 - 6.206 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.378ns, distribution 1.752ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.258ns, distribution 1.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.130     3.898    sfp_sync_reset_inst/CLK
    SLICE_X54Y176        FDPE                                         r  sfp_sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     4.015 r  sfp_sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=537, routed)         3.615     7.630    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[4]_0[0]
    SLICE_X73Y124        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.701 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.348     8.049    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg[3]_i_1__0_n_0
    SLICE_X73Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.859     9.610    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]/C
                         clock pessimism              0.426    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X73Y125        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.917    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.546ns (routing 0.747ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.546     1.837    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y122        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.886 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[1]/Q
                         net (fo=7, routed)           0.073     1.959    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg__0[1]
    SLICE_X73Y123        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.974 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg[5]_i_3__2/O
                         net (fo=1, routed)           0.016     1.990    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg[5]_i_3__2_n_0
    SLICE_X73Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.805     2.231    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[5]/C
                         clock pessimism             -0.337     1.894    
    SLICE_X73Y123        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.950    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_delay_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      1.381ns (routing 0.747ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.840ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.381     1.672    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X37Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y206        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.721 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[31]/Q
                         net (fo=2, routed)           0.069     1.790    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/in3[67]
    SLICE_X37Y205        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.805 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[31]_i_1/O
                         net (fo=1, routed)           0.016     1.821    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[31]
    SLICE_X37Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.617     2.043    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X37Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]/C
                         clock pessimism             -0.319     1.724    
    SLICE_X37Y205        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.780    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.095ns (49.479%)  route 0.097ns (50.521%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      1.372ns (routing 0.747ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.840ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.372     1.663    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X35Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y205        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.711 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/Q
                         net (fo=2, routed)           0.086     1.797    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg_n_0_[32]
    SLICE_X36Y206        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     1.812 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg[39]_i_9/O
                         net (fo=1, routed)           0.001     1.813    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg[39]_i_9_n_0
    SLICE_X36Y206        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.845 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.855    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[39]_i_1_n_15
    SLICE_X36Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.616     2.042    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X36Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/C
                         clock pessimism             -0.284     1.757    
    SLICE_X36Y206        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.813    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.547ns (routing 0.747ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.840ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.547     1.838    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X74Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.887 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/Q
                         net (fo=3, routed)           0.137     2.024    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[12]
    SLICE_X75Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.801     2.227    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[28]/C
                         clock pessimism             -0.301     1.926    
    SLICE_X75Y121        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.982    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[71]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[70]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.065ns (42.763%)  route 0.087ns (57.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.373ns (routing 0.747ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.840ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.373     1.664    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X30Y197        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y197        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.713 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[71]/Q
                         net (fo=1, routed)           0.072     1.785    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[71]
    SLICE_X30Y196        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.801 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[70]_i_1/O
                         net (fo=1, routed)           0.015     1.816    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/p_1_in[70]
    SLICE_X30Y196        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.607     2.033    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X30Y196        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[70]/C
                         clock pessimism             -0.316     1.716    
    SLICE_X30Y196        FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.772    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.553ns (routing 0.747ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.840ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.553     1.844    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.893 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[5]/Q
                         net (fo=5, routed)           0.184     2.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[5]
    SLICE_X77Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.851     2.277    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X77Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]/C
                         clock pessimism             -0.300     1.976    
    SLICE_X77Y129        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.032    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_offset_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      1.366ns (routing 0.747ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.840ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.366     1.657    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X33Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_offset_ns_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y205        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.705 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_offset_ns_reg_reg[13]/Q
                         net (fo=1, routed)           0.034     1.739    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/in4[14]
    SLICE_X33Y205        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     1.784 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.016     1.800    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/p_1_in[31]
    SLICE_X33Y205        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.600     2.026    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X33Y205        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[31]/C
                         clock pessimism             -0.327     1.699    
    SLICE_X33Y205        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.755    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.554ns (routing 0.747ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.840ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.554     1.845    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.893 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[27]/Q
                         net (fo=1, routed)           0.109     2.002    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/C[7]
    SLICE_X76Y121        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.032     2.034 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg[0]_i_11__2/O
                         net (fo=1, routed)           0.000     2.034    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg[0]_i_11__2_n_0
    SLICE_X76Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.032     2.066 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[0]_i_2__2/O[7]
                         net (fo=1, routed)           0.014     2.080    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[0]_i_2__2_n_8
    SLICE_X76Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.853     2.279    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X76Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[7]/C
                         clock pessimism             -0.300     1.978    
    SLICE_X76Y121        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.034    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.065ns (39.157%)  route 0.101ns (60.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      1.382ns (routing 0.747ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.840ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.382     1.673    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X36Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y206        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.722 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/Q
                         net (fo=6, routed)           0.085     1.807    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg[32]
    SLICE_X35Y205        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.823 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[32]_i_1/O
                         net (fo=1, routed)           0.016     1.839    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[32]
    SLICE_X35Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.596     2.022    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X35Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/C
                         clock pessimism             -0.284     1.737    
    SLICE_X35Y205        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.793    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.063ns (41.176%)  route 0.090ns (58.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.543ns (routing 0.747ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.840ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.543     1.834    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.882 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/Q
                         net (fo=4, routed)           0.075     1.957    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg
    SLICE_X73Y126        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.972 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_i_1__0/O
                         net (fo=1, routed)           0.015     1.987    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_i_1__0_n_0
    SLICE_X73Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.796     2.222    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/C
                         clock pessimism             -0.337     1.884    
    SLICE_X73Y126        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.940    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            1.379         6.206       4.827      BUFG_GT_X0Y72  bufg_gt_sfp_mgt_refclk_inst/I
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y203  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[12]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y203  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[13]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y203  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[14]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y203  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[15]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[16]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[17]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[18]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[19]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X36Y202  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y206  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[32]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y206  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[33]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y206  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y206  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X34Y208  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/drift_apply_reg_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X34Y217  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/drift_cnt_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X34Y217  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/drift_cnt_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X34Y217  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/drift_cnt_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X35Y196  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/period_fns_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X34Y208  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/pps_gen_ns_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y204  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y205  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y205  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y205  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y205  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y207  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[40]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X36Y207  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[41]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y87        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y88        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.115       0.404      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.106       0.410      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.779ns (19.519%)  route 3.212ns (80.481%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 8.236 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.283ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.554     6.543    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X85Y88         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     6.718 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[6][18]_i_1/O
                         net (fo=1, routed)           0.027     6.745    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][23]_1[10]
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.701     8.236    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][18]/C
                         clock pessimism              0.182     8.418    
                         clock uncertainty           -0.035     8.382    
    SLICE_X85Y88         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.441    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][18]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.722ns (18.077%)  route 3.272ns (81.923%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.246 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.283ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.614     6.603    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X79Y92         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     6.721 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[2][18]_i_1/O
                         net (fo=1, routed)           0.027     6.748    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][23]_1[10]
    SLICE_X79Y92         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.711     8.246    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X79Y92         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][18]/C
                         clock pessimism              0.182     8.428    
                         clock uncertainty           -0.035     8.392    
    SLICE_X79Y92         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.451    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][18]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.719ns (18.011%)  route 3.273ns (81.989%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.246 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.283ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.612     6.601    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X79Y92         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115     6.716 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[2][22]_i_1/O
                         net (fo=1, routed)           0.030     6.746    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][23]_1[14]
    SLICE_X79Y92         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.711     8.246    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X79Y92         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][22]/C
                         clock pessimism              0.182     8.428    
                         clock uncertainty           -0.035     8.392    
    SLICE_X79Y92         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.451    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][22]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.675ns (17.050%)  route 3.284ns (82.950%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 8.236 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.283ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.630     6.619    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X85Y88         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     6.690 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[6][22]_i_1/O
                         net (fo=1, routed)           0.023     6.713    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][23]_1[14]
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.701     8.236    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][22]/C
                         clock pessimism              0.182     8.418    
                         clock uncertainty           -0.035     8.382    
    SLICE_X85Y88         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.441    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][22]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.781ns (19.648%)  route 3.194ns (80.352%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.261 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.283ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.536     6.525    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X82Y101        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     6.702 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.027     6.729    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][23]_1[9]
    SLICE_X82Y101        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.726     8.261    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X82Y101        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][17]/C
                         clock pessimism              0.181     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X82Y101        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.466    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.780ns (19.637%)  route 3.192ns (80.363%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.261 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.283ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.531     6.520    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X82Y101        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     6.696 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][20]_i_1/O
                         net (fo=1, routed)           0.030     6.726    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][23]_1[12]
    SLICE_X82Y101        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.726     8.261    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X82Y101        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][20]/C
                         clock pessimism              0.181     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X82Y101        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.466    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[0][20]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.196ns (27.507%)  route 3.152ns (72.493%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 8.267 - 6.206 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.316ns, distribution 1.663ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.283ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.979     2.376    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X83Y112        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.490 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[39]/Q
                         net (fo=10, routed)          0.610     3.100    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/Q[39]
    SLICE_X80Y108        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.194     3.294 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[29]_i_5/O
                         net (fo=2, routed)           0.367     3.661    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[29]_i_5_n_0
    SLICE_X82Y107        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.853 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[29]_i_2/O
                         net (fo=1, routed)           0.641     4.494    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[29]_i_2_n_0
    SLICE_X82Y106        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     4.685 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[29]_i_1/O
                         net (fo=9, routed)           0.451     5.136    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/crc_next[29]
    SLICE_X83Y103        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     5.251 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_30/O
                         net (fo=1, routed)           0.387     5.638    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_30_n_0
    SLICE_X83Y103        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     5.812 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_15/O
                         net (fo=1, routed)           0.136     5.948    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_15_n_0
    SLICE_X82Y103        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.043     5.991 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_4/O
                         net (fo=1, routed)           0.196     6.187    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_4_n_0
    SLICE_X82Y103        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     6.230 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_1/O
                         net (fo=1, routed)           0.335     6.565    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst_n_223
    SLICE_X80Y107        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     6.695 r  core_inst/mac[0].eth_mac_inst/i___103/O
                         net (fo=1, routed)           0.029     6.724    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/D[0]
    SLICE_X80Y107        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.732     8.267    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X80Y107        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]/C
                         clock pessimism              0.173     8.440    
                         clock uncertainty           -0.035     8.405    
    SLICE_X80Y107        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.464    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.723ns (18.355%)  route 3.216ns (81.645%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 8.238 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.283ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.559     6.548    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X79Y91         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119     6.667 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[2][10]_i_1/O
                         net (fo=1, routed)           0.026     6.693    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][23]_1[2]
    SLICE_X79Y91         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.703     8.238    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X79Y91         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][10]/C
                         clock pessimism              0.182     8.420    
                         clock uncertainty           -0.035     8.384    
    SLICE_X79Y91         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.442    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][21]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.736ns (18.694%)  route 3.201ns (81.306%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 8.236 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.283ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.544     6.533    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X85Y88         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     6.665 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[6][21]_i_1/O
                         net (fo=1, routed)           0.026     6.691    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][23]_1[13]
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.701     8.236    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][21]/C
                         clock pessimism              0.182     8.418    
                         clock uncertainty           -0.035     8.382    
    SLICE_X85Y88         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][21]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][20]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.644ns (16.362%)  route 3.292ns (83.638%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 8.236 - 6.206 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 0.316ns, distribution 2.041ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.283ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.357     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X42Y91         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.871 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[3]/Q
                         net (fo=2, routed)           1.753     4.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_en_sync_2_reg_reg[7]_0[3]
    SLICE_X79Y93         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     4.801 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7/O
                         net (fo=2, routed)           0.074     4.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_7_n_0
    SLICE_X79Y93         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.029 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/pfc_req_reg[7]_i_2/O
                         net (fo=11, routed)          0.411     5.440    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[0]_4
    SLICE_X81Y96         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     5.480 f  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/i___156_i_2/O
                         net (fo=9, routed)           0.393     5.873    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_opcode_reg_reg[12]_0
    SLICE_X86Y96         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.989 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3/O
                         net (fo=128, routed)         0.632     6.621    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[0][23]_i_3_n_0
    SLICE_X85Y88         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     6.661 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[6][20]_i_1/O
                         net (fo=1, routed)           0.029     6.690    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][23]_1[12]
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.701     8.236    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X85Y88         FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][20]/C
                         clock pessimism              0.182     8.418    
                         clock uncertainty           -0.035     8.382    
    SLICE_X85Y88         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.441    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][20]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.588%)  route 0.189ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.882ns (routing 0.163ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.882     1.000    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X77Y113        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.049 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[43]/Q
                         net (fo=1, routed)           0.189     1.238    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[43]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.140     1.177    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                      0.029     1.206    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.955ns (routing 0.163ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.190ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.955     1.073    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X67Y117        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.122 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[24]/Q
                         net (fo=2, routed)           0.070     1.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/p_1_in[15]
    SLICE_X67Y116        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     1.207 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_ns_reg[24]_i_1__3/O
                         net (fo=1, routed)           0.012     1.219    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_ns_reg[24]_i_1__3_n_0
    SLICE_X67Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.140     1.305    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X67Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[24]/C
                         clock pessimism             -0.175     1.130    
    SLICE_X67Y116        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.186    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.889ns (routing 0.163ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.889     1.007    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X77Y111        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.056 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.184     1.240    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[14]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.140     1.178    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                      0.029     1.207    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.080ns (47.337%)  route 0.089ns (52.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.967ns (routing 0.163ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.190ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.967     1.085    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X60Y116        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y116        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.134 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[60]/Q
                         net (fo=2, routed)           0.074     1.208    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg_n_0_[60]
    SLICE_X61Y116        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     1.239 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg[61]_i_1/O
                         net (fo=1, routed)           0.015     1.254    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_next0_in[61]
    SLICE_X61Y116        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.140     1.305    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X61Y116        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[61]/C
                         clock pessimism             -0.141     1.164    
    SLICE_X61Y116        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.220    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.049ns (20.675%)  route 0.188ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.889ns (routing 0.163ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.889     1.007    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X77Y111        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.056 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[23]/Q
                         net (fo=1, routed)           0.188     1.244    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[23]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.140     1.178    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[23])
                                                      0.029     1.207    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.880ns (routing 0.163ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.880     0.998    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X77Y109        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y109        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.047 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[17]/Q
                         net (fo=1, routed)           0.197     1.244    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[17]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.140     1.177    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[17])
                                                      0.029     1.206    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.086ns (50.588%)  route 0.084ns (49.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.952ns (routing 0.163ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.190ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.952     1.070    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X61Y120        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.118 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[75]/Q
                         net (fo=1, routed)           0.073     1.191    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg[75]
    SLICE_X60Y120        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.229 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg[76]_i_1/O
                         net (fo=1, routed)           0.011     1.240    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_next0_in[76]
    SLICE_X60Y120        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.124     1.289    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X60Y120        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[76]/C
                         clock pessimism             -0.144     1.145    
    SLICE_X60Y120        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.201    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.891ns (routing 0.163ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.891     1.009    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X77Y111        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.057 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[1]/Q
                         net (fo=1, routed)           0.189     1.246    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[65]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.139     1.178    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPADINP[1])
                                                      0.029     1.207    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINPBDINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.048ns (19.200%)  route 0.202ns (80.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.878ns (routing 0.163ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.878     0.996    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X78Y108        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.044 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[6]/Q
                         net (fo=1, routed)           0.202     1.246    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[70]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINPBDINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.140     1.177    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPBDINP[2])
                                                      0.029     1.206    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINBDIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.048ns (19.433%)  route 0.199ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.882ns (routing 0.163ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.190ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.882     1.000    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X78Y107        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.048 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[54]/Q
                         net (fo=1, routed)           0.199     1.247    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[54]
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINBDIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.152     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X7Y22         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.140     1.177    
    RAMB36_X7Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[22])
                                                      0.029     1.206    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_rx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X7Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X8Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB18_X7Y47         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X75Y108        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/drop_frame_reg_reg/C
Min Period        n/a     FDPE/C                   n/a                     0.550         6.206       5.656      SLICE_X75Y106        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X75Y108        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mark_frame_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X76Y107        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X77Y107        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X77Y107        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X77Y108        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y47         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y47         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.103       2.828      SLICE_X82Y105        core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/crc_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X81Y102        core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[61]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X61Y119        core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[69]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X61Y119        core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[70]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y47         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y22         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y47         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X75Y108        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/drop_frame_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X75Y108        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mark_frame_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X76Y107        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X77Y107        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.447       0.558      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.268       0.614      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_3
  To Clock:  rxoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_3
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y84        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y85        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.104       0.415      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.088       0.428      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.116ns (2.638%)  route 4.281ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.211 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.278ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.281     6.528    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.676     8.211    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[10]/C
                         clock pessimism              0.101     8.312    
                         clock uncertainty           -0.035     8.277    
    SLICE_X64Y128        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     8.193    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.116ns (2.638%)  route 4.281ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.211 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.278ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.281     6.528    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.676     8.211    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[11]/C
                         clock pessimism              0.101     8.312    
                         clock uncertainty           -0.035     8.277    
    SLICE_X64Y128        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     8.193    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.116ns (2.638%)  route 4.281ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.211 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.278ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.281     6.528    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.676     8.211    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[8]/C
                         clock pessimism              0.101     8.312    
                         clock uncertainty           -0.035     8.277    
    SLICE_X64Y128        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.193    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.116ns (2.638%)  route 4.281ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.211 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.278ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.281     6.528    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.676     8.211    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[9]/C
                         clock pessimism              0.101     8.312    
                         clock uncertainty           -0.035     8.277    
    SLICE_X64Y128        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     8.193    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.116ns (2.639%)  route 4.279ns (97.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.212 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.278ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.279     6.526    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.677     8.212    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[32]/C
                         clock pessimism              0.101     8.313    
                         clock uncertainty           -0.035     8.278    
    SLICE_X62Y130        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.116ns (2.639%)  route 4.279ns (97.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.212 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.278ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.279     6.526    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.677     8.212    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[33]/C
                         clock pessimism              0.101     8.313    
                         clock uncertainty           -0.035     8.278    
    SLICE_X62Y130        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     8.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.116ns (2.639%)  route 4.279ns (97.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.212 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.278ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.279     6.526    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.677     8.212    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[34]/C
                         clock pessimism              0.101     8.313    
                         clock uncertainty           -0.035     8.278    
    SLICE_X62Y130        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     8.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.116ns (2.639%)  route 4.279ns (97.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.212 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.278ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.279     6.526    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.677     8.212    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X62Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[35]/C
                         clock pessimism              0.101     8.313    
                         clock uncertainty           -0.035     8.278    
    SLICE_X62Y130        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     8.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_tod_s_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.116ns (2.642%)  route 4.275ns (97.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 8.210 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.278ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.275     6.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.675     8.210    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[12]/C
                         clock pessimism              0.101     8.311    
                         clock uncertainty           -0.035     8.276    
    SLICE_X64Y128        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     8.193    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.116ns (2.642%)  route 4.275ns (97.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 8.210 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.278ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.275     6.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_2_rx_rst_int
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.675     8.210    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[13]/C
                         clock pessimism              0.101     8.311    
                         clock uncertainty           -0.035     8.276    
    SLICE_X64Y128        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     8.193    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/ts_fns_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  1.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.861ns (routing 0.158ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.184ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.861     0.979    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X56Y143        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.028 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[80]/Q
                         net (fo=1, routed)           0.067     1.095    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mac_ctrl.rx_mcf_params[80]
    SLICE_X56Y144        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.110 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[4][16]_i_1__0/O
                         net (fo=1, routed)           0.016     1.126    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][23]_1[8]
    SLICE_X56Y144        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.039     1.204    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X56Y144        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][16]/C
                         clock pessimism             -0.169     1.035    
    SLICE_X56Y144        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.091    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][16]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.063ns (37.952%)  route 0.103ns (62.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.854ns (routing 0.158ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.184ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.854     0.972    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X59Y147        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.020 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[74]/Q
                         net (fo=1, routed)           0.088     1.108    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mac_ctrl.rx_mcf_params[74]
    SLICE_X59Y150        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.123 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[3][10]_i_1__0/O
                         net (fo=1, routed)           0.015     1.138    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[3][23]_1[2]
    SLICE_X59Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.012     1.177    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X59Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[3][10]/C
                         clock pessimism             -0.133     1.044    
    SLICE_X59Y150        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.100    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.831ns (routing 0.158ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.831     0.949    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[1]_0
    SLICE_X70Y141        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.998 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[0]/Q
                         net (fo=4, routed)           0.078     1.076    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/sfp_2_rxd_int[0]
    SLICE_X68Y141        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     1.121 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[0]_i_1__0/O
                         net (fo=1, routed)           0.016     1.137    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[63]_0[0]
    SLICE_X68Y141        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.011     1.176    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X68Y141        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[0]/C
                         clock pessimism             -0.133     1.043    
    SLICE_X68Y141        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.099    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.854ns (routing 0.158ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.184ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.854     0.972    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X60Y142        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y142        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.021 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[17]/Q
                         net (fo=1, routed)           0.103     1.124    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[17]
    RAMB36_X6Y28         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.067     1.232    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X6Y28         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.175     1.057    
    RAMB36_X6Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[17])
                                                      0.029     1.086    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.079ns (43.169%)  route 0.104ns (56.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.876ns (routing 0.158ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.184ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.876     0.994    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X55Y132        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.042 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg_reg/Q
                         net (fo=94, routed)          0.088     1.130    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg
    SLICE_X54Y132        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     1.161 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.016     1.177    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_next0_in[44]
    SLICE_X54Y132        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.049     1.214    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X54Y132        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]/C
                         clock pessimism             -0.132     1.082    
    SLICE_X54Y132        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.138    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[57]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.064ns (32.000%)  route 0.136ns (68.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.822ns (routing 0.158ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.822     0.940    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[1]_0
    SLICE_X73Y137        FDSE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.989 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[57]/Q
                         net (fo=3, routed)           0.120     1.109    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/sfp_2_rxd_int[57]
    SLICE_X70Y136        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.124 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/swap_rxd[25]_i_1__0/O
                         net (fo=1, routed)           0.016     1.140    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[31]_1[25]
    SLICE_X70Y136        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.011     1.176    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X70Y136        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]/C
                         clock pessimism             -0.133     1.043    
    SLICE_X70Y136        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.099    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.849ns (routing 0.158ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.184ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.849     0.967    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X65Y138        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.015 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[8]/Q
                         net (fo=1, routed)           0.102     1.117    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d1[8]
    SLICE_X65Y139        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.022     1.187    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X65Y139        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]/C
                         clock pessimism             -0.167     1.020    
    SLICE_X65Y139        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.076    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.868ns (routing 0.158ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.184ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.868     0.986    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X57Y134        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.034 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[63]/Q
                         net (fo=1, routed)           0.138     1.172    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[96]_1[61]
    SLICE_X59Y134        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.042     1.207    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X59Y134        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[63]/C
                         clock pessimism             -0.132     1.075    
    SLICE_X59Y134        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.130    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.087ns (46.524%)  route 0.100ns (53.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.876ns (routing 0.158ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.184ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.876     0.994    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X55Y132        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.042 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg_reg/Q
                         net (fo=94, routed)          0.088     1.130    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_borrow_reg
    SLICE_X54Y132        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.039     1.169 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg[45]_i_1__0/O
                         net (fo=1, routed)           0.012     1.181    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_next0_in[45]
    SLICE_X54Y132        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.049     1.214    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X54Y132        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[45]/C
                         clock pessimism             -0.132     1.082    
    SLICE_X54Y132        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.138    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.871ns (routing 0.158ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.184ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.871     0.989    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X55Y139        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.038 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[51]/Q
                         net (fo=1, routed)           0.076     1.114    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mac_ctrl.rx_mcf_params[51]
    SLICE_X54Y139        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     1.159 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[2][19]_i_1__0/O
                         net (fo=1, routed)           0.012     1.171    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][23]_1[11]
    SLICE_X54Y139        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.038     1.203    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X54Y139        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][19]/C
                         clock pessimism             -0.132     1.071    
    SLICE_X54Y139        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.127    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_rx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X6Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X6Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB18_X6Y59         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X55Y141        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][16]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X55Y141        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][17]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X54Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][18]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X54Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][19]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X54Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][20]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X54Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][21]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X55Y141        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][22]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y59         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y59         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X55Y144        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X55Y144        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][14]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X56Y144        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][16]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X56Y144        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][18]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y59         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y59         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X54Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][18]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X54Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][19]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X56Y139        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[2][8]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X58Y149        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[3][12]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.426       0.579      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.250       0.632      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y93        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y94        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.300       0.216      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.210       0.310      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.076ns (25.099%)  route 3.211ns (74.901%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 8.657 - 6.206 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.330ns, distribution 2.066ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.295ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.396     2.793    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X45Y120        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.909 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/Q
                         net (fo=32, routed)          1.332     4.241    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[27]_0
    SLICE_X36Y101        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.375 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_3/O
                         net (fo=1, routed)           0.230     4.605    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.178     4.783 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_2/O
                         net (fo=1, routed)           0.224     5.007    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_2_n_0
    SLICE_X36Y103        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.177     5.184 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_1/O
                         net (fo=2, routed)           0.281     5.465    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[4]
    SLICE_X38Y104        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.074     5.539 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_10/O
                         net (fo=1, routed)           0.138     5.677    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_10_n_0
    SLICE_X38Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.793 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_4/O
                         net (fo=1, routed)           0.209     6.002    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.071     6.073 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_2/O
                         net (fo=2, routed)           0.762     6.835    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_2_n_0
    SLICE_X42Y118        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.210     7.045 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_1/O
                         net (fo=1, routed)           0.035     7.080    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_1_n_0
    SLICE_X42Y118        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     8.657    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X42Y118        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]/C
                         clock pessimism              0.118     8.775    
                         clock uncertainty           -0.035     8.740    
    SLICE_X42Y118        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.800    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.019ns (24.067%)  route 3.215ns (75.933%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 8.658 - 6.206 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.330ns, distribution 2.066ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.295ns, distribution 1.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.396     2.793    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X45Y120        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.909 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/Q
                         net (fo=32, routed)          1.332     4.241    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[27]_0
    SLICE_X36Y101        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.375 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_3/O
                         net (fo=1, routed)           0.230     4.605    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.178     4.783 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_2/O
                         net (fo=1, routed)           0.224     5.007    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_2_n_0
    SLICE_X36Y103        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.177     5.184 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_1/O
                         net (fo=2, routed)           0.281     5.465    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[4]
    SLICE_X38Y104        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.074     5.539 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_10/O
                         net (fo=1, routed)           0.138     5.677    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_10_n_0
    SLICE_X38Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.793 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_4/O
                         net (fo=1, routed)           0.209     6.002    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.071     6.073 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_2/O
                         net (fo=2, routed)           0.765     6.838    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_2_n_0
    SLICE_X43Y118        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.153     6.991 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[4]_i_1/O
                         net (fo=1, routed)           0.036     7.027    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[4]_i_1_n_0
    SLICE_X43Y118        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.123     8.658    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X43Y118        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]/C
                         clock pessimism              0.118     8.776    
                         clock uncertainty           -0.035     8.741    
    SLICE_X43Y118        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     8.803    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.922ns (21.026%)  route 3.463ns (78.974%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 8.677 - 6.206 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.330ns, distribution 2.097ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.295ns, distribution 1.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.427     2.824    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X43Y121        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.940 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[37]/Q
                         net (fo=30, routed)          1.074     4.014    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[13]
    SLICE_X34Y103        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     4.107 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_6/O
                         net (fo=4, routed)           0.377     4.484    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_6_n_0
    SLICE_X36Y100        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     4.621 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_3/O
                         net (fo=3, routed)           0.562     5.183    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     5.355 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[20]_i_1/O
                         net (fo=2, routed)           0.495     5.850    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[20]
    SLICE_X39Y102        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     6.023 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_5/O
                         net (fo=1, routed)           0.509     6.532    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_5_n_0
    SLICE_X40Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     6.648 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_2/O
                         net (fo=2, routed)           0.417     7.065    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_2_n_0
    SLICE_X44Y121        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     7.180 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[20]_i_1/O
                         net (fo=1, routed)           0.029     7.209    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[20]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.142     8.677    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X44Y121        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[20]/C
                         clock pessimism              0.294     8.971    
                         clock uncertainty           -0.035     8.936    
    SLICE_X44Y121        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.995    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.937ns (21.595%)  route 3.402ns (78.405%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 8.677 - 6.206 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.330ns, distribution 2.097ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.295ns, distribution 1.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.427     2.824    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X43Y121        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.940 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[37]/Q
                         net (fo=30, routed)          1.074     4.014    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[13]
    SLICE_X34Y103        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     4.107 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_6/O
                         net (fo=4, routed)           0.377     4.484    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_6_n_0
    SLICE_X36Y100        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     4.621 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_3/O
                         net (fo=3, routed)           0.562     5.183    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[29]_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     5.355 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[20]_i_1/O
                         net (fo=2, routed)           0.495     5.850    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[20]
    SLICE_X39Y102        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     6.023 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_5/O
                         net (fo=1, routed)           0.509     6.532    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_5_n_0
    SLICE_X40Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     6.648 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_2/O
                         net (fo=2, routed)           0.356     7.004    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_2_n_0
    SLICE_X44Y122        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     7.134 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_1/O
                         net (fo=1, routed)           0.029     7.163    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_1_n_0
    SLICE_X44Y122        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.142     8.677    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X44Y122        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/C
                         clock pessimism              0.274     8.951    
                         clock uncertainty           -0.035     8.915    
    SLICE_X44Y122        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.974    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.104ns (26.513%)  route 3.060ns (73.487%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 8.652 - 6.206 ) 
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 0.330ns, distribution 2.092ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.295ns, distribution 1.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.422     2.819    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X45Y122        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.933 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[52]/Q
                         net (fo=14, routed)          1.064     3.997    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/s_tdata_reg[32]
    SLICE_X38Y103        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.210     4.207 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[30]_i_6/O
                         net (fo=4, routed)           0.457     4.664    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[30]_i_6_n_0
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     4.837 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_4/O
                         net (fo=1, routed)           0.063     4.900    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_4_n_0
    SLICE_X34Y104        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     4.970 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_1/O
                         net (fo=2, routed)           0.434     5.404    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[6]
    SLICE_X36Y107        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.155     5.559 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_9/O
                         net (fo=1, routed)           0.282     5.841    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_9_n_0
    SLICE_X40Y108        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     5.881 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_4/O
                         net (fo=1, routed)           0.199     6.080    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_4_n_0
    SLICE_X41Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     6.212 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2/O
                         net (fo=2, routed)           0.526     6.738    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2_n_0
    SLICE_X43Y116        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.210     6.948 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[6]_i_1/O
                         net (fo=1, routed)           0.035     6.983    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[6]_i_1_n_0
    SLICE_X43Y116        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.117     8.652    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X43Y116        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]/C
                         clock pessimism              0.118     8.770    
                         clock uncertainty           -0.035     8.735    
    SLICE_X43Y116        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.798    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.101ns (25.617%)  route 3.197ns (74.383%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 8.677 - 6.206 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.401ns (routing 0.330ns, distribution 2.071ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.295ns, distribution 1.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.401     2.798    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X44Y123        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.911 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[62]/Q
                         net (fo=9, routed)           1.228     4.139    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[22]_3
    SLICE_X36Y101        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     4.333 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[30]_i_2/O
                         net (fo=4, routed)           0.211     4.544    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[30]_i_2_n_0
    SLICE_X36Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.072     4.616 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[7]_i_2/O
                         net (fo=1, routed)           0.147     4.763    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[7]_i_2_n_0
    SLICE_X37Y103        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     4.936 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[7]_i_1/O
                         net (fo=2, routed)           0.321     5.257    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[7]
    SLICE_X38Y104        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     5.411 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_10/O
                         net (fo=1, routed)           0.348     5.759    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_10_n_0
    SLICE_X39Y108        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.890 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_4/O
                         net (fo=1, routed)           0.280     6.170    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_4_n_0
    SLICE_X42Y108        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.072     6.242 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2/O
                         net (fo=2, routed)           0.627     6.869    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2_n_0
    SLICE_X44Y121        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     7.061 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1/O
                         net (fo=1, routed)           0.035     7.096    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.142     8.677    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X44Y121        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/C
                         clock pessimism              0.275     8.952    
                         clock uncertainty           -0.035     8.916    
    SLICE_X44Y121        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.978    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.107ns (27.026%)  route 2.989ns (72.974%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 8.657 - 6.206 ) 
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 0.330ns, distribution 2.092ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.295ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.422     2.819    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X45Y122        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.933 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[52]/Q
                         net (fo=14, routed)          1.064     3.997    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/s_tdata_reg[32]
    SLICE_X38Y103        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.210     4.207 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[30]_i_6/O
                         net (fo=4, routed)           0.457     4.664    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[30]_i_6_n_0
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     4.837 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_4/O
                         net (fo=1, routed)           0.063     4.900    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_4_n_0
    SLICE_X34Y104        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     4.970 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_1/O
                         net (fo=2, routed)           0.434     5.404    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[6]
    SLICE_X36Y107        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.155     5.559 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_9/O
                         net (fo=1, routed)           0.282     5.841    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_9_n_0
    SLICE_X40Y108        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     5.881 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_4/O
                         net (fo=1, routed)           0.199     6.080    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_4_n_0
    SLICE_X41Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     6.212 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2/O
                         net (fo=2, routed)           0.452     6.664    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2_n_0
    SLICE_X43Y117        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.213     6.877 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_1/O
                         net (fo=1, routed)           0.038     6.915    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_1_n_0
    SLICE_X43Y117        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     8.657    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X43Y117        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]/C
                         clock pessimism              0.118     8.775    
                         clock uncertainty           -0.035     8.740    
    SLICE_X43Y117        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     8.801    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.047ns (25.444%)  route 3.068ns (74.557%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 8.658 - 6.206 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.401ns (routing 0.330ns, distribution 2.071ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.295ns, distribution 1.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.401     2.798    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X44Y123        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.913 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[59]/Q
                         net (fo=11, routed)          0.959     3.872    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[22]_1
    SLICE_X36Y104        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.210     4.082 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[17]_i_6/O
                         net (fo=2, routed)           0.532     4.614    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[17]_i_6_n_0
    SLICE_X35Y101        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     4.805 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[5]_i_5/O
                         net (fo=1, routed)           0.158     4.963    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[5]_i_5_n_0
    SLICE_X36Y101        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.074     5.037 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[5]_i_1/O
                         net (fo=2, routed)           0.418     5.455    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[5]
    SLICE_X35Y107        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     5.647 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[37]_i_4/O
                         net (fo=1, routed)           0.509     6.156    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[37]_i_4_n_0
    SLICE_X42Y107        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.071     6.227 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[37]_i_2/O
                         net (fo=2, routed)           0.457     6.684    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[37]_i_2_n_0
    SLICE_X43Y118        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.194     6.878 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[5]_i_1/O
                         net (fo=1, routed)           0.035     6.913    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[5]_i_1_n_0
    SLICE_X43Y118        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.123     8.658    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X43Y118        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[5]/C
                         clock pessimism              0.118     8.776    
                         clock uncertainty           -0.035     8.741    
    SLICE_X43Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.804    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.697ns (16.971%)  route 3.410ns (83.029%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 8.657 - 6.206 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.330ns, distribution 2.066ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.295ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.396     2.793    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X45Y120        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.909 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[38]/Q
                         net (fo=32, routed)          1.436     4.345    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[27]_0
    SLICE_X37Y101        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     4.385 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[31]_i_6/O
                         net (fo=4, routed)           0.594     4.979    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[31]_i_6_n_0
    SLICE_X34Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.020 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[24]_i_3/O
                         net (fo=1, routed)           0.222     5.242    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[24]_i_3_n_0
    SLICE_X35Y102        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043     5.285 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[24]_i_1/O
                         net (fo=2, routed)           0.432     5.717    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[24]
    SLICE_X35Y112        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.192     5.909 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_7/O
                         net (fo=1, routed)           0.155     6.064    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_7_n_0
    SLICE_X35Y113        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.191     6.255 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_2/O
                         net (fo=2, routed)           0.544     6.799    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_2_n_0
    SLICE_X42Y111        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     6.873 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_1/O
                         net (fo=1, routed)           0.027     6.900    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_1_n_0
    SLICE_X42Y111        FDSE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     8.657    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X42Y111        FDSE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/C
                         clock pessimism              0.118     8.775    
                         clock uncertainty           -0.035     8.740    
    SLICE_X42Y111        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.799    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_state_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.927ns (22.500%)  route 3.193ns (77.500%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 8.669 - 6.206 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.330ns, distribution 2.061ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.295ns, distribution 1.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.391     2.788    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X35Y106        FDSE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.902 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_state_reg[13]/Q
                         net (fo=33, routed)          0.678     3.580    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_state[13]
    SLICE_X39Y115        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.768 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/i___9_i_6/O
                         net (fo=10, routed)          0.932     4.700    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[20]_1
    SLICE_X33Y105        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     4.888 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_3/O
                         net (fo=1, routed)           0.134     5.022    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_3_n_0
    SLICE_X33Y104        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.092 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_1/O
                         net (fo=2, routed)           0.279     5.371    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_23[13]
    SLICE_X34Y106        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.411 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_4/O
                         net (fo=1, routed)           0.494     5.905    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_4_n_0
    SLICE_X40Y110        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.117     6.022 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_2/O
                         net (fo=2, routed)           0.641     6.663    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_2_n_0
    SLICE_X42Y129        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     6.873 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_1/O
                         net (fo=1, routed)           0.035     6.908    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_1_n_0
    SLICE_X42Y129        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.134     8.669    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X42Y129        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]/C
                         clock pessimism              0.118     8.787    
                         clock uncertainty           -0.035     8.752    
    SLICE_X42Y129        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.815    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  1.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.048ns (17.391%)  route 0.228ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.128ns (routing 0.174ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.203ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.128     1.246    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X29Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/Q
                         net (fo=5, routed)           0.228     1.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg__0[7]
    SLICE_X33Y113        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.356     1.521    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X33Y113        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]/C
                         clock pessimism             -0.085     1.436    
    SLICE_X33Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.492    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_adj_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.080ns (43.716%)  route 0.103ns (56.284%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.139ns (routing 0.174ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.203ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.139     1.257    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X31Y108        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.305 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_reg_reg[66]/Q
                         net (fo=2, routed)           0.090     1.395    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_reg_reg_n_0_[66]
    SLICE_X32Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.427 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_adj_reg_reg[72]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.440    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_adj_next[66]
    SLICE_X32Y109        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_adj_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.356     1.521    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X32Y109        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_adj_reg_reg[66]/C
                         clock pessimism             -0.167     1.354    
    SLICE_X32Y109        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.410    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_adj_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.075ns (routing 0.174ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.203ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.075     1.193    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X48Y144        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.241 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[5]/Q
                         net (fo=3, routed)           0.074     1.315    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/scrambler_state_reg[5]
    SLICE_X47Y144        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     1.330 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/serdes_tx_data_reg[63]_i_1/O
                         net (fo=2, routed)           0.014     1.344    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/state_out[5]
    SLICE_X47Y144        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.263     1.428    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X47Y144        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[57]/C
                         clock pessimism             -0.172     1.256    
    SLICE_X47Y144        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.312    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/scrambler_state_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.134ns (routing 0.174ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.203ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.134     1.252    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X30Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.301 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/Q
                         net (fo=4, routed)           0.209     1.510    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg__0[14]
    SLICE_X30Y117        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.341     1.506    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X30Y117        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]/C
                         clock pessimism             -0.085     1.421    
    SLICE_X30Y117        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.477    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_tag_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.115ns (routing 0.174ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.203ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.115     1.233    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X36Y126        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_tag_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.281 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_tag_reg_reg[7]/Q
                         net (fo=1, routed)           0.146     1.427    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1_0[101]
    RAMB36_X4Y24         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.369     1.534    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    RAMB36_X4Y24         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.171     1.363    
    RAMB36_X4Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[31])
                                                      0.029     1.392    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.095ns (52.198%)  route 0.087ns (47.802%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.148ns (routing 0.174ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.203ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.148     1.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X33Y113        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.314 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[41]/Q
                         net (fo=2, routed)           0.074     1.388    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg[41]
    SLICE_X31Y114        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.403 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg[40]_i_8__3/O
                         net (fo=1, routed)           0.000     1.403    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg[40]_i_8__3_n_0
    SLICE_X31Y114        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.435 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[40]_i_1__3/O[1]
                         net (fo=1, routed)           0.013     1.448    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[40]_i_1__3_n_14
    SLICE_X31Y114        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.357     1.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X31Y114        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[41]/C
                         clock pessimism             -0.167     1.355    
    SLICE_X31Y114        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.411    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.189ns (80.085%)  route 0.047ns (19.915%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.147ns (routing 0.174ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.203ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.147     1.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X29Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.314 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[1]/Q
                         net (fo=3, routed)           0.037     1.351    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg[1]
    SLICE_X29Y119        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.367 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg[7]_i_9__3/O
                         net (fo=1, routed)           0.000     1.367    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg[7]_i_9__3_n_0
    SLICE_X29Y119        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.090     1.457 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[7]_i_1__3/CO[7]
                         net (fo=1, routed)           0.000     1.457    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[7]_i_1__3_n_0
    SLICE_X29Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034     1.491 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[8]_i_1__3/O[0]
                         net (fo=2, routed)           0.010     1.501    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_next[8]
    SLICE_X29Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.326     1.491    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X29Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[8]/C
                         clock pessimism             -0.085     1.406    
    SLICE_X29Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.462    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.119ns (routing 0.174ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.203ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.119     1.237    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/CLK
    SLICE_X41Y123        FDSE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.285 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.069     1.354    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[13]
    SLICE_X41Y124        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.369 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[13]_i_1__2/O
                         net (fo=1, routed)           0.016     1.385    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[13]_i_1__2_n_0
    SLICE_X41Y124        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.325     1.490    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/CLK
    SLICE_X41Y124        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[13]/C
                         clock pessimism             -0.201     1.289    
    SLICE_X41Y124        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.345    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_ns_capt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.631%)  route 0.214ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.146ns (routing 0.174ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.203ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.146     1.264    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X29Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.313 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg_reg[4]/Q
                         net (fo=3, routed)           0.214     1.527    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_rel_ns_reg[4]
    SLICE_X25Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_ns_capt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.350     1.515    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X25Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_ns_capt_reg_reg[8]/C
                         clock pessimism             -0.085     1.430    
    SLICE_X25Y120        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.486    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_ns_capt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.048ns (16.609%)  route 0.241ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.128ns (routing 0.174ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.203ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.128     1.246    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X29Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/Q
                         net (fo=5, routed)           0.241     1.535    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg__0[2]
    SLICE_X32Y113        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.357     1.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X32Y113        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[34]/C
                         clock pessimism             -0.085     1.437    
    SLICE_X32Y113        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.493    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_tx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB36_X5Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB18_X5Y56         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X3Y21         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X4Y24         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X37Y123        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X37Y124        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/m_drop_frame_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X36Y124        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/m_frame_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X37Y124        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/m_terminate_frame_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X35Y123        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.pause_frame_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X35Y123        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.pause_reg_reg/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y21         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y56         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y24         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y24         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y56         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y21         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X29Y98         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_lfc_en_sync_1_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X29Y98         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_lfc_en_sync_2_reg_reg/C
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y56         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y21         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y24         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y56         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y21         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y24         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X37Y124        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/m_drop_frame_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X37Y124        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/m_terminate_frame_reg_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.270       0.305      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.186       0.728      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y90        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y91        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.276       0.240      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.194       0.326      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/encoded_tx_hdr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 0.377ns (8.372%)  route 4.126ns (91.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.074 - 6.206 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.233ns (routing 0.326ns, distribution 1.907ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.292ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.233     2.630    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X36Y156        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y156        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.744 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=23, routed)          0.641     3.385    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/port_xgmii_txc[11]
    SLICE_X41Y154        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.517 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/encoded_tx_hdr_reg[1]_i_2__0/O
                         net (fo=1, routed)           0.338     3.855    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/encoded_tx_hdr_reg[1]_i_2__0_n_0
    SLICE_X41Y154        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     3.986 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/encoded_tx_hdr_reg[1]_i_1__0/O
                         net (fo=51, routed)          3.147     7.133    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/encoded_tx_hdr_reg_reg[1]_1[0]
    SLICE_X92Y195        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/encoded_tx_hdr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.539     8.074    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/CLK
    SLICE_X92Y195        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/encoded_tx_hdr_reg_reg[0]/C
                         clock pessimism              0.102     8.176    
                         clock uncertainty           -0.035     8.141    
    SLICE_X92Y195        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.058    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/xgmii_baser_enc_inst/encoded_tx_hdr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.795ns (16.868%)  route 3.918ns (83.132%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 8.523 - 6.206 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.349ns (routing 0.326ns, distribution 2.023ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.292ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.349     2.746    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.860 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/Q
                         net (fo=33, routed)          1.119     3.979    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[16]
    SLICE_X31Y151        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.154 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0/O
                         net (fo=7, routed)           1.065     5.219    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0_n_0
    SLICE_X21Y154        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.072     5.291 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_6__0/O
                         net (fo=1, routed)           0.294     5.585    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/p_10_out[12]
    SLICE_X20Y152        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.776 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_4__0/O
                         net (fo=1, routed)           0.000     5.776    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_4__0_n_0
    SLICE_X20Y152        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     5.843 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.523     6.366    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]_i_3__0_n_0
    SLICE_X23Y155        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     6.542 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_1__0/O
                         net (fo=2, routed)           0.917     7.459    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/p_0_in[4]
    SLICE_X36Y155        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.988     8.523    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X36Y155        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]/C
                         clock pessimism              0.196     8.719    
                         clock uncertainty           -0.035     8.683    
    SLICE_X36Y155        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.742    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.888ns (19.064%)  route 3.770ns (80.936%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 8.514 - 6.206 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.349ns (routing 0.326ns, distribution 2.023ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.292ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.349     2.746    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.860 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/Q
                         net (fo=33, routed)          1.119     3.979    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[16]
    SLICE_X31Y151        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.154 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0/O
                         net (fo=7, routed)           1.065     5.219    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0_n_0
    SLICE_X21Y154        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.072     5.291 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_6__0/O
                         net (fo=1, routed)           0.294     5.585    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/p_10_out[12]
    SLICE_X20Y152        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.776 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_4__0/O
                         net (fo=1, routed)           0.000     5.776    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_4__0_n_0
    SLICE_X20Y152        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     5.843 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.523     6.366    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[4]_i_3__0_n_0
    SLICE_X23Y155        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     6.542 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/swap_txd[4]_i_1__0/O
                         net (fo=2, routed)           0.734     7.276    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/p_0_in[4]
    SLICE_X35Y155        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.093     7.369 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_1__0/O
                         net (fo=1, routed)           0.035     7.404    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_1__0_n_0
    SLICE_X35Y155        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.979     8.514    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X35Y155        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]/C
                         clock pessimism              0.196     8.710    
                         clock uncertainty           -0.035     8.675    
    SLICE_X35Y155        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.735    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.995ns (21.121%)  route 3.716ns (78.879%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 8.522 - 6.206 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.257ns (routing 0.326ns, distribution 1.931ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.292ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.257     2.654    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X33Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.768 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[24]/Q
                         net (fo=22, routed)          0.967     3.735    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_0[5]
    SLICE_X20Y147        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     3.870 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[21]_i_8__0/O
                         net (fo=7, routed)           0.663     4.533    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[21]_2
    SLICE_X28Y148        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     4.604 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[21]_i_5__0/O
                         net (fo=2, routed)           0.121     4.725    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[21]_i_5__0_n_0
    SLICE_X28Y148        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.040     4.765 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[4]_i_1__0/O
                         net (fo=2, routed)           0.521     5.286    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_27[4]
    SLICE_X25Y148        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     5.402 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_10__0/O
                         net (fo=1, routed)           0.366     5.768    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_10__0_n_0
    SLICE_X20Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.884 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_4__0/O
                         net (fo=1, routed)           0.537     6.421    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_4__0_n_0
    SLICE_X32Y150        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.614 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_2__0/O
                         net (fo=2, routed)           0.506     7.120    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[36]_i_2__0_n_0
    SLICE_X36Y154        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.210     7.330 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.035     7.365    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[4]_i_1__0_n_0
    SLICE_X36Y154        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.987     8.522    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X36Y154        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]/C
                         clock pessimism              0.197     8.719    
                         clock uncertainty           -0.035     8.683    
    SLICE_X36Y154        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.746    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.097ns (24.238%)  route 3.429ns (75.762%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 8.525 - 6.206 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.326ns, distribution 2.008ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.292ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.334     2.731    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y146        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.845 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/Q
                         net (fo=24, routed)          1.181     4.026    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[29]
    SLICE_X30Y151        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.144 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[16]_i_6__0/O
                         net (fo=5, routed)           0.761     4.905    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[16]_1
    SLICE_X24Y148        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     5.096 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[16]_i_2__0/O
                         net (fo=1, routed)           0.324     5.420    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[16]_i_2__0_n_0
    SLICE_X29Y148        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     5.611 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[16]_i_1__0/O
                         net (fo=2, routed)           0.497     6.108    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_27[16]
    SLICE_X29Y154        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.177     6.285 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_4__0/O
                         net (fo=1, routed)           0.072     6.357    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_4__0_n_0
    SLICE_X29Y154        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     6.490 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_2__0/O
                         net (fo=2, routed)           0.565     7.055    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_2__0_n_0
    SLICE_X34Y156        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.228 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_1__0/O
                         net (fo=1, routed)           0.029     7.257    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_1__0_n_0
    SLICE_X34Y156        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.990     8.525    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X34Y156        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]/C
                         clock pessimism              0.196     8.721    
                         clock uncertainty           -0.035     8.686    
    SLICE_X34Y156        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.745    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.935ns (20.838%)  route 3.552ns (79.162%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 8.518 - 6.206 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.349ns (routing 0.326ns, distribution 2.023ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.292ns, distribution 1.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.349     2.746    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.860 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/Q
                         net (fo=33, routed)          1.119     3.979    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[16]
    SLICE_X31Y151        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.154 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0/O
                         net (fo=7, routed)           1.117     5.271    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0_n_0
    SLICE_X21Y153        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     5.403 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_7__0/O
                         net (fo=1, routed)           0.271     5.674    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/p_10_out[2]
    SLICE_X23Y153        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     5.807 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_5__0/O
                         net (fo=1, routed)           0.510     6.317    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_5__0_n_0
    SLICE_X31Y153        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.506 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_2__0/O
                         net (fo=2, routed)           0.500     7.006    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_2__0_n_0
    SLICE_X39Y153        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     7.198 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_1__0/O
                         net (fo=1, routed)           0.035     7.233    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_1__0_n_0
    SLICE_X39Y153        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.983     8.518    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X39Y153        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]/C
                         clock pessimism              0.196     8.714    
                         clock uncertainty           -0.035     8.679    
    SLICE_X39Y153        FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.741    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.136ns (25.267%)  route 3.360ns (74.733%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 8.514 - 6.206 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.326ns, distribution 2.008ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.292ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.334     2.731    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y146        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.845 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/Q
                         net (fo=24, routed)          1.181     4.026    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[29]
    SLICE_X30Y151        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.144 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[16]_i_6__0/O
                         net (fo=5, routed)           0.761     4.905    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[16]_1
    SLICE_X24Y148        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     5.096 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[16]_i_2__0/O
                         net (fo=1, routed)           0.324     5.420    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[16]_i_2__0_n_0
    SLICE_X29Y148        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     5.611 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[16]_i_1__0/O
                         net (fo=2, routed)           0.497     6.108    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_27[16]
    SLICE_X29Y154        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.177     6.285 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_4__0/O
                         net (fo=1, routed)           0.072     6.357    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_4__0_n_0
    SLICE_X29Y154        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     6.490 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_2__0/O
                         net (fo=2, routed)           0.489     6.979    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_2__0_n_0
    SLICE_X35Y154        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.212     7.191 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.036     7.227    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[16]_i_1__0_n_0
    SLICE_X35Y154        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.979     8.514    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X35Y154        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/C
                         clock pessimism              0.196     8.710    
                         clock uncertainty           -0.035     8.675    
    SLICE_X35Y154        FDSE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     8.737    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.968ns (21.182%)  route 3.602ns (78.818%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 8.519 - 6.206 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.326ns, distribution 1.937ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.292ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.263     2.660    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X32Y151        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y151        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.776 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[19]/Q
                         net (fo=26, routed)          1.252     4.028    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[19]
    SLICE_X20Y147        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093     4.121 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/i___27_i_8__0/O
                         net (fo=13, routed)          0.686     4.807    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[17]
    SLICE_X27Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     4.923 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_3__0/O
                         net (fo=1, routed)           0.304     5.227    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_3__0_n_0
    SLICE_X27Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.399 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[6]_i_1__0/O
                         net (fo=2, routed)           0.218     5.617    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_27[6]
    SLICE_X25Y148        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.134     5.751 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_9__0/O
                         net (fo=1, routed)           0.180     5.931    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_9__0_n_0
    SLICE_X24Y148        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.071     6.002 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_4__0/O
                         net (fo=1, routed)           0.327     6.329    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_4__0_n_0
    SLICE_X27Y150        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     6.461 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2__0/O
                         net (fo=2, routed)           0.600     7.061    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2__0_n_0
    SLICE_X31Y154        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     7.195 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_1__0/O
                         net (fo=1, routed)           0.035     7.230    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_1__0_n_0
    SLICE_X31Y154        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.984     8.519    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X31Y154        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]/C
                         clock pessimism              0.197     8.716    
                         clock uncertainty           -0.035     8.680    
    SLICE_X31Y154        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.742    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.916ns (20.529%)  route 3.546ns (79.471%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 8.518 - 6.206 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.349ns (routing 0.326ns, distribution 2.023ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.292ns, distribution 1.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.349     2.746    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.860 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/Q
                         net (fo=33, routed)          1.119     3.979    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[16]
    SLICE_X31Y151        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.154 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0/O
                         net (fo=7, routed)           1.117     5.271    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[25]_i_10__0_n_0
    SLICE_X21Y153        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     5.403 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_7__0/O
                         net (fo=1, routed)           0.271     5.674    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/p_10_out[2]
    SLICE_X23Y153        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     5.807 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_5__0/O
                         net (fo=1, routed)           0.510     6.317    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_5__0_n_0
    SLICE_X31Y153        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.506 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_2__0/O
                         net (fo=2, routed)           0.500     7.006    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_2__0_n_0
    SLICE_X39Y153        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     7.179 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[26]_i_1__0/O
                         net (fo=1, routed)           0.029     7.208    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[26]_i_1__0_n_0
    SLICE_X39Y153        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.983     8.518    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X39Y153        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[26]/C
                         clock pessimism              0.196     8.714    
                         clock uncertainty           -0.035     8.679    
    SLICE_X39Y153        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.738    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.735ns (16.580%)  route 3.698ns (83.420%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 8.525 - 6.206 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 0.326ns, distribution 2.040ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.292ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.366     2.763    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X21Y143        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.877 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/Q
                         net (fo=94, routed)          1.646     4.523    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/Q[2]
    SLICE_X34Y155        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.639 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/i___2_i_4__0/O
                         net (fo=16, routed)          1.195     5.834    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst_n_115
    SLICE_X20Y153        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.191     6.025 f  core_inst/mac[1].eth_mac_inst/i___13/O
                         net (fo=1, routed)           0.608     6.633    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[29]_0
    SLICE_X30Y153        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     6.811 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_2__0/O
                         net (fo=2, routed)           0.223     7.034    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_2__0_n_0
    SLICE_X32Y152        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     7.170 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_1__0/O
                         net (fo=1, routed)           0.026     7.196    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_1__0_n_0
    SLICE_X32Y152        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.990     8.525    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X32Y152        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/C
                         clock pessimism              0.196     8.721    
                         clock uncertainty           -0.035     8.685    
    SLICE_X32Y152        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.743    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.029ns (routing 0.171ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.200ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.029     1.147    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X38Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.196 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[32]/Q
                         net (fo=1, routed)           0.076     1.272    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[32]
    SLICE_X37Y150        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.317 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[32]_i_1__2/O
                         net (fo=1, routed)           0.016     1.333    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[32]_i_1__2_n_0
    SLICE_X37Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.237     1.402    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X37Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[32]/C
                         clock pessimism             -0.159     1.243    
    SLICE_X37Y150        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.299    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_tag_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.052ns (routing 0.171ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.200ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.052     1.170    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X30Y141        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_tag_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y141        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.218 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_tag_reg_reg[8]/Q
                         net (fo=1, routed)           0.155     1.373    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1_0[102]
    RAMB36_X3Y28         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.302     1.467    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    RAMB36_X3Y28         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.158     1.309    
    RAMB36_X3Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                      0.029     1.338    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.078ns (48.148%)  route 0.084ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.048ns (routing 0.171ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.200ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.048     1.166    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X34Y153        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.214 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[51]/Q
                         net (fo=1, routed)           0.070     1.284    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[51]
    SLICE_X35Y153        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.030     1.314 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[51]_i_1__2/O
                         net (fo=1, routed)           0.014     1.328    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[51]_i_1__2_n_0
    SLICE_X35Y153        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.229     1.394    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X35Y153        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[51]/C
                         clock pessimism             -0.159     1.235    
    SLICE_X35Y153        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.291    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRBSSEL[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.742ns (routing 0.171ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.200ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.742     0.860    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X98Y201        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y201        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.909 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.162     1.071    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txprbssel_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.828     0.993    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.132     0.861    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXPRBSSEL[1])
                                                      0.172     1.033    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_valid_int_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.094ns (48.454%)  route 0.100ns (51.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.054ns (routing 0.171ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.200ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.054     1.172    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X27Y144        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tvalid_reg_reg/Q
                         net (fo=121, routed)         0.084     1.305    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/tx_axis_tvalid_int
    SLICE_X25Y144        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.350 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_valid_int_reg_i_1__0/O
                         net (fo=1, routed)           0.016     1.366    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_valid_int_next
    SLICE_X25Y144        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_valid_int_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.264     1.429    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X25Y144        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_valid_int_reg_reg/C
                         clock pessimism             -0.159     1.270    
    SLICE_X25Y144        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.326    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/m_axis_ptp_ts_valid_int_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.062ns (routing 0.171ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.200ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.062     1.180    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X33Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.228 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/Q
                         net (fo=5, routed)           0.098     1.326    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg__0[3]
    SLICE_X33Y138        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.255     1.420    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X33Y138        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[19]/C
                         clock pessimism             -0.190     1.230    
    SLICE_X33Y138        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.286    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.200ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.094     1.212    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X19Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.261 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]/Q
                         net (fo=1, routed)           0.118     1.379    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/tx_axis_tdata_int[25]
    SLICE_X20Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.282     1.447    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X20Y145        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[25]/C
                         clock pessimism             -0.164     1.283    
    SLICE_X20Y145        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.339    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.083%)  route 0.092ns (47.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.029ns (routing 0.171ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.200ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.029     1.147    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X38Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.195 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[33]/Q
                         net (fo=1, routed)           0.076     1.271    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[33]
    SLICE_X37Y150        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052     1.323 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[33]_i_1__2/O
                         net (fo=1, routed)           0.016     1.339    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[33]_i_1__2_n_0
    SLICE_X37Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.237     1.402    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X37Y150        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[33]/C
                         clock pessimism             -0.159     1.243    
    SLICE_X37Y150        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.299    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.057ns (routing 0.171ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.200ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.057     1.175    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X31Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.223 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/Q
                         net (fo=5, routed)           0.135     1.358    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg__0[7]
    SLICE_X32Y138        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.255     1.420    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X32Y138        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[23]/C
                         clock pessimism             -0.159     1.261    
    SLICE_X32Y138        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.317    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.033ns (routing 0.171ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.200ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.033     1.151    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X37Y148        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.200 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[5]/Q
                         net (fo=1, routed)           0.072     1.272    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg[5]
    SLICE_X37Y147        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.287 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.015     1.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg[5]_i_1__4_n_0
    SLICE_X37Y147        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.230     1.395    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X37Y147        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]/C
                         clock pessimism             -0.191     1.204    
    SLICE_X37Y147        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.260    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_tx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB36_X4Y30         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB18_X4Y62         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X3Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X3Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X24Y138        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_act_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X22Y135        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[0]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.206       5.656      SLICE_X22Y134        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[10]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.206       5.656      SLICE_X23Y136        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[11]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.206       5.656      SLICE_X23Y136        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[12]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.206       5.656      SLICE_X22Y134        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[13]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y30         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y30         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X4Y62         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X4Y62         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X30Y137        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X30Y137        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X4Y62         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y30         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X4Y62         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y28         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X4Y30         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X3Y27         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    FDSE/C                   n/a                     0.275         3.103       2.828      SLICE_X22Y134        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[13]/C
High Pulse Width  Fast    FDSE/C                   n/a                     0.275         3.103       2.828      SLICE_X22Y134        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_tx_inst/lfc_refresh_reg_reg[14]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.255       0.320      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.178       0.736      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        2.971ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.092ns  (logic 0.115ns (10.531%)  route 0.977ns (89.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y174                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X33Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=5, routed)           0.977     1.092    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg
    SLICE_X27Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X27Y168        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.007ns  (logic 0.116ns (5.780%)  route 1.891ns (94.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[17]/C
    SLICE_X51Y187        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[17]/Q
                         net (fo=1, routed)           1.891     2.007    core_inst/sfp_rb_drp_inst/rb_addr_reg[17]
    SLICE_X71Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y190        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_di_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.755ns  (logic 0.118ns (6.724%)  route 1.637ns (93.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y191                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[9]/C
    SLICE_X51Y191        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[9]/Q
                         net (fo=1, routed)           1.637     1.755    core_inst/sfp_rb_drp_inst/rb_di_reg[9]
    SLICE_X70Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y191        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.314ns  (logic 0.114ns (8.676%)  route 1.200ns (91.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y191                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[10]/C
    SLICE_X51Y191        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[10]/Q
                         net (fo=1, routed)           1.200     1.314    core_inst/sfp_rb_drp_inst/rb_addr_reg[10]
    SLICE_X72Y192        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y192        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_we_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_we_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.274ns  (logic 0.337ns (26.452%)  route 0.937ns (73.548%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y189                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_we_reg_reg/C
    SLICE_X50Y189        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_we_reg_reg/Q
                         net (fo=1, routed)           0.886     1.000    core_inst/sfp_rb_drp_inst/rb_we_reg_reg_n_0
    SLICE_X72Y189        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.223     1.223 r  core_inst/sfp_rb_drp_inst/drp_we_reg_i_1/O
                         net (fo=1, routed)           0.051     1.274    core_inst/sfp_rb_drp_inst/drp_we_reg_1
    SLICE_X72Y189        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_we_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y189        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_we_reg_reg
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.267ns  (logic 0.113ns (8.919%)  route 1.154ns (91.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[7]/C
    SLICE_X52Y191        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[7]/Q
                         net (fo=1, routed)           1.154     1.267    core_inst/sfp_rb_drp_inst/rb_addr_reg[7]
    SLICE_X71Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y191        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.262ns  (logic 0.114ns (9.033%)  route 1.148ns (90.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[13]/C
    SLICE_X50Y190        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[13]/Q
                         net (fo=1, routed)           1.148     1.262    core_inst/sfp_rb_drp_inst/rb_addr_reg[13]
    SLICE_X74Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y190        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.236ns  (logic 0.114ns (9.223%)  route 1.122ns (90.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[15]/C
    SLICE_X51Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[15]/Q
                         net (fo=1, routed)           1.122     1.236    core_inst/sfp_rb_drp_inst/rb_addr_reg[15]
    SLICE_X74Y193        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y193        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.234ns  (logic 0.114ns (9.238%)  route 1.120ns (90.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[2]/C
    SLICE_X50Y192        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[2]/Q
                         net (fo=1, routed)           1.120     1.234    core_inst/sfp_rb_drp_inst/rb_addr_reg[2]
    SLICE_X74Y193        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y193        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.061    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.204ns  (logic 0.116ns (9.635%)  route 1.088ns (90.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/C
    SLICE_X50Y190        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/Q
                         net (fo=1, routed)           1.088     1.204    core_inst/sfp_rb_drp_inst/rb_di_reg[1]
    SLICE_X72Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y190        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  6.855    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.808ns  (logic 0.114ns (14.109%)  route 0.694ns (85.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X73Y126        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.694     0.808    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X61Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X61Y124        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.769ns  (logic 0.117ns (15.215%)  route 0.652ns (84.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X75Y119        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.652     0.769    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X76Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y116        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.761ns  (logic 0.114ns (14.980%)  route 0.647ns (85.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y125                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X24Y125        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.647     0.761    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X17Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X17Y125        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.450ns  (logic 0.114ns (25.333%)  route 0.336ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y172                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X27Y172        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.336     0.450    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg
    SLICE_X26Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y171        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.436ns  (logic 0.114ns (26.147%)  route 0.322ns (73.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y132                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X25Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.322     0.436    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X25Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X25Y131        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  5.833    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.510ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.756ns  (logic 0.117ns (15.476%)  route 0.639ns (84.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X70Y120        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.639     0.756    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X74Y118        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X74Y118        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.529ns  (logic 0.117ns (22.117%)  route 0.412ns (77.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y191                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg_reg/C
    SLICE_X97Y191        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.412     0.529    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg
    SLICE_X97Y192        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y192        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y190                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg_reg/C
    SLICE_X100Y190       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.353     0.470    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg
    SLICE_X100Y191       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y191       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.430ns  (logic 0.117ns (27.209%)  route 0.313ns (72.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg_reg/C
    SLICE_X88Y127        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.313     0.430    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg
    SLICE_X88Y128        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X88Y128        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y185                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg_reg/C
    SLICE_X98Y185        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg_reg/Q
                         net (fo=1, routed)           0.311     0.428    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg
    SLICE_X98Y186        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X98Y186        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg_reg/C
    SLICE_X88Y137        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg
    SLICE_X88Y138        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X88Y138        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y183                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg_reg/C
    SLICE_X96Y183        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg_reg/Q
                         net (fo=1, routed)           0.303     0.420    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg
    SLICE_X96Y184        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y184        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y178                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg_reg/C
    SLICE_X96Y178        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg_reg/Q
                         net (fo=1, routed)           0.303     0.420    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg
    SLICE_X96Y179        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y179        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y180                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg_reg/C
    SLICE_X98Y180        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg_reg/Q
                         net (fo=1, routed)           0.303     0.420    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg
    SLICE_X98Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X98Y181        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  5.847    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.356ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.913ns  (logic 0.117ns (12.815%)  route 0.796ns (87.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X71Y127        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.796     0.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X52Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X52Y127        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.457ns  (logic 0.117ns (25.602%)  route 0.340ns (74.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y209                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg/C
    SLICE_X98Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.340     0.457    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg_n_0
    SLICE_X98Y210        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X98Y210        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.430ns  (logic 0.117ns (27.209%)  route 0.313ns (72.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y153                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg_reg/C
    SLICE_X73Y153        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.313     0.430    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg
    SLICE_X73Y154        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y154        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y207                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg_reg/C
    SLICE_X99Y207        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.311     0.428    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg
    SLICE_X99Y208        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X99Y208        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y202                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg/C
    SLICE_X96Y202        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg/Q
                         net (fo=1, routed)           0.311     0.428    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg_n_0
    SLICE_X96Y203        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y203        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y193                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg/C
    SLICE_X96Y193        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg/Q
                         net (fo=1, routed)           0.311     0.428    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg_n_0
    SLICE_X96Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y194        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y190                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg/C
    SLICE_X91Y190        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg_n_0
    SLICE_X91Y191        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X91Y191        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y184                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg/C
    SLICE_X95Y184        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg_n_0
    SLICE_X95Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X95Y185        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg/C
    SLICE_X74Y156        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg_n_0
    SLICE_X74Y157        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X74Y157        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.657ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.612ns  (logic 0.117ns (19.118%)  route 0.495ns (80.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X23Y122        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.495     0.612    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X16Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X16Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.465ns  (logic 0.117ns (25.161%)  route 0.348ns (74.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y182                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg_reg/C
    SLICE_X100Y182       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg_reg/Q
                         net (fo=1, routed)           0.348     0.465    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg
    SLICE_X100Y183       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y183       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.412ns  (logic 0.117ns (28.398%)  route 0.295ns (71.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg_reg/C
    SLICE_X99Y183        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.295     0.412    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg
    SLICE_X99Y184        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X99Y184        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  5.855    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.723ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.546ns  (logic 0.117ns (21.429%)  route 0.429ns (78.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y137                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X25Y137        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.429     0.546    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X23Y132        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X23Y132        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.446ns  (logic 0.117ns (26.233%)  route 0.329ns (73.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y194                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg/C
    SLICE_X95Y194        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg/Q
                         net (fo=1, routed)           0.329     0.446    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg_n_0
    SLICE_X95Y195        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X95Y195        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg/C
    SLICE_X97Y200        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg_n_0
    SLICE_X97Y201        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y201        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.372ns  (logic 0.116ns (8.455%)  route 1.256ns (91.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/C
    SLICE_X78Y192        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/Q
                         net (fo=1, routed)           1.256     1.372    core_inst/sfp_rb_drp_inst/drp_do_reg[14]
    SLICE_X52Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y191        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.245ns  (logic 0.114ns (9.157%)  route 1.131ns (90.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[13]/C
    SLICE_X78Y192        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[13]/Q
                         net (fo=1, routed)           1.131     1.245    core_inst/sfp_rb_drp_inst/drp_do_reg[13]
    SLICE_X52Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y191        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.235ns  (logic 0.118ns (9.555%)  route 1.117ns (90.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y190                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[5]/C
    SLICE_X76Y190        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[5]/Q
                         net (fo=1, routed)           1.117     1.235    core_inst/sfp_rb_drp_inst/drp_do_reg[5]
    SLICE_X52Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y190        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.208ns  (logic 0.114ns (9.437%)  route 1.094ns (90.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[7]/C
    SLICE_X76Y192        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[7]/Q
                         net (fo=1, routed)           1.094     1.208    core_inst/sfp_rb_drp_inst/drp_do_reg[7]
    SLICE_X52Y192        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y192        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.198ns  (logic 0.114ns (9.516%)  route 1.084ns (90.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/C
    SLICE_X76Y192        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/Q
                         net (fo=1, routed)           1.084     1.198    core_inst/sfp_rb_drp_inst/drp_do_reg[10]
    SLICE_X52Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y191        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.193ns  (logic 0.114ns (9.556%)  route 1.079ns (90.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[9]/C
    SLICE_X78Y192        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[9]/Q
                         net (fo=1, routed)           1.079     1.193    core_inst/sfp_rb_drp_inst/drp_do_reg[9]
    SLICE_X52Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y190        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.172ns  (logic 0.114ns (9.727%)  route 1.058ns (90.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[0]/C
    SLICE_X75Y192        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[0]/Q
                         net (fo=1, routed)           1.058     1.172    core_inst/sfp_rb_drp_inst/drp_do_reg[0]
    SLICE_X52Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y190        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.138ns  (logic 0.116ns (10.193%)  route 1.022ns (89.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[4]/C
    SLICE_X75Y192        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[4]/Q
                         net (fo=1, routed)           1.022     1.138    core_inst/sfp_rb_drp_inst/drp_do_reg[4]
    SLICE_X52Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y191        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.134ns  (logic 0.116ns (10.229%)  route 1.018ns (89.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y190                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[8]/C
    SLICE_X75Y190        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[8]/Q
                         net (fo=1, routed)           1.018     1.134    core_inst/sfp_rb_drp_inst/drp_do_reg[8]
    SLICE_X52Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y190        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.128ns  (logic 0.114ns (10.106%)  route 1.014ns (89.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[12]/C
    SLICE_X78Y190        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[12]/Q
                         net (fo=1, routed)           1.014     1.128    core_inst/sfp_rb_drp_inst/drp_do_reg[12]
    SLICE_X53Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y190        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  2.933    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.141ns  (logic 0.114ns (9.991%)  route 1.027ns (90.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
    SLICE_X30Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[3]/Q
                         net (fo=4, routed)           1.027     1.141    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[3]
    SLICE_X30Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X30Y176        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.961ns  (logic 0.118ns (12.279%)  route 0.843ns (87.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
    SLICE_X31Y162        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.961    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X31Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X31Y176        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.947ns  (logic 0.114ns (12.038%)  route 0.833ns (87.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y175                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[0]/C
    SLICE_X29Y175        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[0]/Q
                         net (fo=5, routed)           0.833     0.947    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[0]
    SLICE_X30Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X30Y175        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.943ns  (logic 0.116ns (12.301%)  route 0.827ns (87.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y175                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[2]/C
    SLICE_X29Y175        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[2]/Q
                         net (fo=5, routed)           0.827     0.943    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[2]
    SLICE_X30Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X30Y176        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.926ns  (logic 0.114ns (12.311%)  route 0.812ns (87.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y173                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
    SLICE_X29Y173        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.812     0.926    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X30Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X30Y176        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.895ns  (logic 0.116ns (12.961%)  route 0.779ns (87.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
    SLICE_X32Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[15]/Q
                         net (fo=3, routed)           0.779     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[15]
    SLICE_X32Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X32Y175        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.889ns  (logic 0.117ns (13.161%)  route 0.772ns (86.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
    SLICE_X31Y162        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.772     0.889    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X31Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X31Y176        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.888ns  (logic 0.114ns (12.838%)  route 0.774ns (87.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[7]/C
    SLICE_X31Y162        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[7]/Q
                         net (fo=4, routed)           0.774     0.888    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[7]
    SLICE_X31Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X31Y176        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.868ns  (logic 0.115ns (13.249%)  route 0.753ns (86.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y173                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]/C
    SLICE_X31Y173        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]/Q
                         net (fo=2, routed)           0.753     0.868    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]
    SLICE_X31Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X31Y176        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.864ns  (logic 0.114ns (13.194%)  route 0.750ns (86.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y169                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
    SLICE_X31Y169        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[5]/Q
                         net (fo=5, routed)           0.750     0.864    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[5]
    SLICE_X32Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X32Y175        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  3.197    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.622ns  (logic 0.117ns (18.810%)  route 0.505ns (81.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg[3]/C
    SLICE_X43Y157        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.505     0.622    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg__0[3]
    SLICE_X42Y160        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X42Y160        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.841ns  (logic 0.117ns (13.912%)  route 0.724ns (86.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X77Y109        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.724     0.841    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X76Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.799ns  (logic 0.114ns (14.268%)  route 0.685ns (85.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X75Y110        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.685     0.799    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X75Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y109        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.725ns  (logic 0.114ns (15.724%)  route 0.611ns (84.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X76Y110        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.611     0.725    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X76Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y109        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.716ns  (logic 0.114ns (15.922%)  route 0.602ns (84.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.602     0.716    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X76Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y108        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X76Y110        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.539     0.653    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X76Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y109        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.609ns  (logic 0.114ns (18.719%)  route 0.495ns (81.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X77Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.495     0.609    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X76Y106        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y106        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.536ns  (logic 0.114ns (21.269%)  route 0.422ns (78.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X75Y106        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.422     0.536    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg
    SLICE_X75Y106        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y106        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  5.733    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.095%)  route 0.302ns (71.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y158                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg[3]/C
    SLICE_X46Y158        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.302     0.420    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg__0[3]
    SLICE_X45Y159        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X45Y159        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.773ns  (logic 0.117ns (15.136%)  route 0.656ns (84.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X59Y127        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.656     0.773    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X59Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.706ns  (logic 0.114ns (16.147%)  route 0.592ns (83.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X59Y125        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.592     0.706    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X59Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y124        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.626ns  (logic 0.114ns (18.211%)  route 0.512ns (81.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X59Y125        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.512     0.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X59Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y123        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X59Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.479     0.593    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X59Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y128        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.576ns  (logic 0.114ns (19.792%)  route 0.462ns (80.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X59Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.462     0.576    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X59Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y124        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.509ns  (logic 0.114ns (22.397%)  route 0.395ns (77.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X59Y126        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.395     0.509    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X59Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y127        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X63Y135        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.270     0.384    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg
    SLICE_X63Y135        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X63Y135        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  5.885    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.447ns  (logic 0.117ns (26.174%)  route 0.330ns (73.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
    SLICE_X37Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/Q
                         net (fo=1, routed)           0.330     0.447    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg
    SLICE_X37Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X37Y115        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.430ns  (logic 0.117ns (27.209%)  route 0.313ns (72.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg[3]/C
    SLICE_X47Y160        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.313     0.430    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg__0[3]
    SLICE_X47Y161        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y161        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.874ns  (logic 0.114ns (13.043%)  route 0.760ns (86.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X33Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.760     0.874    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X35Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X35Y110        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.852ns  (logic 0.114ns (13.380%)  route 0.738ns (86.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X34Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.738     0.852    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X35Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X35Y109        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.810ns  (logic 0.114ns (14.074%)  route 0.696ns (85.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X33Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.696     0.810    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X35Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X35Y109        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.787ns  (logic 0.115ns (14.612%)  route 0.672ns (85.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X42Y120        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.672     0.787    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X45Y118        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X45Y118        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.720ns  (logic 0.113ns (15.694%)  route 0.607ns (84.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X42Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.607     0.720    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X45Y118        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X45Y118        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.716ns  (logic 0.118ns (16.480%)  route 0.598ns (83.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X34Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.598     0.716    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X34Y111        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X34Y111        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.652ns  (logic 0.114ns (17.485%)  route 0.538ns (82.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X42Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.538     0.652    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X45Y118        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X45Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.648ns  (logic 0.117ns (18.056%)  route 0.531ns (81.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X42Y121        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.531     0.648    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X47Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X47Y120        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  5.618    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.498ns  (logic 0.117ns (23.494%)  route 0.381ns (76.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg[3]/C
    SLICE_X46Y156        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.381     0.498    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg__0[3]
    SLICE_X46Y162        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X46Y162        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.464ns  (logic 0.117ns (25.216%)  route 0.347ns (74.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
    SLICE_X29Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/Q
                         net (fo=1, routed)           0.347     0.464    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg
    SLICE_X29Y143        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X29Y143        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.932ns  (logic 0.117ns (12.554%)  route 0.815ns (87.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X27Y140        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.815     0.932    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X26Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y140        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.883ns  (logic 0.114ns (12.911%)  route 0.769ns (87.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X27Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.769     0.883    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X25Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X25Y140        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.852ns  (logic 0.114ns (13.380%)  route 0.738ns (86.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X40Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.738     0.852    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X40Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X40Y145        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.750ns  (logic 0.114ns (15.200%)  route 0.636ns (84.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y139                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X27Y139        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.636     0.750    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X26Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y139        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.733ns  (logic 0.114ns (15.553%)  route 0.619ns (84.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X40Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.619     0.733    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X40Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X40Y146        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.656ns  (logic 0.114ns (17.378%)  route 0.542ns (82.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X27Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.542     0.656    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X26Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y140        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.820%)  route 0.509ns (81.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X40Y146        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.509     0.627    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X40Y147        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X40Y147        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.477%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X40Y146        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.503     0.617    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X40Y147        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X40Y147        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  5.651    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.244ns (8.828%)  route 2.520ns (91.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 6.153 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.486ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.584     5.277    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]_repN_alias
    SLICE_X87Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.824     6.153    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/C
                         clock pessimism              0.000     6.153    
                         clock uncertainty           -0.035     6.118    
    SLICE_X87Y6          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.035    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.244ns (9.218%)  route 2.403ns (90.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 6.159 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.486ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.467     5.160    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]_repN_alias
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.830     6.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     6.159    
                         clock uncertainty           -0.035     6.124    
    SLICE_X87Y4          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.041    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.244ns (9.414%)  route 2.348ns (90.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 6.183 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.486ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.412     5.105    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]_repN_alias
    SLICE_X90Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.854     6.183    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X90Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.148    
    SLICE_X90Y1          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.064    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.244ns (9.432%)  route 2.343ns (90.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 6.180 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.486ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.407     5.100    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]_repN_alias
    SLICE_X88Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.851     6.180    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.000     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X88Y0          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.062    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.244ns (9.432%)  route 2.343ns (90.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 6.180 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.486ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.407     5.100    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]_repN_alias
    SLICE_X88Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.851     6.180    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                         clock pessimism              0.000     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X88Y0          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.062    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.302ns (11.927%)  route 2.230ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.486ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.630 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.390     3.020    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y51         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.205 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_1/O
                         net (fo=314, routed)         1.840     5.045    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]_repN_1_alias
    SLICE_X87Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.823     6.152    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X87Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/C
                         clock pessimism              0.000     6.152    
                         clock uncertainty           -0.035     6.117    
    SLICE_X87Y55         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.033    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqdone_q_reg
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.302ns (11.927%)  route 2.230ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.486ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.630 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.390     3.020    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y51         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.205 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_1/O
                         net (fo=314, routed)         1.840     5.045    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]_repN_1_alias
    SLICE_X87Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.823     6.152    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X87Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
                         clock pessimism              0.000     6.152    
                         clock uncertainty           -0.035     6.117    
    SLICE_X87Y55         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.033    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.302ns (11.927%)  route 2.230ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.486ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.630 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.390     3.020    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y51         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.205 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_1/O
                         net (fo=314, routed)         1.840     5.045    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]_repN_1_alias
    SLICE_X87Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.823     6.152    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X87Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/C
                         clock pessimism              0.000     6.152    
                         clock uncertainty           -0.035     6.117    
    SLICE_X87Y55         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.035    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.244ns (9.652%)  route 2.284ns (90.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 6.173 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.486ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.348     5.041    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]_repN_alias
    SLICE_X88Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.844     6.173    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.000     6.173    
                         clock uncertainty           -0.035     6.138    
    SLICE_X88Y6          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.055    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.244ns (9.652%)  route 2.284ns (90.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 6.173 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.486ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.348     5.041    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]_repN_alias
    SLICE_X88Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.844     6.173    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     6.173    
                         clock uncertainty           -0.035     6.138    
    SLICE_X88Y6          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.055    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[22]/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_status_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.113ns (34.346%)  route 0.216ns (65.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.328ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.135     1.397    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_status_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.126     1.291    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                         clock pessimism              0.000     1.291    
    SLICE_X96Y62         FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     1.296    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.113ns (33.832%)  route 0.221ns (66.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.328ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.081     1.197    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X96Y62         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.262 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_2/O
                         net (fo=248, routed)         0.140     1.402    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]_repN_2_alias
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.128     1.293    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X96Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
                         clock pessimism              0.000     1.293    
    SLICE_X96Y62         FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     1.298    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.064ns (15.960%)  route 0.337ns (84.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.328ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.117 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.176     1.293    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y51         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.308 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica_1/O
                         net (fo=314, routed)         0.161     1.469    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]_repN_1_alias
    SLICE_X95Y51         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.132     1.297    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X95Y51         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                         clock pessimism              0.000     1.297    
    SLICE_X95Y51         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.302    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.729ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.330ns  (logic 0.613ns (26.309%)  route 1.717ns (73.691%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.775     2.128    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X39Y206        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     2.301 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[36]_i_1/O
                         net (fo=1, routed)           0.029     2.330    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[36]
    SLICE_X39Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y206        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.305ns  (logic 0.625ns (27.115%)  route 1.680ns (72.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.745     2.098    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X39Y204        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     2.283 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[33]_i_1/O
                         net (fo=1, routed)           0.022     2.305    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[33]
    SLICE_X39Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y204        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.255ns  (logic 0.631ns (27.982%)  route 1.624ns (72.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.685     2.038    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X38Y207        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     2.229 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[44]_i_1/O
                         net (fo=1, routed)           0.026     2.255    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[44]
    SLICE_X38Y207        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y207        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.254ns  (logic 0.555ns (24.623%)  route 1.699ns (75.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.759     2.112    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X39Y206        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     2.227 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[35]_i_1/O
                         net (fo=1, routed)           0.027     2.254    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[35]
    SLICE_X39Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y206        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.246ns  (logic 0.630ns (28.050%)  route 1.616ns (71.950%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.680     2.033    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X38Y207        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     2.223 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[45]_i_1/O
                         net (fo=1, routed)           0.023     2.246    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[45]
    SLICE_X38Y207        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y207        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[45]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.164ns  (logic 0.480ns (22.181%)  route 1.684ns (77.819%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.744     2.097    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X37Y208        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     2.137 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[40]_i_1/O
                         net (fo=1, routed)           0.027     2.164    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[40]
    SLICE_X37Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X37Y208        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.125ns  (logic 0.613ns (28.847%)  route 1.512ns (71.153%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.576     1.929    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X37Y206        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     2.102 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[46]_i_1/O
                         net (fo=1, routed)           0.023     2.125    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[46]
    SLICE_X37Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X37Y206        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[46]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.122ns  (logic 0.511ns (24.081%)  route 1.611ns (75.919%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.672     2.025    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X39Y206        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     2.096 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[38]_i_1/O
                         net (fo=1, routed)           0.026     2.122    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[38]
    SLICE_X39Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y206        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.121ns  (logic 0.512ns (24.140%)  route 1.609ns (75.860%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.674     2.027    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X38Y204        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     2.099 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_1/O
                         net (fo=1, routed)           0.022     2.121    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]
    SLICE_X38Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y204        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[47]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.117ns  (logic 0.511ns (24.138%)  route 1.606ns (75.862%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/C
    SLICE_X37Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ns_reg_reg[29]/Q
                         net (fo=4, routed)           0.621     0.735    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[29]_0[29]
    SLICE_X32Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.926 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7/O
                         net (fo=1, routed)           0.292     1.218    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_7_n_0
    SLICE_X32Y200        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     1.353 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.670     2.023    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X39Y206        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     2.094 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[39]_i_1/O
                         net (fo=1, routed)           0.023     2.117    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[39]
    SLICE_X39Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y206        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.117    
  -------------------------------------------------------------------
                         slack                                  1.942    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        7.204ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.855ns  (logic 0.114ns (13.333%)  route 0.741ns (86.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X77Y115        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.741     0.855    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y115        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.774ns  (logic 0.114ns (14.729%)  route 0.660ns (85.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X77Y115        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.660     0.774    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y115        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.753ns  (logic 0.114ns (15.139%)  route 0.639ns (84.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X77Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.639     0.753    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y115        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.733ns  (logic 0.116ns (15.825%)  route 0.617ns (84.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X77Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.617     0.733    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y115        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.730ns  (logic 0.117ns (16.027%)  route 0.613ns (83.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X77Y115        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.613     0.730    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y115        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.709ns  (logic 0.117ns (16.502%)  route 0.592ns (83.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X77Y116        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.592     0.709    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X76Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y116        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_4_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.564ns  (logic 0.118ns (20.922%)  route 0.446ns (79.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_3_reg_reg/C
    SLICE_X100Y191       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_3_reg_reg/Q
                         net (fo=2, routed)           0.446     0.564    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_3_reg
    SLICE_X100Y192       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_4_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y192       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_4_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.709%)  route 0.388ns (77.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/C
    SLICE_X77Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/Q
                         net (fo=2, routed)           0.388     0.502    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg_n_0
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y115        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.117ns (24.736%)  route 0.356ns (75.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[0]/C
    SLICE_X100Y193       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[0]/Q
                         net (fo=2, routed)           0.356     0.473    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg[0]
    SLICE_X100Y194       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y194       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.434ns  (logic 0.117ns (26.959%)  route 0.317ns (73.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y194                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg_reg/C
    SLICE_X98Y194        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg_reg/Q
                         net (fo=2, routed)           0.317     0.434    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg
    SLICE_X98Y195        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y195        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  7.627    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.736ns  (logic 0.114ns (15.489%)  route 0.622ns (84.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X76Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.622     0.736    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X77Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X77Y108        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.722ns  (logic 0.117ns (16.205%)  route 0.605ns (83.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X76Y107        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.605     0.722    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X76Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X76Y107        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.707ns  (logic 0.114ns (16.124%)  route 0.593ns (83.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X77Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.593     0.707    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X77Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X77Y107        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.621ns  (logic 0.114ns (18.357%)  route 0.507ns (81.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X77Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.507     0.621    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X77Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X77Y107        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.478ns  (logic 0.114ns (23.849%)  route 0.364ns (76.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X76Y109        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.364     0.478    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X76Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X76Y108        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.469ns  (logic 0.114ns (24.307%)  route 0.355ns (75.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
    SLICE_X37Y107        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.355     0.469    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync1_reg
    SLICE_X42Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X42Y107        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.384ns  (logic 0.113ns (29.427%)  route 0.271ns (70.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X76Y109        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.271     0.384    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X76Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X76Y108        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  3.676    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.052ns  (logic 0.114ns (10.837%)  route 0.938ns (89.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
    SLICE_X74Y124        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/Q
                         net (fo=5, routed)           0.938     1.052    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[4]
    SLICE_X73Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y119        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.016ns  (logic 0.114ns (11.220%)  route 0.902ns (88.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
    SLICE_X72Y123        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.902     1.016    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X72Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X72Y119        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.992ns  (logic 0.114ns (11.492%)  route 0.878ns (88.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
    SLICE_X76Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.878     0.992    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X75Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y115        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.985ns  (logic 0.114ns (11.574%)  route 0.871ns (88.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
    SLICE_X75Y123        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.871     0.985    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X73Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y119        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.960ns  (logic 0.114ns (11.875%)  route 0.846ns (88.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
    SLICE_X75Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.846     0.960    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X72Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X72Y119        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.653%)  route 0.787ns (87.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
    SLICE_X76Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/Q
                         net (fo=2, routed)           0.787     0.901    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]
    SLICE_X75Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y115        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.892ns  (logic 0.114ns (12.780%)  route 0.778ns (87.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]/C
    SLICE_X76Y122        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]/Q
                         net (fo=2, routed)           0.778     0.892    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]
    SLICE_X75Y117        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y117        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.879ns  (logic 0.114ns (12.969%)  route 0.765ns (87.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
    SLICE_X73Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/Q
                         net (fo=3, routed)           0.765     0.879    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[11]
    SLICE_X73Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y119        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.874ns  (logic 0.113ns (12.929%)  route 0.761ns (87.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[17]/C
    SLICE_X76Y123        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[17]/Q
                         net (fo=2, routed)           0.761     0.874    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[17]
    SLICE_X76Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y116        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.871ns  (logic 0.117ns (13.433%)  route 0.754ns (86.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
    SLICE_X72Y123        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/Q
                         net (fo=4, routed)           0.754     0.871    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[6]
    SLICE_X72Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X72Y119        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  5.394    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.114ns (7.782%)  route 1.351ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.381 - 6.206 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.349ns (routing 0.330ns, distribution 2.019ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.283ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.349     2.746    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X48Y118        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.860 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           1.351     4.211    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X62Y108        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.846     8.381    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X62Y108        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     8.381    
                         clock uncertainty           -0.035     8.346    
    SLICE_X62Y108        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.406    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.049ns (6.577%)  route 0.696ns (93.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.174ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.190ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.097     1.215    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X48Y118        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.264 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.696     1.960    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X62Y108        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.132     1.297    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X62Y108        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     1.297    
    SLICE_X62Y108        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.353    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.640ns  (logic 0.117ns (7.134%)  route 1.523ns (92.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X50Y127        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.523     1.640    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y129        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.362ns  (logic 0.117ns (8.590%)  route 1.245ns (91.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X50Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           1.245     1.362    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y129        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.768%)  route 0.609ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X50Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.609     0.723    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y129        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.686ns  (logic 0.115ns (16.764%)  route 0.571ns (83.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X50Y128        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.571     0.686    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y129        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.633ns  (logic 0.117ns (18.483%)  route 0.516ns (81.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X50Y128        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.516     0.633    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y129        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.589ns  (logic 0.118ns (20.034%)  route 0.471ns (79.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X50Y127        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.471     0.589    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y129        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.591ns  (logic 0.114ns (19.289%)  route 0.477ns (80.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/C
    SLICE_X50Y124        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/Q
                         net (fo=2, routed)           0.477     0.591    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg_n_0
    SLICE_X50Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y125        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.476ns  (logic 0.117ns (24.580%)  route 0.359ns (75.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[0]/C
    SLICE_X100Y203       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[0]/Q
                         net (fo=2, routed)           0.359     0.476    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg_n_0_[0]
    SLICE_X100Y204       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y204       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.117ns (24.736%)  route 0.356ns (75.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y195                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg/C
    SLICE_X100Y195       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg/Q
                         net (fo=2, routed)           0.356     0.473    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg_n_0
    SLICE_X100Y196       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y196       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.117ns (24.736%)  route 0.356ns (75.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y201                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[1]/C
    SLICE_X100Y201       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[1]/Q
                         net (fo=2, routed)           0.356     0.473    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg_n_0_[1]
    SLICE_X100Y202       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y202       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.588    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.218ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.491%)  route 0.731ns (86.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X61Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.731     0.845    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X59Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y123        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.702%)  route 0.718ns (86.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X60Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.718     0.832    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X59Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y124        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.783ns  (logic 0.114ns (14.559%)  route 0.669ns (85.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X61Y135        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.669     0.783    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X59Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y124        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.727ns  (logic 0.117ns (16.094%)  route 0.610ns (83.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X60Y134        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.610     0.727    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X59Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y128        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.695ns  (logic 0.114ns (16.403%)  route 0.581ns (83.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X60Y134        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.581     0.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X59Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y126        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.681ns  (logic 0.114ns (16.740%)  route 0.567ns (83.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X60Y134        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.567     0.681    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X59Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y126        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.330ns  (logic 0.114ns (34.545%)  route 0.216ns (65.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
    SLICE_X50Y122        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.216     0.330    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync1_reg
    SLICE_X51Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  3.733    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.965ns  (logic 0.117ns (12.124%)  route 0.848ns (87.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
    SLICE_X75Y130        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/Q
                         net (fo=3, routed)           0.848     0.965    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[9]
    SLICE_X75Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y130        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.925ns  (logic 0.114ns (12.324%)  route 0.811ns (87.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
    SLICE_X76Y128        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.811     0.925    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X72Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X72Y127        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.888ns  (logic 0.114ns (12.838%)  route 0.774ns (87.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
    SLICE_X76Y129        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/Q
                         net (fo=2, routed)           0.774     0.888    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]
    SLICE_X75Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y127        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.867ns  (logic 0.114ns (13.149%)  route 0.753ns (86.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
    SLICE_X73Y128        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.753     0.867    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y128        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.264    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.866ns  (logic 0.114ns (13.164%)  route 0.752ns (86.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
    SLICE_X75Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/Q
                         net (fo=5, routed)           0.752     0.866    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[4]
    SLICE_X75Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y128        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.831ns  (logic 0.115ns (13.839%)  route 0.716ns (86.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
    SLICE_X76Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/Q
                         net (fo=2, routed)           0.716     0.831    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]
    SLICE_X75Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y126        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.806ns  (logic 0.114ns (14.144%)  route 0.692ns (85.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
    SLICE_X72Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/Q
                         net (fo=1, routed)           0.692     0.806    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[5]
    SLICE_X72Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X72Y127        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.264    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.810ns  (logic 0.114ns (14.074%)  route 0.696ns (85.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
    SLICE_X73Y128        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/Q
                         net (fo=5, routed)           0.696     0.810    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[2]
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y128        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.796ns  (logic 0.114ns (14.322%)  route 0.682ns (85.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
    SLICE_X76Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[12]/Q
                         net (fo=2, routed)           0.682     0.796    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[12]
    SLICE_X73Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X73Y126        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.793ns  (logic 0.114ns (14.376%)  route 0.679ns (85.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
    SLICE_X75Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.679     0.793    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X75Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y128        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  5.473    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.114ns (13.164%)  route 0.752ns (86.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 8.457 - 6.206 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 0.326ns, distribution 1.913ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.278ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.239     2.636    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X31Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.750 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.752     3.502    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X40Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.922     8.457    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X40Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     8.457    
                         clock uncertainty           -0.035     8.422    
    SLICE_X40Y147        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.482    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.049ns (12.250%)  route 0.351ns (87.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.052ns (routing 0.171ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.184ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.052     1.170    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X31Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.219 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.351     1.570    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X40Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.170     1.335    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X40Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     1.335    
    SLICE_X40Y147        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.391    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        7.321ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.739ns  (logic 0.115ns (15.562%)  route 0.624ns (84.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X11Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.624     0.739    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X11Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y122        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.711ns  (logic 0.117ns (16.456%)  route 0.594ns (83.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X11Y122        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.594     0.711    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X11Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y123        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.710ns  (logic 0.117ns (16.479%)  route 0.593ns (83.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X13Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.593     0.710    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y122        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.709ns  (logic 0.117ns (16.502%)  route 0.592ns (83.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X13Y122        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.592     0.709    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y122        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.693ns  (logic 0.118ns (17.027%)  route 0.575ns (82.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X13Y122        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.575     0.693    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y122        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.571ns  (logic 0.115ns (20.140%)  route 0.456ns (79.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X12Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.456     0.571    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X12Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y123        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y186                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[2]/C
    SLICE_X100Y186       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[2]/Q
                         net (fo=2, routed)           0.353     0.470    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg[2]
    SLICE_X100Y187       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y187       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y188                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[3]/C
    SLICE_X100Y188       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[3]/Q
                         net (fo=2, routed)           0.353     0.470    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg[3]
    SLICE_X100Y189       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y189       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.433ns  (logic 0.117ns (27.021%)  route 0.316ns (72.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y188                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg_reg/C
    SLICE_X98Y188        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg_reg/Q
                         net (fo=2, routed)           0.316     0.433    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg
    SLICE_X98Y189        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y189        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.430ns  (logic 0.117ns (27.209%)  route 0.313ns (72.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y187                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_drp_reg_reg/C
    SLICE_X99Y187        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_drp_reg_reg/Q
                         net (fo=2, routed)           0.313     0.430    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_drp_reg
    SLICE_X99Y188        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X99Y188        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txinhibit_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  7.631    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.924ns  (logic 0.114ns (12.338%)  route 0.810ns (87.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
    SLICE_X44Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.810     0.924    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y120        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.919ns  (logic 0.114ns (12.405%)  route 0.805ns (87.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X34Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.805     0.919    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X35Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y109        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.824ns  (logic 0.114ns (13.835%)  route 0.710ns (86.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
    SLICE_X44Y120        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.710     0.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y120        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.809ns  (logic 0.115ns (14.215%)  route 0.694ns (85.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X34Y109        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.694     0.809    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X35Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y109        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.766ns  (logic 0.114ns (14.883%)  route 0.652ns (85.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X34Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.652     0.766    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X34Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X34Y110        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.767ns  (logic 0.118ns (15.385%)  route 0.649ns (84.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X34Y109        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.649     0.767    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X34Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X34Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.758ns  (logic 0.114ns (15.040%)  route 0.644ns (84.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.644     0.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y120        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.610ns  (logic 0.114ns (18.689%)  route 0.496ns (81.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X44Y119        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.496     0.610    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y120        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X34Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.486     0.600    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X34Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X34Y110        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X44Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.428     0.542    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y120        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  3.517    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.956ns  (logic 0.117ns (12.238%)  route 0.839ns (87.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
    SLICE_X27Y129        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.839     0.956    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X26Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y124        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.941ns  (logic 0.113ns (12.009%)  route 0.828ns (87.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
    SLICE_X29Y125        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/Q
                         net (fo=3, routed)           0.828     0.941    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[9]
    SLICE_X29Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X29Y124        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.926ns  (logic 0.114ns (12.311%)  route 0.812ns (87.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
    SLICE_X27Y127        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.812     0.926    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y125        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.264    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.894ns  (logic 0.113ns (12.640%)  route 0.781ns (87.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
    SLICE_X27Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/Q
                         net (fo=2, routed)           0.781     0.894    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y125        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.890ns  (logic 0.114ns (12.809%)  route 0.776ns (87.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/C
    SLICE_X27Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/Q
                         net (fo=2, routed)           0.776     0.890    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y125        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.864ns  (logic 0.113ns (13.079%)  route 0.751ns (86.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
    SLICE_X30Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/Q
                         net (fo=1, routed)           0.751     0.864    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[7]
    SLICE_X31Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X31Y128        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.862ns  (logic 0.117ns (13.573%)  route 0.745ns (86.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
    SLICE_X30Y125        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.745     0.862    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X30Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X30Y125        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.863ns  (logic 0.114ns (13.210%)  route 0.749ns (86.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
    SLICE_X30Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           0.749     0.863    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X29Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X29Y125        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.854ns  (logic 0.114ns (13.349%)  route 0.740ns (86.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
    SLICE_X27Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[20]/Q
                         net (fo=2, routed)           0.740     0.854    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[20]
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X26Y125        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.835ns  (logic 0.114ns (13.653%)  route 0.721ns (86.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
    SLICE_X31Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/Q
                         net (fo=3, routed)           0.721     0.835    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[15]
    SLICE_X31Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X31Y125        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  5.431    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.114ns (7.966%)  route 1.317ns (92.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 8.666 - 6.206 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.316ns, distribution 2.055ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.295ns, distribution 1.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.371     2.768    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X40Y98         FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.882 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           1.317     4.199    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X36Y114        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.131     8.666    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X36Y114        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     8.666    
                         clock uncertainty           -0.035     8.631    
    SLICE_X36Y114        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.691    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  4.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.049ns (7.040%)  route 0.647ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.113ns (routing 0.163ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.203ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.113     1.231    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X40Y98         FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.280 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           0.647     1.927    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X36Y114        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.327     1.492    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X36Y114        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     1.492    
    SLICE_X36Y114        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.548    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        7.231ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.828ns  (logic 0.113ns (13.647%)  route 0.715ns (86.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X18Y131        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.715     0.828    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y131        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.824ns  (logic 0.115ns (13.956%)  route 0.709ns (86.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X18Y131        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.709     0.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y131        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.769ns  (logic 0.118ns (15.345%)  route 0.651ns (84.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X18Y131        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.651     0.769    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y131        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.745ns  (logic 0.114ns (15.302%)  route 0.631ns (84.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X18Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.631     0.745    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y131        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.729ns  (logic 0.117ns (16.049%)  route 0.612ns (83.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X19Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.612     0.729    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X19Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y131        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.699ns  (logic 0.117ns (16.738%)  route 0.582ns (83.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X18Y131        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.582     0.699    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y131        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.650ns  (logic 0.117ns (18.000%)  route 0.533ns (82.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_drp_reg_reg/C
    SLICE_X99Y195        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_drp_reg_reg/Q
                         net (fo=2, routed)           0.533     0.650    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_drp_reg_reg_n_0
    SLICE_X99Y196        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X99Y196        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbsforceerr_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.541ns  (logic 0.115ns (21.257%)  route 0.426ns (78.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg/C
    SLICE_X22Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg/Q
                         net (fo=2, routed)           0.426     0.541    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg_n_0
    SLICE_X22Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y130        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.117ns (24.736%)  route 0.356ns (75.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y199                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg/C
    SLICE_X100Y199       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg/Q
                         net (fo=2, routed)           0.356     0.473    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg_n_0
    SLICE_X100Y200       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y200       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.457ns  (logic 0.117ns (25.602%)  route 0.340ns (74.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y200                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[1]/C
    SLICE_X98Y200        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[1]/Q
                         net (fo=2, routed)           0.340     0.457    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg_n_0_[1]
    SLICE_X98Y201        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y201        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  7.604    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.302ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.758ns  (logic 0.114ns (15.040%)  route 0.644ns (84.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X27Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.644     0.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X26Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y139        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.744ns  (logic 0.114ns (15.323%)  route 0.630ns (84.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
    SLICE_X50Y122        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.630     0.744    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg
    SLICE_X47Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.682ns  (logic 0.114ns (16.716%)  route 0.568ns (83.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X41Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.568     0.682    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y144        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.655ns  (logic 0.114ns (17.405%)  route 0.541ns (82.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
    SLICE_X41Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.541     0.655    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y144        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.653ns  (logic 0.117ns (17.917%)  route 0.536ns (82.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X27Y140        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.536     0.653    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X25Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y140        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.629ns  (logic 0.114ns (18.124%)  route 0.515ns (81.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X41Y146        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.515     0.629    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y144        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.627ns  (logic 0.114ns (18.182%)  route 0.513ns (81.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X27Y138        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.513     0.627    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X26Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y139        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X27Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.501     0.615    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X26Y141        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y141        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.614ns  (logic 0.114ns (18.567%)  route 0.500ns (81.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X41Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.500     0.614    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X41Y144        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.597ns  (logic 0.113ns (18.928%)  route 0.484ns (81.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X27Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.484     0.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X26Y141        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y141        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  3.463    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.230ns  (logic 0.117ns (9.512%)  route 1.113ns (90.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[10]/C
    SLICE_X31Y137        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[10]/Q
                         net (fo=3, routed)           1.113     1.230    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[10]
    SLICE_X32Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X32Y137        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.005ns  (logic 0.117ns (11.642%)  route 0.888ns (88.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
    SLICE_X31Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/Q
                         net (fo=4, routed)           0.888     1.005    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[3]
    SLICE_X33Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X33Y137        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.976ns  (logic 0.115ns (11.783%)  route 0.861ns (88.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
    SLICE_X29Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.861     0.976    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[13]
    SLICE_X29Y138        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X29Y138        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.973ns  (logic 0.114ns (11.716%)  route 0.859ns (88.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
    SLICE_X31Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/Q
                         net (fo=4, routed)           0.859     0.973    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[6]
    SLICE_X31Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X31Y137        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.912ns  (logic 0.114ns (12.500%)  route 0.798ns (87.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
    SLICE_X26Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/Q
                         net (fo=2, routed)           0.798     0.912    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]
    SLICE_X27Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X27Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.795%)  route 0.777ns (87.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
    SLICE_X28Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[5]/Q
                         net (fo=1, routed)           0.777     0.891    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[5]
    SLICE_X29Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X29Y137        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.865ns  (logic 0.113ns (13.064%)  route 0.752ns (86.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
    SLICE_X26Y134        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/Q
                         net (fo=2, routed)           0.752     0.865    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]
    SLICE_X27Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X27Y134        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.850ns  (logic 0.115ns (13.529%)  route 0.735ns (86.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
    SLICE_X28Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.735     0.850    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X30Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X30Y137        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.839ns  (logic 0.114ns (13.588%)  route 0.725ns (86.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/C
    SLICE_X26Y134        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/Q
                         net (fo=2, routed)           0.725     0.839    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]
    SLICE_X27Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X27Y134        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.822ns  (logic 0.115ns (13.990%)  route 0.707ns (86.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y139                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/C
    SLICE_X30Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/Q
                         net (fo=3, routed)           0.707     0.822    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[12]
    SLICE_X30Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X30Y139        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.444    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.114ns (10.233%)  route 1.000ns (89.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 8.524 - 6.206 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.311ns, distribution 1.847ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.292ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.158     2.555    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X43Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.669 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           1.000     3.669    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.989     8.524    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     8.524    
                         clock uncertainty           -0.035     8.489    
    SLICE_X28Y143        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.549    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  4.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.049ns (8.861%)  route 0.504ns (91.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.158ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.200ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.991     1.109    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X43Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.158 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           0.504     1.662    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.239     1.404    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     1.404    
    SLICE_X28Y143        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.460    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.114ns (12.527%)  route 0.796ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     3.670    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.400    12.697    
                         clock uncertainty           -0.035    12.662    
    SLICE_X97Y50         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.580    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.114ns (12.527%)  route 0.796ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     3.670    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.400    12.697    
                         clock uncertainty           -0.035    12.662    
    SLICE_X97Y50         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.580    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.114ns (12.527%)  route 0.796ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     3.670    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.400    12.697    
                         clock uncertainty           -0.035    12.662    
    SLICE_X97Y50         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.580    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.114ns (12.527%)  route 0.796ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     3.670    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.400    12.697    
                         clock uncertainty           -0.035    12.662    
    SLICE_X97Y50         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.580    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.114ns (13.412%)  route 0.736ns (86.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.639ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.736     3.610    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.803    12.306    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.332    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X98Y50         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.520    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.114ns (13.412%)  route 0.736ns (86.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.639ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.736     3.610    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.803    12.306    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.332    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X98Y50         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.520    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.114ns (13.412%)  route 0.736ns (86.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.639ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.736     3.610    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.803    12.306    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.332    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X98Y50         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.520    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.114ns (13.380%)  route 0.738ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.639ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.738     3.612    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y50         FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.807    12.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.331    12.642    
                         clock uncertainty           -0.035    12.606    
    SLICE_X99Y50         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    12.524    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.114ns (13.380%)  route 0.738ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.639ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.738     3.612    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.807    12.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.331    12.642    
                         clock uncertainty           -0.035    12.606    
    SLICE_X99Y50         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.524    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.114ns (13.380%)  route 0.738ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.706ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.639ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.035     2.760    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.738     3.612    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y50         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.807    12.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y50         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.331    12.642    
                         clock uncertainty           -0.035    12.606    
    SLICE_X99Y50         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.524    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  8.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.211     1.432    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y55         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.225     1.255    
    SLICE_X99Y55         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.211     1.432    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y55         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.225     1.255    
    SLICE_X99Y55         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.211     1.432    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y55         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y55         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.225     1.255    
    SLICE_X99Y55         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.249     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y55        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.225     1.255    
    SLICE_X100Y55        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.249     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y55        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.225     1.255    
    SLICE_X100Y55        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.249     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y55        FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.225     1.255    
    SLICE_X100Y55        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.249     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y55        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.225     1.255    
    SLICE_X100Y55        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.049ns (16.443%)  route 0.249ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.406ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.249     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y55        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.097     1.480    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y55        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.225     1.255    
    SLICE_X100Y55        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.260    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.388%)  route 0.317ns (86.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.406ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.317     1.538    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y51         FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.104     1.487    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y51         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.225     1.262    
    SLICE_X99Y51         FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.388%)  route 0.317ns (86.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.406ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y54         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.317     1.538    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y51         FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.104     1.487    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y51         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.225     1.262    
    SLICE_X99Y51         FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.200ns (7.628%)  route 2.422ns (92.372%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 6.141 - 4.000 ) 
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.527ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.478ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.985     2.382    pcie_user_clk
    SLICE_X49Y31         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.499 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.529     3.028    Q_replN
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.111 f  pcie_user_reset_bufg_inst/O
                         net (fo=6487, routed)        1.893     5.004    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X50Y122        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.812     6.141    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X50Y122        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.117     6.258    
                         clock uncertainty           -0.035     6.223    
    SLICE_X50Y122        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     6.141    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.200ns (7.737%)  route 2.385ns (92.263%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 6.373 - 4.000 ) 
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.527ns, distribution 1.458ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.478ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.985     2.382    pcie_user_clk
    SLICE_X49Y31         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.499 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.529     3.028    Q_replN
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.111 f  pcie_user_reset_bufg_inst/O
                         net (fo=6487, routed)        1.856     4.967    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X37Y107        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.044     6.373    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X37Y107        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.117     6.490    
                         clock uncertainty           -0.035     6.455    
    SLICE_X37Y107        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.373    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.373    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.244ns (11.031%)  route 1.968ns (88.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 6.153 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.478ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.032     4.725    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]_repN_alias
    SLICE_X87Y19         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.824     6.153    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y19         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.117     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X87Y19         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.153    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.153    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.244ns (11.081%)  route 1.958ns (88.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 6.151 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.527ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.478ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.116     2.513    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.626 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=9, routed)           0.936     3.562    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.693 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         1.022     4.715    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]_repN_alias
    SLICE_X87Y19         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.822     6.151    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y19         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.117     6.268    
                         clock uncertainty           -0.035     6.233    
    SLICE_X87Y19         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.151    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.116ns (28.642%)  route 0.289ns (71.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 6.198 - 4.000 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.527ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.478ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.111     2.508    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.624 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.289     2.913    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X96Y60         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.869     6.198    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism              0.268     6.466    
                         clock uncertainty           -0.035     6.431    
    SLICE_X96Y60         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     6.349    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.116ns (28.642%)  route 0.289ns (71.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 6.198 - 4.000 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.527ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.478ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.111     2.508    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.624 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.289     2.913    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X96Y60         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.869     6.198    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism              0.268     6.466    
                         clock uncertainty           -0.035     6.431    
    SLICE_X96Y60         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     6.349    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  3.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      0.949ns (routing 0.277ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.317ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.949     1.067    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.115 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.132     1.247    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X96Y60         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.125     1.290    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.193     1.097    
    SLICE_X96Y60         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.102    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      0.949ns (routing 0.277ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.317ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.949     1.067    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.115 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.132     1.247    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X96Y60         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.125     1.290    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.193     1.097    
    SLICE_X96Y60         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.102    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.075ns (6.990%)  route 0.998ns (93.010%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.902ns (routing 0.277ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.317ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.902     1.020    pcie_user_clk
    SLICE_X49Y31         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.068 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.207     1.275    Q_replN
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.302 f  pcie_user_reset_bufg_inst/O
                         net (fo=6487, routed)        0.791     2.093    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X37Y107        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.237     1.402    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X37Y107        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.087     1.315    
    SLICE_X37Y107        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.320    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.063ns (6.455%)  route 0.913ns (93.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.317ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.410     1.526    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.541 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         0.503     2.044    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]_repN_alias
    SLICE_X87Y19         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.101     1.266    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y19         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism             -0.087     1.179    
    SLICE_X87Y19         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.184    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.063ns (6.422%)  route 0.918ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.950ns (routing 0.277ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.317ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.950     1.068    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y60         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.116 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=9, routed)           0.410     1.526    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X93Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.541 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica/O
                         net (fo=415, routed)         0.508     2.049    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]_repN_alias
    SLICE_X87Y19         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.103     1.268    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X87Y19         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism             -0.087     1.181    
    SLICE_X87Y19         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.186    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.075ns (6.906%)  route 1.011ns (93.094%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.902ns (routing 0.277ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.317ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       0.902     1.020    pcie_user_clk
    SLICE_X49Y31         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.068 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.207     1.275    Q_replN
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.302 f  pcie_user_reset_bufg_inst/O
                         net (fo=6487, routed)        0.804     2.106    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X50Y122        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.097     1.262    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X50Y122        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.087     1.175    
    SLICE_X50Y122        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.180    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.926    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_rx_clk_int
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.116ns (2.326%)  route 4.871ns (97.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 8.775 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.283ns, distribution 1.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.871     7.287    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X22Y128        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.240     8.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X22Y128        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/C
                         clock pessimism              0.182     8.957    
                         clock uncertainty           -0.035     8.922    
    SLICE_X22Y128        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.840    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.116ns (2.529%)  route 4.470ns (97.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns = ( 8.674 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.283ns, distribution 1.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.470     6.886    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X24Y82         FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.139     8.674    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X24Y82         FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/C
                         clock pessimism              0.116     8.790    
                         clock uncertainty           -0.035     8.755    
    SLICE_X24Y82         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.673    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.116ns (2.957%)  route 3.807ns (97.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 8.647 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.283ns, distribution 1.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.807     6.223    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X40Y98         FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.112     8.647    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X40Y98         FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                         clock pessimism              0.116     8.763    
                         clock uncertainty           -0.035     8.728    
    SLICE_X40Y98         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.646    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.116ns (3.818%)  route 2.922ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 8.238 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.283ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.922     5.338    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X83Y83         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.703     8.238    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X83Y83         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/C
                         clock pessimism              0.116     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X83Y83         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.116ns (3.895%)  route 2.862ns (96.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 8.236 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.283ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.862     5.278    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X82Y84         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.701     8.236    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X82Y84         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/C
                         clock pessimism              0.116     8.352    
                         clock uncertainty           -0.035     8.317    
    SLICE_X82Y84         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.235    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.116ns (3.931%)  route 2.835ns (96.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.228 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.283ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.835     5.251    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X86Y85         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.693     8.228    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X86Y85         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/C
                         clock pessimism              0.116     8.344    
                         clock uncertainty           -0.035     8.309    
    SLICE_X86Y85         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.227    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.116ns (4.001%)  route 2.783ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.231 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.283ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.783     5.199    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X81Y88         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.696     8.231    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X81Y88         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism              0.116     8.347    
                         clock uncertainty           -0.035     8.312    
    SLICE_X81Y88         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.230    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.116ns (3.996%)  route 2.787ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.239 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.283ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.787     5.203    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X83Y86         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.704     8.239    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X83Y86         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism              0.116     8.355    
                         clock uncertainty           -0.035     8.320    
    SLICE_X83Y86         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.238    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.116ns (3.943%)  route 2.826ns (96.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 8.381 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.283ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.826     5.242    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X62Y108        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.846     8.381    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X62Y108        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.116     8.497    
                         clock uncertainty           -0.035     8.462    
    SLICE_X62Y108        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.380    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.116ns (4.217%)  route 2.635ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.232 - 6.206 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.316ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.283ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.416 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.635     5.051    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X82Y87         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.697     8.232    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X82Y87         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/C
                         clock pessimism              0.116     8.348    
                         clock uncertainty           -0.035     8.313    
    SLICE_X82Y87         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.231    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.048ns (6.324%)  route 0.711ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.190ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.711     1.702    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0
    SLICE_X88Y128        FDCE                                         f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.994     1.159    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg_reg[3]_0
    SLICE_X88Y128        FDCE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/C
                         clock pessimism             -0.138     1.021    
    SLICE_X88Y128        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.026    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.048ns (4.647%)  route 0.985ns (95.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.190ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.985     1.976    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/sfp_1_rx_rst_int
    SLICE_X75Y106        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.076     1.241    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X75Y106        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.083     1.158    
    SLICE_X75Y106        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.163    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.048ns (4.516%)  route 1.015ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.190ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.015     2.006    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X73Y106        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.091     1.256    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X73Y106        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/C
                         clock pessimism             -0.083     1.173    
    SLICE_X73Y106        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.178    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.048ns (3.642%)  route 1.270ns (96.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.190ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.270     2.261    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X78Y91         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.022     1.187    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X78Y91         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/C
                         clock pessimism             -0.083     1.104    
    SLICE_X78Y91         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.048ns (3.550%)  route 1.304ns (96.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.190ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.304     2.295    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X82Y87         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.017     1.182    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X82Y87         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/C
                         clock pessimism             -0.083     1.099    
    SLICE_X82Y87         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.104    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.048ns (3.550%)  route 1.304ns (96.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.190ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.304     2.295    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X82Y87         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.017     1.182    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X82Y87         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/C
                         clock pessimism             -0.083     1.099    
    SLICE_X82Y87         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.104    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.048ns (3.270%)  route 1.420ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.190ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.420     2.411    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X62Y108        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.132     1.297    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X62Y108        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism             -0.083     1.214    
    SLICE_X62Y108        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.219    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.048ns (3.371%)  route 1.376ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.190ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.376     2.367    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X83Y86         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.024     1.189    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X83Y86         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism             -0.083     1.106    
    SLICE_X83Y86         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.111    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.048ns (3.366%)  route 1.378ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.190ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.378     2.369    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X81Y88         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.016     1.181    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X81Y88         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism             -0.083     1.098    
    SLICE_X81Y88         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.048ns (3.288%)  route 1.412ns (96.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.825ns (routing 0.163ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.190ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.825     0.943    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X96Y154        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.991 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.412     2.403    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X82Y84         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.022     1.187    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X82Y84         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/C
                         clock pessimism             -0.083     1.104    
    SLICE_X82Y84         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_tx_clk_int
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.115ns (3.372%)  route 3.295ns (96.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 8.685 - 6.206 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.330ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.295ns, distribution 1.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     2.519    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.634 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         3.295     5.929    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X24Y67         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.150     8.685    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X24Y67         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism              0.118     8.803    
                         clock uncertainty           -0.035     8.768    
    SLICE_X24Y67         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.686    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.115ns (3.375%)  route 3.292ns (96.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 8.685 - 6.206 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.330ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.295ns, distribution 1.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     2.519    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.634 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         3.292     5.926    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X25Y67         FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.150     8.685    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X25Y67         FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism              0.118     8.803    
                         clock uncertainty           -0.035     8.768    
    SLICE_X25Y67         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.686    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.115ns (5.648%)  route 1.921ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 8.666 - 6.206 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.330ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.295ns, distribution 1.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     2.519    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.634 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.921     4.555    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X36Y114        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.131     8.666    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X36Y114        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.118     8.784    
                         clock uncertainty           -0.035     8.749    
    SLICE_X36Y114        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.667    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.115ns (5.928%)  route 1.825ns (94.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 8.660 - 6.206 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.330ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.125ns (routing 0.295ns, distribution 1.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     2.519    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.634 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.825     4.459    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X36Y118        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.125     8.660    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X36Y118        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism              0.118     8.778    
                         clock uncertainty           -0.035     8.743    
    SLICE_X36Y118        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.661    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.115ns (6.773%)  route 1.583ns (93.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 8.622 - 6.206 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.330ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.295ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     2.519    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.634 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.583     4.217    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X48Y118        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.087     8.622    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X48Y118        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism              0.118     8.740    
                         clock uncertainty           -0.035     8.705    
    SLICE_X48Y118        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.623    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.115ns (6.961%)  route 1.537ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 8.659 - 6.206 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.330ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.295ns, distribution 1.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.122     2.519    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.634 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.537     4.171    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_1_tx_rst_int
    SLICE_X44Y118        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.124     8.659    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X44Y118        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.118     8.777    
                         clock uncertainty           -0.035     8.742    
    SLICE_X44Y118        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.660    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  4.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.049ns (6.140%)  route 0.749ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.966ns (routing 0.174ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.203ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.966     1.084    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.133 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.749     1.882    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_1_tx_rst_int
    SLICE_X44Y118        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.322     1.487    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X44Y118        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.085     1.402    
    SLICE_X44Y118        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.407    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.049ns (5.904%)  route 0.781ns (94.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.966ns (routing 0.174ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.203ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.966     1.084    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.133 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.781     1.914    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X48Y118        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.285     1.450    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X48Y118        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism             -0.085     1.365    
    SLICE_X48Y118        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.370    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.049ns (5.218%)  route 0.890ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.966ns (routing 0.174ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.203ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.966     1.084    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.133 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.890     2.023    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X36Y118        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.320     1.485    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X36Y118        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism             -0.085     1.400    
    SLICE_X36Y118        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.405    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.049ns (4.965%)  route 0.938ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.966ns (routing 0.174ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.203ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.966     1.084    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.133 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.938     2.071    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X36Y114        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.327     1.492    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X36Y114        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism             -0.085     1.407    
    SLICE_X36Y114        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.412    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.049ns (2.910%)  route 1.635ns (97.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.966ns (routing 0.174ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.203ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.966     1.084    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.133 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.635     2.768    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X24Y67         FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.344     1.509    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X24Y67         FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism             -0.085     1.424    
    SLICE_X24Y67         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.429    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.049ns (2.911%)  route 1.634ns (97.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.966ns (routing 0.174ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.203ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.966     1.084    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X50Y130        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.133 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.634     2.767    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X25Y67         FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.342     1.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X25Y67         FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism             -0.085     1.422    
    SLICE_X25Y67         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.427    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  1.340    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_2_rx_clk_int
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.116ns (2.469%)  route 4.582ns (97.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.506 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.278ns, distribution 1.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.582     6.829    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X25Y125        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.971     8.506    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X25Y125        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/C
                         clock pessimism              0.101     8.607    
                         clock uncertainty           -0.035     8.572    
    SLICE_X25Y125        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.490    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.116ns (2.535%)  route 4.460ns (97.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 8.565 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.278ns, distribution 1.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.460     6.707    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X22Y126        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.030     8.565    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X22Y126        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/C
                         clock pessimism              0.101     8.666    
                         clock uncertainty           -0.035     8.631    
    SLICE_X22Y126        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.549    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.116ns (2.847%)  route 3.959ns (97.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 8.454 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.278ns, distribution 1.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.959     6.206    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X43Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.919     8.454    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X43Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                         clock pessimism              0.101     8.555    
                         clock uncertainty           -0.035     8.520    
    SLICE_X43Y143        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.438    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.116ns (2.983%)  route 3.773ns (97.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 8.457 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.278ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.773     6.020    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X40Y147        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.922     8.457    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X40Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.101     8.558    
                         clock uncertainty           -0.035     8.523    
    SLICE_X40Y147        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.441    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.116ns (3.282%)  route 3.418ns (96.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.223 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.278ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.418     5.665    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y142        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.688     8.223    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y142        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/C
                         clock pessimism              0.101     8.324    
                         clock uncertainty           -0.035     8.289    
    SLICE_X50Y142        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.207    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.116ns (3.308%)  route 3.391ns (96.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 8.203 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.278ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.391     5.638    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/sfp_2_rx_rst_int
    SLICE_X63Y135        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.668     8.203    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X63Y135        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.101     8.304    
                         clock uncertainty           -0.035     8.269    
    SLICE_X63Y135        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.187    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.116ns (3.347%)  route 3.350ns (96.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.230 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.278ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.350     5.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y141        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.695     8.230    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y141        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism              0.101     8.331    
                         clock uncertainty           -0.035     8.296    
    SLICE_X50Y141        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.214    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.116ns (3.418%)  route 3.278ns (96.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.225 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.278ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.278     5.525    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X49Y133        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.690     8.225    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X49Y133        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/C
                         clock pessimism              0.101     8.326    
                         clock uncertainty           -0.035     8.291    
    SLICE_X49Y133        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.209    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.116ns (3.235%)  route 3.470ns (96.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 8.426 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.278ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.470     5.717    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X47Y147        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.891     8.426    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X47Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/C
                         clock pessimism              0.101     8.527    
                         clock uncertainty           -0.035     8.492    
    SLICE_X47Y147        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.410    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.116ns (3.697%)  route 3.022ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.232 - 6.206 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.311ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.278ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.734     2.131    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.247 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.022     5.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y139        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.697     8.232    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y139        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism              0.101     8.333    
                         clock uncertainty           -0.035     8.298    
    SLICE_X50Y139        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.216    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  2.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.048ns (5.985%)  route 0.754ns (94.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.184ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.754     1.653    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0
    SLICE_X73Y154        FDCE                                         f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.959     1.124    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg_reg[3]_0
    SLICE_X73Y154        FDCE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/C
                         clock pessimism             -0.073     1.051    
    SLICE_X73Y154        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.056    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.048ns (3.320%)  route 1.398ns (96.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.184ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.398     2.297    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y144        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.026     1.191    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y144        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/C
                         clock pessimism             -0.073     1.118    
    SLICE_X50Y144        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.123    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.048ns (3.322%)  route 1.397ns (96.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.184ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.397     2.296    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X51Y144        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.024     1.189    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X51Y144        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/C
                         clock pessimism             -0.073     1.116    
    SLICE_X51Y144        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.121    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.048ns (3.263%)  route 1.423ns (96.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.184ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.423     2.322    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X53Y142        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.036     1.201    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X53Y142        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/C
                         clock pessimism             -0.073     1.128    
    SLICE_X53Y142        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.133    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.048ns (3.168%)  route 1.467ns (96.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.184ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.467     2.366    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X51Y148        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.010     1.175    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X51Y148        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/C
                         clock pessimism             -0.073     1.102    
    SLICE_X51Y148        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.107    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.048ns (3.057%)  route 1.522ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.184ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.522     2.421    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y139        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.040     1.205    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y139        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism             -0.073     1.132    
    SLICE_X50Y139        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.137    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.048ns (2.668%)  route 1.751ns (97.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.184ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.751     2.650    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X47Y147        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.145     1.310    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X47Y147        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/C
                         clock pessimism             -0.073     1.237    
    SLICE_X47Y147        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.242    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.048ns (2.820%)  route 1.654ns (97.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.184ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.654     2.553    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X49Y133        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.027     1.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X49Y133        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/C
                         clock pessimism             -0.073     1.119    
    SLICE_X49Y133        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.124    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.048ns (2.783%)  route 1.677ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.184ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.677     2.576    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y141        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.038     1.203    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y141        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism             -0.073     1.130    
    SLICE_X50Y141        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.135    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.048ns (2.727%)  route 1.712ns (97.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.184ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X93Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.712     2.611    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X50Y142        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.029     1.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X50Y142        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/C
                         clock pessimism             -0.073     1.121    
    SLICE_X50Y142        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.126    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  1.485    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_2_tx_clk_int
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.116ns (4.168%)  route 2.667ns (95.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 8.514 - 6.206 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.326ns, distribution 1.880ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.292ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.206     2.603    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.719 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         2.667     5.386    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_2_tx_rst_int
    SLICE_X39Y140        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.979     8.514    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X39Y140        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.102     8.616    
                         clock uncertainty           -0.035     8.581    
    SLICE_X39Y140        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.499    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.116ns (4.544%)  route 2.437ns (95.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 8.532 - 6.206 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.326ns, distribution 1.880ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.292ns, distribution 1.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.206     2.603    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.719 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         2.437     5.156    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X25Y129        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.997     8.532    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X25Y129        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism              0.102     8.634    
                         clock uncertainty           -0.035     8.599    
    SLICE_X25Y129        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.517    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.116ns (4.451%)  route 2.490ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 8.611 - 6.206 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.326ns, distribution 1.880ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.292ns, distribution 1.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.206     2.603    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.719 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         2.490     5.209    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X22Y129        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.076     8.611    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X22Y129        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism              0.102     8.713    
                         clock uncertainty           -0.035     8.678    
    SLICE_X22Y129        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.596    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.116ns (5.812%)  route 1.880ns (94.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 8.521 - 6.206 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.326ns, distribution 1.880ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.292ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.206     2.603    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.719 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.880     4.599    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X31Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.986     8.521    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X31Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism              0.102     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X31Y143        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.506    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.116ns (6.237%)  route 1.744ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 8.524 - 6.206 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.326ns, distribution 1.880ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.292ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.206     2.603    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.719 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.744     4.463    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X28Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.989     8.524    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.102     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X28Y143        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.509    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.116ns (6.237%)  route 1.744ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 8.524 - 6.206 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.326ns, distribution 1.880ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.292ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.206     2.603    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.719 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.744     4.463    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X28Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.989     8.524    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism              0.102     8.626    
                         clock uncertainty           -0.035     8.591    
    SLICE_X28Y143        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     8.509    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  4.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.048ns (5.257%)  route 0.865ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.008ns (routing 0.171ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.200ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.008     1.126    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.174 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.865     2.039    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X28Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.239     1.404    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism             -0.076     1.328    
    SLICE_X28Y143        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.333    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.048ns (5.257%)  route 0.865ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.008ns (routing 0.171ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.200ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.008     1.126    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.174 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.865     2.039    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X28Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.239     1.404    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X28Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism             -0.076     1.328    
    SLICE_X28Y143        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.333    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.048ns (4.893%)  route 0.933ns (95.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.008ns (routing 0.171ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.200ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.008     1.126    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.174 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.933     2.107    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X31Y143        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.236     1.401    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X31Y143        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism             -0.076     1.325    
    SLICE_X31Y143        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.330    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.048ns (3.807%)  route 1.213ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.008ns (routing 0.171ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.200ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.008     1.126    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.174 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.213     2.387    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X25Y129        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.250     1.415    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X25Y129        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism             -0.076     1.339    
    SLICE_X25Y129        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.344    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.048ns (3.727%)  route 1.240ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.008ns (routing 0.171ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.200ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.008     1.126    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.174 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.240     2.414    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X22Y129        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.272     1.437    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X22Y129        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism             -0.076     1.361    
    SLICE_X22Y129        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.366    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.048ns (3.499%)  route 1.324ns (96.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.008ns (routing 0.171ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.200ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.008     1.126    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X45Y194        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.174 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.324     2.498    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_2_tx_rst_int
    SLICE_X39Y140        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.231     1.396    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X39Y140        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.076     1.320    
    SLICE_X39Y140        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.325    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  1.173    





