<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3788" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3788{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3788{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3788{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3788{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_3788{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t6_3788{left:69px;bottom:1020px;letter-spacing:0.13px;}
#t7_3788{left:151px;bottom:1020px;letter-spacing:0.16px;word-spacing:0.01px;}
#t8_3788{left:554px;bottom:1020px;letter-spacing:0.16px;}
#t9_3788{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#ta_3788{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3788{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3788{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-1.53px;}
#td_3788{left:69px;bottom:929px;letter-spacing:-0.15px;}
#te_3788{left:440px;bottom:889px;letter-spacing:-0.13px;}
#tf_3788{left:122px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3788{left:122px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_3788{left:122px;bottom:834px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#ti_3788{left:122px;bottom:817px;letter-spacing:-0.14px;}
#tj_3788{left:69px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tk_3788{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3788{left:69px;bottom:735px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_3788{left:69px;bottom:718px;letter-spacing:-0.15px;}
#tn_3788{left:307px;bottom:718px;}
#to_3788{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3788{left:69px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3788{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3788{left:69px;bottom:643px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#ts_3788{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tt_3788{left:69px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tu_3788{left:69px;bottom:577px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#tv_3788{left:399px;bottom:577px;letter-spacing:-0.14px;}
#tw_3788{left:638px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tx_3788{left:69px;bottom:561px;letter-spacing:-0.19px;word-spacing:-0.3px;}
#ty_3788{left:69px;bottom:544px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tz_3788{left:69px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_3788{left:69px;bottom:468px;letter-spacing:0.13px;}
#t11_3788{left:151px;bottom:468px;letter-spacing:0.15px;word-spacing:0.01px;}
#t12_3788{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t13_3788{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3788{left:69px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3788{left:69px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3788{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t17_3788{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3788{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_3788{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t1a_3788{left:69px;bottom:302px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_3788{left:69px;bottom:286px;letter-spacing:-0.15px;}
#t1c_3788{left:307px;bottom:286px;}
#t1d_3788{left:69px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_3788{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3788{left:69px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_3788{left:69px;bottom:211px;letter-spacing:-0.14px;}
#t1h_3788{left:69px;bottom:161px;letter-spacing:-0.09px;}
#t1i_3788{left:154px;bottom:161px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1j_3788{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3788{left:69px;bottom:110px;}
#t1l_3788{left:95px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3788{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3788{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3788{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3788{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3788{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3788{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3788{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s8_3788{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3788" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3788Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3788" style="-webkit-user-select: none;"><object width="935" height="1210" data="3788/3788.svg" type="image/svg+xml" id="pdf3788" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3788" class="t s1_3788">20-80 </span><span id="t2_3788" class="t s1_3788">Vol. 3B </span>
<span id="t3_3788" class="t s2_3788">PERFORMANCE MONITORING </span>
<span id="t4_3788" class="t s3_3788">20.5 </span><span id="t5_3788" class="t s3_3788">PERFORMANCE MONITORING (INTEL ATOM® PROCESSORS) </span>
<span id="t6_3788" class="t s4_3788">20.5.1 </span><span id="t7_3788" class="t s4_3788">Performance Monitoring (45 nm and 32 nm Intel </span><span id="t8_3788" class="t s4_3788">Atom® Processors) </span>
<span id="t9_3788" class="t s5_3788">45 nm and 32 nm Intel Atom processors report architectural performance monitoring versionID = 3 (supporting the </span>
<span id="ta_3788" class="t s5_3788">aggregate capabilities of versionID 1, 2, and 3; see Section 20.2.3) and a host of non-architectural monitoring </span>
<span id="tb_3788" class="t s5_3788">capabilities. These 45 nm and 32 nm Intel Atom processors provide two general-purpose performance counters </span>
<span id="tc_3788" class="t s5_3788">(IA32_PMC0, IA32_PMC1) and three fixed-function performance counters (IA32_FIXED_CTR0, IA32_FIXED_CTR1, </span>
<span id="td_3788" class="t s5_3788">IA32_FIXED_CTR2). </span>
<span id="te_3788" class="t s6_3788">NOTE </span>
<span id="tf_3788" class="t s5_3788">The number of counters available to software may vary from the number of physical counters </span>
<span id="tg_3788" class="t s5_3788">present on the hardware, because an agent running at a higher privilege level (e.g., a VMM) may </span>
<span id="th_3788" class="t s5_3788">not expose all counters. CPUID.0AH:EAX[15:8] reports the MSRs available to software; see Section </span>
<span id="ti_3788" class="t s5_3788">20.2.1. </span>
<span id="tj_3788" class="t s5_3788">Non-architectural performance monitoring in Intel Atom processor family uses the IA32_PERFEVTSELx MSR to </span>
<span id="tk_3788" class="t s5_3788">configure a set of non-architecture performance monitoring events to be counted by the corresponding general- </span>
<span id="tl_3788" class="t s5_3788">purpose performance counter. The list of non-architectural performance monitoring events can be found at: </span>
<span id="tm_3788" class="t s7_3788">https://perfmon-events.intel.com/ </span><span id="tn_3788" class="t s5_3788">. </span>
<span id="to_3788" class="t s5_3788">Architectural and non-architectural performance monitoring events in 45 nm and 32 nm Intel Atom processors </span>
<span id="tp_3788" class="t s5_3788">support thread qualification using bit 21 (AnyThread) of IA32_PERFEVTSELx MSR, i.e., if IA32_PERFEVT- </span>
<span id="tq_3788" class="t s5_3788">SELx.AnyThread =1, event counts include monitored conditions due to either logical processors in the same </span>
<span id="tr_3788" class="t s5_3788">processor core. </span>
<span id="ts_3788" class="t s5_3788">The bit fields within each IA32_PERFEVTSELx MSR are defined in Figure 20-6 and described in Section 20.2.1.1 and </span>
<span id="tt_3788" class="t s5_3788">Section 20.2.3. </span>
<span id="tu_3788" class="t s5_3788">Valid event mask (Umask) bits can be found at: </span><span id="tv_3788" class="t s7_3788">https://perfmon-events.intel.com/ </span><span id="tw_3788" class="t s5_3788">. The UMASK field may contain </span>
<span id="tx_3788" class="t s5_3788">sub-fields that provide the same qualifying actions like those listed in Table 20-77, Table 20-78, Table 20-79, and </span>
<span id="ty_3788" class="t s5_3788">Table 20-80. One or more of these sub-fields may apply to specific events on an event-by-event basis. Precise </span>
<span id="tz_3788" class="t s5_3788">Event Based Monitoring is supported using IA32_PMC0 (see also Section 18.4.9, “BTS and DS Save Area”). </span>
<span id="t10_3788" class="t s4_3788">20.5.2 </span><span id="t11_3788" class="t s4_3788">Performance Monitoring for Silvermont Microarchitecture </span>
<span id="t12_3788" class="t s5_3788">Intel processors based on the Silvermont microarchitecture report architectural performance monitoring versionID </span>
<span id="t13_3788" class="t s5_3788">= 3 (see Section 20.2.3) and a host of non-architectural monitoring capabilities. Intel processors based on the </span>
<span id="t14_3788" class="t s5_3788">Silvermont microarchitecture provide two general-purpose performance counters (IA32_PMC0, IA32_PMC1) and </span>
<span id="t15_3788" class="t s5_3788">three fixed-function performance counters (IA32_FIXED_CTR0, IA32_FIXED_CTR1, IA32_FIXED_CTR2). Intel </span>
<span id="t16_3788" class="t s5_3788">Atom processors based on the Airmont microarchitecture support the same performance monitoring capabilities as </span>
<span id="t17_3788" class="t s5_3788">those based on the Silvermont microarchitecture. </span>
<span id="t18_3788" class="t s5_3788">Non-architectural performance monitoring in the Silvermont microarchitecture uses the IA32_PERFEVTSELx MSR </span>
<span id="t19_3788" class="t s5_3788">to configure a set of non-architecture performance monitoring events to be counted by the corresponding general- </span>
<span id="t1a_3788" class="t s5_3788">purpose performance counter. The list of non-architectural performance monitoring events can be found at: </span>
<span id="t1b_3788" class="t s7_3788">https://perfmon-events.intel.com/ </span><span id="t1c_3788" class="t s5_3788">. </span>
<span id="t1d_3788" class="t s5_3788">The bit fields (except bit 21) within each IA32_PERFEVTSELx MSR are defined in Figure 20-6 and described in </span>
<span id="t1e_3788" class="t s5_3788">Section 20.2.1.1 and Section 20.2.3. Architectural and non-architectural performance monitoring events in the </span>
<span id="t1f_3788" class="t s5_3788">Silvermont microarchitecture ignore the AnyThread qualification regardless of its setting in IA32_PERFEVTSELx </span>
<span id="t1g_3788" class="t s5_3788">MSR. </span>
<span id="t1h_3788" class="t s6_3788">20.5.2.1 </span><span id="t1i_3788" class="t s6_3788">Enhancements of Performance Monitoring in the Processor Core </span>
<span id="t1j_3788" class="t s5_3788">The notable enhancements in the monitoring of performance events in the processor core include: </span>
<span id="t1k_3788" class="t s8_3788">• </span><span id="t1l_3788" class="t s5_3788">The width of counter reported by CPUID.0AH:EAX[23:16] is 40 bits. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
