
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.384934                       # Number of seconds simulated
sim_ticks                                1384933680500                       # Number of ticks simulated
final_tick                               1384933680500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 663907                       # Simulator instruction rate (inst/s)
host_op_rate                                   967893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1838933234                       # Simulator tick rate (ticks/s)
host_mem_usage                                 836416                       # Number of bytes of host memory used
host_seconds                                   753.12                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           56224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       156745120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156801344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     79877824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        79877824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4898285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4900042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2496182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2496182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          113178791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113219388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57676281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57676281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57676281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         113178791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170895669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4900042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2496182                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4900042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2496182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              313525504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98982784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156801344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             79877824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                949556                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2369740                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            308504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            306726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            307026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            303725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            303384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            303588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            306291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            304578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            302076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           309861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           308359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           308634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           312082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             97685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             98233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            96597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            97284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            97651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            98781                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1359404465500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4900042                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2496182                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4833298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  94325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  94345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1164656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.188952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.343209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.880817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       532403     45.71%     45.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       173694     14.91%     60.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56171      4.82%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32855      2.82%     68.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73111      6.28%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16763      1.44%     75.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37401      3.21%     79.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27752      2.38%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214506     18.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1164656                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.792805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.246839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.376979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        94278     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           32      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.397087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.378452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75300     79.83%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1130      1.20%     81.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17363     18.41%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              518      0.55%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94322                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  35449498500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            127302673500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                24494180000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7236.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25986.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       226.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4065770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1215016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183797.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4359360600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2378619375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19061811600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5003162640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          90457058640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         446372559495                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         439404771750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1007037344100                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            727.138084                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 727515572500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   46245940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  611171248750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4445438760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2425586625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             19149109200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5018844240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          90457058640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         450447736590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         435830055000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1007773829055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.669868                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 721517978750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   46245940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  617168842500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2769867361                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2769867361                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6446534                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4037.774617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           298371167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6450630                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.254578                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       22024475500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4037.774617                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1002                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311272427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311272427                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224325304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224325304                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74045863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74045863                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     298371167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        298371167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    298371167                       # number of overall hits
system.cpu.dcache.overall_hits::total       298371167                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3724395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3724395                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2660699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2660699                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6385094                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6385094                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6450630                       # number of overall misses
system.cpu.dcache.overall_misses::total       6450630                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 206489691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 206489691500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 192053612500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 192053612500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 398543304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 398543304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 398543304000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 398543304000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016332                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.034687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034687                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.020951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.021162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021162                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55442.478980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55442.478980                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72181.638171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72181.638171                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62417.766128                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62417.766128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61783.624855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61783.624855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3229886                       # number of writebacks
system.cpu.dcache.writebacks::total           3229886                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3724395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3724395                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2660699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2660699                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6385094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6385094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6450630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6450630                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 202765296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 202765296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 189392913500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 189392913500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4998875000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4998875000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 392158210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 392158210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 397157085000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 397157085000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034687                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034687                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020951                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021162                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54442.478980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54442.478980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71181.638171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71181.638171                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 76276.779175                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76276.779175                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61417.766128                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61417.766128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61568.728171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61568.728171                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               429                       # number of replacements
system.cpu.icache.tags.tagsinuse           880.798752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          382545.610122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   880.798752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.430078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.430078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.668457                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687820603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687820603                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817007                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817007                       # number of overall hits
system.cpu.icache.overall_hits::total       687817007                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1798                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1798                       # number of overall misses
system.cpu.icache.overall_misses::total          1798                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    136680000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136680000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    136680000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136680000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    136680000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136680000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76017.797553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76017.797553                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76017.797553                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76017.797553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76017.797553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76017.797553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          429                       # number of writebacks
system.cpu.icache.writebacks::total               429                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1798                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1798                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1798                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1798                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1798                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1798                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    134882000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134882000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    134882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    134882000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134882000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75017.797553                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75017.797553                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75017.797553                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75017.797553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75017.797553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75017.797553                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4903295                       # number of replacements
system.l2.tags.tagsinuse                 31010.378070                       # Cycle average of tags in use
system.l2.tags.total_refs                     5139364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4935840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.041234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              468208748500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    15239.411495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.369168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15758.597407                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.465070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.480914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993195                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20495929                       # Number of tag accesses
system.l2.tags.data_accesses                 20495929                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3229886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3229886                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              429                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             289075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                289075                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1263270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1263270                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1552345                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1552386                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   41                       # number of overall hits
system.l2.overall_hits::cpu.data              1552345                       # number of overall hits
system.l2.overall_hits::total                 1552386                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2371624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2371624                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1757                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2526661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2526661                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1757                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4898285                       # number of demand (read+write) misses
system.l2.demand_misses::total                4900042                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1757                       # number of overall misses
system.l2.overall_misses::cpu.data            4898285                       # number of overall misses
system.l2.overall_misses::total               4900042                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 182366577500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  182366577500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    131753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    131753500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 188814940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 188814940000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     131753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  371181517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371313271000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    131753500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 371181517500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371313271000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3229886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3229886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          429                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2660699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2660699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3789931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3789931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1798                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6450630                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6452428                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1798                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6450630                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6452428                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.891354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891354                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977197                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.666677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.666677                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759411                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759411                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76895.231917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76895.231917                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 74987.763233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74987.763233                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74729.035672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74729.035672                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74987.763233                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75777.852350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75777.569049                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74987.763233                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75777.852350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75777.569049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2496182                       # number of writebacks
system.l2.writebacks::total                   2496182                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       160033                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        160033                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2371624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2371624                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1757                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2526661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2526661                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4898285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4900042                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4898285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4900042                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 158650337500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158650337500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    114183500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114183500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 163548330000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163548330000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    114183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 322198667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 322312851000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    114183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 322198667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 322312851000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.891354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.666677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.666677                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759411                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759411                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66895.231917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66895.231917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64987.763233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64987.763233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64729.035672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64729.035672                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64987.763233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65777.852350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65777.569049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64987.763233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65777.852350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65777.569049                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2528418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2496182                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2369740                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2371624                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2371624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2528418                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14666006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14666006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14666006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    236679168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236679168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               236679168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9765964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9765964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9765964                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14758330000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16170696500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     12899391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6446963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         197406                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       197406                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3791729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5726068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5623760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2660699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2660699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1798                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3789931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19347793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19351818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    309776512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              309847776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4903295                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         11355723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017384                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11158316     98.26%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 197407      1.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11355723                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8064853000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1798000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6450630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
