c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
t      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND -2147483647 -2147483647 -2147483647 -2147483647
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[79] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[78] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[77] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[76] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[74] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[73] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[72] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[71] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[69] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[68] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[67] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[66] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[65] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[64] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[62] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[61] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[59] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[58] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[57] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[55] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[54] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[53] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[52] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[50] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[49] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[47] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[46] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[45] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[44] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[43] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[42] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[41] ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[39] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[38] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[37] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[35] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[34] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[33] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[32] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[31] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[28] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[27] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[26] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[25] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[23] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[22] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[21] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[20] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[18] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[17] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[16] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[14] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[13] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[12] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[11] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c   mem_dq_in[10] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[9] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[7] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[6] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[5] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[3] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[2] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[1] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/RST       5840 -2147483648 -2147483648       5840
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1630 -2147483648 -2147483648       1630
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       -230 -2147483648 -2147483648       -230
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       1150 -2147483648 -2147483648       1150
c    mem_dq_in[0] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY      16060      16060 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE2        130 -2147483648 -2147483648        130
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE1        400 -2147483648 -2147483648        400
s         phy_clk calib_zero_inputs[0]       9210 -2147483648 -2147483648       9210
s         phy_clk data_offset_2[0]       6990 -2147483648 -2147483648       6990
s         phy_clk data_offset_2[1]       6990 -2147483648 -2147483648       6990
s         phy_clk data_offset_2[2]       6990 -2147483648 -2147483648       6990
s         phy_clk data_offset_2[3]       6990 -2147483648 -2147483648       6990
s         phy_clk data_offset_2[4]       6990 -2147483648 -2147483648       6990
s         phy_clk data_offset_2[5]       6990 -2147483648 -2147483648       6990
s         phy_clk  fine_delay_sel       9380 -2147483648 -2147483648       9380
s         phy_clk   fine_delay[2]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[3]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[4]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[5]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[6]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[7]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[8]       5980 -2147483648 -2147483648       5980
s         phy_clk   fine_delay[9]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[10]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[11]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[12]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[13]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[14]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[15]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[16]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[17]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[18]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[19]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[20]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[21]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[22]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[23]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[24]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[25]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[26]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[27]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[28]       5980 -2147483648 -2147483648       5980
s         phy_clk  fine_delay[29]       5980 -2147483648 -2147483648       5980
s         phy_clk pi_counter_load_val[0]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[1]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[2]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[3]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[4]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[5]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_en      12080 -2147483648 -2147483648      12080
s         phy_clk     pi_fine_inc      11670 -2147483648 -2147483648      11670
s         phy_clk  pi_fine_enable      11820 -2147483648 -2147483648      11820
s         phy_clk pi_rst_dqs_find[0]      12580 -2147483648 -2147483648      12580
s         phy_clk pi_rst_dqs_find[1]      12580 -2147483648 -2147483648      12580
s         phy_clk po_coarse_inc[1]      12380 -2147483648 -2147483648      12380
s         phy_clk  po_fine_inc[1]      11590 -2147483648 -2147483648      11590
s         phy_clk po_fine_enable[1]      12760 -2147483648 -2147483648      12760
s         phy_clk calib_in_common      13480 -2147483648 -2147483648      13480
s         phy_clk    calib_sel[0]      15080 -2147483648 -2147483648      15080
s         phy_clk    calib_sel[1]      15080 -2147483648 -2147483648      15080
s         phy_clk    calib_sel[2]       9210 -2147483648 -2147483648       9210
s         phy_clk       idelay_ld      13480 -2147483648 -2147483648      13480
s         phy_clk       idelay_ce      12430 -2147483648 -2147483648      12430
s         phy_clk      idelay_inc       5850 -2147483648 -2147483648       5850
s         phy_clk          if_rst       4380 -2147483648 -2147483648       4380
s         phy_clk      phy_ctl_wr       8180 -2147483648 -2147483648       8180
s         phy_clk   phy_ctl_wd[0]       6990 -2147483648 -2147483648       6990
s         phy_clk   phy_ctl_wd[1]       6990 -2147483648 -2147483648       6990
s         phy_clk   phy_ctl_wd[2]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[17]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[18]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[19]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[20]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[21]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[22]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[23]       6990 -2147483648 -2147483648       6990
s         phy_clk  phy_ctl_wd[24]       6990 -2147483648 -2147483648       6990
s      mem_refclk phy_ctl_mstr_empty       4780 -2147483648 -2147483648       4780
s         phy_clk  phy_data_wr_en      21980 -2147483648 -2147483648      21980
s         phy_clk     phy_dout[0]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[1]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[2]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[3]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[4]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[5]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[6]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[7]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[8]      14710 -2147483648 -2147483648      14710
s         phy_clk     phy_dout[9]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[10]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[11]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[12]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[13]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[14]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[15]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[16]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[17]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[18]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[19]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[20]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[21]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[22]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[23]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[24]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[25]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[26]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[27]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[28]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[29]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[30]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[31]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[32]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[33]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[34]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[35]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[36]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[37]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[38]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[39]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[40]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[41]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[42]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[43]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[44]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[45]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[46]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[47]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[48]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[49]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[50]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[51]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[52]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[53]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[54]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[55]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[56]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[57]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[58]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[59]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[60]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[61]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[62]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[63]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[72]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[73]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[74]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[75]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[76]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[77]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[78]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[79]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[80]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[81]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[82]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[83]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[84]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[85]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[86]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[87]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[88]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[89]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[90]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[91]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[92]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[93]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[94]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[95]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[96]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[97]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[98]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[99]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[100]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[101]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[102]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[103]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[104]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[105]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[106]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[107]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[108]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[109]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[110]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[111]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[112]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[113]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[114]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[115]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[116]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[117]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[118]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[119]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[120]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[121]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[122]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[123]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[124]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[125]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[126]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[127]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[128]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[129]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[130]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[131]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[132]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[133]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[134]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[135]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[136]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[137]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[138]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[139]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[140]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[141]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[142]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[143]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[144]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[145]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[146]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[147]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[148]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[149]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[150]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[151]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[160]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[161]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[162]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[163]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[164]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[165]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[166]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[167]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[168]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[169]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[170]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[171]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[172]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[173]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[174]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[175]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[176]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[177]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[178]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[179]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[180]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[181]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[182]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[183]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[184]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[185]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[186]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[187]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[188]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[189]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[190]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[191]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[192]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[193]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[194]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[195]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[196]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[197]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[198]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[199]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[200]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[201]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[202]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[203]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[204]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[205]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[206]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[207]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[208]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[209]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[210]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[211]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[212]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[213]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[214]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[215]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[216]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[217]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[218]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[219]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[220]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[221]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[222]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[223]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[224]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[225]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[226]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[227]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[228]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[229]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[230]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[231]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[248]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[249]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[250]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[251]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[252]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[253]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[254]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[255]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[256]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[257]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[258]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[259]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[260]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[261]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[262]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[263]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[264]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[265]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[266]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[267]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[268]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[269]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[270]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[271]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[272]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[273]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[274]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[275]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[276]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[277]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[278]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[279]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[280]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[281]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[282]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[283]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[284]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[285]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[286]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[287]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[288]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[289]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[290]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[291]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[292]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[293]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[294]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[295]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[296]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[297]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[298]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[299]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[300]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[301]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[302]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[303]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[304]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[305]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[306]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[307]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[308]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[309]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[310]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[311]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[312]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[313]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[314]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[315]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[316]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[317]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[318]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[319]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[320]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[321]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[322]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[323]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[324]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[325]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[326]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[327]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[328]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[329]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[330]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[331]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[332]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[333]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[334]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[335]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[336]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[337]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[338]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[339]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[340]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[341]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[342]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[343]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[344]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[345]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[346]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[347]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[348]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[349]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[350]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[351]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[352]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[353]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[354]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[355]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[356]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[357]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[358]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[359]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[360]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[361]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[362]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[363]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[364]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[365]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[366]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[367]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[368]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[369]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[370]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[371]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[372]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[373]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[374]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[375]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[376]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[377]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[378]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[379]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[380]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[381]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[382]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[383]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[392]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[393]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[394]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[395]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[396]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[397]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[398]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[399]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[400]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[401]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[402]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[403]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[404]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[405]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[406]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[407]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[408]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[409]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[410]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[411]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[412]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[413]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[414]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[415]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[416]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[417]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[418]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[419]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[420]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[421]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[422]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[423]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[424]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[425]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[426]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[427]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[428]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[429]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[430]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[431]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[432]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[433]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[434]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[435]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[436]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[437]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[438]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[439]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[440]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[441]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[442]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[443]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[444]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[445]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[446]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[447]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[456]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[457]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[458]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[459]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[460]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[461]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[462]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[463]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[464]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[465]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[466]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[467]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[468]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[469]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[470]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[471]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[472]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[473]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[474]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[475]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[476]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[477]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[478]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[479]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[488]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[489]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[490]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[491]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[492]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[493]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[494]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[495]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[496]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[497]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[498]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[499]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[500]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[501]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[502]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[503]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[504]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[505]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[506]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[507]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[508]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[509]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[510]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[511]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[512]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[513]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[514]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[515]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[516]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[517]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[518]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[519]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[520]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[521]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[522]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[523]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[524]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[525]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[526]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[527]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[528]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[529]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[530]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[531]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[532]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[533]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[534]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[535]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[536]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[537]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[538]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[539]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[540]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[541]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[542]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[543]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[544]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[545]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[546]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[547]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[548]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[549]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[550]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[551]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[552]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[553]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[554]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[555]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[556]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[557]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[558]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[559]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[568]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[569]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[570]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[571]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[572]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[573]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[574]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[575]      14710 -2147483648 -2147483648      14710
s         phy_clk   phy_dout[576]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[577]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[578]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[579]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[580]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[581]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[582]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[583]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[584]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[585]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[586]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[587]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[588]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[589]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[590]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[591]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[592]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[593]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[594]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[595]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[596]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[597]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[598]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[599]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[600]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[601]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[602]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[603]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[604]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[605]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[606]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[607]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[608]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[609]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[610]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[611]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[612]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[613]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[614]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[615]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[616]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[617]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[618]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[619]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[620]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[621]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[622]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[623]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[624]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[625]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[626]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[627]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[628]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[629]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[630]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[631]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[632]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[633]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[634]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[635]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[636]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[637]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[638]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[639]      14330 -2147483648 -2147483648      14330
s      mem_refclk      sync_pulse       6380 -2147483648 -2147483648       6380
s         phy_clk             rst       7690 -2147483648 -2147483648       7690
s         phy_clk          I15[0]       4380 -2147483648 -2147483648       4380
c pi_counter_read_val[0]           O4[0]       6300       6300 -2147483648 -2147483648
c          I19[0]           O4[0]       4850       4850 -2147483648 -2147483648
c          I19[1]           O4[0]       6350       6350 -2147483648 -2147483648
t         phy_clk           O4[0]       7810 -2147483648 -2147483648       7810
c pi_counter_read_val[1]           O4[1]       6300       6300 -2147483648 -2147483648
c          I19[0]           O4[1]       4850       4850 -2147483648 -2147483648
c          I19[1]           O4[1]       6350       6350 -2147483648 -2147483648
t         phy_clk           O4[1]       7810 -2147483648 -2147483648       7810
c pi_counter_read_val[2]           O4[2]       6300       6300 -2147483648 -2147483648
c          I19[0]           O4[2]       4850       4850 -2147483648 -2147483648
c          I19[1]           O4[2]       6350       6350 -2147483648 -2147483648
t         phy_clk           O4[2]       7810 -2147483648 -2147483648       7810
c pi_counter_read_val[3]           O4[3]       6300       6300 -2147483648 -2147483648
c          I19[0]           O4[3]       4850       4850 -2147483648 -2147483648
c          I19[1]           O4[3]       6350       6350 -2147483648 -2147483648
t         phy_clk           O4[3]       7810 -2147483648 -2147483648       7810
c pi_counter_read_val[4]           O4[4]       6300       6300 -2147483648 -2147483648
c          I19[0]           O4[4]       4850       4850 -2147483648 -2147483648
c          I19[1]           O4[4]       6350       6350 -2147483648 -2147483648
t         phy_clk           O4[4]       7810 -2147483648 -2147483648       7810
c pi_counter_read_val[5]           O4[5]       6300       6300 -2147483648 -2147483648
c          I19[0]           O4[5]       4850       4850 -2147483648 -2147483648
c          I19[1]           O4[5]       6350       6350 -2147483648 -2147483648
t         phy_clk           O4[5]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[0]           O3[0]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[0]        430        430 -2147483648 -2147483648
c          I19[1]           O3[0]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[0]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[1]           O3[1]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[1]        430        430 -2147483648 -2147483648
c          I19[1]           O3[1]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[1]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[2]           O3[2]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[2]        430        430 -2147483648 -2147483648
c          I19[1]           O3[2]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[2]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[3]           O3[3]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[3]        430        430 -2147483648 -2147483648
c          I19[1]           O3[3]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[3]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[4]           O3[4]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[4]        430        430 -2147483648 -2147483648
c          I19[1]           O3[4]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[4]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[5]           O3[5]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[5]        430        430 -2147483648 -2147483648
c          I19[1]           O3[5]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[5]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[6]           O3[6]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[6]        430        430 -2147483648 -2147483648
c          I19[1]           O3[6]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[6]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[7]           O3[7]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[7]        430        430 -2147483648 -2147483648
c          I19[1]           O3[7]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[7]       7810 -2147483648 -2147483648       7810
c po_counter_read_val[8]           O3[8]       6300       6300 -2147483648 -2147483648
c          I19[0]           O3[8]        430        430 -2147483648 -2147483648
c          I19[1]           O3[8]       6350       6350 -2147483648 -2147483648
t         phy_clk           O3[8]       7810 -2147483648 -2147483648       7810
c          I17[0]    ref_dll_lock       4800       4800 -2147483648 -2147483648
t         phy_clk            mcGo       1460 -2147483648 -2147483648       1460
t         phy_clk phy_ctl_full[0] -2147483648 -2147483648 -2147483648 -2147483648
c          I14[0] phy_ctl_full[0]       4800       4800 -2147483648 -2147483648
t         phy_clk pre_data_a_full -2147483648 -2147483648 -2147483648 -2147483648
t         phy_clk        if_empty -2147483648 -2147483648 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[0]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[1]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[2]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[3]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[4]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[5]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[6]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[7]          0          0 -2147483648 -2147483648
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[0]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[1]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[2]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[3]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[4]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[5]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[6]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[7]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[8]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK    mem_dq_ts[9]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[10]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[11]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[12]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[13]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[14]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[15]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[16]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[17]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[18]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[19]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[20]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[21]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[22]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[23]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[24]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[25]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[26]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[27]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[28]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[29]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[30]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[31]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[32]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[33]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[34]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[35]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[36]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[37]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[38]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[39]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[40]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[41]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[42]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[43]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_ts[44]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[45]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[46]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[47]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[48]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[49]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[50]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[51]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[52]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[53]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[54]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[55]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[56]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[57]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[58]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[59]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[60]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[61]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[62]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[63]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[64]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[65]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[66]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[67]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[68]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[69]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[70]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[71]       4260 -2147483648 -2147483648       4260
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[0]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[1]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[2]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[3]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[4]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[5]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[6]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[7]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[8]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_out[9]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[10]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[11]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[12]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[13]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[14]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[15]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[16]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[17]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[18]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[19]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[20]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[21]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[22]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[23]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[24]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[25]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[26]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[27]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[28]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[29]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[30]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[31]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[32]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[33]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[34]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[35]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[36]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[37]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[38]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[39]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[40]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[41]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[42]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[43]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK  mem_dq_out[44]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[45]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[46]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[47]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[48]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[49]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[50]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[51]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[52]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[53]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[54]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[55]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[56]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[57]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[58]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[59]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[60]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[61]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[62]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[63]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[64]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[65]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[66]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[67]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[68]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[69]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[70]       3660 -2147483648 -2147483648       3660
t ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[71]       3660 -2147483648 -2147483648       3660
t         phy_clk      phy_din[0]      12560 -2147483648 -2147483648      12560
t         phy_clk      phy_din[1]      12370 -2147483648 -2147483648      12370
t         phy_clk      phy_din[2]      12650 -2147483648 -2147483648      12650
t         phy_clk      phy_din[3]      12380 -2147483648 -2147483648      12380
t         phy_clk      phy_din[4]      12540 -2147483648 -2147483648      12540
t         phy_clk      phy_din[5]      12370 -2147483648 -2147483648      12370
t         phy_clk      phy_din[6]      12560 -2147483648 -2147483648      12560
t         phy_clk      phy_din[7]      12370 -2147483648 -2147483648      12370
t         phy_clk      phy_din[8]      12650 -2147483648 -2147483648      12650
t         phy_clk      phy_din[9]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[10]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[11]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[12]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[13]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[14]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[15]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[16]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[17]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[18]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[19]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[20]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[21]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[22]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[23]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[24]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[25]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[26]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[27]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[28]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[29]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[30]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[31]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[40]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[41]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[42]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[43]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[44]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[45]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[46]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[47]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[48]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[49]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[50]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[51]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[52]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[53]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[54]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[55]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[56]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[57]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[58]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[59]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[60]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[61]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[62]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[63]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[72]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[73]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[74]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[75]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[76]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[77]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[78]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[79]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[80]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[81]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[82]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[83]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[84]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[85]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[86]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[87]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[88]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[89]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[90]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[91]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[92]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[93]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[94]      12650 -2147483648 -2147483648      12650
t         phy_clk     phy_din[95]      12380 -2147483648 -2147483648      12380
t         phy_clk     phy_din[96]      12540 -2147483648 -2147483648      12540
t         phy_clk     phy_din[97]      12370 -2147483648 -2147483648      12370
t         phy_clk     phy_din[98]      12560 -2147483648 -2147483648      12560
t         phy_clk     phy_din[99]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[100]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[101]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[102]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[103]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[104]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[105]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[106]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[107]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[108]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[109]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[110]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[111]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[112]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[113]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[114]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[115]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[116]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[117]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[118]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[119]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[128]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[129]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[130]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[131]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[132]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[133]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[134]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[135]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[136]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[137]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[138]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[139]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[140]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[141]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[142]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[143]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[144]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[145]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[146]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[147]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[148]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[149]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[150]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[151]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[160]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[161]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[162]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[163]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[164]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[165]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[166]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[167]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[168]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[169]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[170]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[171]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[172]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[173]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[174]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[175]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[176]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[177]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[178]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[179]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[180]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[181]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[182]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[183]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[184]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[185]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[186]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[187]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[188]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[189]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[190]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[191]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[200]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[201]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[202]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[203]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[204]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[205]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[206]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[207]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[208]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[209]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[210]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[211]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[212]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[213]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[214]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[215]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[216]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[217]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[218]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[219]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[220]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[221]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[222]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[223]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[224]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[225]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[226]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[227]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[228]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[229]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[230]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[231]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[248]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[249]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[250]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[251]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[252]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[253]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[254]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[255]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[256]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[257]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[258]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[259]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[260]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[261]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[262]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[263]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[264]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[265]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[266]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[267]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[268]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[269]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[270]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[271]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[272]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[273]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[274]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[275]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[276]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[277]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[278]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[279]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[280]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[281]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[282]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[283]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[284]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[285]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[286]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[287]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[296]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[297]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[298]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[299]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[300]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[301]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[302]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[303]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[304]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[305]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[306]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[307]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[308]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[309]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[310]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[311]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[312]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[313]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[314]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[315]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[316]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[317]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[318]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[319]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[328]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[329]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[330]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[331]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[332]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[333]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[334]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[335]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[336]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[337]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[338]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[339]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[340]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[341]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[342]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[343]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[344]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[345]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[346]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[347]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[348]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[349]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[350]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[351]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[352]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[353]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[354]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[355]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[356]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[357]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[358]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[359]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[360]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[361]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[362]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[363]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[364]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[365]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[366]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[367]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[368]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[369]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[370]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[371]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[372]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[373]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[374]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[375]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[376]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[377]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[378]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[379]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[380]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[381]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[382]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[383]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[392]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[393]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[394]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[395]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[396]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[397]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[398]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[399]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[400]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[401]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[402]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[403]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[404]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[405]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[406]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[407]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[416]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[417]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[418]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[419]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[420]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[421]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[422]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[423]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[424]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[425]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[426]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[427]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[428]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[429]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[430]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[431]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[432]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[433]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[434]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[435]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[436]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[437]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[438]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[439]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[440]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[441]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[442]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[443]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[444]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[445]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[446]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[447]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[456]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[457]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[458]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[459]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[460]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[461]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[462]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[463]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[464]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[465]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[466]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[467]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[468]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[469]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[470]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[471]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[472]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[473]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[474]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[475]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[476]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[477]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[478]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[479]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[488]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[489]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[490]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[491]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[492]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[493]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[494]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[495]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[496]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[497]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[498]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[499]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[500]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[501]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[502]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[503]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[512]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[513]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[514]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[515]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[516]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[517]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[518]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[519]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[520]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[521]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[522]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[523]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[524]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[525]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[526]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[527]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[528]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[529]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[530]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[531]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[532]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[533]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[534]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[535]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[536]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[537]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[538]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[539]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[540]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[541]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[542]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[543]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[544]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[545]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[546]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[547]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[548]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[549]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[550]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[551]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[552]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[553]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[554]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[555]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[556]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[557]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[558]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[559]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[568]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[569]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[570]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[571]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[572]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[573]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[574]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[575]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[576]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[577]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[578]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[579]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[580]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[581]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[582]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[583]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[584]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[585]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[586]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[587]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[588]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[589]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[590]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[591]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[592]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[593]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[594]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[595]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[596]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[597]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[598]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[599]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[608]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[609]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[610]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[611]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[612]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[613]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[614]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[615]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[616]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[617]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[618]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[619]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[620]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[621]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[622]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[623]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[624]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[625]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[626]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[627]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[628]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[629]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[630]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[631]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[632]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[633]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[634]      12650 -2147483648 -2147483648      12650
t         phy_clk    phy_din[635]      12380 -2147483648 -2147483648      12380
t         phy_clk    phy_din[636]      12540 -2147483648 -2147483648      12540
t         phy_clk    phy_din[637]      12370 -2147483648 -2147483648      12370
t         phy_clk    phy_din[638]      12560 -2147483648 -2147483648      12560
t         phy_clk    phy_din[639]      12370 -2147483648 -2147483648      12370
