{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597820899875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597820899875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 00:08:19 2020 " "Processing started: Wed Aug 19 00:08:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597820899875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820899875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape " "Command: quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820899875 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597820899926 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597820899926 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ethernet.qip " "Tcl Script File ethernet.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ethernet.qip " "set_global_assignment -name QIP_FILE ethernet.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597820899926 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597820899926 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ethernet.sip " "Tcl Script File ethernet.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE ethernet.sip " "set_global_assignment -name SIP_FILE ethernet.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597820899926 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597820899926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597820900074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597820900074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatape.v 1 1 " "Found 1 design units, including 1 entities, in source file datatape.v" { { "Info" "ISGN_ENTITY_NAME" "1 datatape " "Found entity 1: datatape" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904330 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/video_in.v " "Can't analyze file -- file output_files/video_in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597820904330 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "composite+in.v " "Can't analyze file -- file composite+in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597820904330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_90.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_90.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_90 " "Found entity 1: pll_90" {  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "/home/caden/github/datatape/ethernet.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904333 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ethernet_parse.v " "Can't analyze file -- file ethernet_parse.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597820904333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_out_fifo " "Found entity 1: video_out_fifo" {  } { { "video_out_fifo.v" "" { Text "/home/caden/github/datatape/video_out_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_90 datatape.v(122) " "Verilog HDL Implicit Net warning at datatape.v(122): created implicit net for \"clock_90\"" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datatape " "Elaborating entity \"datatape\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597820904373 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG datatape.v(11) " "Output port \"LEDG\" at datatape.v(11) has no driver" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820904374 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR datatape.v(12) " "Output port \"LEDR\" at datatape.v(12) has no driver" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820904374 "|datatape"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_ntsc.v 1 1 " "Using design file pll_ntsc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ntsc " "Found entity 1: pll_ntsc" {  } { { "pll_ntsc.v" "" { Text "/home/caden/github/datatape/pll_ntsc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ntsc pll_ntsc:pll0 " "Elaborating entity \"pll_ntsc\" for hierarchy \"pll_ntsc:pll0\"" {  } { { "datatape.v" "pll0" { Text "/home/caden/github/datatape/datatape.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ntsc:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ntsc:pll0\|altpll:altpll_component\"" {  } { { "pll_ntsc.v" "altpll_component" { Text "/home/caden/github/datatape/pll_ntsc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ntsc:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ntsc:pll0\|altpll:altpll_component\"" {  } { { "pll_ntsc.v" "" { Text "/home/caden/github/datatape/pll_ntsc.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ntsc:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll_ntsc:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6293761 " "Parameter \"clk0_multiply_by\" = \"6293761\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ntsc " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ntsc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904397 ""}  } { { "pll_ntsc.v" "" { Text "/home/caden/github/datatape/pll_ntsc.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ntsc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ntsc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ntsc_altpll " "Found entity 1: pll_ntsc_altpll" {  } { { "db/pll_ntsc_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_ntsc_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ntsc_altpll pll_ntsc:pll0\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated " "Elaborating entity \"pll_ntsc_altpll\" for hierarchy \"pll_ntsc:pll0\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_90 pll_90:pll1 " "Elaborating entity \"pll_90\" for hierarchy \"pll_90:pll1\"" {  } { { "datatape.v" "pll1" { Text "/home/caden/github/datatape/datatape.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_90:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_90:pll1\|altpll:altpll_component\"" {  } { { "pll_90.v" "altpll_component" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_90:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_90:pll1\|altpll:altpll_component\"" {  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_90:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll_90:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_90 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904439 ""}  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_90_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_90_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_90_altpll " "Found entity 1: pll_90_altpll" {  } { { "db/pll_90_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_90_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_90_altpll pll_90:pll1\|altpll:altpll_component\|pll_90_altpll:auto_generated " "Elaborating entity \"pll_90_altpll\" for hierarchy \"pll_90:pll1\|altpll:altpll_component\|pll_90_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125 pll_125:pll2 " "Elaborating entity \"pll_125\" for hierarchy \"pll_125:pll2\"" {  } { { "datatape.v" "pll2" { Text "/home/caden/github/datatape/datatape.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_125:pll2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_125:pll2\|altpll:altpll_component\"" {  } { { "pll_125.v" "altpll_component" { Text "/home/caden/github/datatape/pll_125.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_125:pll2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_125:pll2\|altpll:altpll_component\"" {  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_125:pll2\|altpll:altpll_component " "Instantiated megafunction \"pll_125:pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_125 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904481 ""}  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_125_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_125_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_altpll " "Found entity 1: pll_125_altpll" {  } { { "db/pll_125_altpll.v" "" { Text "/home/caden/github/datatape/db/pll_125_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125_altpll pll_125:pll2\|altpll:altpll_component\|pll_125_altpll:auto_generated " "Elaborating entity \"pll_125_altpll\" for hierarchy \"pll_125:pll2\|altpll:altpll_component\|pll_125_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904511 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_out.v 1 1 " "Using design file video_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_out " "Found entity 1: video_out" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifow_clk video_out.v(36) " "Verilog HDL Implicit Net warning at video_out.v(36): created implicit net for \"fifow_clk\"" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_out video_out:out " "Elaborating entity \"video_out\" for hierarchy \"video_out:out\"" {  } { { "datatape.v" "out" { Text "/home/caden/github/datatape/datatape.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_out.v(59) " "Verilog HDL assignment warning at video_out.v(59): truncated value with size 32 to match size of target (16)" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904516 "|datatape|video_out:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_out.v(319) " "Verilog HDL assignment warning at video_out.v(319): truncated value with size 32 to match size of target (16)" {  } { { "video_out.v" "" { Text "/home/caden/github/datatape/video_out.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904516 "|datatape|video_out:out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_out_fifo video_out:out\|video_out_fifo:video_output_buffer " "Elaborating entity \"video_out_fifo\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\"" {  } { { "video_out.v" "video_output_buffer" { Text "/home/caden/github/datatape/video_out.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\"" {  } { { "video_out_fifo.v" "dcfifo_component" { Text "/home/caden/github/datatape/video_out_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\"" {  } { { "video_out_fifo.v" "" { Text "/home/caden/github/datatape/video_out_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component " "Instantiated megafunction \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904694 ""}  } { { "video_out_fifo.v" "" { Text "/home/caden/github/datatape/video_out_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4cg1 " "Found entity 1: dcfifo_4cg1" {  } { { "db/dcfifo_4cg1.tdf" "" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4cg1 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated " "Elaborating entity \"dcfifo_4cg1\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "/home/caden/github/datatape/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4cg1.tdf" "rdptr_g_gray2bin" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3p6 " "Found entity 1: a_graycounter_3p6" {  } { { "db/a_graycounter_3p6.tdf" "" { Text "/home/caden/github/datatape/db/a_graycounter_3p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3p6 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|a_graycounter_3p6:rdptr_g1p " "Elaborating entity \"a_graycounter_3p6\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|a_graycounter_3p6:rdptr_g1p\"" {  } { { "db/dcfifo_4cg1.tdf" "rdptr_g1p" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v6c " "Found entity 1: a_graycounter_v6c" {  } { { "db/a_graycounter_v6c.tdf" "" { Text "/home/caden/github/datatape/db/a_graycounter_v6c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v6c video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|a_graycounter_v6c:wrptr_g1p " "Elaborating entity \"a_graycounter_v6c\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|a_graycounter_v6c:wrptr_g1p\"" {  } { { "db/dcfifo_4cg1.tdf" "wrptr_g1p" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t121 " "Found entity 1: altsyncram_t121" {  } { { "db/altsyncram_t121.tdf" "" { Text "/home/caden/github/datatape/db/altsyncram_t121.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t121 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|altsyncram_t121:fifo_ram " "Elaborating entity \"altsyncram_t121\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|altsyncram_t121:fifo_ram\"" {  } { { "db/dcfifo_4cg1.tdf" "fifo_ram" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "/home/caden/github/datatape/db/dffpipe_909.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|dffpipe_909:rs_brp " "Elaborating entity \"dffpipe_909\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|dffpipe_909:rs_brp\"" {  } { { "db/dcfifo_4cg1.tdf" "rs_brp" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_pal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_pal " "Found entity 1: alt_synch_pipe_pal" {  } { { "db/alt_synch_pipe_pal.tdf" "" { Text "/home/caden/github/datatape/db/alt_synch_pipe_pal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_pal video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_pal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_pal\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_pal:rs_dgwp\"" {  } { { "db/dcfifo_4cg1.tdf" "rs_dgwp" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "/home/caden/github/datatape/db/dffpipe_a09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_pal:rs_dgwp\|dffpipe_a09:dffpipe13 " "Elaborating entity \"dffpipe_a09\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_pal:rs_dgwp\|dffpipe_a09:dffpipe13\"" {  } { { "db/alt_synch_pipe_pal.tdf" "dffpipe13" { Text "/home/caden/github/datatape/db/alt_synch_pipe_pal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "/home/caden/github/datatape/db/alt_synch_pipe_qal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_qal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_qal:ws_dgrp\"" {  } { { "db/dcfifo_4cg1.tdf" "ws_dgrp" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "/home/caden/github/datatape/db/dffpipe_b09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_qal:ws_dgrp\|dffpipe_b09:dffpipe16 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|alt_synch_pipe_qal:ws_dgrp\|dffpipe_b09:dffpipe16\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe16" { Text "/home/caden/github/datatape/db/alt_synch_pipe_qal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "/home/caden/github/datatape/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"video_out:out\|video_out_fifo:video_output_buffer\|dcfifo:dcfifo_component\|dcfifo_4cg1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_4cg1.tdf" "rdempty_eq_comp" { Text "/home/caden/github/datatape/db/dcfifo_4cg1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_in.v 1 1 " "Using design file video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_in " "Found entity 1: video_in" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_in video_in:in " "Elaborating entity \"video_in\" for hierarchy \"video_in:in\"" {  } { { "datatape.v" "in" { Text "/home/caden/github/datatape/datatape.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_sample video_in.v(44) " "Verilog HDL or VHDL warning at video_in.v(44): object \"final_sample\" assigned a value but never read" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820904855 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_in.v(68) " "Verilog HDL assignment warning at video_in.v(68): truncated value with size 32 to match size of target (8)" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904855 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_in.v(82) " "Verilog HDL assignment warning at video_in.v(82): truncated value with size 32 to match size of target (8)" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904855 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_in.v(164) " "Verilog HDL assignment warning at video_in.v(164): truncated value with size 32 to match size of target (1)" {  } { { "video_in.v" "" { Text "/home/caden/github/datatape/video_in.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904855 "|datatape|video_in:in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethernet ethernet:eth0 " "Elaborating entity \"ethernet\" for hierarchy \"ethernet:eth0\"" {  } { { "datatape.v" "eth0" { Text "/home/caden/github/datatape/datatape.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_mac_1g_rgmii_fifo.v 1 1 " "Using design file eth_mac_1g_rgmii_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "eth_mac_1g_rgmii_fifo.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii_fifo ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst " "Elaborating entity \"eth_mac_1g_rgmii_fifo\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\"" {  } { { "ethernet.v" "eth_mac_inst" { Text "/home/caden/github/datatape/ethernet.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904860 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style eth_mac_1g_rgmii.v(111) " "Unrecognized synthesis attribute \"srl_style\" at eth_mac_1g_rgmii.v(111)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 111 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904862 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style eth_mac_1g_rgmii.v(118) " "Unrecognized synthesis attribute \"srl_style\" at eth_mac_1g_rgmii.v(118)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 118 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904862 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style eth_mac_1g_rgmii.v(132) " "Unrecognized synthesis attribute \"srl_style\" at eth_mac_1g_rgmii.v(132)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_mac_1g_rgmii.v 1 1 " "Using design file eth_mac_1g_rgmii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst " "Elaborating entity \"eth_mac_1g_rgmii\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\"" {  } { { "eth_mac_1g_rgmii_fifo.v" "eth_mac_1g_rgmii_inst" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_mac_1g_rgmii.v(149) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(149): truncated value with size 32 to match size of target (7)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904863 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_mac_1g_rgmii.v(152) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(152): truncated value with size 32 to match size of target (2)" {  } { { "eth_mac_1g_rgmii.v" "" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904863 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "rgmii_phy_if.v 1 1 " "Using design file rgmii_phy_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_phy_if ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst " "Elaborating entity \"rgmii_phy_if\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\"" {  } { { "eth_mac_1g_rgmii.v" "rgmii_phy_if_inst" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgmii_tx_clk_rise rgmii_phy_if.v(111) " "Verilog HDL or VHDL warning at rgmii_phy_if.v(111): object \"rgmii_tx_clk_rise\" assigned a value but never read" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820904866 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(128) " "Verilog HDL assignment warning at rgmii_phy_if.v(128): truncated value with size 32 to match size of target (6)" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904866 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(143) " "Verilog HDL assignment warning at rgmii_phy_if.v(143): truncated value with size 32 to match size of target (6)" {  } { { "rgmii_phy_if.v" "" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904866 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ssio_ddr_in.v 1 1 " "Using design file ssio_ddr_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "ssio_ddr_in.v" "" { Text "/home/caden/github/datatape/ssio_ddr_in.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssio_ddr_in ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst " "Elaborating entity \"ssio_ddr_in\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\"" {  } { { "rgmii_phy_if.v" "rx_ssio_ddr_inst" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "iddr.v 1 1 " "Using design file iddr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "iddr.v" "" { Text "/home/caden/github/datatape/iddr.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iddr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst " "Elaborating entity \"iddr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\"" {  } { { "ssio_ddr_in.v" "data_iddr_inst" { Text "/home/caden/github/datatape/ssio_ddr_in.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborating entity \"altddio_in\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "iddr.v" "altddio_in_inst" { Text "/home/caden/github/datatape/iddr.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "iddr.v" "" { Text "/home/caden/github/datatape/iddr.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904876 ""}  } { { "iddr.v" "" { Text "/home/caden/github/datatape/iddr.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_b2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_b2d " "Found entity 1: ddio_in_b2d" {  } { { "db/ddio_in_b2d.tdf" "" { Text "/home/caden/github/datatape/db/ddio_in_b2d.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_b2d ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated " "Elaborating entity \"ddio_in_b2d\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "oddr.v 1 1 " "Using design file oddr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\"" {  } { { "rgmii_phy_if.v" "clk_oddr_inst" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "altddio_out_inst" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904913 ""}  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_86d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_86d " "Found entity 1: ddio_out_86d" {  } { { "db/ddio_out_86d.tdf" "" { Text "/home/caden/github/datatape/db/ddio_out_86d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_86d ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated " "Elaborating entity \"ddio_out_86d\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\"" {  } { { "rgmii_phy_if.v" "data_oddr_inst" { Text "/home/caden/github/datatape/rgmii_phy_if.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "altddio_out_inst" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597820904944 ""}  } { { "oddr.v" "" { Text "/home/caden/github/datatape/oddr.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597820904944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_c6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_c6d " "Found entity 1: ddio_out_c6d" {  } { { "db/ddio_out_c6d.tdf" "" { Text "/home/caden/github/datatape/db/ddio_out_c6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820904971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_c6d ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated " "Elaborating entity \"ddio_out_c6d\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904971 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_mac_1g.v 1 1 " "Using design file eth_mac_1g.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "eth_mac_1g.v" "" { Text "/home/caden/github/datatape/eth_mac_1g.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904974 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst " "Elaborating entity \"eth_mac_1g\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\"" {  } { { "eth_mac_1g_rgmii.v" "eth_mac_1g_inst" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "axis_gmii_rx.v 1 1 " "Using design file axis_gmii_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "axis_gmii_rx.v" "" { Text "/home/caden/github/datatape/axis_gmii_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_rx ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst " "Elaborating entity \"axis_gmii_rx\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\"" {  } { { "eth_mac_1g.v" "axis_gmii_rx_inst" { Text "/home/caden/github/datatape/eth_mac_1g.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 1 axis_gmii_rx.v(138) " "Verilog HDL assignment warning at axis_gmii_rx.v(138): truncated value with size 97 to match size of target (1)" {  } { { "axis_gmii_rx.v" "" { Text "/home/caden/github/datatape/axis_gmii_rx.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904979 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.v 1 1 " "Using design file lfsr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/caden/github/datatape/lfsr.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904980 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(366) " "Verilog HDL Parameter Declaration warning at lfsr.v(366): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lfsr.v" "" { Text "/home/caden/github/datatape/lfsr.v" 366 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8 " "Elaborating entity \"lfsr\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8\"" {  } { { "axis_gmii_rx.v" "eth_crc_8" { Text "/home/caden/github/datatape/axis_gmii_rx.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lfsr.v(270) " "Verilog HDL assignment warning at lfsr.v(270): truncated value with size 32 to match size of target (8)" {  } { { "lfsr.v" "" { Text "/home/caden/github/datatape/lfsr.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904984 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8"}
{ "Warning" "WSGN_SEARCH_FILE" "axis_gmii_tx.v 1 1 " "Using design file axis_gmii_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "axis_gmii_tx.v" "" { Text "/home/caden/github/datatape/axis_gmii_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_tx ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst " "Elaborating entity \"axis_gmii_tx\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst\"" {  } { { "eth_mac_1g.v" "axis_gmii_tx_inst" { Text "/home/caden/github/datatape/eth_mac_1g.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axis_gmii_tx.v(147) " "Verilog HDL assignment warning at axis_gmii_tx.v(147): truncated value with size 32 to match size of target (16)" {  } { { "axis_gmii_tx.v" "" { Text "/home/caden/github/datatape/axis_gmii_tx.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904989 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "axis_gmii_tx.v(335) " "Verilog HDL Case Statement warning at axis_gmii_tx.v(335): incomplete case statement has no default case item" {  } { { "axis_gmii_tx.v" "" { Text "/home/caden/github/datatape/axis_gmii_tx.v" 335 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597820904989 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "axis_async_fifo_adapter.v 1 1 " "Using design file axis_async_fifo_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(121) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(121): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(122) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(122): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(125) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(125): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(126) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(126): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 126 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(128) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(128): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(130) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(130): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 130 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo_adapter.v" "" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\"" {  } { { "eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904993 ""}
{ "Warning" "WSGN_SEARCH_FILE" "axis_async_fifo.v 1 1 " "Using design file axis_async_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820904995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820904995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(118) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(118): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820904996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis_async_fifo_adapter.v" "fifo_inst" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(327) " "Verilog HDL assignment warning at axis_async_fifo.v(327): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904999 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(338) " "Verilog HDL assignment warning at axis_async_fifo.v(338): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904999 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(487) " "Verilog HDL assignment warning at axis_async_fifo.v(487): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820904999 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\"" {  } { { "eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "/home/caden/github/datatape/eth_mac_1g_rgmii_fifo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820904999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"ethernet:eth0\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis_async_fifo_adapter.v" "fifo_inst" { Text "/home/caden/github/datatape/axis_async_fifo_adapter.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(327) " "Verilog HDL assignment warning at axis_async_fifo.v(327): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905002 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(338) " "Verilog HDL assignment warning at axis_async_fifo.v(338): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905002 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(487) " "Verilog HDL assignment warning at axis_async_fifo.v(487): truncated value with size 32 to match size of target (13)" {  } { { "axis_async_fifo.v" "" { Text "/home/caden/github/datatape/axis_async_fifo.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905002 "|datatape|ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "eth_axis_rx.v 1 1 " "Using design file eth_axis_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(78) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(78): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_rx ethernet:eth0\|eth_axis_rx:eth_axis_rx_inst " "Elaborating entity \"eth_axis_rx\" for hierarchy \"ethernet:eth0\|eth_axis_rx:eth_axis_rx_inst\"" {  } { { "ethernet.v" "eth_axis_rx_inst" { Text "/home/caden/github/datatape/ethernet.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_axis_tvalid eth_axis_rx.v(131) " "Verilog HDL or VHDL warning at eth_axis_rx.v(131): object \"shift_axis_tvalid\" assigned a value but never read" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905007 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 eth_axis_rx.v(124) " "Verilog HDL assignment warning at eth_axis_rx.v(124): truncated value with size 64 to match size of target (8)" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905007 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 eth_axis_rx.v(125) " "Verilog HDL assignment warning at eth_axis_rx.v(125): truncated value with size 8 to match size of target (1)" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905007 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_rx.v(211) " "Verilog HDL assignment warning at eth_axis_rx.v(211): truncated value with size 32 to match size of target (4)" {  } { { "eth_axis_rx.v" "" { Text "/home/caden/github/datatape/eth_axis_rx.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905007 "|datatape|ethernet:eth0|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "eth_axis_tx.v 1 1 " "Using design file eth_axis_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(77) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(77): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_tx ethernet:eth0\|eth_axis_tx:eth_axis_tx_inst " "Elaborating entity \"eth_axis_tx\" for hierarchy \"ethernet:eth0\|eth_axis_tx:eth_axis_tx_inst\"" {  } { { "ethernet.v" "eth_axis_tx_inst" { Text "/home/caden/github/datatape/ethernet.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_eth_payload_axis_tvalid eth_axis_tx.v(132) " "Verilog HDL or VHDL warning at eth_axis_tx.v(132): object \"shift_eth_payload_axis_tvalid\" assigned a value but never read" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905013 "|datatape|ethernet:eth0|eth_axis_tx:eth_axis_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_tx.v(228) " "Verilog HDL assignment warning at eth_axis_tx.v(228): truncated value with size 32 to match size of target (4)" {  } { { "eth_axis_tx.v" "" { Text "/home/caden/github/datatape/eth_axis_tx.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905013 "|datatape|ethernet:eth0|eth_axis_tx:eth_axis_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "udp_complete.v 1 1 " "Using design file udp_complete.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "udp_complete.v" "" { Text "/home/caden/github/datatape/udp_complete.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_complete ethernet:eth0\|udp_complete:udp_complete_inst " "Elaborating entity \"udp_complete\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\"" {  } { { "ethernet.v" "udp_complete_inst" { Text "/home/caden/github/datatape/ethernet.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905016 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "udp_complete.v(36) " "Verilog HDL error at udp_complete.v(36): constant value overflow" {  } { { "udp_complete.v" "" { Text "/home/caden/github/datatape/udp_complete.v" 36 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1597820905020 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_arb_mux.v 1 1 " "Using design file ip_arb_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "ip_arb_mux.v" "" { Text "/home/caden/github/datatape/ip_arb_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905022 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(114) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(114): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ip_arb_mux.v" "" { Text "/home/caden/github/datatape/ip_arb_mux.v" 114 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_arb_mux ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst " "Elaborating entity \"ip_arb_mux\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\"" {  } { { "udp_complete.v" "ip_arb_mux_inst" { Text "/home/caden/github/datatape/udp_complete.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_s_tready ip_arb_mux.v(181) " "Verilog HDL or VHDL warning at ip_arb_mux.v(181): object \"current_s_tready\" assigned a value but never read" {  } { { "ip_arb_mux.v" "" { Text "/home/caden/github/datatape/ip_arb_mux.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905028 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arbiter.v 1 1 " "Using design file arbiter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.v" "" { Text "/home/caden/github/datatape/arbiter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst " "Elaborating entity \"arbiter\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\"" {  } { { "ip_arb_mux.v" "arb_inst" { Text "/home/caden/github/datatape/ip_arb_mux.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905030 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder.v 1 1 " "Using design file priority_encoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(46) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(46): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\|priority_encoder:priority_encoder_inst " "Elaborating entity \"priority_encoder\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\|priority_encoder:priority_encoder_inst\"" {  } { { "arbiter.v" "priority_encoder_inst" { Text "/home/caden/github/datatape/arbiter.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 priority_encoder.v(96) " "Verilog HDL assignment warning at priority_encoder.v(96): truncated value with size 32 to match size of target (2)" {  } { { "priority_encoder.v" "" { Text "/home/caden/github/datatape/priority_encoder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905033 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_complete.v 1 1 " "Using design file ip_complete.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "ip_complete.v" "" { Text "/home/caden/github/datatape/ip_complete.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_complete ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst " "Elaborating entity \"ip_complete\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\"" {  } { { "udp_complete.v" "ip_complete_inst" { Text "/home/caden/github/datatape/udp_complete.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eth_arb_mux.v 1 1 " "Using design file eth_arb_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "eth_arb_mux.v" "" { Text "/home/caden/github/datatape/eth_arb_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905041 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(88) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(88): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "eth_arb_mux.v" "" { Text "/home/caden/github/datatape/eth_arb_mux.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_arb_mux ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|eth_arb_mux:eth_arb_mux_inst " "Elaborating entity \"eth_arb_mux\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|eth_arb_mux:eth_arb_mux_inst\"" {  } { { "ip_complete.v" "eth_arb_mux_inst" { Text "/home/caden/github/datatape/ip_complete.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_s_tready eth_arb_mux.v(129) " "Verilog HDL or VHDL warning at eth_arb_mux.v(129): object \"current_s_tready\" assigned a value but never read" {  } { { "eth_arb_mux.v" "" { Text "/home/caden/github/datatape/eth_arb_mux.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905044 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip.v 1 1 " "Using design file ip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "/home/caden/github/datatape/ip.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst " "Elaborating entity \"ip\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\"" {  } { { "ip_complete.v" "ip_inst" { Text "/home/caden/github/datatape/ip_complete.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_eth_rx.v 1 1 " "Using design file ip_eth_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_rx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_rx:ip_eth_rx_inst " "Elaborating entity \"ip_eth_rx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_rx:ip_eth_rx_inst\"" {  } { { "ip.v" "ip_eth_rx_inst" { Text "/home/caden/github/datatape/ip.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 ip_eth_rx.v(280) " "Verilog HDL assignment warning at ip_eth_rx.v(280): truncated value with size 16 to match size of target (6)" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905057 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_rx.v(296) " "Verilog HDL assignment warning at ip_eth_rx.v(296): truncated value with size 32 to match size of target (16)" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905057 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_rx.v(309) " "Verilog HDL Case Statement warning at ip_eth_rx.v(309): incomplete case statement has no default case item" {  } { { "ip_eth_rx.v" "" { Text "/home/caden/github/datatape/ip_eth_rx.v" 309 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597820905057 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_eth_tx.v 1 1 " "Using design file ip_eth_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "ip_eth_tx.v" "" { Text "/home/caden/github/datatape/ip_eth_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_tx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_tx:ip_eth_tx_inst " "Elaborating entity \"ip_eth_tx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_tx:ip_eth_tx_inst\"" {  } { { "ip.v" "ip_eth_tx_inst" { Text "/home/caden/github/datatape/ip.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_tx.v(229) " "Verilog HDL assignment warning at ip_eth_tx.v(229): truncated value with size 32 to match size of target (16)" {  } { { "ip_eth_tx.v" "" { Text "/home/caden/github/datatape/ip_eth_tx.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905063 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_tx.v(235) " "Verilog HDL Case Statement warning at ip_eth_tx.v(235): incomplete case statement has no default case item" {  } { { "ip_eth_tx.v" "" { Text "/home/caden/github/datatape/ip_eth_tx.v" 235 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597820905063 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp.v 1 1 " "Using design file arp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "arp.v" "" { Text "/home/caden/github/datatape/arp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst " "Elaborating entity \"arp\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\"" {  } { { "ip_complete.v" "arp_inst" { Text "/home/caden/github/datatape/ip_complete.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 arp.v(348) " "Verilog HDL assignment warning at arp.v(348): truncated value with size 32 to match size of target (6)" {  } { { "arp.v" "" { Text "/home/caden/github/datatape/arp.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905072 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 arp.v(375) " "Verilog HDL assignment warning at arp.v(375): truncated value with size 32 to match size of target (6)" {  } { { "arp.v" "" { Text "/home/caden/github/datatape/arp.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905072 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp_eth_rx.v 1 1 " "Using design file arp_eth_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905074 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(87): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905074 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905074 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_eth_rx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_rx:arp_eth_rx_inst " "Elaborating entity \"arp_eth_rx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_rx:arp_eth_rx_inst\"" {  } { { "arp.v" "arp_eth_rx_inst" { Text "/home/caden/github/datatape/arp.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arp_eth_rx.v(211) " "Verilog HDL assignment warning at arp_eth_rx.v(211): truncated value with size 32 to match size of target (5)" {  } { { "arp_eth_rx.v" "" { Text "/home/caden/github/datatape/arp_eth_rx.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905079 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp_eth_tx.v 1 1 " "Using design file arp_eth_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(83) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(83): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_eth_tx ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_tx:arp_eth_tx_inst " "Elaborating entity \"arp_eth_tx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_tx:arp_eth_tx_inst\"" {  } { { "arp.v" "arp_eth_tx_inst" { Text "/home/caden/github/datatape/arp.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arp_eth_tx.v(186) " "Verilog HDL assignment warning at arp_eth_tx.v(186): truncated value with size 32 to match size of target (5)" {  } { { "arp_eth_tx.v" "" { Text "/home/caden/github/datatape/arp_eth_tx.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905086 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "arp_cache.v 1 1 " "Using design file arp_cache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "arp_cache.v" "" { Text "/home/caden/github/datatape/arp_cache.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_cache ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst " "Elaborating entity \"arp_cache\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\"" {  } { { "arp.v" "arp_cache_inst" { Text "/home/caden/github/datatape/arp.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 arp_cache.v(196) " "Verilog HDL assignment warning at arp_cache.v(196): truncated value with size 32 to match size of target (9)" {  } { { "arp_cache.v" "" { Text "/home/caden/github/datatape/arp_cache.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905090 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|lfsr:rd_hash " "Elaborating entity \"lfsr\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|lfsr:rd_hash\"" {  } { { "arp_cache.v" "rd_hash" { Text "/home/caden/github/datatape/arp_cache.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "udp.v 1 1 " "Using design file udp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "udp.v" "" { Text "/home/caden/github/datatape/udp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\"" {  } { { "udp_complete.v" "udp_inst" { Text "/home/caden/github/datatape/udp_complete.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "udp_ip_rx.v 1 1 " "Using design file udp_ip_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "udp_ip_rx.v" "" { Text "/home/caden/github/datatape/udp_ip_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_rx ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_rx:udp_ip_rx_inst " "Elaborating entity \"udp_ip_rx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_rx:udp_ip_rx_inst\"" {  } { { "udp.v" "udp_ip_rx_inst" { Text "/home/caden/github/datatape/udp.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "udp_checksum_gen.v 1 1 " "Using design file udp_checksum_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(141) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(141): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_checksum_gen ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst " "Elaborating entity \"udp_checksum_gen\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\"" {  } { { "udp.v" "udp_checksum_gen_inst" { Text "/home/caden/github/datatape/udp.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_udp_payload_axis_tready_reg udp_checksum_gen.v(182) " "Verilog HDL or VHDL warning at udp_checksum_gen.v(182): object \"s_udp_payload_axis_tready_reg\" assigned a value but never read" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905115 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(343) " "Verilog HDL assignment warning at udp_checksum_gen.v(343): truncated value with size 32 to match size of target (4)" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905115 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(391) " "Verilog HDL assignment warning at udp_checksum_gen.v(391): truncated value with size 32 to match size of target (4)" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905115 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_checksum_gen.v(494) " "Verilog HDL assignment warning at udp_checksum_gen.v(494): truncated value with size 32 to match size of target (16)" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905115 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "checksum_part udp_checksum_gen.v(435) " "Verilog HDL Always Construct warning at udp_checksum_gen.v(435): inferring latch(es) for variable \"checksum_part\", which holds its previous value in one or more paths through the always construct" {  } { { "udp_checksum_gen.v" "" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 435 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597820905115 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "axis_fifo.v 1 1 " "Using design file axis_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905117 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(111) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(111): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 111 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597820905117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\"" {  } { { "udp_checksum_gen.v" "payload_fifo" { Text "/home/caden/github/datatape/udp_checksum_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(220) " "Verilog HDL assignment warning at axis_fifo.v(220): truncated value with size 32 to match size of target (12)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905119 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(294) " "Verilog HDL assignment warning at axis_fifo.v(294): truncated value with size 32 to match size of target (12)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905119 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Warning" "WSGN_SEARCH_FILE" "udp_ip_tx.v 1 1 " "Using design file udp_ip_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "udp_ip_tx.v" "" { Text "/home/caden/github/datatape/udp_ip_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_tx ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_tx:udp_ip_tx_inst " "Elaborating entity \"udp_ip_tx\" for hierarchy \"ethernet:eth0\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_tx:udp_ip_tx_inst\"" {  } { { "udp.v" "udp_ip_tx_inst" { Text "/home/caden/github/datatape/udp.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_ip_tx.v(392) " "Verilog HDL assignment warning at udp_ip_tx.v(392): truncated value with size 32 to match size of target (16)" {  } { { "udp_ip_tx.v" "" { Text "/home/caden/github/datatape/udp_ip_tx.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905125 "|datatape|ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo ethernet:eth0\|axis_fifo:udp_payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"ethernet:eth0\|axis_fifo:udp_payload_fifo\"" {  } { { "ethernet.v" "udp_payload_fifo" { Text "/home/caden/github/datatape/ethernet.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 axis_fifo.v(220) " "Verilog HDL assignment warning at axis_fifo.v(220): truncated value with size 32 to match size of target (14)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905126 "|datatape|ethernet:eth0|axis_fifo:udp_payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 axis_fifo.v(294) " "Verilog HDL assignment warning at axis_fifo.v(294): truncated value with size 32 to match size of target (14)" {  } { { "axis_fifo.v" "" { Text "/home/caden/github/datatape/axis_fifo.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597820905126 "|datatape|ethernet:eth0|axis_fifo:udp_payload_fifo"}
{ "Warning" "WSGN_SEARCH_FILE" "state_mgr.v 1 1 " "Using design file state_mgr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_mgr " "Found entity 1: state_mgr" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597820905128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597820905128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifow_clock state_mgr.v(33) " "Verilog HDL Implicit Net warning at state_mgr.v(33): created implicit net for \"fifow_clock\"" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_mgr state_mgr:director " "Elaborating entity \"state_mgr\" for hierarchy \"state_mgr:director\"" {  } { { "datatape.v" "director" { Text "/home/caden/github/datatape/datatape.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifow_clock state_mgr.v(33) " "Verilog HDL or VHDL warning at state_mgr.v(33): object \"fifow_clock\" assigned a value but never read" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905129 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_packet_command state_mgr.v(36) " "Verilog HDL or VHDL warning at state_mgr.v(36): object \"rx_packet_command\" assigned a value but never read" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905129 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_packet_data state_mgr.v(37) " "Verilog HDL or VHDL warning at state_mgr.v(37): object \"rx_packet_data\" assigned a value but never read" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597820905129 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_data state_mgr.v(19) " "Output port \"tx_data\" at state_mgr.v(19) has no driver" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_ready\[0\] state_mgr.v(20) " "Output port \"tx_ready\[0\]\" at state_mgr.v(20) has no driver" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_last\[0\] state_mgr.v(21) " "Output port \"tx_last\[0\]\" at state_mgr.v(21) has no driver" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vout_fifow_data state_mgr.v(24) " "Output port \"vout_fifow_data\" at state_mgr.v(24) has no driver" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vout_fifow_clock\[0\] state_mgr.v(25) " "Output port \"vout_fifow_clock\[0\]\" at state_mgr.v(25) has no driver" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 "|datatape|state_mgr:director"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vout_fifow_request\[0\] state_mgr.v(26) " "Output port \"vout_fifow_request\[0\]\" at state_mgr.v(26) has no driver" {  } { { "state_mgr.v" "" { Text "/home/caden/github/datatape/state_mgr.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 "|datatape|state_mgr:director"}
{ "Warning" "WSGN_EMPTY_SHELL" "state_mgr " "Entity \"state_mgr\" contains only dangling pins" {  } { { "datatape.v" "director" { Text "/home/caden/github/datatape/datatape.v" 161 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1597820905130 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "vout_fifow_reqest director " "Port \"vout_fifow_reqest\" does not exist in macrofunction \"director\"" {  } { { "datatape.v" "director" { Text "/home/caden/github/datatape/datatape.v" 161 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597820905714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597820905798 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 140 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597820905923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 19 00:08:25 2020 " "Processing ended: Wed Aug 19 00:08:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597820905923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597820905923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597820905923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820905923 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 140 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 140 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597820906031 ""}
