# Tiny Tapeout project information
project:
  title:        "Gray scale and Sobel filter"      # Project title
  author:       "Diana Natali Maldonado Ramirez"      # Your name
  discord:      "diana_06297"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "It takes an image, converts it to grayscale, and then applies an edge detection algorithm."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_gray_sobel"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "src/top_gray_sobel.sv"
    - "src/parameters.svh"
    - "src/sobel_control.sv"
    - "src/sobel_core.sv"
    - "src/gray_scale_core.sv"
    - "src/tt_um_gray_sobel.sv"
    
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "spi_sck_i"
  uio[1]: "spi_cs_i"
  uio[2]: "spi_sdi_i"
  uio[3]: "spi_sdo_o"
  uio[4]: "select[0]"
  uio[5]: "select[1]"
  uio[6]: "start"
  uio[7]: "pixel_ready"

# Do not change!
yaml_version: 6