$date
	Thu Apr 14 12:28:19 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tristate_testbench $end
$scope module dut $end
$var wire 1 ! data $end
$var wire 2 " rwi [1:0] $end
$var wire 1 # rst $end
$var wire 1 $ q1 $end
$var wire 1 % q0 $end
$var wire 1 & d1 $end
$var wire 1 ' d0 $end
$var wire 1 ( clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
x'
x&
x%
x$
1#
bx "
x!
$end
#1
0$
0%
0#
#2
0(
#3
1(
#4
0'
0!
0&
0(
b1 "
#5
1(
#6
0(
1#
#7
1(
#8
1'
0(
1!
b10 "
#9
1%
1(
#10
1&
0(
b0 "
#11
1$
1(
#12
0(
1!
b1 "
#13
1(
#14
0(
#15
1(
#16
