
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `/dev/stdin' --

1. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/FA_32bit.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/FA_32bit.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/FA_32bit.sv
Generating RTLIL representation for module `\FA_1bit'.
Generating RTLIL representation for module `\FA_4bit'.
Generating RTLIL representation for module `\FA_32bit'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/PC.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/PC.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/PC.sv
Generating RTLIL representation for module `\PC'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/mux2_1.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/mux2_1.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/mux2_1.sv
Generating RTLIL representation for module `\mux2_1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/i_mem.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/i_mem.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/i_mem.sv
Generating RTLIL representation for module `\i_mem'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/if_id_reg.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/if_id_reg.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/if_id_reg.sv
Generating RTLIL representation for module `\if_id_reg'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/regfile.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/regfile.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/regfile.sv
Generating RTLIL representation for module `\regfile'.
/home/vinniny/projects/riscv/00_src/regfile.sv:63: Warning: Identifier `$time' is implicitly declared.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/brc.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/brc.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/brc.sv
Generating RTLIL representation for module `\brc'.
Generating RTLIL representation for module `\comparator_1bit'.
Generating RTLIL representation for module `\comparator_2bit'.
Generating RTLIL representation for module `\comparator_4bit'.
Generating RTLIL representation for module `\comparator_8bit'.
Generating RTLIL representation for module `\comparator_16bit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/control_unit.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/control_unit.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/control_unit.sv
Generating RTLIL representation for module `\control_unit'.
Generating RTLIL representation for module `\MainDecoder'.
Generating RTLIL representation for module `\ALUDecoder'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/imm_gen.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/imm_gen.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/imm_gen.sv
Generating RTLIL representation for module `\imm_gen'.
Generating RTLIL representation for module `\sign_extend'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/id_ex_reg.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/id_ex_reg.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/id_ex_reg.sv
Generating RTLIL representation for module `\id_ex_reg'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/alu.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/alu.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/alu.sv
Generating RTLIL representation for module `\alu'.
Generating RTLIL representation for module `\SLL'.
Generating RTLIL representation for module `\SRL'.
Generating RTLIL representation for module `\SRA'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/ex_mem_reg.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/ex_mem_reg.sv
Generating RTLIL representation for module `\ex_mem_reg'.
/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:101: Warning: Identifier `$time' is implicitly declared.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/input_mux.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/input_mux.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/input_mux.sv
Generating RTLIL representation for module `\input_mux'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/output_mux.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/output_mux.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/output_mux.sv
Generating RTLIL representation for module `\output_mux'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/lsu.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/lsu.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/lsu.sv
Generating RTLIL representation for module `\lsu'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/dmem.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/dmem.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/dmem.sv
Generating RTLIL representation for module `\dmem'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/input_buffer.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/input_buffer.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/input_buffer.sv
Generating RTLIL representation for module `\input_buffer'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/output_buffer.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/output_buffer.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/output_buffer.sv
Generating RTLIL representation for module `\output_buffer'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/mem_wb_reg.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/mem_wb_reg.sv
Generating RTLIL representation for module `\mem_wb_reg'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/hazard_unit.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/hazard_unit.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/hazard_unit.sv
Generating RTLIL representation for module `\hazard_unit'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/forwarding_unit.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/forwarding_unit.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/forwarding_unit.sv
Generating RTLIL representation for module `\forwarding_unit'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/stage_if.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/stage_if.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/stage_if.sv
Generating RTLIL representation for module `\stage_if'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/stage_id.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/stage_id.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/stage_id.sv
Generating RTLIL representation for module `\stage_id'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/stage_ex.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/stage_ex.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/stage_ex.sv
Generating RTLIL representation for module `\stage_ex'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/stage_mem.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/stage_mem.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/stage_mem.sv
Generating RTLIL representation for module `\stage_mem'.
/home/vinniny/projects/riscv/00_src/stage_mem.sv:62: Warning: Identifier `$time' is implicitly declared.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/pipelined.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/pipelined.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/pipelined.sv
Generating RTLIL representation for module `\pipelined'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/clock_10M.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/clock_10M.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/clock_10M.sv
Generating RTLIL representation for module `\clock_10M'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/vinniny/projects/riscv/00_src/wrapper.sv
Parsing formal SystemVerilog input from `/home/vinniny/projects/riscv/00_src/wrapper.sv' to AST representation.
verilog frontend filename /home/vinniny/projects/riscv/00_src/wrapper.sv
Generating RTLIL representation for module `\wrapper'.
Successfully finished Verilog frontend.

29. Executing HIERARCHY pass (managing design hierarchy).

29.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \pipelined
Used module:         \mem_wb_reg
Used module:         \stage_mem
Used module:             \output_buffer
Used module:             \input_buffer
Used module:             \dmem
Used module:             \input_mux
Used module:         \ex_mem_reg
Used module:         \stage_ex
Used module:             \alu
Used module:                 \SRA
Used module:                 \SRL
Used module:                 \SLL
Used module:                 \FA_32bit
Used module:                     \FA_4bit
Used module:                         \FA_1bit
Used module:         \id_ex_reg
Used module:         \stage_id
Used module:             \imm_gen
Used module:                 \sign_extend
Used module:             \control_unit
Used module:                 \ALUDecoder
Used module:                 \MainDecoder
Used module:             \brc
Used module:                 \comparator_16bit
Used module:                     \comparator_8bit
Used module:                         \comparator_4bit
Used module:                             \comparator_2bit
Used module:                                 \comparator_1bit
Used module:             \regfile
Used module:         \if_id_reg
Used module:         \i_mem
Used module:         \stage_if
Used module:         \forwarding_unit
Used module:         \hazard_unit
Used module:     \clock_10M
Parameter \IN_WIDTH = 21
Parameter \OUT_WIDTH = 32

29.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sign_extend'.
Parameter \IN_WIDTH = 21
Parameter \OUT_WIDTH = 32
Generating RTLIL representation for module `$paramod$363319637f343955483e68f05d4cc1f9eef3a3be\sign_extend'.
Parameter \IN_WIDTH = 13
Parameter \OUT_WIDTH = 32

29.3. Executing AST frontend in derive mode using pre-parsed AST for module `\sign_extend'.
Parameter \IN_WIDTH = 13
Parameter \OUT_WIDTH = 32
Generating RTLIL representation for module `$paramod$5b98a650737b5a9a2bb5f33cbb6497594455ae68\sign_extend'.
Parameter \IN_WIDTH = 12
Parameter \OUT_WIDTH = 32

29.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sign_extend'.
Parameter \IN_WIDTH = 12
Parameter \OUT_WIDTH = 32
Generating RTLIL representation for module `$paramod$920fc6f6456049dbded778f645806e8b7388cb12\sign_extend'.
Parameter \IN_WIDTH = 12
Parameter \OUT_WIDTH = 32
Found cached RTLIL representation for module `$paramod$920fc6f6456049dbded778f645806e8b7388cb12\sign_extend'.

29.5. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \pipelined
Used module:         \mem_wb_reg
Used module:         \stage_mem
Used module:             \output_buffer
Used module:             \input_buffer
Used module:             \dmem
Used module:             \input_mux
Used module:         \ex_mem_reg
Used module:         \stage_ex
Used module:             \alu
Used module:                 \SRA
Used module:                 \SRL
Used module:                 \SLL
Used module:                 \FA_32bit
Used module:                     \FA_4bit
Used module:                         \FA_1bit
Used module:         \id_ex_reg
Used module:         \stage_id
Used module:             \imm_gen
Used module:                 $paramod$363319637f343955483e68f05d4cc1f9eef3a3be\sign_extend
Used module:                 $paramod$5b98a650737b5a9a2bb5f33cbb6497594455ae68\sign_extend
Used module:                 $paramod$920fc6f6456049dbded778f645806e8b7388cb12\sign_extend
Used module:             \control_unit
Used module:                 \ALUDecoder
Used module:                 \MainDecoder
Used module:             \brc
Used module:                 \comparator_16bit
Used module:                     \comparator_8bit
Used module:                         \comparator_4bit
Used module:                             \comparator_2bit
Used module:                                 \comparator_1bit
Used module:             \regfile
Used module:         \if_id_reg
Used module:         \i_mem
Used module:         \stage_if
Used module:         \forwarding_unit
Used module:         \hazard_unit
Used module:     \clock_10M

29.6. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \pipelined
Used module:         \mem_wb_reg
Used module:         \stage_mem
Used module:             \output_buffer
Used module:             \input_buffer
Used module:             \dmem
Used module:             \input_mux
Used module:         \ex_mem_reg
Used module:         \stage_ex
Used module:             \alu
Used module:                 \SRA
Used module:                 \SRL
Used module:                 \SLL
Used module:                 \FA_32bit
Used module:                     \FA_4bit
Used module:                         \FA_1bit
Used module:         \id_ex_reg
Used module:         \stage_id
Used module:             \imm_gen
Used module:                 $paramod$363319637f343955483e68f05d4cc1f9eef3a3be\sign_extend
Used module:                 $paramod$5b98a650737b5a9a2bb5f33cbb6497594455ae68\sign_extend
Used module:                 $paramod$920fc6f6456049dbded778f645806e8b7388cb12\sign_extend
Used module:             \control_unit
Used module:                 \ALUDecoder
Used module:                 \MainDecoder
Used module:             \brc
Used module:                 \comparator_16bit
Used module:                     \comparator_8bit
Used module:                         \comparator_4bit
Used module:                             \comparator_2bit
Used module:                                 \comparator_1bit
Used module:             \regfile
Used module:         \if_id_reg
Used module:         \i_mem
Used module:         \stage_if
Used module:         \forwarding_unit
Used module:         \hazard_unit
Used module:     \clock_10M
Removing unused module `\lsu'.
Removing unused module `\output_mux'.
Removing unused module `\sign_extend'.
Removing unused module `\mux2_1'.
Removing unused module `\PC'.
Removed 5 unused modules.
Module pipelined directly or indirectly displays text -> setting "keep" attribute.
Module stage_mem directly or indirectly displays text -> setting "keep" attribute.
Module stage_ex directly or indirectly displays text -> setting "keep" attribute.
Module stage_id directly or indirectly displays text -> setting "keep" attribute.
Module ex_mem_reg directly or indirectly displays text -> setting "keep" attribute.
Module regfile directly or indirectly displays text -> setting "keep" attribute.
Module wrapper directly or indirectly displays text -> setting "keep" attribute.

30. Executing PROC pass (convert processes to netlists).

30.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:25$609'.
Removing empty process `i_mem.$proc$/home/vinniny/projects/riscv/00_src/i_mem.sv:23$12'.
Cleaned up 0 empty switches.

30.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728 in module pipelined.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:552$1702 in module pipelined.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:521$1680 in module pipelined.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:496$1675 in module pipelined.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:479$1673 in module pipelined.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:179$1657 in module stage_mem.
Marked 3 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:160$1655 in module stage_mem.
Removed 2 dead cases from process $proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649 in module stage_mem.
Marked 6 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649 in module stage_mem.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:76$1647 in module stage_mem.
Removed 1 dead cases from process $proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630 in module stage_ex.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630 in module stage_ex.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:28$1371 in module stage_ex.
Marked 5 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:190$1335 in module stage_id.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:97$1324 in module stage_id.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:95$1321 in module stage_if.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:84$1320 in module stage_if.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908 in module stage_if.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:48$902 in module stage_if.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:78$700 in module forwarding_unit.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:67$695 in module forwarding_unit.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:56$690 in module forwarding_unit.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:45$685 in module forwarding_unit.
Marked 3 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:66$660 in module hazard_unit.
Marked 3 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:50$651 in module hazard_unit.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:36$643 in module hazard_unit.
Marked 3 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641 in module mem_wb_reg.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619 in module output_buffer.
Removed 1 dead cases from process $proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611 in module output_buffer.
Marked 4 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611 in module output_buffer.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/input_buffer.sv:14$610 in module input_buffer.
Marked 4 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583 in module dmem.
Marked 5 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279 in module ex_mem_reg.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/alu.sv:61$263 in module alu.
Marked 4 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252 in module id_ex_reg.
Marked 1 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/imm_gen.sv:42$251 in module imm_gen.
Removed 2 dead cases from process $proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:226$244 in module ALUDecoder.
Marked 3 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:226$244 in module ALUDecoder.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:168$238 in module MainDecoder.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/brc.sv:21$180 in module brc.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54 in module regfile.
Marked 3 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13 in module if_id_reg.
Marked 2 switch rules as full_case in process $proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743 in module clock_10M.
Removed a total of 6 dead cases.

30.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 285 assignments to connections.

30.4. Executing PROC_INIT pass (extract init attributes).

30.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_reset in `\clock_10M.$proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743'.

30.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~116 debug messages>

30.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:653$1739'.
     1/1: $display$0x55556da85770:655$1742_EN
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:642$1734'.
     1/2: $display$0x55556da85770:648$1738_EN
     2/2: $display$0x55556da85770:644$1736_EN
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728'.
     1/4: $0\prev_stall_id[0:0]
     2/4: $0\prev_id_ctrl_valid[0:0]
     3/4: $0\prev_id_pc[31:0]
     4/4: $display$0x55556da85770:629$1733_EN
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:597$1721'.
     1/3: $display$0x55556da85770:609$1727_EN
     2/3: $display$0x55556da85770:604$1725_EN
     3/3: $display$0x55556da85770:599$1723_EN
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:589$1718'.
     1/1: $display$0x55556da85770:591$1720_EN
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:561$1703'.
     1/6: $display$0x55556da85770:579$1717_EN
     2/6: $display$0x55556da85770:577$1716_EN
     3/6: $display$0x55556da85770:573$1714_EN
     4/6: $display$0x55556da85770:569$1711_EN
     5/6: $display$0x55556da85770:566$1709_EN
     6/6: $display$0x55556da85770:563$1706_EN
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:552$1702'.
     1/1: $0\r_halt_prev[0:0]
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:521$1680'.
     1/1: $0\r_halt[0:0]
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:496$1675'.
     1/1: $1\wb_load_data[31:0]
Creating decoders for process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:479$1673'.
     1/1: $1\mem_rdata_muxed[31:0]
Creating decoders for process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:193$1658'.
     1/1: $display$0x55556dbd59c0:195$1662_EN
Creating decoders for process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:179$1657'.
     1/1: $0\o_io_rdata[31:0]
Creating decoders for process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:160$1655'.
     1/3: $3\io_rdata_comb[31:0]
     2/3: $2\io_rdata_comb[31:0]
     3/3: $1\io_rdata_comb[31:0]
Creating decoders for process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649'.
     1/10: $4\dmem_write_data[31:0]
     2/10: $6\dmem_byte_enable[3:0]
     3/10: $5\dmem_byte_enable[3:0]
     4/10: $3\dmem_write_data[31:0]
     5/10: $4\dmem_byte_enable[3:0]
     6/10: $3\dmem_byte_enable[3:0]
     7/10: $2\dmem_write_data[31:0]
     8/10: $2\dmem_byte_enable[3:0]
     9/10: $1\dmem_write_data[31:0]
    10/10: $1\dmem_byte_enable[3:0]
Creating decoders for process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:76$1647'.
     1/1: $1\misaligned_access[0:0]
Creating decoders for process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:61$1636'.
     1/2: $display$0x55556dbd59c0:70$1646_EN
     2/2: $display$0x55556dbd59c0:64$1641_EN
Creating decoders for process `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630'.
     1/2: $1\op_b[31:0]
     2/2: $1\op_a[31:0]
Creating decoders for process `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:28$1371'.
     1/3: $1\rs2_fwd[31:0]
     2/3: $1\rs1_fwd[31:0]
     3/3: $display$0x55556dbe06c0:45$1629_EN
Creating decoders for process `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:190$1335'.
     1/9: $5\o_redirect_pc[31:0]
     2/9: $4\mispredict[0:0]
     3/9: $4\o_redirect_pc[31:0]
     4/9: $3\o_redirect_pc[31:0]
     5/9: $3\mispredict[0:0]
     6/9: $2\mispredict[0:0]
     7/9: $2\o_redirect_pc[31:0]
     8/9: $1\mispredict[0:0]
     9/9: $1\o_redirect_pc[31:0]
Creating decoders for process `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:97$1324'.
     1/2: $1\rs2_data_fwd[31:0]
     2/2: $1\rs1_data_fwd[31:0]
Creating decoders for process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:95$1321'.
     1/1: $0\r_pc[31:0]
Creating decoders for process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:84$1320'.
     1/2: $2\pc_next[31:0]
     2/2: $1\pc_next[31:0]
Creating decoders for process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
     1/209: $2$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_EN[31:0]$1319
     2/209: $2$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_DATA[31:0]$1318
     3/209: $2$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_ADDR[5:0]$1317
     4/209: $2$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_EN[31:0]$1316
     5/209: $2$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_DATA[31:0]$1315
     6/209: $2$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_ADDR[5:0]$1314
     7/209: $2$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:67$899_EN[0:0]$1313
     8/209: $2$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:67$899_ADDR[5:0]$1312
     9/209: $1$fordecl_block$705.i[31:0]$1111
    10/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$898_EN[31:0]$1303
    11/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$897_EN[31:0]$1302
    12/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$896_EN[0:0]$1301
    13/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$895_EN[31:0]$1300
    14/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$894_EN[31:0]$1299
    15/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$893_EN[0:0]$1298
    16/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$892_EN[31:0]$1297
    17/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$891_EN[31:0]$1296
    18/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$890_EN[0:0]$1295
    19/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$889_EN[31:0]$1294
    20/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$888_EN[31:0]$1293
    21/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$887_EN[0:0]$1292
    22/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$886_EN[31:0]$1291
    23/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$885_EN[31:0]$1290
    24/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$884_EN[0:0]$1289
    25/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$883_EN[31:0]$1288
    26/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$882_EN[31:0]$1287
    27/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$881_EN[0:0]$1286
    28/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$880_EN[31:0]$1285
    29/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$879_EN[31:0]$1284
    30/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$878_EN[0:0]$1283
    31/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$877_EN[31:0]$1282
    32/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$876_EN[31:0]$1281
    33/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$875_EN[0:0]$1280
    34/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$874_EN[31:0]$1279
    35/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$873_EN[31:0]$1278
    36/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$872_EN[0:0]$1277
    37/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$871_EN[31:0]$1276
    38/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$870_EN[31:0]$1275
    39/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$869_EN[0:0]$1274
    40/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$868_EN[31:0]$1273
    41/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$867_EN[31:0]$1272
    42/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$866_EN[0:0]$1271
    43/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$865_EN[31:0]$1270
    44/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$864_EN[31:0]$1269
    45/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$863_EN[0:0]$1268
    46/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$862_EN[31:0]$1267
    47/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$861_EN[31:0]$1266
    48/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$860_EN[0:0]$1265
    49/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$859_EN[31:0]$1264
    50/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$858_EN[31:0]$1263
    51/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$857_EN[0:0]$1262
    52/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$856_EN[31:0]$1261
    53/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$855_EN[31:0]$1260
    54/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$854_EN[0:0]$1259
    55/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$853_EN[31:0]$1258
    56/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$852_EN[31:0]$1257
    57/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$851_EN[0:0]$1256
    58/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$850_EN[31:0]$1255
    59/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$849_EN[31:0]$1254
    60/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$848_EN[0:0]$1253
    61/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$847_EN[31:0]$1252
    62/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$846_EN[31:0]$1251
    63/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$845_EN[0:0]$1250
    64/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$844_EN[31:0]$1249
    65/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$843_EN[31:0]$1248
    66/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$842_EN[0:0]$1247
    67/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$841_EN[31:0]$1246
    68/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$840_EN[31:0]$1245
    69/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$839_EN[0:0]$1244
    70/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$838_EN[31:0]$1243
    71/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$837_EN[31:0]$1242
    72/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$836_EN[0:0]$1241
    73/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$835_EN[31:0]$1240
    74/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$834_EN[31:0]$1239
    75/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$833_EN[0:0]$1238
    76/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$832_EN[31:0]$1237
    77/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$831_EN[31:0]$1236
    78/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$830_EN[0:0]$1235
    79/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$829_EN[31:0]$1234
    80/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$828_EN[31:0]$1233
    81/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$827_EN[0:0]$1232
    82/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$826_EN[31:0]$1231
    83/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$825_EN[31:0]$1230
    84/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$824_EN[0:0]$1229
    85/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$823_EN[31:0]$1228
    86/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$822_EN[31:0]$1227
    87/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$821_EN[0:0]$1226
    88/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$820_EN[31:0]$1225
    89/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$819_EN[31:0]$1224
    90/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$818_EN[0:0]$1223
    91/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$817_EN[31:0]$1222
    92/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$816_EN[31:0]$1221
    93/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$815_EN[0:0]$1220
    94/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$814_EN[31:0]$1219
    95/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$813_EN[31:0]$1218
    96/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$812_EN[0:0]$1217
    97/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$811_EN[31:0]$1216
    98/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$810_EN[31:0]$1215
    99/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$809_EN[0:0]$1214
   100/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$808_EN[31:0]$1213
   101/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$807_EN[31:0]$1212
   102/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$806_EN[0:0]$1211
   103/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$805_EN[31:0]$1210
   104/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$804_EN[31:0]$1209
   105/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$803_EN[0:0]$1208
   106/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$802_EN[31:0]$1207
   107/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$801_EN[31:0]$1206
   108/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$800_EN[0:0]$1205
   109/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$799_EN[31:0]$1204
   110/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$798_EN[31:0]$1203
   111/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$797_EN[0:0]$1202
   112/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$796_EN[31:0]$1201
   113/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$795_EN[31:0]$1200
   114/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$794_EN[0:0]$1199
   115/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$793_EN[31:0]$1198
   116/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$792_EN[31:0]$1197
   117/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$791_EN[0:0]$1196
   118/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$790_EN[31:0]$1195
   119/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$789_EN[31:0]$1194
   120/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$788_EN[0:0]$1193
   121/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$787_EN[31:0]$1192
   122/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$786_EN[31:0]$1191
   123/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$785_EN[0:0]$1190
   124/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$784_EN[31:0]$1189
   125/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$783_EN[31:0]$1188
   126/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$782_EN[0:0]$1187
   127/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$781_EN[31:0]$1186
   128/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$780_EN[31:0]$1185
   129/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$779_EN[0:0]$1184
   130/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$778_EN[31:0]$1183
   131/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$777_EN[31:0]$1182
   132/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$776_EN[0:0]$1181
   133/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$775_EN[31:0]$1180
   134/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$774_EN[31:0]$1179
   135/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$773_EN[0:0]$1178
   136/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$772_EN[31:0]$1177
   137/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$771_EN[31:0]$1176
   138/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$770_EN[0:0]$1175
   139/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$769_EN[31:0]$1174
   140/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$768_EN[31:0]$1173
   141/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$767_EN[0:0]$1172
   142/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$766_EN[31:0]$1171
   143/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$765_EN[31:0]$1170
   144/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$764_EN[0:0]$1169
   145/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$763_EN[31:0]$1168
   146/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$762_EN[31:0]$1167
   147/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$761_EN[0:0]$1166
   148/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$760_EN[31:0]$1165
   149/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$759_EN[31:0]$1164
   150/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$758_EN[0:0]$1163
   151/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$757_EN[31:0]$1162
   152/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$756_EN[31:0]$1161
   153/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$755_EN[0:0]$1160
   154/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$754_EN[31:0]$1159
   155/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$753_EN[31:0]$1158
   156/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$752_EN[0:0]$1157
   157/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$751_EN[31:0]$1156
   158/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$750_EN[31:0]$1155
   159/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$749_EN[0:0]$1154
   160/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$748_EN[31:0]$1153
   161/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$747_EN[31:0]$1152
   162/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$746_EN[0:0]$1151
   163/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$745_EN[31:0]$1150
   164/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$744_EN[31:0]$1149
   165/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$743_EN[0:0]$1148
   166/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$742_EN[31:0]$1147
   167/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$741_EN[31:0]$1146
   168/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$740_EN[0:0]$1145
   169/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$739_EN[31:0]$1144
   170/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$738_EN[31:0]$1143
   171/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$737_EN[0:0]$1142
   172/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$736_EN[31:0]$1141
   173/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$735_EN[31:0]$1140
   174/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$734_EN[0:0]$1139
   175/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$733_EN[31:0]$1138
   176/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$732_EN[31:0]$1137
   177/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$731_EN[0:0]$1136
   178/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$730_EN[31:0]$1135
   179/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$729_EN[31:0]$1134
   180/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$728_EN[0:0]$1133
   181/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$727_EN[31:0]$1132
   182/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$726_EN[31:0]$1131
   183/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$725_EN[0:0]$1130
   184/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$724_EN[31:0]$1129
   185/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$723_EN[31:0]$1128
   186/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$722_EN[0:0]$1127
   187/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$721_EN[31:0]$1126
   188/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$720_EN[31:0]$1125
   189/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$719_EN[0:0]$1124
   190/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$718_EN[31:0]$1123
   191/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$717_EN[31:0]$1122
   192/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$716_EN[0:0]$1121
   193/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$715_EN[31:0]$1120
   194/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$714_EN[31:0]$1119
   195/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$713_EN[0:0]$1118
   196/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$712_EN[31:0]$1117
   197/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$711_EN[31:0]$1116
   198/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$710_EN[0:0]$1115
   199/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$709_EN[31:0]$1114
   200/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$708_EN[31:0]$1113
   201/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$707_EN[0:0]$1112
   202/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_EN[31:0]$1311
   203/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_DATA[31:0]$1310
   204/209: $1$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_ADDR[5:0]$1309
   205/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_EN[31:0]$1308
   206/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_DATA[31:0]$1307
   207/209: $1$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_ADDR[5:0]$1306
   208/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:67$899_EN[0:0]$1305
   209/209: $1$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:67$899_ADDR[5:0]$1304
Creating decoders for process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:48$902'.
     1/2: $1\pc_pred[31:0]
     2/2: $1\pred_taken[0:0]
Creating decoders for process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:78$700'.
     1/2: $2\o_forward_id_b_sel[1:0]
     2/2: $1\o_forward_id_b_sel[1:0]
Creating decoders for process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:67$695'.
     1/2: $2\o_forward_id_a_sel[1:0]
     2/2: $1\o_forward_id_a_sel[1:0]
Creating decoders for process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:56$690'.
     1/2: $2\o_forward_b_sel[1:0]
     2/2: $1\o_forward_b_sel[1:0]
Creating decoders for process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:45$685'.
     1/2: $2\o_forward_a_sel[1:0]
     2/2: $1\o_forward_a_sel[1:0]
Creating decoders for process `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:66$660'.
     1/3: $3\stall_branch_alu[0:0]
     2/3: $2\stall_branch_alu[0:0]
     3/3: $1\stall_branch_alu[0:0]
Creating decoders for process `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:50$651'.
     1/3: $3\stall_branch_load[0:0]
     2/3: $2\stall_branch_load[0:0]
     3/3: $1\stall_branch_load[0:0]
Creating decoders for process `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:36$643'.
     1/2: $2\stall_load_use[0:0]
     2/2: $1\stall_load_use[0:0]
Creating decoders for process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
     1/11: $0\o_rdata[31:0]
     2/11: $0\o_ctrl_is_control[0:0]
     3/11: $0\o_alu_result[31:0]
     4/11: $0\o_ctrl_funct3[2:0]
     5/11: $0\o_ctrl_mispred[0:0]
     6/11: $0\o_ctrl_wb_en[0:0]
     7/11: $0\o_ctrl_mem_read[0:0]
     8/11: $0\o_ctrl_bubble[0:0]
     9/11: $0\o_ctrl_valid[0:0]
    10/11: $0\o_rd[4:0]
    11/11: $0\o_pc[31:0]
Creating decoders for process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
     1/5: $0\b_io_lcd[31:0]
     2/5: $0\b_io_hexh[31:0]
     3/5: $0\b_io_hexl[31:0]
     4/5: $0\b_io_ledg[31:0]
     5/5: $0\b_io_ledr[31:0]
Creating decoders for process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
     1/8: $4\write_data_comb[31:0]
     2/8: $4\write_mask_comb[31:0]
     3/8: $3\write_data_comb[31:0]
     4/8: $3\write_mask_comb[31:0]
     5/8: $2\write_data_comb[31:0]
     6/8: $2\write_mask_comb[31:0]
     7/8: $1\write_data_comb[31:0]
     8/8: $1\write_mask_comb[31:0]
Creating decoders for process `\input_buffer.$proc$/home/vinniny/projects/riscv/00_src/input_buffer.sv:14$610'.
     1/1: $0\b_io_sw[31:0]
Creating decoders for process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
     1/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:44$581_EN[31:0]$607
     2/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:44$581_DATA[31:0]$606
     3/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:44$581_ADDR[13:0]$605
     4/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:43$580_EN[31:0]$604
     5/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:43$580_DATA[31:0]$603
     6/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:43$580_ADDR[13:0]$602
     7/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:42$579_EN[31:0]$601
     8/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:42$579_DATA[31:0]$600
     9/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:42$579_ADDR[13:0]$599
    10/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:41$578_EN[31:0]$598
    11/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:41$578_DATA[31:0]$597
    12/12: $1$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:41$578_ADDR[13:0]$596
Creating decoders for process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:129$547'.
     1/1: $display$0x55556d61a340:131$555_EN
Creating decoders for process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
     1/15: $display$0x55556d61a340:108$546_EN
     2/15: $display$0x55556d61a340:102$284_EN
     3/15: $0\o_ctrl_is_control[0:0]
     4/15: $0\o_store_data[31:0]
     5/15: $0\o_alu_result[31:0]
     6/15: $0\o_ctrl_funct3[2:0]
     7/15: $0\o_ctrl_mispred[0:0]
     8/15: $0\o_ctrl_wb_en[0:0]
     9/15: $0\o_ctrl_mem_write[0:0]
    10/15: $0\o_ctrl_mem_read[0:0]
    11/15: $0\o_ctrl_kill[0:0]
    12/15: $0\o_ctrl_bubble[0:0]
    13/15: $0\o_ctrl_valid[0:0]
    14/15: $0\o_rd[4:0]
    15/15: $0\o_pc[31:0]
Creating decoders for process `\alu.$proc$/home/vinniny/projects/riscv/00_src/alu.sv:61$263'.
     1/1: $1\o_alu_data[31:0]
Creating decoders for process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
     1/20: $0\o_ctrl_op_b_sel[0:0]
     2/20: $0\o_ctrl_op_a_sel[1:0]
     3/20: $0\o_ctrl_funct3[2:0]
     4/20: $0\o_ctrl_mispred[0:0]
     5/20: $0\o_ctrl_wb_en[0:0]
     6/20: $0\o_ctrl_alu_op[3:0]
     7/20: $0\o_ctrl_mem_write[0:0]
     8/20: $0\o_ctrl_mem_read[0:0]
     9/20: $0\o_ctrl_jump[0:0]
    10/20: $0\o_ctrl_branch[0:0]
    11/20: $0\o_ctrl_kill[0:0]
    12/20: $0\o_ctrl_bubble[0:0]
    13/20: $0\o_ctrl_valid[0:0]
    14/20: $0\o_rd[4:0]
    15/20: $0\o_rs2[4:0]
    16/20: $0\o_rs1[4:0]
    17/20: $0\o_imm[31:0]
    18/20: $0\o_rs2_val[31:0]
    19/20: $0\o_rs1_val[31:0]
    20/20: $0\o_pc[31:0]
Creating decoders for process `\imm_gen.$proc$/home/vinniny/projects/riscv/00_src/imm_gen.sv:42$251'.
     1/1: $1\o_imm_out[31:0]
Creating decoders for process `\ALUDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:226$244'.
     1/3: $3\alu_op[3:0]
     2/3: $2\alu_op[3:0]
     3/3: $1\alu_op[3:0]
Creating decoders for process `\MainDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:168$238'.
     1/3: $2\pc_sel[0:0]
     2/3: $1\pc_sel[0:0]
     3/3: $1\br_un[0:0]
Creating decoders for process `\brc.$proc$/home/vinniny/projects/riscv/00_src/brc.sv:21$180'.
     1/2: $2\o_br_less[0:0]
     2/2: $1\o_br_less[0:0]
Creating decoders for process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:62$136'.
     1/2: $display$0x55556d2f8470:68$147_EN
     2/2: $display$0x55556d2f8470:65$143_EN
Creating decoders for process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:55$131'.
     1/1: $display$0x55556d2f8470:57$134_EN
Creating decoders for process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
     1/38: $2$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_EN[31:0]$130
     2/38: $2$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_DATA[31:0]$129
     3/38: $2$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_ADDR[4:0]$128
     4/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:47$46_EN[31:0]$122
     5/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:47$45_EN[31:0]$121
     6/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:46$44_EN[31:0]$120
     7/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:46$43_EN[31:0]$119
     8/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:45$42_EN[31:0]$118
     9/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:45$41_EN[31:0]$117
    10/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:44$40_EN[31:0]$116
    11/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:44$39_EN[31:0]$115
    12/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:43$38_EN[31:0]$114
    13/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:43$37_EN[31:0]$113
    14/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:42$36_EN[31:0]$112
    15/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:42$35_EN[31:0]$111
    16/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:41$34_EN[31:0]$110
    17/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:41$33_EN[31:0]$109
    18/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:40$32_EN[31:0]$108
    19/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:40$31_EN[31:0]$107
    20/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:39$30_EN[31:0]$106
    21/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:39$29_EN[31:0]$105
    22/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:38$28_EN[31:0]$104
    23/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:38$27_EN[31:0]$103
    24/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:37$26_EN[31:0]$102
    25/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:37$25_EN[31:0]$101
    26/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:36$24_EN[31:0]$100
    27/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:36$23_EN[31:0]$99
    28/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:35$22_EN[31:0]$98
    29/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:35$21_EN[31:0]$97
    30/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:34$20_EN[31:0]$96
    31/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:34$19_EN[31:0]$95
    32/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:33$18_EN[31:0]$94
    33/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:33$17_EN[31:0]$93
    34/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:32$16_EN[31:0]$92
    35/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:32$15_EN[31:0]$91
    36/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_EN[31:0]$125
    37/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_DATA[31:0]$124
    38/38: $1$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_ADDR[4:0]$123
Creating decoders for process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
     1/6: $0\o_kill[0:0]
     2/6: $0\o_bubble[0:0]
     3/6: $0\o_pred_taken[0:0]
     4/6: $0\o_valid[0:0]
     5/6: $0\o_instr[31:0]
     6/6: $0\o_pc[31:0]
Creating decoders for process `\wrapper.$proc$/home/vinniny/projects/riscv/00_src/wrapper.sv:81$1749'.
Creating decoders for process `\clock_10M.$proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743'.
     1/2: $0\count[2:0]
     2/2: $0\o_clk[0:0]

30.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pipelined.\wb_load_data' from process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:496$1675'.
No latch inferred for signal `\pipelined.\mem_rdata_muxed' from process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:479$1673'.
No latch inferred for signal `\stage_mem.\io_rdata_comb' from process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:160$1655'.
No latch inferred for signal `\stage_mem.\dmem_byte_enable' from process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649'.
No latch inferred for signal `\stage_mem.\dmem_write_data' from process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649'.
No latch inferred for signal `\stage_mem.\misaligned_access' from process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:76$1647'.
No latch inferred for signal `\stage_ex.\op_a' from process `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630'.
No latch inferred for signal `\stage_ex.\op_b' from process `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630'.
No latch inferred for signal `\stage_ex.\rs1_fwd' from process `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:28$1371'.
No latch inferred for signal `\stage_ex.\rs2_fwd' from process `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:28$1371'.
No latch inferred for signal `\stage_id.\o_redirect_pc' from process `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:190$1335'.
No latch inferred for signal `\stage_id.\mispredict' from process `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:190$1335'.
No latch inferred for signal `\stage_id.\rs1_data_fwd' from process `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:97$1324'.
No latch inferred for signal `\stage_id.\rs2_data_fwd' from process `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:97$1324'.
No latch inferred for signal `\stage_if.\pc_next' from process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:84$1320'.
No latch inferred for signal `\stage_if.\pc_pred' from process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:48$902'.
No latch inferred for signal `\stage_if.\pred_taken' from process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:48$902'.
No latch inferred for signal `\forwarding_unit.\o_forward_id_b_sel' from process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:78$700'.
No latch inferred for signal `\forwarding_unit.\o_forward_id_a_sel' from process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:67$695'.
No latch inferred for signal `\forwarding_unit.\o_forward_b_sel' from process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:56$690'.
No latch inferred for signal `\forwarding_unit.\o_forward_a_sel' from process `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:45$685'.
No latch inferred for signal `\hazard_unit.\stall_branch_alu' from process `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:66$660'.
No latch inferred for signal `\hazard_unit.\stall_branch_load' from process `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:50$651'.
No latch inferred for signal `\hazard_unit.\stall_load_use' from process `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:36$643'.
No latch inferred for signal `\output_buffer.\write_mask_comb' from process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
No latch inferred for signal `\output_buffer.\write_data_comb' from process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
No latch inferred for signal `\output_buffer.\addr_offset_comb' from process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
No latch inferred for signal `\output_buffer.\io_write_enable_comb' from process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
No latch inferred for signal `\alu.\o_alu_data' from process `\alu.$proc$/home/vinniny/projects/riscv/00_src/alu.sv:61$263'.
No latch inferred for signal `\imm_gen.\o_imm_out' from process `\imm_gen.$proc$/home/vinniny/projects/riscv/00_src/imm_gen.sv:42$251'.
No latch inferred for signal `\ALUDecoder.\alu_op' from process `\ALUDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:226$244'.
No latch inferred for signal `\MainDecoder.\br_un' from process `\MainDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:168$238'.
No latch inferred for signal `\MainDecoder.\pc_sel' from process `\MainDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:168$238'.
No latch inferred for signal `\brc.\o_br_less' from process `\brc.$proc$/home/vinniny/projects/riscv/00_src/brc.sv:21$180'.
No latch inferred for signal `\brc.\o_br_equal' from process `\brc.$proc$/home/vinniny/projects/riscv/00_src/brc.sv:21$180'.
No latch inferred for signal `\wrapper.\LEDR' from process `\wrapper.$proc$/home/vinniny/projects/riscv/00_src/wrapper.sv:81$1749'.

30.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pipelined.\prev_id_pc' using process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728'.
  created $dff cell `$procdff$3696' with positive edge clock.
Creating register for signal `\pipelined.\prev_id_ctrl_valid' using process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728'.
  created $dff cell `$procdff$3697' with positive edge clock.
Creating register for signal `\pipelined.\prev_stall_id' using process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728'.
  created $dff cell `$procdff$3698' with positive edge clock.
Creating register for signal `\pipelined.\r_halt_prev' using process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:552$1702'.
  created $dff cell `$procdff$3699' with positive edge clock.
Creating register for signal `\pipelined.\r_halt' using process `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:521$1680'.
  created $dff cell `$procdff$3700' with positive edge clock.
Creating register for signal `\stage_mem.\o_io_rdata' using process `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:179$1657'.
  created $dff cell `$procdff$3701' with positive edge clock.
Creating register for signal `\stage_if.\r_pc' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:95$1321'.
  created $dff cell `$procdff$3702' with positive edge clock.
Creating register for signal `\stage_if.$fordecl_block$705.i' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3703' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$707_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3704' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$708_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3705' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$709_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3706' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$710_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3707' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$711_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3708' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$712_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3709' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$713_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3710' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$714_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3711' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$715_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3712' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$716_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3713' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$717_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3714' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$718_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3715' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$719_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3716' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$720_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3717' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$721_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3718' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$722_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3719' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$723_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3720' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$724_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3721' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$725_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3722' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$726_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3723' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$727_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3724' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$728_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3725' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$729_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3726' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$730_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3727' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$731_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3728' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$732_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3729' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$733_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3730' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$734_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3731' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$735_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3732' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$736_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3733' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$737_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3734' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$738_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3735' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$739_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3736' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$740_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3737' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$741_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3738' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$742_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3739' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$743_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3740' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$744_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3741' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$745_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3742' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$746_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3743' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$747_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3744' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$748_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3745' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$749_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3746' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$750_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3747' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$751_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3748' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$752_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3749' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$753_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3750' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$754_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3751' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$755_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3752' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$756_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3753' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$757_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3754' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$758_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3755' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$759_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3756' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$760_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3757' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$761_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3758' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$762_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3759' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$763_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3760' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$764_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3761' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$765_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3762' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$766_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3763' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$767_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3764' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$768_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3765' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$769_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3766' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$770_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3767' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$771_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3768' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$772_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3769' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$773_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3770' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$774_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3771' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$775_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3772' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$776_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3773' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$777_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3774' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$778_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3775' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$779_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3776' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$780_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3777' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$781_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3778' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$782_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3779' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$783_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$784_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3781' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$785_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$786_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$787_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$788_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$789_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$790_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$791_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$792_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$793_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$794_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$795_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3792' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$796_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$797_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$798_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$799_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$800_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$801_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$802_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$803_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$804_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$805_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$806_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$807_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$808_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$809_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$810_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$811_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$812_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$813_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$814_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$815_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$816_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$817_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$818_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$819_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$820_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$821_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$822_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$823_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$824_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$825_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$826_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$827_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$828_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$829_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$830_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$831_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$832_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$833_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$834_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$835_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$836_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$837_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$838_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$839_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$840_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$841_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$842_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$843_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$844_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$845_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$846_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$847_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$848_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$849_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$850_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$851_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$852_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$853_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$854_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$855_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$856_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$857_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$858_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$859_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$860_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$861_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$862_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$863_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$864_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$865_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$866_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$867_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$868_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$869_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$870_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$871_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$872_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$873_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$874_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$875_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$876_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$877_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$878_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$879_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$880_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$881_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$882_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$883_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$884_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$885_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$886_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$887_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$888_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$889_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$890_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$891_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$892_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$893_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$894_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$895_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:62$896_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:63$897_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:64$898_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:67$899_ADDR' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_valid$/home/vinniny/projects/riscv/00_src/stage_if.sv:67$899_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_ADDR' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_DATA' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_tag$/home/vinniny/projects/riscv/00_src/stage_if.sv:68$900_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_ADDR' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_DATA' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\stage_if.$memwr$\btb_target$/home/vinniny/projects/riscv/00_src/stage_if.sv:69$901_EN' using process `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_pc' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_rd' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_valid' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_bubble' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_mem_read' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_wb_en' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_mispred' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_funct3' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_alu_result' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_ctrl_is_control' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `\mem_wb_reg.\o_rdata' using process `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `\output_buffer.\b_io_ledr' using process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `\output_buffer.\b_io_ledg' using process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `\output_buffer.\b_io_hexl' using process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `\output_buffer.\b_io_hexh' using process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `\output_buffer.\b_io_lcd' using process `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `\input_buffer.\b_io_sw' using process `\input_buffer.$proc$/home/vinniny/projects/riscv/00_src/input_buffer.sv:14$610'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:41$578_ADDR' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:41$578_DATA' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:41$578_EN' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:42$579_ADDR' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:42$579_DATA' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:42$579_EN' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:43$580_ADDR' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:43$580_DATA' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:43$580_EN' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:44$581_ADDR' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:44$581_DATA' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `\dmem.$memwr$\mem$/home/vinniny/projects/riscv/00_src/dmem.sv:44$581_EN' using process `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_pc' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_rd' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_valid' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_bubble' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_kill' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_mem_read' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_mem_write' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_wb_en' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_mispred' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_funct3' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_alu_result' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_store_data' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `\ex_mem_reg.\o_ctrl_is_control' using process `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_pc' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_rs1_val' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_rs2_val' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_imm' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_rs1' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_rs2' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_rd' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_valid' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_bubble' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_kill' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_branch' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_jump' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_mem_read' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_mem_write' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_alu_op' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_wb_en' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_mispred' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_funct3' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_op_a_sel' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `\id_ex_reg.\o_ctrl_op_b_sel' using process `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:32$15_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:32$16_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:33$17_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:33$18_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:34$19_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:34$20_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:35$21_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:35$22_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:36$23_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:36$24_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:37$25_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:37$26_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:38$27_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:38$28_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:39$29_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:39$30_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:40$31_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:40$32_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:41$33_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:41$34_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:42$35_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:42$36_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:43$37_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:43$38_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:44$39_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:44$40_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:45$41_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:45$42_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:46$43_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:46$44_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:47$45_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:47$46_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_ADDR' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_DATA' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$/home/vinniny/projects/riscv/00_src/regfile.sv:50$47_EN' using process `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\if_id_reg.\o_pc' using process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\if_id_reg.\o_instr' using process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\if_id_reg.\o_valid' using process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\if_id_reg.\o_pred_taken' using process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\if_id_reg.\o_bubble' using process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `\if_id_reg.\o_kill' using process `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `\clock_10M.\o_clk' using process `\clock_10M.$proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743'.
  created $adff cell `$procdff$4011' with positive edge clock and positive level reset.
Creating register for signal `\clock_10M.\count' using process `\clock_10M.$proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743'.
  created $adff cell `$procdff$4016' with positive edge clock and positive level reset.

30.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

30.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:653$1739'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:653$1739'.
Found and cleaned up 2 empty switches in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:642$1734'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:642$1734'.
Found and cleaned up 3 empty switches in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:621$1728'.
Found and cleaned up 3 empty switches in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:597$1721'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:597$1721'.
Found and cleaned up 1 empty switch in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:589$1718'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:589$1718'.
Found and cleaned up 5 empty switches in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:561$1703'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:561$1703'.
Found and cleaned up 1 empty switch in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:552$1702'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:552$1702'.
Found and cleaned up 2 empty switches in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:521$1680'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:521$1680'.
Found and cleaned up 1 empty switch in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:496$1675'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:496$1675'.
Found and cleaned up 1 empty switch in `\pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:479$1673'.
Removing empty process `pipelined.$proc$/home/vinniny/projects/riscv/00_src/pipelined.sv:479$1673'.
Found and cleaned up 1 empty switch in `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:193$1658'.
Removing empty process `stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:193$1658'.
Found and cleaned up 1 empty switch in `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:179$1657'.
Removing empty process `stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:179$1657'.
Found and cleaned up 3 empty switches in `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:160$1655'.
Removing empty process `stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:160$1655'.
Found and cleaned up 6 empty switches in `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649'.
Removing empty process `stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:86$1649'.
Found and cleaned up 1 empty switch in `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:76$1647'.
Removing empty process `stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:76$1647'.
Found and cleaned up 3 empty switches in `\stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:61$1636'.
Removing empty process `stage_mem.$proc$/home/vinniny/projects/riscv/00_src/stage_mem.sv:61$1636'.
Found and cleaned up 2 empty switches in `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630'.
Removing empty process `stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:51$1630'.
Found and cleaned up 3 empty switches in `\stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:28$1371'.
Removing empty process `stage_ex.$proc$/home/vinniny/projects/riscv/00_src/stage_ex.sv:28$1371'.
Found and cleaned up 5 empty switches in `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:190$1335'.
Removing empty process `stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:190$1335'.
Found and cleaned up 2 empty switches in `\stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:97$1324'.
Removing empty process `stage_id.$proc$/home/vinniny/projects/riscv/00_src/stage_id.sv:97$1324'.
Found and cleaned up 2 empty switches in `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:95$1321'.
Removing empty process `stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:95$1321'.
Found and cleaned up 2 empty switches in `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:84$1320'.
Removing empty process `stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:84$1320'.
Found and cleaned up 2 empty switches in `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
Removing empty process `stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:59$908'.
Found and cleaned up 1 empty switch in `\stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:48$902'.
Removing empty process `stage_if.$proc$/home/vinniny/projects/riscv/00_src/stage_if.sv:48$902'.
Found and cleaned up 2 empty switches in `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:78$700'.
Removing empty process `forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:78$700'.
Found and cleaned up 2 empty switches in `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:67$695'.
Removing empty process `forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:67$695'.
Found and cleaned up 2 empty switches in `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:56$690'.
Removing empty process `forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:56$690'.
Found and cleaned up 2 empty switches in `\forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:45$685'.
Removing empty process `forwarding_unit.$proc$/home/vinniny/projects/riscv/00_src/forwarding_unit.sv:45$685'.
Found and cleaned up 3 empty switches in `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:66$660'.
Removing empty process `hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:66$660'.
Found and cleaned up 3 empty switches in `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:50$651'.
Removing empty process `hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:50$651'.
Found and cleaned up 2 empty switches in `\hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:36$643'.
Removing empty process `hazard_unit.$proc$/home/vinniny/projects/riscv/00_src/hazard_unit.sv:36$643'.
Found and cleaned up 3 empty switches in `\mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
Removing empty process `mem_wb_reg.$proc$/home/vinniny/projects/riscv/00_src/mem_wb_reg.sv:38$641'.
Found and cleaned up 3 empty switches in `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
Removing empty process `output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:94$619'.
Found and cleaned up 4 empty switches in `\output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
Removing empty process `output_buffer.$proc$/home/vinniny/projects/riscv/00_src/output_buffer.sv:32$611'.
Found and cleaned up 1 empty switch in `\input_buffer.$proc$/home/vinniny/projects/riscv/00_src/input_buffer.sv:14$610'.
Removing empty process `input_buffer.$proc$/home/vinniny/projects/riscv/00_src/input_buffer.sv:14$610'.
Found and cleaned up 4 empty switches in `\dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
Removing empty process `dmem.$proc$/home/vinniny/projects/riscv/00_src/dmem.sv:40$583'.
Found and cleaned up 1 empty switch in `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:129$547'.
Removing empty process `ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:129$547'.
Found and cleaned up 7 empty switches in `\ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
Removing empty process `ex_mem_reg.$proc$/home/vinniny/projects/riscv/00_src/ex_mem_reg.sv:42$279'.
Found and cleaned up 1 empty switch in `\alu.$proc$/home/vinniny/projects/riscv/00_src/alu.sv:61$263'.
Removing empty process `alu.$proc$/home/vinniny/projects/riscv/00_src/alu.sv:61$263'.
Found and cleaned up 4 empty switches in `\id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
Removing empty process `id_ex_reg.$proc$/home/vinniny/projects/riscv/00_src/id_ex_reg.sv:56$252'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$/home/vinniny/projects/riscv/00_src/imm_gen.sv:42$251'.
Removing empty process `imm_gen.$proc$/home/vinniny/projects/riscv/00_src/imm_gen.sv:42$251'.
Found and cleaned up 3 empty switches in `\ALUDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:226$244'.
Removing empty process `ALUDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:226$244'.
Found and cleaned up 2 empty switches in `\MainDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:168$238'.
Removing empty process `MainDecoder.$proc$/home/vinniny/projects/riscv/00_src/control_unit.sv:168$238'.
Found and cleaned up 2 empty switches in `\brc.$proc$/home/vinniny/projects/riscv/00_src/brc.sv:21$180'.
Removing empty process `brc.$proc$/home/vinniny/projects/riscv/00_src/brc.sv:21$180'.
Found and cleaned up 3 empty switches in `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:62$136'.
Removing empty process `regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:62$136'.
Found and cleaned up 1 empty switch in `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:55$131'.
Removing empty process `regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:55$131'.
Found and cleaned up 2 empty switches in `\regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
Removing empty process `regfile.$proc$/home/vinniny/projects/riscv/00_src/regfile.sv:28$54'.
Found and cleaned up 3 empty switches in `\if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
Removing empty process `if_id_reg.$proc$/home/vinniny/projects/riscv/00_src/if_id_reg.sv:19$13'.
Removing empty process `wrapper.$proc$/home/vinniny/projects/riscv/00_src/wrapper.sv:81$1749'.
Found and cleaned up 1 empty switch in `\clock_10M.$proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743'.
Removing empty process `clock_10M.$proc$/home/vinniny/projects/riscv/00_src/clock_10M.sv:20$1743'.
Cleaned up 116 empty switches.

30.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined.
<suppressed ~7 debug messages>
Optimizing module stage_mem.
<suppressed ~10 debug messages>
Optimizing module stage_ex.
<suppressed ~129 debug messages>
Optimizing module stage_id.
<suppressed ~1 debug messages>
Optimizing module stage_if.
<suppressed ~210 debug messages>
Optimizing module forwarding_unit.
<suppressed ~2 debug messages>
Optimizing module hazard_unit.
<suppressed ~3 debug messages>
Optimizing module mem_wb_reg.
<suppressed ~11 debug messages>
Optimizing module output_buffer.
<suppressed ~15 debug messages>
Optimizing module input_buffer.
Optimizing module dmem.
Optimizing module $paramod$920fc6f6456049dbded778f645806e8b7388cb12\sign_extend.
Optimizing module $paramod$5b98a650737b5a9a2bb5f33cbb6497594455ae68\sign_extend.
Optimizing module input_mux.
<suppressed ~1 debug messages>
Optimizing module ex_mem_reg.
<suppressed ~143 debug messages>
Optimizing module SRA.
Optimizing module SRL.
Optimizing module SLL.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module id_ex_reg.
<suppressed ~20 debug messages>
Optimizing module $paramod$363319637f343955483e68f05d4cc1f9eef3a3be\sign_extend.
Optimizing module imm_gen.
Optimizing module ALUDecoder.
<suppressed ~2 debug messages>
Optimizing module MainDecoder.
<suppressed ~1 debug messages>
Optimizing module control_unit.
<suppressed ~1 debug messages>
Optimizing module comparator_16bit.
Optimizing module comparator_8bit.
Optimizing module comparator_4bit.
Optimizing module comparator_2bit.
Optimizing module comparator_1bit.
Optimizing module brc.
<suppressed ~1 debug messages>
Optimizing module regfile.
<suppressed ~43 debug messages>
Optimizing module if_id_reg.
<suppressed ~6 debug messages>
Optimizing module i_mem.
Optimizing module wrapper.
Optimizing module clock_10M.
<suppressed ~4 debug messages>
Optimizing module FA_32bit.
Optimizing module FA_4bit.
Optimizing module FA_1bit.

31. Executing JSON backend.

Warnings: 1 unique messages, 3 total
End of script. Logfile hash: 1219b83780, CPU: user 0.20s system 0.01s, MEM: 32.37 MB peak
Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
Time spent: 32% 56x read_verilog (0 sec), 18% 2x write_json (0 sec), ...
