
<html><head><title>Netlisting Overview</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="mzamori" />
<meta name="CreateDate" content="2023-01-23" />
<meta name="CreateTime" content="1674486920" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso Schematic Editor Spectre and Ultrasim interfaces. Providing a solution to netlisting and gives a batch and scripting solution for automating various tasks." />
<meta name="DocTitle" content="Virtuoso Schematic Editor Spectre and Ultrasim Interface User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Netlisting Overview" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="csss" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-01-23" />
<meta name="ModifiedTime" content="1674486920" />
<meta name="NextFile" content="" />
<meta name="Group" content="" />
<meta name="Platform" content="Analog RF  Mixed-Signal Design,Analog RF  Mixed-Signal Design,Analog RF  Mixed-Signal Design,Custom IC Design" />
<meta name="PrevFile" content="chap2.html" />
<meta name="c_product" content="Spectre RF,Spectre,UltraSim,Virtuoso Schematic Editor" />
<meta name="Product" content="Spectre RF,Spectre,UltraSim,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Spectre RF,Spectre,UltraSim,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Schematic Editor Spectre and Ultrasim Interface User Guide -- Netlisting Overview" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="csssIC231" />
<meta name="webflare-version" content="2.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="csssTOC.html">Contents</a></li><li><a class="prev" href="chap2.html" title="Virtuoso Schematic Editor UltraSim Interface">Virtuoso Schematic Editor Ultr ...</a></li><li style="float: right;"><a class="viewPrint" href="csss.pdf">View/Print PDF</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Schematic Editor Spectre and Ultrasim Interface User Guide<br />Product Version IC23.1, March 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>A
<a id="pgfId-800898"></a></h1>
<h1>
<a id="pgfId-796864"></a><hr />
<a id="13517"></a>Netlisting Overview<hr />
</h1>
<h2>
<a id="pgfId-795950"></a><a id="31817"></a>Global Nets</h2>

<p>
<a id="pgfId-789705"></a>The Virtuoso Schematic Editor to Spectre netlister is a hierarchical netlister. It supports hierarchical designs and does not flatten out the netlists. The netlister creates parameterized netlists. In other words, you can use parameters throughout the design hierarchy and the netlister does not evaluate the values of these parameters when generating the netlists. This enables you to dynamically alter the values of these parameters during analyses.</p>
<p>
<a id="pgfId-789706"></a>Name mapping is performed during the netlisting. Since this is a hierarchical netlister and Spectre allows mixed cases and escaped special characters, the name mapping is minimal. The most noticeable name mapping is that the net names are mapped into lowercase, due to the lowercase requirement of global nets/signals in Spectre syntax.</p>
<p>
<a id="pgfId-789707"></a>The language syntax used in the netlisting is Spectre syntax. However, model files can be either in SPICE syntax or Spectre syntax. By default, the model files are in SPICE syntax. If a model file is in Spectre syntax, make sure the first line in the model file is</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-789708"></a>simulator lang=spectre</pre>

<p>
<a id="pgfId-789709"></a>The netlister generates readable, modularized netlists. Each subcircuit is documented in a single block. To create a final simulation input file, two steps are involved: choosing <em>Spectre &#8211; Netlist/Simulate &#8211; (netlist</em> option) and choosing <em>Spectre &#8211; Netlist/Simulate &#8211; (create run file)</em> option. When you choose <em>netlist</em>, a structural netlist <code>netlist</code> is created in the run directory. When you choose <em>create run file</em>, a final simulation input file <code>si.inp</code> is created in the run directory. You can also use this file for standalone simulation.</p>
<p>
<a id="pgfId-792998"></a>Basically, <em>netlist</em> extracts connectivity, parameter values, parameter inheritance, and all the data stored in the schematics, and it reads the global parameters defined by the Design Variables form. The <em>create run file</em> option combines the raw netlist file, included model files statements (defined by the Model Include Files form), Spectre source statements (<em>Edit Stimulus File</em>), output options, and analyses statements (<em>Edit Analyses/Options File</em>) to create a final run file that is ready to be simulated. </p>
<p>
<a id="pgfId-792999"></a>In this process, if you modify your schematics, change your parameter values or other data stored in the schematics, or modify your global parameters, you need to choose <em>netlist</em> again. If you only modify your included model files information, or Spectre source statements or output options and analyses statements, you do not need to re-netlist. Choose <em>create run file</em> again only to obtain a new <code>si.inp</code> file.</p>
<p>
<a id="pgfId-789710"></a>During the netlisting, bus signals in schematics are split into single signals in netlists. Iterated instances in schematics are flattened into individual instances. Patch cords in schematics are ignored and their destination signals are used in netlists. Bundles in schematics are split into single signals. Global signals in schematics are retained in netlists.</p>
<p>
<a id="pgfId-796043"></a>The netlister does not automatically create model cards for components. Use the Model Include Files form to define the model files to be used. You can also include default model cards for instances for which you did not specify a model name. If you do specify a model name, the model name in the model card is the same as the library cell name.</p>
<p>
<a id="pgfId-789713"></a>Additional components can be inserted in the design by directly editing the netlist. You can also use this method to include Verilog-A modules. Use <code>include</code> file statements, and in the case of the analog HDLs, use the <code>ahdl_include</code> statements. Refer to <em>Cadence Verilog-A Language Reference</em> for more information.</p>

<h2>
<a id="pgfId-789715"></a><a id="14668"></a>Parameters</h2>
<h3>
<a id="pgfId-789716"></a>Component/Subcircuit Parameters</h3>

<p>
<a id="pgfId-789717"></a>Parameters used for components and subcircuits are stored as DFII database properties. For each component, a set of default properties with their default values is created on the component symbol as cellview properties. When a component is instantiated, you can display these properties in the schematic editor&#8217;s tool&#8217;s Edit Object Properties form with their default values shown as master values. You can enter the instance values for certain properties as needed. The instance values overwrite the master values (default values) when the netlist is created. You can also add new properties at the instance level. The netlister writes only the parameters/values that are different from their defaults.</p>

<h3>
<a id="pgfId-789718"></a>Global Parameters (Design Variables)</h3>

<p>
<a id="pgfId-796054"></a>Global parameters are global to the entire netlist and can be used anywhere inside the design hierarchy as any device parameter value. For example, on a resistor you can specify the resistance as <em>r=res</em> where <em>res</em> is a global parameter. The Design Variables form allows you to define the global parameters with their default values. To reduce the netlisting time, the netlister does not embed global parameter searching. It is your responsibility to make sure that all the global parameters used in the entire hierarchy are defined in the Design Variables form. </p>
<p>
<a id="pgfId-796055"></a>When entering global parameters in the Design Variables form, you must make sure that parameters that are functions of other parameters are entered after the dependent parameters are entered. For example, <em>a=5*b</em> and <em>b=10</em> require you to enter parameter <em>b</em> before parameter <em>a</em> because <em>a</em> uses <em>b</em>. When you use a global parameter in the design hierarchy, it is entered as a <code>string</code> type property (either within an expression or by itself) on the components&#8217; instances or the subcircuits&#8217; instances.</p>
<p>
<a id="pgfId-796056"></a>The netlister creates <code>parameters</code> statements based on the variables and their default values defined in the Design Variables form. Variables can be entered as either a constant or as an expression. The netlister does not evaluate the values of the global parameters in the design hierarchy. Later, you can use the <code>alter</code> and <code>sweep</code> statements to change their values during analyses. For information on the parameter capability in the circuit simulator, see the Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide and Spectre Circuit Simulator Reference. </p>

<h3>
<a id="pgfId-789721"></a>Parameter Inheritance</h3>

<p>
<a id="pgfId-789722"></a>If you are using the <code>sample</code> library, parameter inheritance is handled via netlist processor (NLP) expressions in DFII properties. The syntax of the NLP expression used for parameter inheritance is</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-789723"></a>[@<code><em>parameter_name</em></code>:%:<code><em>default_value</em></code>]</pre>

<p>
<a id="pgfId-789724"></a>where <span class="webflare-courier-new" style="white-space:pre"><em>parameter_name</em></span> is the name of the parameter at the upper-level design from which values are inherited and <span class="webflare-courier-new" style="white-space:pre"><em>default_value</em></span> is the default value of this upper-level parameter.</p>
<p>
<a id="pgfId-789725"></a>For example, at the current level of a design, there is a two-input NAND gate instance. A NAND subcircuit consists of two NMOS transistors and two PMOS transistors. A parameter of the NAND instance at the current level, <code>pw</code>, is inherited down to the lower-level parameter <code>w</code> of the <code>pmos</code> instance in the inverter schematic. To make this possible, type the expression <code>[@pw:%:10u]</code> as the value of the parameter <code>w</code> of the <code>pmos</code> instance in the inverter schematic (where <code>10u</code> is the default value of <code>pw</code>). The parameter <code>w</code> is created as an nlpExpr type of a DFII property.</p>
<p>
<a id="pgfId-789726"></a>The netlister reads the NLP expressions during netlisting and creates parameter statements and instance statements for the subcircuits accordingly. The netlister does not evaluate the values of the inherited parameters. For information on entering and changing parameters in a design, refer to the Edit Object Properties form in the <em><a actuate="user" class="URL" href="../comphelp/comphelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor User Guide</a></em>.</p>

<p>
<a id="pgfId-798190"></a></p>
<div class="webflare-div-image">
<img width="669" height="284" src="images/appA-2.gif" /></div>
<h3>
<a id="pgfId-789727"></a>Expressions</h3>

<p>
<a id="pgfId-789728"></a>You can use the string-type of properties to define the expressions that Spectre supports. The expressions need to be in Spectre syntax. The netlister reads and passes the expressions without evaluating their values. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-800857"></a>You can only use global parameters inside the expressions.</div>

<p>
<a id="pgfId-800832"></a>For example, the value of a parameter <code>w</code> on a MOS device is an expression <code>aw+3*bw</code>, where <code>aw</code> and <code>bw</code> are global parameters that need to be defined in the Design Variables form.</p>
<p>
<a id="pgfId-800831"></a>For information on the expression capability in the circuit simulator, see the Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide and Spectre Circuit Simulator Reference. </p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2.html" id="prev" title="Virtuoso Schematic Editor UltraSim Interface">Virtuoso Schematic Editor Ultr ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>