/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_9z[1] ^ celloutsig_1_4z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_5z[10] ^ celloutsig_0_0z[0]);
  assign celloutsig_0_2z = ~(in_data[46] ^ in_data[4]);
  assign celloutsig_0_28z = ~(celloutsig_0_4z ^ celloutsig_0_8z[1]);
  assign celloutsig_0_3z = { in_data[43], celloutsig_0_1z, celloutsig_0_1z } + celloutsig_0_0z[3:1];
  assign celloutsig_1_3z = { celloutsig_1_1z[11:10], celloutsig_1_1z, celloutsig_1_2z } + { in_data[121:104], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_5z[5:1] + celloutsig_1_5z[5:1];
  assign celloutsig_0_5z = { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } + { in_data[73:62], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_17z = celloutsig_1_5z[5:3] + { celloutsig_1_12z[1:0], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[113:101], celloutsig_1_0z, celloutsig_1_17z } + in_data[123:107];
  assign celloutsig_0_8z = { celloutsig_0_5z[8:3], celloutsig_0_1z, celloutsig_0_2z } + { celloutsig_0_0z[4:1], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_3z[2:1], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_14z } + { in_data[33:30], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_6z = celloutsig_0_0z[4:1] < celloutsig_0_0z[6:3];
  assign celloutsig_0_18z = { celloutsig_0_7z[16:13], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_6z } < { celloutsig_0_5z[7:5], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_0z[4:2] < { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_1_9z = celloutsig_1_5z[0] ? { celloutsig_1_5z[7:4], celloutsig_1_4z } : { celloutsig_1_5z[9:4], celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_0z[5] & celloutsig_0_3z[1];
  assign celloutsig_0_10z = celloutsig_0_3z[1] & celloutsig_0_7z[20];
  assign celloutsig_0_12z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_0_1z = in_data[9] & in_data[54];
  assign celloutsig_0_37z = ^ { celloutsig_0_22z[2:1], celloutsig_0_17z, celloutsig_0_30z };
  assign celloutsig_0_39z = ^ { celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_0_40z = ^ { celloutsig_0_5z[7:2], celloutsig_0_37z };
  assign celloutsig_1_0z = ^ in_data[185:173];
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[11:3], celloutsig_0_3z };
  assign celloutsig_0_13z = ^ { celloutsig_0_7z[17:0], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_14z = ^ { celloutsig_0_7z[18:14], celloutsig_0_0z };
  assign celloutsig_0_19z = ^ { celloutsig_0_7z[22:11], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_21z = ^ { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_30z = ^ { in_data[49:47], celloutsig_0_14z };
  assign celloutsig_1_1z = { in_data[182:172], celloutsig_1_0z } <<< { in_data[157:148], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_1z[11:9];
  assign celloutsig_1_12z = celloutsig_1_5z[4:0] <<< celloutsig_1_3z[4:0];
  assign celloutsig_1_13z = in_data[161:147] <<< { in_data[128:119], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z } - celloutsig_1_1z[9:0];
  assign celloutsig_1_19z = { celloutsig_1_11z[2:1], celloutsig_1_7z } - celloutsig_1_13z[7:3];
  assign celloutsig_0_7z = { in_data[28:21], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } - in_data[27:5];
  assign celloutsig_0_17z = { celloutsig_0_11z[6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_14z } - { celloutsig_0_15z[4], celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_17z[0], celloutsig_0_18z, celloutsig_0_6z } - { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[8:2];
  always_latch
    if (clkin_data[128]) celloutsig_1_2z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_2z = { celloutsig_1_1z[10:7], celloutsig_1_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_4z = celloutsig_1_2z[3:1];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_11z = in_data[28:21];
  assign { out_data[144:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
