#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Dec 31 15:55:26 2017
# Process ID: 10436
# Current directory: E:/THU/ThinpadProject/ThinpadProject.runs/synth_1
# Command line: vivado.exe -log MIPS_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_CPU.tcl
# Log file: E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.vds
# Journal file: E:/THU/ThinpadProject/ThinpadProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 359.961 ; gain = 74.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:65]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:67]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:67]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/.Xil/Vivado-10436-LAPTOP-QH5RPP8J/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLOCK' of component 'clk_wiz_0' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:614]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/.Xil/Vivado-10436-LAPTOP-QH5RPP8J/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:39' bound to instance 'PC_0' of component 'PC' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:620]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:49]
INFO: [Synth 8-3491] module 'IF_to_ID' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:38' bound to instance 'IF_to_ID_0' of component 'IF_to_ID' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:626]
INFO: [Synth 8-638] synthesizing module 'IF_to_ID' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:48]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'IF_to_ID' (2#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:48]
INFO: [Synth 8-3491] module 'ID' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:44' bound to instance 'ID_0' of component 'ID' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:633]
INFO: [Synth 8-638] synthesizing module 'ID' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:78]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:105]
WARNING: [Synth 8-614] signal 'reg_rd_addr_1_o' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:105]
WARNING: [Synth 8-614] signal 'reg_rd_addr_2_o' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element operand_1_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element operand_2_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element reg_1_load_relate_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element reg_2_load_relate_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pause_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element last_inst_is_load_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element next_pc_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element next_inst_in_delayslot_o_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'ID' (3#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:78]
INFO: [Synth 8-3491] module 'ID_to_EX' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:38' bound to instance 'ID_to_EX_0' of component 'ID_to_EX' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:652]
INFO: [Synth 8-638] synthesizing module 'ID_to_EX' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:64]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ID_to_EX' (4#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:64]
INFO: [Synth 8-3491] module 'EX' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:44' bound to instance 'EX_0' of component 'EX' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:668]
INFO: [Synth 8-638] synthesizing module 'EX' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:80]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:214]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:216]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:378]
WARNING: [Synth 8-5639] ignoring null variable initialization [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/include.vhd:379]
INFO: [Common 17-14] Message 'Synth 8-5639' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:244]
WARNING: [Synth 8-614] signal 'hi_o' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:85]
WARNING: [Synth 8-614] signal 'lo_o' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:85]
WARNING: [Synth 8-614] signal 'extended_offset_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element hi_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element lo_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element operand_1_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element operand_2_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element sum_result_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element overflow_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element compare_result_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element mul_sign_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element operand_mul_1_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element operand_mul_2_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element mult_result_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:193]
WARNING: [Synth 8-6014] Unused sequential element mult_accum_result_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:274]
INFO: [Synth 8-256] done synthesizing module 'EX' (5#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:80]
INFO: [Synth 8-3491] module 'EX_to_MEM' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:38' bound to instance 'EX_to_MEM_0' of component 'EX_to_MEM' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:687]
INFO: [Synth 8-638] synthesizing module 'EX_to_MEM' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:68]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'EX_to_MEM' (6#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:68]
INFO: [Synth 8-3491] module 'MEM' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:39' bound to instance 'MEM_0' of component 'MEM' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:702]
INFO: [Synth 8-638] synthesizing module 'MEM' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:65]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:107]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:127]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:183]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:201]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:220]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:260]
INFO: [Synth 8-226] default block is never used [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'MEM' (7#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:65]
INFO: [Synth 8-3491] module 'MEM_to_WB' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:38' bound to instance 'MEM_to_WB_0' of component 'MEM_to_WB' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:718]
INFO: [Synth 8-638] synthesizing module 'MEM_to_WB' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:56]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MEM_to_WB' (8#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:56]
INFO: [Synth 8-3491] module 'REGISTERS' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:42' bound to instance 'REGISTERS_0' of component 'REGISTERS' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:727]
INFO: [Synth 8-638] synthesizing module 'REGISTERS' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:98]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'REGISTERS' (9#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
INFO: [Synth 8-3491] module 'HI_LO' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:39' bound to instance 'HI_LO_0' of component 'HI_LO' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:735]
INFO: [Synth 8-638] synthesizing module 'HI_LO' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'HI_LO' (10#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/HI_LO.vhd:49]
INFO: [Synth 8-3491] module 'PAUSE_CTRL' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PAUSE_CTRL.vhd:38' bound to instance 'PAUSE_CTRL_0' of component 'PAUSE_CTRL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:741]
INFO: [Synth 8-638] synthesizing module 'PAUSE_CTRL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PAUSE_CTRL.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PAUSE_CTRL' (11#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/PAUSE_CTRL.vhd:47]
INFO: [Synth 8-3491] module 'MEM_CONTROLL' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:35' bound to instance 'MEM_CONTROLL_0' of component 'MEM_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:748]
INFO: [Synth 8-638] synthesizing module 'MEM_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:61]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'ack_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'mem_ce_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'mem_is_read_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'mem_sel_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'mem_addr_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'mem_data_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'inst_ce_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
WARNING: [Synth 8-614] signal 'inst_addr_i' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'MEM_CONTROLL' (12#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:61]
INFO: [Synth 8-3491] module 'MMU' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:36' bound to instance 'MMU_0' of component 'MMU' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:773]
INFO: [Synth 8-638] synthesizing module 'MMU' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'MMU' (13#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:74]
INFO: [Synth 8-3491] module 'SRAM_CONTROLL' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:35' bound to instance 'BASE_SRAM_CONTROLL' of component 'SRAM_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:809]
INFO: [Synth 8-638] synthesizing module 'SRAM_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element ram_oe_n_o_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'SRAM_CONTROLL' (14#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:56]
INFO: [Synth 8-3491] module 'SRAM_CONTROLL' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:35' bound to instance 'EXTEND_RAM_CONTROLL' of component 'SRAM_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:827]
INFO: [Synth 8-3491] module 'SERIAL_CONTROLL' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:35' bound to instance 'SERIAL_CONTROLL_0' of component 'SERIAL_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:845]
INFO: [Synth 8-638] synthesizing module 'SERIAL_CONTROLL' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:55]
WARNING: [Synth 8-614] signal 'clk_uart' is read in the process but is not in the sensitivity list [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'SERIAL_CONTROLL' (15#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:55]
	Parameter ClkFrequency bound to: 11059200 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'async_receiver' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:75' bound to instance 'SERIAL_RECEIVER' of component 'ASYNC_RECEIVER' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:862]
INFO: [Synth 8-638] synthesizing module 'async_receiver' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 11059200 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:185]
	Parameter ClkFrequency bound to: 11059200 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 2731 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen' (16#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:185]
INFO: [Synth 8-256] done synthesizing module 'async_receiver' (17#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 11059200 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'async_transmitter' declared at 'E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:14' bound to instance 'SERIAL_TRANSMITTER' of component 'ASYNC_TRANSMITTER' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:873]
INFO: [Synth 8-638] synthesizing module 'async_transmitter' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:14]
	Parameter ClkFrequency bound to: 11059200 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen__parameterized0' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:185]
	Parameter ClkFrequency bound to: 11059200 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 1 - type: integer 
	Parameter Inc bound to: 341 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen__parameterized0' (17#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:185]
INFO: [Synth 8-256] done synthesizing module 'async_transmitter' (18#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:14]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (19#1) [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:65]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port clk
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port rst
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[31]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[30]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[29]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[28]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[27]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[26]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[25]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[24]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[23]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[22]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[21]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[20]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[19]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[18]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[17]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[16]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[15]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[14]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[13]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[12]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[11]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[10]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[9]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port data_from_mmu_i[8]
WARNING: [Synth 8-3331] design SERIAL_CONTROLL has unconnected port RxD_data_ready
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port rst
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design MMU has unconnected port ram1_ack_i
WARNING: [Synth 8-3331] design MMU has unconnected port ram2_ack_i
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design MEM_to_WB has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design EX has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design ID_to_EX has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design ID has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design IF_to_ID has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port touch_btn[4]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port touch_btn[3]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port touch_btn[2]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port touch_btn[1]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port touch_btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.066 ; gain = 128.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.066 ; gain = 128.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/.Xil/Vivado-10436-LAPTOP-QH5RPP8J/dcp3/clk_wiz_0_in_context.xdc] for cell 'CLOCK'
Finished Parsing XDC File [E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/.Xil/Vivado-10436-LAPTOP-QH5RPP8J/dcp3/clk_wiz_0_in_context.xdc] for cell 'CLOCK'
Parsing XDC File [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_uart_IBUF'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'touch_btn_IBUF[5]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'touch_btn_IBUF[4]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'uart_wrn'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'uart_rdn'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'uart_tbre'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_tsre'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'uart_dataready'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sl811_a0'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sl811_we_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sl811_rd_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sl811_cs_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sl811_rst_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sl811_drq'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sl811_dack'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sl811_int'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[0]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[1]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[2]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[3]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[4]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[5]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[6]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'sl811_data[7]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'dm9k_we_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'dm9k_rd_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'dm9k_cs_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'dm9k_rst_n'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'dm9k_int'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'dm9k_cmd'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[0]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[1]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[2]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[3]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[4]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[5]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[6]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[7]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[8]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[9]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[10]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[11]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[12]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[13]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[14]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'dm9k_data[15]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'video_clk'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[7]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[6]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[5]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[4]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[3]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[2]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[1]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'video_pixel[0]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'video_hsync'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'video_vsync'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'video_de'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[*]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[0]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[1]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[2]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[3]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[4]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[5]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[6]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[7]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[8]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[9]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[10]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[11]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[12]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[13]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[14]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[15]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[16]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[17]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[18]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[19]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[20]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[21]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[22]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[23]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[24]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[25]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[26]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[27]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[28]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[29]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[30]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'dip_sw[31]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'flash_a[*]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'flash_a[0]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'flash_a[1]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'flash_a[2]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'flash_a[3]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'flash_a[4]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'flash_a[5]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'flash_a[6]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'flash_a[7]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'flash_a[8]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'flash_a[9]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'flash_a[10]'. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:175]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc:175]
Finished Parsing XDC File [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MIPS_CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/THU/ThinpadProject/ThinpadProject.srcs/constrs_1/new/MIPS_CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 735.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 735.602 ; gain = 449.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 735.602 ; gain = 449.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/.Xil/Vivado-10436-LAPTOP-QH5RPP8J/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/.Xil/Vivado-10436-LAPTOP-QH5RPP8J/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLOCK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 735.602 ; gain = 449.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "funct_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "funct_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_rd_en_1_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_rd_en_2_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_wt_en_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wt_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "funct_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "funct_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_rd_en_1_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_rd_en_2_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_wt_en_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wt_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "funct_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "link_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extended_imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:275]
INFO: [Synth 8-5546] ROM "is_load_store_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hilo_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_wt_data_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:260]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:193]
INFO: [Synth 8-5546] ROM "ram_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ram_is_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ce_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'SERIAL_CONTROLL'
WARNING: [Synth 8-6014] Unused sequential element read_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:67]
INFO: [Synth 8-5544] ROM "ack_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:141]
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:170]
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'extended_imm_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'branch_target_addr_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:227]
WARNING: [Synth 8-327] inferring latch for variable 'link_addr_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:230]
WARNING: [Synth 8-327] inferring latch for variable 'branch_addr_offset_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:249]
WARNING: [Synth 8-327] inferring latch for variable 'reg_wt_data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'inst_data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'inst_pause_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'mem_pause_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'ce_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'we_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'sel_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'addr_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_CONTROLL.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'serial_data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'leds_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'num_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'ack_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:149]
WARNING: [Synth 8-327] inferring latch for variable 'led_data_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'num_data_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/MMU.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_o_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'ram_data_reg' [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SRAM_CONTROLL.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element read_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element read_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:67]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
             serial_wait |                               01 |                               01
          serial_reading |                               10 |                               10
             serial_read |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'SERIAL_CONTROLL'
WARNING: [Synth 8-6014] Unused sequential element read_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/SERIAL_CONTROLL.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:141]
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:141]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'sequential' in module 'async_receiver'
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:141]
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:41]
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0100
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
                iSTATE10 |                             1011 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'sequential' in module 'async_transmitter'
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 735.602 ; gain = 449.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 25    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   8 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 59    
	   4 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  39 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	  15 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   8 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   9 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	  38 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module IF_to_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  39 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 3     
Module ID_to_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 24    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   8 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   8 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   8 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   8 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module EX_to_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module MEM_to_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module REGISTERS 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module HI_LO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module PAUSE_CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
Module MEM_CONTROLL 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
Module MMU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
Module SRAM_CONTROLL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SERIAL_CONTROLL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "funct_o" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP L0, operation Mode is: A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP L0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP L0, operation Mode is: A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP L0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: operator L0 is absorbed into DSP L0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [E:/THU/ThinpadProject/ThinpadProject.srcs/sources_1/new/async.v:170]
WARNING: [Synth 8-3917] design MIPS_CPU has port leds[31] driven by constant 1
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port rst
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design SRAM_CONTROLL has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design MMU has unconnected port ram1_ack_i
WARNING: [Synth 8-3331] design MMU has unconnected port ram2_ack_i
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design EX_to_MEM has unconnected port pause_i[0]
WARNING: [Synth 8-3331] design EX has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design ID has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[5]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[4]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[3]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[2]
WARNING: [Synth 8-3331] design PC has unconnected port pause_i[1]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port leds[30]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port leds[29]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port leds[28]
WARNING: [Synth 8-3331] design MIPS_CPU has unconnected port leds[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/op_o_reg[4]' (FDRE) to 'ID_to_EX_0/funct_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/op_o_reg[5]' (FDRE) to 'ID_to_EX_0/funct_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_to_EX_0/op_o_reg[3]' (FDRE) to 'ID_to_EX_0/funct_o_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_to_EX_0/funct_o_reg[5] )
INFO: [Synth 8-3886] merging instance 'MMU_0/addr_reg[30]' (LD) to 'MMU_0/addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MMU_0/\addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_66' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_65'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_65' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_64'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_64' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_63'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_63' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_62'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_62' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_61'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_61' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_60'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_60' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_59'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_59' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_58' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_57'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_57' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_56'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_56' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_55'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_55' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_54'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_54' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_53'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_53' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_52'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_52' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_51'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_51' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_50'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_50' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_49'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_49' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_48'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_48' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_47'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_47' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_46'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_46' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_45'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_45' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_44'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_44' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_43'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_43' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_42'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_42' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_41'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_41' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_40'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_40' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_39' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_38'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_38' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_37'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_37' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_36'
INFO: [Synth 8-3886] merging instance 'SRAM_CONTROLL:/ram_data_reg__0i_36' (LD) to 'SRAM_CONTROLL:/ram_data_reg__0i_35'
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[31]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[30]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[29]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[28]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[27]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[26]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[25]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[24]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[23]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[22]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[21]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[20]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[19]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[18]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[17]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[16]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[15]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[14]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[13]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[12]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[11]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[10]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[9]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[8]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[7]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[6]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[5]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[4]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[3]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[2]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[1]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (branch_addr_offset_reg[0]) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (funct_o_reg[5]) is unused and will be removed from module EX_to_MEM.
WARNING: [Synth 8-3332] Sequential element (addr_reg[31]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[29]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[28]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[27]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[26]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[25]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[24]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[23]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[22]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[21]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (addr_reg[20]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[31]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[30]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[29]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[28]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[27]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[26]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[25]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[24]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[23]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[22]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[21]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[20]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[19]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[18]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[17]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[16]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[15]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[14]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[13]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[12]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[11]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[10]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[9]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (serial_data_o_reg[8]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[31]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[30]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[29]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[28]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[27]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[26]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[25]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[24]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[23]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[22]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[21]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[20]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[19]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[18]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[17]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[16]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[15]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[14]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[13]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[12]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[11]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[10]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[9]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[8]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[7]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[6]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[5]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[4]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[3]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[2]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[1]) is unused and will be removed from module MMU.
WARNING: [Synth 8-3332] Sequential element (leds_o_reg[0]) is unused and will be removed from module MMU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EX_to_MEM_0/\funct_o_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 774.375 ; gain = 488.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|ID          | op_o          | 64x3          | LUT            | 
|ID          | reg_rd_en_1_o | 64x1          | LUT            | 
|ID          | reg_rd_en_2_o | 64x1          | LUT            | 
|ID          | reg_wt_en_o   | 64x1          | LUT            | 
|ID          | op_o          | 64x3          | LUT            | 
|ID          | reg_rd_en_1_o | 64x1          | LUT            | 
|ID          | reg_rd_en_2_o | 64x1          | LUT            | 
|ID          | reg_wt_en_o   | 64x1          | LUT            | 
+------------+---------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|REGISTERS_0 | reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLOCK/clk_out1' to pin 'CLOCK/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 832.203 ; gain = 546.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 853.363 ; gain = 567.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module CLOCK has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |BUFG           |    12|
|3     |CARRY4         |   147|
|4     |DSP48E1        |     4|
|5     |DSP48E1_1      |     4|
|6     |LUT1           |   265|
|7     |LUT2           |   430|
|8     |LUT3           |   273|
|9     |LUT4           |   389|
|10    |LUT5           |   486|
|11    |LUT6           |   904|
|12    |MUXF7          |     1|
|13    |RAM32M         |    12|
|14    |FDRE           |   730|
|15    |FDSE           |     7|
|16    |LD             |   257|
|17    |LDC            |   304|
|18    |IBUF           |     3|
|19    |IOBUF          |    64|
|20    |OBUF           |    72|
|21    |OBUFT          |    15|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------+----------------------------+------+
|      |Instance              |Module                      |Cells |
+------+----------------------+----------------------------+------+
|1     |top                   |                            |  4381|
|2     |  BASE_SRAM_CONTROLL  |SRAM_CONTROLL               |    84|
|3     |  EXTEND_RAM_CONTROLL |SRAM_CONTROLL_0             |    84|
|4     |  EX_0                |EX                          |   312|
|5     |  EX_to_MEM_0         |EX_to_MEM                   |   674|
|6     |  HI_LO_0             |HI_LO                       |    64|
|7     |  ID_0                |ID                          |   144|
|8     |  ID_to_EX_0          |ID_to_EX                    |  1339|
|9     |  IF_to_ID_0          |IF_to_ID                    |   542|
|10    |  MEM_CONTROLL_0      |MEM_CONTROLL                |   440|
|11    |  MEM_to_WB_0         |MEM_to_WB                   |   141|
|12    |  MMU_0               |MMU                         |   127|
|13    |  PAUSE_CTRL_0        |PAUSE_CTRL                  |     1|
|14    |  PC_0                |PC                          |    74|
|15    |  REGISTERS_0         |REGISTERS                   |    12|
|16    |  SERIAL_CONTROLL_0   |SERIAL_CONTROLL             |    25|
|17    |  SERIAL_RECEIVER     |async_receiver              |    83|
|18    |    tickgen           |BaudTickGen                 |    48|
|19    |  SERIAL_TRANSMITTER  |async_transmitter           |    63|
|20    |    tickgen           |BaudTickGen__parameterized0 |    36|
+------+----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 886.309 ; gain = 600.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 886.309 ; gain = 278.859
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 886.309 ; gain = 600.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 21 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 637 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances
  LD => LDCE: 236 instances
  LD => LDCE (inverted pins: G): 21 instances
  LDC => LDCE: 304 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

167 Infos, 499 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 886.309 ; gain = 606.023
INFO: [Common 17-1381] The checkpoint 'E:/THU/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 886.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 31 15:56:48 2017...
