{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:52:23 2009 " "Info: Processing started: Thu Jun 04 13:52:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/DRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Info: Found entity 1: DRAM" {  } { { "src/DRAM.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/DRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/IRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/IRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Info: Found entity 1: IRAM" {  } { { "src/IRAM.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/IRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Instruction_Fetch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Instruction_Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Info: Found entity 1: Instruction_Fetch" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data " "Info: Found entity 1: Data" {  } { { "src/Data.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LC3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/LC3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Info: Found entity 1: LC3" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(85) " "Warning (10273): Verilog HDL warning at control.v(85): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(89) " "Warning (10273): Verilog HDL warning at control.v(89): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(187) " "Warning (10273): Verilog HDL warning at control.v(187): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_CONTROL alu_control control.v(7) " "Info (10281): Verilog HDL Declaration information at control.v(7): object \"ALU_CONTROL\" differs only in case from object \"alu_control\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_MuxA alu_MuxA control.v(8) " "Info (10281): Verilog HDL Declaration information at control.v(8): object \"ALU_MuxA\" differs only in case from object \"alu_MuxA\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_MuxB alu_MuxB control.v(9) " "Info (10281): Verilog HDL Declaration information at control.v(9): object \"ALU_MuxB\" differs only in case from object \"alu_MuxB\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_CONTROL pc_control control.v(16) " "Info (10281): Verilog HDL Declaration information at control.v(16): object \"PC_CONTROL\" differs only in case from object \"pc_control\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_CONTROL reg_control control.v(15) " "Info (10281): Verilog HDL Declaration information at control.v(15): object \"REG_CONTROL\" differs only in case from object \"reg_control\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_LE rd_le control.v(14) " "Info (10281): Verilog HDL Declaration information at control.v(14): object \"RD_LE\" differs only in case from object \"rd_le\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR_LE mar_le control.v(11) " "Info (10281): Verilog HDL Declaration information at control.v(11): object \"MAR_LE\" differs only in case from object \"mar_le\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR_CONTROL mar_control control.v(12) " "Info (10281): Verilog HDL Declaration information at control.v(12): object \"MAR_CONTROL\" differs only in case from object \"mar_control\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_WE mem_we control.v(13) " "Info (10281): Verilog HDL Declaration information at control.v(13): object \"MEM_WE\" differs only in case from object \"mem_we\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT_STAGE next_stage control.v(23) " "Info (10281): Verilog HDL Declaration information at control.v(23): object \"NEXT_STAGE\" differs only in case from object \"next_stage\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT_STAGE_LE next_stage_le control.v(20) " "Info (10281): Verilog HDL Declaration information at control.v(20): object \"NEXT_STAGE_LE\" differs only in case from object \"next_stage_le\" in the same scope" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Dataram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dataram " "Info: Found entity 1: Dataram" {  } { { "src/Dataram.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Dataram.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Instram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Instram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Info: Found entity 1: single_port_rom" {  } { { "src/Instram.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instram.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(43) " "Warning (10273): Verilog HDL warning at register_file.v(43): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(54) " "Warning (10273): Verilog HDL warning at register_file.v(54): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(65) " "Warning (10273): Verilog HDL warning at register_file.v(65): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(28) " "Warning (10273): Verilog HDL warning at ALU.v(28): extended using \"x\" or \"z\"" {  } { { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Execution.v(31) " "Warning (10273): Verilog HDL warning at Execution.v(31): extended using \"x\" or \"z\"" {  } { { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_MuxB alu_muxb Execution.v(4) " "Info (10281): Verilog HDL Declaration information at Execution.v(4): object \"ALU_MuxB\" differs only in case from object \"alu_muxb\" in the same scope" {  } { { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Execution.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execution " "Info: Found entity 1: Execution" {  } { { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "src/lpm_counter0.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Info: Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:registers_inst " "Info: Elaborating entity \"Registers\" for hierarchy \"Registers:registers_inst\"" {  } { { "src/LC3.v" "registers_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Registers:registers_inst\|register_file:regfile " "Info: Elaborating entity \"register_file\" for hierarchy \"Registers:registers_inst\|register_file:regfile\"" {  } { { "src/Registers.v" "regfile" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:instruction_fetch_inst " "Info: Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\"" {  } { { "src/LC3.v" "instruction_fetch_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instruction_Fetch.v(17) " "Warning (10230): Verilog HDL assignment warning at Instruction_Fetch.v(17): truncated value with size 32 to match size of target (16)" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst " "Info: Elaborating entity \"IRAM\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\"" {  } { { "src/Instruction_Fetch.v" "IRAM_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/IRAM.v" "altsyncram_component" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/IRAM.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/IRAM.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/IRAM.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matrix4_instr.mif " "Info: Parameter \"init_file\" = \"matrix4_instr.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/IRAM.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/IRAM.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qf61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qf61 " "Info: Found entity 1: altsyncram_qf61" {  } { { "db/altsyncram_qf61.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/altsyncram_qf61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qf61 Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\|altsyncram_qf61:auto_generated " "Info: Elaborating entity \"altsyncram_qf61\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\|altsyncram_qf61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data Data:data_inst " "Info: Elaborating entity \"Data\" for hierarchy \"Data:data_inst\"" {  } { { "src/LC3.v" "data_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM Data:data_inst\|DRAM:DRAM_inst " "Info: Elaborating entity \"DRAM\" for hierarchy \"Data:data_inst\|DRAM:DRAM_inst\"" {  } { { "src/Data.v" "DRAM_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Data.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/DRAM.v" "altsyncram_component" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/DRAM.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/DRAM.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/DRAM.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matrix4_id_data.mif " "Info: Parameter \"init_file\" = \"matrix4_id_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/DRAM.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/DRAM.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sf1 " "Info: Found entity 1: altsyncram_0sf1" {  } { { "db/altsyncram_0sf1.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/altsyncram_0sf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sf1 Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\|altsyncram_0sf1:auto_generated " "Info: Elaborating entity \"altsyncram_0sf1\" for hierarchy \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\|altsyncram_0sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execution Execution:execution_inst " "Info: Elaborating entity \"Execution\" for hierarchy \"Execution:execution_inst\"" {  } { { "src/LC3.v" "execution_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execution:execution_inst\|ALU:ALU_inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Execution:execution_inst\|ALU:ALU_inst\"" {  } { { "src/Execution.v" "ALU_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(12) " "Warning (10230): Verilog HDL assignment warning at ALU.v(12): truncated value with size 32 to match size of target (17)" {  } { { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Info: Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "src/LC3.v" "control_inst" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD control.v(30) " "Warning (10036): Verilog HDL or VHDL warning at control.v(30): object \"ADD\" assigned a value but never read" {  } { { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:stage_counter " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:stage_counter\"" {  } { { "src/LC3.v" "stage_counter" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\"" {  } { { "src/lpm_counter0.v" "lpm_counter_component" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/lpm_counter0.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\"" {  } { { "src/lpm_counter0.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/lpm_counter0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/lpm_counter0.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/lpm_counter0.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hci " "Info: Found entity 1: cntr_hci" {  } { { "db/cntr_hci.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/cntr_hci.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hci lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\|cntr_hci:auto_generated " "Info: Elaborating entity \"cntr_hci\" for hierarchy \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\|cntr_hci:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Execution:execution_inst\|ALU:ALU_inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execution:execution_inst\|ALU:ALU_inst\|Mult0\"" {  } { { "src/ALU.v" "Mult0" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 24 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\"" {  } { { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 24 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qk01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qk01 " "Info: Found entity 1: mult_qk01" {  } { { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "140 " "Info: Ignored 140 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "140 " "Info: Ignored 140 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_MuxA VCC " "Warning (13410): Pin \"ALU_MuxA\" is stuck at VCC" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_MuxB\[1\] GND " "Warning (13410): Pin \"ALU_MuxB\[1\]\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR_CONTROL GND " "Warning (13410): Pin \"MAR_CONTROL\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "NEXT_STAGE\[0\] GND " "Warning (13410): Pin \"NEXT_STAGE\[0\]\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "NEXT_STAGE\[1\] GND " "Warning (13410): Pin \"NEXT_STAGE\[1\]\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "NEXT_STAGE_LE GND " "Warning (13410): Pin \"NEXT_STAGE_LE\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/LC3.map.smsg " "Info: Generated suppressed messages file Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/LC3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "965 " "Info: Implemented 965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Info: Implemented 136 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "795 " "Info: Implemented 795 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:52:36 2009 " "Info: Processing ended: Thu Jun 04 13:52:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:52:39 2009 " "Info: Processing started: Thu Jun 04 13:52:39 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LC3 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"LC3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "Warning: No exact pin location assignment(s) for 138 pins of 138 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Info: Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Info: Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Info: Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Info: Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STAGE\[0\] " "Info: Pin STAGE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { STAGE[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAGE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STAGE\[1\] " "Info: Pin STAGE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { STAGE[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAGE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_CONTROL " "Info: Pin PC_CONTROL not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_LE " "Info: Pin PC_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_LE " "Info: Pin IR_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL\[0\] " "Info: Pin ALU_CONTROL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_CONTROL[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL\[1\] " "Info: Pin ALU_CONTROL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_CONTROL[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL\[2\] " "Info: Pin ALU_CONTROL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_CONTROL[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxA " "Info: Pin ALU_MuxA not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxA } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxB\[0\] " "Info: Pin ALU_MuxB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxB\[1\] " "Info: Pin ALU_MuxB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxB\[2\] " "Info: Pin ALU_MuxB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Info: Pin Y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Info: Pin Y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Info: Pin Y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Info: Pin Y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Info: Pin Y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Info: Pin Y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Info: Pin Y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Info: Pin Y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[8\] " "Info: Pin Y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[9\] " "Info: Pin Y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[10\] " "Info: Pin Y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[11\] " "Info: Pin Y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[12\] " "Info: Pin Y\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[13\] " "Info: Pin Y\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[14\] " "Info: Pin Y\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[15\] " "Info: Pin Y\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NPZ\[0\] " "Info: Pin NPZ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NPZ\[1\] " "Info: Pin NPZ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NPZ\[2\] " "Info: Pin NPZ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF " "Info: Pin OF not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OF } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_CONTROL " "Info: Pin REG_CONTROL not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { REG_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[0\] " "Info: Pin RS1_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[1\] " "Info: Pin RS1_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[2\] " "Info: Pin RS1_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[3\] " "Info: Pin RS1_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[4\] " "Info: Pin RS1_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[5\] " "Info: Pin RS1_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[6\] " "Info: Pin RS1_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[7\] " "Info: Pin RS1_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[8\] " "Info: Pin RS1_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[9\] " "Info: Pin RS1_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[10\] " "Info: Pin RS1_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[11\] " "Info: Pin RS1_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[12\] " "Info: Pin RS1_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[13\] " "Info: Pin RS1_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[14\] " "Info: Pin RS1_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[15\] " "Info: Pin RS1_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[0\] " "Info: Pin RS2_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[1\] " "Info: Pin RS2_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[2\] " "Info: Pin RS2_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[3\] " "Info: Pin RS2_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[4\] " "Info: Pin RS2_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[5\] " "Info: Pin RS2_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[6\] " "Info: Pin RS2_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[7\] " "Info: Pin RS2_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[8\] " "Info: Pin RS2_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[9\] " "Info: Pin RS2_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[10\] " "Info: Pin RS2_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[11\] " "Info: Pin RS2_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[12\] " "Info: Pin RS2_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[13\] " "Info: Pin RS2_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[14\] " "Info: Pin RS2_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[15\] " "Info: Pin RS2_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[0\] " "Info: Pin RD_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[1\] " "Info: Pin RD_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[2\] " "Info: Pin RD_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[3\] " "Info: Pin RD_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[4\] " "Info: Pin RD_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[5\] " "Info: Pin RD_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[6\] " "Info: Pin RD_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[7\] " "Info: Pin RD_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[8\] " "Info: Pin RD_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[9\] " "Info: Pin RD_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[10\] " "Info: Pin RD_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[11\] " "Info: Pin RD_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[12\] " "Info: Pin RD_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[13\] " "Info: Pin RD_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[14\] " "Info: Pin RD_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[15\] " "Info: Pin RD_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_LE " "Info: Pin RD_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_CONTROL " "Info: Pin MAR_CONTROL not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MAR_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_LE " "Info: Pin MAR_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MAR_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_WE " "Info: Pin MEM_WE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MEM_WE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[8\] " "Info: Pin DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[9\] " "Info: Pin DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[10\] " "Info: Pin DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[11\] " "Info: Pin DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[12\] " "Info: Pin DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[13\] " "Info: Pin DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[14\] " "Info: Pin DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[15\] " "Info: Pin DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NEXT_STAGE\[0\] " "Info: Pin NEXT_STAGE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NEXT_STAGE\[1\] " "Info: Pin NEXT_STAGE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NEXT_STAGE_LE " "Info: Pin NEXT_STAGE_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 29 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 29" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 3.3V 1 136 0 " "Info: Number of I/O pins in group: 137 (unused VREF, 3.3V VCCIO, 1 input, 136 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory Instruction_Fetch:instruction_fetch_inst\|IR\[15\] register Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] -21.758 ns " "Info: Slack time is -21.758 ns between source memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.316 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.316 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 2 REG Unassigned 2 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.931 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 2 REG Unassigned 2 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.928 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.708 ns) 2.928 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.708 ns) = 2.928 ns; Loc. = Unassigned; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.35 % ) " "Info: Total cell delay = 2.177 ns ( 74.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.65 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.928 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.708 ns) 2.928 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.708 ns) = 2.928 ns; Loc. = Unassigned; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.35 % ) " "Info: Total cell delay = 2.177 ns ( 74.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.65 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns   " "Info:   Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.074 ns - Longest memory register " "Info: - Longest memory to register delay is 22.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = Unassigned; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.442 ns) 1.344 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB Unassigned 1 " "Info: 2: + IC(0.798 ns) + CELL(0.442 ns) = 1.344 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.590 ns) 2.236 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB Unassigned 29 " "Info: 3: + IC(0.302 ns) + CELL(0.590 ns) = 2.236 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 3.128 ns Execution:execution_inst\|ALU_B\[0\]~20 4 COMB Unassigned 2 " "Info: 4: + IC(0.778 ns) + CELL(0.114 ns) = 3.128 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.781 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB Unassigned 4 " "Info: 5: + IC(0.211 ns) + CELL(0.442 ns) = 3.781 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.442 ns) 5.033 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB Unassigned 9 " "Info: 6: + IC(0.810 ns) + CELL(0.442 ns) = 5.033 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.590 ns) 6.368 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB Unassigned 3 " "Info: 7: + IC(0.745 ns) + CELL(0.590 ns) = 6.368 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.590 ns) 8.023 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~0 8 COMB Unassigned 3 " "Info: 8: + IC(1.065 ns) + CELL(0.590 ns) = 8.023 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.575 ns) 9.998 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~50COUT1_87 9 COMB Unassigned 2 " "Info: 9: + IC(1.400 ns) + CELL(0.575 ns) = 9.998 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~50COUT1_87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.606 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51 10 COMB Unassigned 3 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 10.606 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.575 ns) 12.253 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103 11 COMB Unassigned 2 " "Info: 11: + IC(1.072 ns) + CELL(0.575 ns) = 12.253 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 12.861 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 12.861 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.442 ns) 14.680 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~3 13 COMB Unassigned 1 " "Info: 13: + IC(1.377 ns) + CELL(0.442 ns) = 14.680 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.292 ns) 16.050 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~4 14 COMB Unassigned 2 " "Info: 14: + IC(1.078 ns) + CELL(0.292 ns) = 16.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 16.703 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~5 15 COMB Unassigned 4 " "Info: 15: + IC(0.211 ns) + CELL(0.442 ns) = 16.703 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.442 ns) 18.411 ns Registers:registers_inst\|DATA_IN\[9\]~25 16 COMB Unassigned 16 " "Info: 16: + IC(1.266 ns) + CELL(0.442 ns) = 18.411 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[9\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.442 ns) 19.117 ns Registers:registers_inst\|register_file:regfile\|R1~42 17 COMB Unassigned 3 " "Info: 17: + IC(0.264 ns) + CELL(0.442 ns) = 19.117 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R1~42 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 20.009 ns Registers:registers_inst\|register_file:regfile\|Mux22~0 18 COMB Unassigned 1 " "Info: 18: + IC(0.778 ns) + CELL(0.114 ns) = 20.009 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Registers:registers_inst|register_file:regfile|R1~42 Registers:registers_inst|register_file:regfile|Mux22~0 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 20.662 ns Registers:registers_inst\|register_file:regfile\|Mux22~1 19 COMB Unassigned 1 " "Info: 19: + IC(0.361 ns) + CELL(0.292 ns) = 20.662 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.738 ns) 22.074 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 20 REG Unassigned 2 " "Info: 20: + IC(0.674 ns) + CELL(0.738 ns) = 22.074 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.884 ns ( 40.25 % ) " "Info: Total cell delay = 8.884 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.190 ns ( 59.75 % ) " "Info: Total interconnect delay = 13.190 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.074 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R1~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.074 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R1~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.074 ns memory register " "Info: Estimated most critical path is memory to register delay of 22.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.442 ns) 1.344 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LAB_X14_Y9 1 " "Info: 2: + IC(0.798 ns) + CELL(0.442 ns) = 1.344 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.590 ns) 2.236 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LAB_X15_Y9 29 " "Info: 3: + IC(0.302 ns) + CELL(0.590 ns) = 2.236 ns; Loc. = LAB_X15_Y9; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 3.128 ns Execution:execution_inst\|ALU_B\[0\]~20 4 COMB LAB_X16_Y9 2 " "Info: 4: + IC(0.778 ns) + CELL(0.114 ns) = 3.128 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.781 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LAB_X16_Y9 4 " "Info: 5: + IC(0.211 ns) + CELL(0.442 ns) = 3.781 ns; Loc. = LAB_X16_Y9; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.442 ns) 5.033 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LAB_X15_Y9 9 " "Info: 6: + IC(0.810 ns) + CELL(0.442 ns) = 5.033 ns; Loc. = LAB_X15_Y9; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.590 ns) 6.368 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LAB_X15_Y8 3 " "Info: 7: + IC(0.745 ns) + CELL(0.590 ns) = 6.368 ns; Loc. = LAB_X15_Y8; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.590 ns) 8.023 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~0 8 COMB LAB_X15_Y7 3 " "Info: 8: + IC(1.065 ns) + CELL(0.590 ns) = 8.023 ns; Loc. = LAB_X15_Y7; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.575 ns) 9.998 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~50COUT1_87 9 COMB LAB_X19_Y8 2 " "Info: 9: + IC(1.400 ns) + CELL(0.575 ns) = 9.998 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~50COUT1_87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.606 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51 10 COMB LAB_X19_Y8 3 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 10.606 ns; Loc. = LAB_X19_Y8; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.575 ns) 12.253 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103 11 COMB LAB_X20_Y7 2 " "Info: 11: + IC(1.072 ns) + CELL(0.575 ns) = 12.253 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 12.861 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63 12 COMB LAB_X20_Y7 1 " "Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 12.861 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.442 ns) 14.680 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~3 13 COMB LAB_X20_Y15 1 " "Info: 13: + IC(1.377 ns) + CELL(0.442 ns) = 14.680 ns; Loc. = LAB_X20_Y15; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.292 ns) 16.050 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~4 14 COMB LAB_X21_Y11 2 " "Info: 14: + IC(1.078 ns) + CELL(0.292 ns) = 16.050 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 16.703 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~5 15 COMB LAB_X21_Y11 4 " "Info: 15: + IC(0.211 ns) + CELL(0.442 ns) = 16.703 ns; Loc. = LAB_X21_Y11; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.442 ns) 18.411 ns Registers:registers_inst\|DATA_IN\[9\]~25 16 COMB LAB_X26_Y7 16 " "Info: 16: + IC(1.266 ns) + CELL(0.442 ns) = 18.411 ns; Loc. = LAB_X26_Y7; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[9\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.442 ns) 19.117 ns Registers:registers_inst\|register_file:regfile\|R1~42 17 COMB LAB_X26_Y7 3 " "Info: 17: + IC(0.264 ns) + CELL(0.442 ns) = 19.117 ns; Loc. = LAB_X26_Y7; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R1~42 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 20.009 ns Registers:registers_inst\|register_file:regfile\|Mux22~0 18 COMB LAB_X25_Y7 1 " "Info: 18: + IC(0.778 ns) + CELL(0.114 ns) = 20.009 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Registers:registers_inst|register_file:regfile|R1~42 Registers:registers_inst|register_file:regfile|Mux22~0 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 20.662 ns Registers:registers_inst\|register_file:regfile\|Mux22~1 19 COMB LAB_X25_Y7 1 " "Info: 19: + IC(0.361 ns) + CELL(0.292 ns) = 20.662 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.738 ns) 22.074 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 20 REG LAB_X27_Y7 2 " "Info: 20: + IC(0.674 ns) + CELL(0.738 ns) = 22.074 ns; Loc. = LAB_X27_Y7; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.884 ns ( 40.25 % ) " "Info: Total cell delay = 8.884 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.190 ns ( 59.75 % ) " "Info: Total interconnect delay = 13.190 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.074 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~0 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~50COUT1_87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R1~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X12_Y0 X23_Y10 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_MuxA VCC " "Info: Pin ALU_MuxA has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxA } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_MuxB\[1\] GND " "Info: Pin ALU_MuxB\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR_CONTROL GND " "Info: Pin MAR_CONTROL has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MAR_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NEXT_STAGE\[0\] GND " "Info: Pin NEXT_STAGE\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NEXT_STAGE\[1\] GND " "Info: Pin NEXT_STAGE\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NEXT_STAGE_LE GND " "Info: Pin NEXT_STAGE_LE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:52:50 2009 " "Info: Processing ended: Thu Jun 04 13:52:50 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:52:53 2009 " "Info: Processing started: Thu Jun 04 13:52:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:52:57 2009 " "Info: Processing ended: Thu Jun 04 13:52:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:52:59 2009 " "Info: Processing started: Thu Jun 04 13:52:59 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory Instruction_Fetch:instruction_fetch_inst\|IR\[15\] register Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 42.61 MHz 23.468 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 42.61 MHz between source memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]\" (period= 23.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.784 ns + Longest memory register " "Info: + Longest memory to register delay is 22.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.114 ns) 1.367 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LC_X14_Y9_N0 1 " "Info: 2: + IC(1.149 ns) + CELL(0.114 ns) = 1.367 ns; Loc. = LC_X14_Y9_N0; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.442 ns) 2.502 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LC_X15_Y9_N6 29 " "Info: 3: + IC(0.693 ns) + CELL(0.442 ns) = 2.502 ns; Loc. = LC_X15_Y9_N6; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.114 ns) 3.446 ns Execution:execution_inst\|ALU_B\[0\]~19 4 COMB LC_X16_Y9_N8 2 " "Info: 4: + IC(0.830 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X16_Y9_N8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.292 ns) 4.199 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LC_X16_Y9_N0 4 " "Info: 5: + IC(0.461 ns) + CELL(0.292 ns) = 4.199 ns; Loc. = LC_X16_Y9_N0; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.442 ns) 5.379 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X15_Y9_N1 9 " "Info: 6: + IC(0.738 ns) + CELL(0.442 ns) = 5.379 ns; Loc. = LC_X15_Y9_N1; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.114 ns) 6.824 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X15_Y8_N5 3 " "Info: 7: + IC(1.331 ns) + CELL(0.114 ns) = 6.824 ns; Loc. = LC_X15_Y8_N5; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.575 ns) 8.625 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LC_X15_Y7_N1 2 " "Info: 8: + IC(1.226 ns) + CELL(0.575 ns) = 8.625 ns; Loc. = LC_X15_Y7_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.233 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LC_X15_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.233 ns; Loc. = LC_X15_Y7_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.590 ns) 11.510 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51 10 COMB LC_X19_Y8_N9 3 " "Info: 10: + IC(1.687 ns) + CELL(0.590 ns) = 11.510 ns; Loc. = LC_X19_Y8_N9; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.575 ns) 13.304 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103 11 COMB LC_X20_Y7_N0 2 " "Info: 11: + IC(1.219 ns) + CELL(0.575 ns) = 13.304 ns; Loc. = LC_X20_Y7_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.912 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63 12 COMB LC_X20_Y7_N1 1 " "Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 13.912 ns; Loc. = LC_X20_Y7_N1; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.292 ns) 15.918 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~3 13 COMB LC_X20_Y15_N8 1 " "Info: 13: + IC(1.714 ns) + CELL(0.292 ns) = 15.918 ns; Loc. = LC_X20_Y15_N8; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.114 ns) 17.263 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~4 14 COMB LC_X21_Y11_N0 2 " "Info: 14: + IC(1.231 ns) + CELL(0.114 ns) = 17.263 ns; Loc. = LC_X21_Y11_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.559 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~5 15 COMB LC_X21_Y11_N1 4 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 17.559 ns; Loc. = LC_X21_Y11_N1; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.114 ns) 19.281 ns Registers:registers_inst\|DATA_IN\[9\]~25 16 COMB LC_X26_Y7_N6 16 " "Info: 16: + IC(1.608 ns) + CELL(0.114 ns) = 19.281 ns; Loc. = LC_X26_Y7_N6; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[9\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.114 ns) 19.862 ns Registers:registers_inst\|register_file:regfile\|R3~42 17 COMB LC_X26_Y7_N0 3 " "Info: 17: + IC(0.467 ns) + CELL(0.114 ns) = 19.862 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R3~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R3~42 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.292 ns) 20.884 ns Registers:registers_inst\|register_file:regfile\|Mux22~0 18 COMB LC_X25_Y7_N5 1 " "Info: 18: + IC(0.730 ns) + CELL(0.292 ns) = 20.884 ns; Loc. = LC_X25_Y7_N5; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { Registers:registers_inst|register_file:regfile|R3~42 Registers:registers_inst|register_file:regfile|Mux22~0 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.180 ns Registers:registers_inst\|register_file:regfile\|Mux22~1 19 COMB LC_X25_Y7_N6 1 " "Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 21.180 ns; Loc. = LC_X25_Y7_N6; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.478 ns) 22.784 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 20 REG LC_X27_Y7_N4 2 " "Info: 20: + IC(1.126 ns) + CELL(0.478 ns) = 22.784 ns; Loc. = LC_X27_Y7_N4; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.210 ns ( 27.26 % ) " "Info: Total cell delay = 6.210 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.574 ns ( 72.74 % ) " "Info: Total interconnect delay = 16.574 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R3~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 {} Execution:execution_inst|ALU:ALU_inst|Mux7~3 {} Execution:execution_inst|ALU:ALU_inst|Mux7~4 {} Execution:execution_inst|ALU:ALU_inst|Mux7~5 {} Registers:registers_inst|DATA_IN[9]~25 {} Registers:registers_inst|register_file:regfile|R3~42 {} Registers:registers_inst|register_file:regfile|Mux22~0 {} Registers:registers_inst|register_file:regfile|Mux22~1 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 1.219ns 0.000ns 1.714ns 1.231ns 0.182ns 1.608ns 0.467ns 0.730ns 0.182ns 1.126ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.590ns 0.575ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 2 REG LC_X27_Y7_N4 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X27_Y7_N4; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.906 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.708 ns) 2.906 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y9 11 " "Info: 2: + IC(0.729 ns) + CELL(0.708 ns) = 2.906 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.91 % ) " "Info: Total cell delay = 2.177 ns ( 74.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.09 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R3~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 {} Execution:execution_inst|ALU:ALU_inst|Mux7~3 {} Execution:execution_inst|ALU:ALU_inst|Mux7~4 {} Execution:execution_inst|ALU:ALU_inst|Mux7~5 {} Registers:registers_inst|DATA_IN[9]~25 {} Registers:registers_inst|register_file:regfile|R3~42 {} Registers:registers_inst|register_file:regfile|Mux22~0 {} Registers:registers_inst|register_file:regfile|Mux22~1 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 1.219ns 0.000ns 1.714ns 1.231ns 0.182ns 1.608ns 0.467ns 0.730ns 0.182ns 1.126ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.590ns 0.575ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[0\] RESET CLK 7.227 ns register " "Info: tsu for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[0\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 7.227 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.099 ns + Longest pin register " "Info: + Longest pin to register delay is 10.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESET 1 PIN PIN_125 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_125; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.392 ns) + CELL(0.114 ns) 7.975 ns Instruction_Fetch:instruction_fetch_inst\|PC\[10\]~74 2 COMB LC_X20_Y4_N8 16 " "Info: 2: + IC(6.392 ns) + CELL(0.114 ns) = 7.975 ns; Loc. = LC_X20_Y4_N8; Fanout = 16; COMB Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[10\]~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~74 } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.867 ns) 10.099 ns Instruction_Fetch:instruction_fetch_inst\|PC\[0\] 3 REG LC_X20_Y5_N2 8 " "Info: 3: + IC(1.257 ns) + CELL(0.867 ns) = 10.099 ns; Loc. = LC_X20_Y5_N2; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { Instruction_Fetch:instruction_fetch_inst|PC[10]~74 Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 24.26 % ) " "Info: Total cell delay = 2.450 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.649 ns ( 75.74 % ) " "Info: Total interconnect delay = 7.649 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~74 Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[10]~74 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 6.392ns 1.257ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Instruction_Fetch:instruction_fetch_inst\|PC\[0\] 2 REG LC_X20_Y5_N2 8 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y5_N2; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~74 Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[10]~74 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 6.392ns 1.257ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NPZ\[2\] Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 36.511 ns memory " "Info: tco from clock \"CLK\" to destination pin \"NPZ\[2\]\" through memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" is 36.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.906 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.708 ns) 2.906 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y9 11 " "Info: 2: + IC(0.729 ns) + CELL(0.708 ns) = 2.906 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.91 % ) " "Info: Total cell delay = 2.177 ns ( 74.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.09 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.955 ns + Longest memory pin " "Info: + Longest memory to pin delay is 32.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.114 ns) 1.367 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LC_X14_Y9_N0 1 " "Info: 2: + IC(1.149 ns) + CELL(0.114 ns) = 1.367 ns; Loc. = LC_X14_Y9_N0; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.442 ns) 2.502 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LC_X15_Y9_N6 29 " "Info: 3: + IC(0.693 ns) + CELL(0.442 ns) = 2.502 ns; Loc. = LC_X15_Y9_N6; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.114 ns) 3.446 ns Execution:execution_inst\|ALU_B\[0\]~19 4 COMB LC_X16_Y9_N8 2 " "Info: 4: + IC(0.830 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X16_Y9_N8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.292 ns) 4.199 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LC_X16_Y9_N0 4 " "Info: 5: + IC(0.461 ns) + CELL(0.292 ns) = 4.199 ns; Loc. = LC_X16_Y9_N0; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.442 ns) 5.379 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X15_Y9_N1 9 " "Info: 6: + IC(0.738 ns) + CELL(0.442 ns) = 5.379 ns; Loc. = LC_X15_Y9_N1; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.114 ns) 6.824 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X15_Y8_N5 3 " "Info: 7: + IC(1.331 ns) + CELL(0.114 ns) = 6.824 ns; Loc. = LC_X15_Y8_N5; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.575 ns) 8.625 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LC_X15_Y7_N1 2 " "Info: 8: + IC(1.226 ns) + CELL(0.575 ns) = 8.625 ns; Loc. = LC_X15_Y7_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.233 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LC_X15_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.233 ns; Loc. = LC_X15_Y7_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.838 ns) 11.758 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52 10 COMB LC_X19_Y8_N9 6 " "Info: 10: + IC(1.687 ns) + CELL(0.838 ns) = 11.758 ns; Loc. = LC_X19_Y8_N9; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 12.437 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55 11 COMB LC_X19_Y7_N1 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 12.437 ns; Loc. = LC_X19_Y7_N1; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.575 ns) 13.711 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107 12 COMB LC_X20_Y7_N2 2 " "Info: 12: + IC(0.699 ns) + CELL(0.575 ns) = 13.711 ns; Loc. = LC_X20_Y7_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.791 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109 13 COMB LC_X20_Y7_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 13.791 ns; Loc. = LC_X20_Y7_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 14.399 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~69 14 COMB LC_X20_Y7_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 14.399 ns; Loc. = LC_X20_Y7_N4; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.114 ns) 16.525 ns Execution:execution_inst\|ALU:ALU_inst\|Mux4~3 15 COMB LC_X15_Y11_N3 1 " "Info: 15: + IC(2.012 ns) + CELL(0.114 ns) = 16.525 ns; Loc. = LC_X15_Y11_N3; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux4~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux4~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.114 ns) 18.173 ns Execution:execution_inst\|ALU:ALU_inst\|Mux4~4 16 COMB LC_X13_Y12_N1 1 " "Info: 16: + IC(1.534 ns) + CELL(0.114 ns) = 18.173 ns; Loc. = LC_X13_Y12_N1; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux4~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Execution:execution_inst|ALU:ALU_inst|Mux4~3 Execution:execution_inst|ALU:ALU_inst|Mux4~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.469 ns Execution:execution_inst\|ALU:ALU_inst\|Mux4~5 17 COMB LC_X13_Y12_N2 4 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 18.469 ns; Loc. = LC_X13_Y12_N2; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux4~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux4~4 Execution:execution_inst|ALU:ALU_inst|Mux4~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.126 ns) + CELL(0.442 ns) 22.037 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~1 18 COMB LC_X20_Y4_N9 1 " "Info: 18: + IC(3.126 ns) + CELL(0.442 ns) = 22.037 ns; Loc. = LC_X20_Y4_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { Execution:execution_inst|ALU:ALU_inst|Mux4~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.590 ns) 25.079 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~5 19 COMB LC_X15_Y11_N2 2 " "Info: 19: + IC(2.452 ns) + CELL(0.590 ns) = 25.079 ns; Loc. = LC_X15_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.042 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.114 ns) 27.247 ns Execution:execution_inst\|ALU:ALU_inst\|CC\[2\]~0 20 COMB LC_X22_Y7_N9 1 " "Info: 20: + IC(2.054 ns) + CELL(0.114 ns) = 27.247 ns; Loc. = LC_X22_Y7_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|CC\[2\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~5 Execution:execution_inst|ALU:ALU_inst|CC[2]~0 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(2.124 ns) 32.955 ns NPZ\[2\] 21 PIN PIN_46 0 " "Info: 21: + IC(3.584 ns) + CELL(2.124 ns) = 32.955 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'NPZ\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.708 ns" { Execution:execution_inst|ALU:ALU_inst|CC[2]~0 NPZ[2] } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.197 ns ( 27.91 % ) " "Info: Total cell delay = 9.197 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.758 ns ( 72.09 % ) " "Info: Total interconnect delay = 23.758 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux4~3 Execution:execution_inst|ALU:ALU_inst|Mux4~4 Execution:execution_inst|ALU:ALU_inst|Mux4~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 Execution:execution_inst|ALU:ALU_inst|CC[2]~0 NPZ[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 {} Execution:execution_inst|ALU:ALU_inst|Mux4~3 {} Execution:execution_inst|ALU:ALU_inst|Mux4~4 {} Execution:execution_inst|ALU:ALU_inst|Mux4~5 {} Execution:execution_inst|ALU:ALU_inst|Equal0~1 {} Execution:execution_inst|ALU:ALU_inst|Equal0~5 {} Execution:execution_inst|ALU:ALU_inst|CC[2]~0 {} NPZ[2] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 0.000ns 0.699ns 0.000ns 0.000ns 2.012ns 1.534ns 0.182ns 3.126ns 2.452ns 2.054ns 3.584ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux4~3 Execution:execution_inst|ALU:ALU_inst|Mux4~4 Execution:execution_inst|ALU:ALU_inst|Mux4~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 Execution:execution_inst|ALU:ALU_inst|CC[2]~0 NPZ[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 {} Execution:execution_inst|ALU:ALU_inst|Mux4~3 {} Execution:execution_inst|ALU:ALU_inst|Mux4~4 {} Execution:execution_inst|ALU:ALU_inst|Mux4~5 {} Execution:execution_inst|ALU:ALU_inst|Equal0~1 {} Execution:execution_inst|ALU:ALU_inst|Equal0~5 {} Execution:execution_inst|ALU:ALU_inst|CC[2]~0 {} NPZ[2] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 0.000ns 0.699ns 0.000ns 0.000ns 2.012ns 1.534ns 0.182ns 3.126ns 2.452ns 2.054ns 3.584ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[8\] RESET CLK -6.107 ns register " "Info: th for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[8\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -6.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y4_N0 8 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y4_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESET 1 PIN PIN_125 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_125; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.450 ns) + CELL(1.112 ns) 9.031 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y4_N0 8 " "Info: 2: + IC(6.450 ns) + CELL(1.112 ns) = 9.031 ns; Loc. = LC_X20_Y4_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.562 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 28.58 % ) " "Info: Total cell delay = 2.581 ns ( 28.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.450 ns ( 71.42 % ) " "Info: Total interconnect delay = 6.450 ns ( 71.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.031 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.031 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 6.450ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.031 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.031 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 6.450ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:53:02 2009 " "Info: Processing ended: Thu Jun 04 13:53:02 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
