%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.5)*%
%TF.CreationDate,2022-08-06T22:36:06+10:00*%
%TF.ProjectId,glitcher,676c6974-6368-4657-922e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L3,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.5)) date 2022-08-06 22:36:06*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,2.006600*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.905000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,5.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,0.970000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,2.999999*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,3.500001X3.500001*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21RoundRect,0.750000X-0.749999X-1.000000X0.749999X-1.000000X0.749999X1.000000X-0.749999X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22RoundRect,0.875000X-0.875000X-0.875000X0.875000X-0.875000X0.875000X0.875000X-0.875000X0.875000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD23C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD24C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,GL_HVPULSE*%
%TO.C,J_HVPULSE1*%
X144780000Y-73660000D03*
D11*
%TO.N,GND*%
X142227300Y-71107300D03*
X142227300Y-76212700D03*
X147332700Y-76212700D03*
X147332700Y-71107300D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J4*%
X217349870Y-80561946D03*
D13*
%TO.N,X_OUT*%
X217349880Y-83101946D03*
%TO.N,GND*%
X217349880Y-85641946D03*
%TD*%
D12*
%TO.N,X_OUT*%
%TO.C,J_RIGHTEXP_OUTER1*%
X210184880Y-78021946D03*
D13*
%TO.N,Y_OUT*%
X207644880Y-78021946D03*
%TO.N,Z_OUT*%
X205104880Y-78021946D03*
%TO.N,FREE_RIGHT4*%
X202564880Y-78021946D03*
%TO.N,FPGA_GPIO_16*%
X200024880Y-78021946D03*
%TO.N,FPGA_GPIO_17*%
X197484880Y-78021946D03*
%TO.N,FPGA_GPIO_18*%
X194944880Y-78021946D03*
%TO.N,FPGA_GPIO_12*%
X192404880Y-78021946D03*
%TO.N,FPGA_GPIO_11*%
X189864880Y-78021946D03*
%TO.N,FPGA_GPIO_10*%
X187324880Y-78021946D03*
%TO.N,FPGA_GPIO_9*%
X184784880Y-78021946D03*
%TO.N,FPGA_GPIO_8*%
X182244880Y-78021946D03*
%TO.N,FPGA_GPIO_7*%
X179704880Y-78021946D03*
%TO.N,FPGA_GPIO_6*%
X177164880Y-78021946D03*
%TO.N,FPGA_GPIO_5*%
X174624880Y-78021946D03*
%TO.N,FPGA_GPIO_4*%
X172084880Y-78021946D03*
%TO.N,FPGA_GPIO_3*%
X169544880Y-78021946D03*
%TO.N,FPGA_GPIO_2*%
X167004880Y-78021946D03*
%TO.N,VCC_3V3_ALWAYS*%
X164464880Y-78021946D03*
%TO.N,GND*%
X161924880Y-78021946D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X222884880Y-145331946D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J_LEFTEXP1*%
X210184880Y-144061946D03*
D13*
%TO.N,FREE_LEFT2*%
X207644880Y-144061946D03*
%TO.N,RPI_GP2*%
X205104880Y-144061946D03*
%TO.N,RPI_GP3*%
X202564880Y-144061946D03*
%TO.N,RPI_GP4*%
X200024880Y-144061946D03*
%TO.N,RPI_GP5*%
X197484880Y-144061946D03*
%TO.N,RPI_GP6*%
X194944880Y-144061946D03*
%TO.N,RPI_GP7*%
X192404880Y-144061946D03*
%TO.N,RPI_GP8*%
X189864880Y-144061946D03*
%TO.N,RPI_GP9*%
X187324880Y-144061946D03*
%TO.N,RPI_GP10*%
X184784880Y-144061946D03*
%TO.N,RPI_GP11*%
X182244880Y-144061946D03*
%TO.N,RPI_GP12*%
X179704880Y-144061946D03*
%TO.N,RPI_GP13*%
X177164880Y-144061946D03*
%TO.N,RPI_GP14*%
X174624880Y-144061946D03*
%TO.N,RPI_GP15*%
X172084880Y-144061946D03*
%TO.N,FREE_LEFT17*%
X169544880Y-144061946D03*
%TO.N,FREE_LEFT18*%
X167004880Y-144061946D03*
%TO.N,VCC_SWITCHED*%
X164464880Y-144061946D03*
%TO.N,GND*%
X161924880Y-144061946D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J_LEFTEXP_OUTER1*%
X210184882Y-138981938D03*
D13*
%TO.N,FREE_LEFT2*%
X207644880Y-138981946D03*
%TO.N,RPI_GP2*%
X205104880Y-138981946D03*
%TO.N,RPI_GP3*%
X202564880Y-138981946D03*
%TO.N,RPI_GP4*%
X200024880Y-138981946D03*
%TO.N,RPI_GP5*%
X197484880Y-138981946D03*
%TO.N,RPI_GP6*%
X194944880Y-138981946D03*
%TO.N,RPI_GP7*%
X192404880Y-138981946D03*
%TO.N,RPI_GP8*%
X189864880Y-138981946D03*
%TO.N,RPI_GP9*%
X187324880Y-138981946D03*
%TO.N,RPI_GP10*%
X184784880Y-138981946D03*
%TO.N,RPI_GP11*%
X182244880Y-138981946D03*
%TO.N,RPI_GP12*%
X179704880Y-138981946D03*
%TO.N,RPI_GP13*%
X177164880Y-138981946D03*
%TO.N,RPI_GP14*%
X174624880Y-138981946D03*
%TO.N,RPI_GP15*%
X172084880Y-138981946D03*
%TO.N,FREE_LEFT17*%
X169544880Y-138981946D03*
%TO.N,FREE_LEFT18*%
X167004880Y-138981946D03*
%TO.N,VCC_SWITCHED*%
X164464880Y-138981946D03*
%TO.N,GND*%
X161924882Y-138981938D03*
%TD*%
D15*
%TO.N,GND*%
%TO.C,HS2_OUT1*%
X221984880Y-124694446D03*
X221984880Y-117709446D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J2*%
X183514880Y-99611946D03*
D13*
%TO.N,VCC_3V3*%
X183514880Y-102151946D03*
%TO.N,VCC_2V5*%
X183514880Y-104691946D03*
%TO.N,VCC_1V8*%
X183514880Y-107231946D03*
%TO.N,VCC_1V2*%
X183514880Y-109771946D03*
%TO.N,VCC_VADJ*%
X183514880Y-112311946D03*
%TD*%
D15*
%TO.N,GND*%
%TO.C,SMA_Y1*%
X221984880Y-99294446D03*
X221984880Y-92309446D03*
%TD*%
%TO.N,GND*%
%TO.C,TRIG_IN1*%
X221984880Y-130409446D03*
X221984880Y-137394446D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J7*%
X217349870Y-105961946D03*
D13*
%TO.N,Z_OUT*%
X217349880Y-108501946D03*
%TO.N,GND*%
X217349880Y-111041946D03*
%TD*%
D12*
%TO.N,VCC*%
%TO.C,J_EXT_UART1*%
X126429167Y-71671948D03*
D13*
%TO.N,RPI_GP0*%
X123889166Y-71671946D03*
%TO.N,RPI_GP1*%
X121349166Y-71671946D03*
D16*
%TO.N,GND*%
X118809167Y-71671948D03*
%TD*%
D12*
%TO.N,X_OUT*%
%TO.C,J_RIGHTEXP1*%
X210184880Y-72941946D03*
D13*
%TO.N,Y_OUT*%
X207644880Y-72941946D03*
%TO.N,Z_OUT*%
X205104880Y-72941946D03*
%TO.N,FREE_RIGHT4*%
X202564880Y-72941946D03*
%TO.N,FPGA_GPIO_16*%
X200024880Y-72941946D03*
%TO.N,FPGA_GPIO_17*%
X197484880Y-72941946D03*
%TO.N,FPGA_GPIO_18*%
X194944880Y-72941946D03*
%TO.N,FPGA_GPIO_12*%
X192404880Y-72941946D03*
%TO.N,FPGA_GPIO_11*%
X189864880Y-72941946D03*
%TO.N,FPGA_GPIO_10*%
X187324880Y-72941946D03*
%TO.N,FPGA_GPIO_9*%
X184784880Y-72941946D03*
%TO.N,FPGA_GPIO_8*%
X182244880Y-72941946D03*
%TO.N,FPGA_GPIO_7*%
X179704880Y-72941946D03*
%TO.N,FPGA_GPIO_6*%
X177164880Y-72941946D03*
%TO.N,FPGA_GPIO_5*%
X174624880Y-72941946D03*
%TO.N,FPGA_GPIO_4*%
X172084880Y-72941946D03*
%TO.N,FPGA_GPIO_3*%
X169544880Y-72941946D03*
%TO.N,FPGA_GPIO_2*%
X167004880Y-72941946D03*
%TO.N,VCC_3V3_ALWAYS*%
X164464880Y-72941946D03*
%TO.N,GND*%
X161924880Y-72941946D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X222884880Y-71671946D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J5*%
X217349870Y-93261946D03*
D13*
%TO.N,Y_OUT*%
X217349880Y-95801946D03*
%TO.N,GND*%
X217349880Y-98341946D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J6*%
X217349870Y-131361946D03*
D13*
%TO.N,TRIG_IN*%
X217349880Y-133901946D03*
%TO.N,GND*%
X217349880Y-136441946D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X89599166Y-71671946D03*
%TD*%
D17*
%TO.N,GL_GATE*%
%TO.C,REF\u002A\u002A*%
X210184880Y-134536946D03*
%TD*%
D12*
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
%TO.C,PINS_Z_INPUT1*%
X191134880Y-118661946D03*
D13*
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X191134880Y-116121946D03*
%TD*%
D18*
%TO.N,MAX4619_C*%
%TO.C,U2*%
X133984884Y-136441938D03*
%TO.N,MAX4619_B*%
X133984880Y-133901946D03*
%TO.N,MAX4619_A*%
X133984880Y-131361946D03*
%TO.N,FPGA_GPIO_12*%
X133984880Y-128821946D03*
%TO.N,FPGA_GPIO_11*%
X133984880Y-126281946D03*
%TO.N,FPGA_GPIO_10*%
X133984880Y-123741946D03*
%TO.N,FPGA_GPIO_9*%
X133984880Y-121201946D03*
%TO.N,FPGA_GPIO_8*%
X133984880Y-118661946D03*
%TO.N,FPGA_GPIO_7*%
X133984880Y-116121946D03*
%TO.N,FPGA_GPIO_6*%
X133984880Y-113581946D03*
%TO.N,FPGA_GPIO_5*%
X133984880Y-111041946D03*
%TO.N,FPGA_GPIO_4*%
X133984880Y-108501946D03*
%TO.N,FPGA_GPIO_3*%
X133984880Y-105961946D03*
%TO.N,FPGA_GPIO_2*%
X133984880Y-103421946D03*
%TO.N,FPGA_GPIO_1*%
X133984880Y-100881946D03*
%TO.N,unconnected-(U2-Pad16)*%
X133984880Y-98341946D03*
%TO.N,FPGA_GPIO_16*%
X133984880Y-95801946D03*
%TO.N,FPGA_GPIO_17*%
X133984880Y-93261946D03*
%TO.N,FPGA_GPIO_18*%
X133984880Y-90721946D03*
%TO.N,unconnected-(U2-Pad20)*%
X133984880Y-88181946D03*
%TO.N,unconnected-(U2-Pad21)*%
X133984880Y-85641946D03*
%TO.N,GL_TRIG2*%
X133984880Y-83101946D03*
%TO.N,GL_HVPULSE*%
X133984880Y-80561946D03*
%TO.N,Net-(FB1-Pad2)*%
X133984880Y-78021946D03*
%TO.N,GND*%
X118744880Y-78021946D03*
%TO.N,RPI_GP0*%
X118744880Y-80561946D03*
%TO.N,RPI_GP1*%
X118744880Y-83101946D03*
%TO.N,FPGA_3*%
X118744880Y-85641946D03*
%TO.N,FPGA_4*%
X118744880Y-88181946D03*
%TO.N,unconnected-(U2-Pad30)*%
X118744880Y-90721946D03*
%TO.N,unconnected-(U2-Pad31)*%
X118744880Y-93261946D03*
%TO.N,unconnected-(U2-Pad32)*%
X118744880Y-95801946D03*
%TO.N,unconnected-(U2-Pad33)*%
X118744880Y-98341946D03*
%TO.N,unconnected-(U2-Pad34)*%
X118744880Y-100881946D03*
%TO.N,unconnected-(U2-Pad35)*%
X118744880Y-103421946D03*
%TO.N,unconnected-(U2-Pad36)*%
X118744880Y-105961946D03*
%TO.N,unconnected-(U2-Pad37)*%
X118744880Y-108501946D03*
%TO.N,unconnected-(U2-Pad38)*%
X118744880Y-111041946D03*
%TO.N,unconnected-(U2-Pad39)*%
X118744880Y-113581946D03*
%TO.N,unconnected-(U2-Pad40)*%
X118744880Y-116121946D03*
%TO.N,unconnected-(U2-Pad41)*%
X118744880Y-118661946D03*
%TO.N,unconnected-(U2-Pad42)*%
X118744880Y-121201946D03*
%TO.N,unconnected-(U2-Pad43)*%
X118744880Y-123741946D03*
%TO.N,unconnected-(U2-Pad44)*%
X118744880Y-126281946D03*
%TO.N,unconnected-(U2-Pad45)*%
X118744880Y-128821946D03*
%TO.N,unconnected-(U2-Pad46)*%
X118744880Y-131361946D03*
%TO.N,GL_GATE*%
X118744880Y-133901946D03*
%TO.N,TRIG_IN*%
X118744880Y-136441946D03*
%TD*%
D10*
%TO.N,GL_TRIG2*%
%TO.C,J_TRIG2*%
X154940000Y-73538000D03*
D11*
%TO.N,GND*%
X152387300Y-70985300D03*
X152387300Y-76090704D03*
X157492700Y-76090704D03*
X157492700Y-70985304D03*
%TD*%
D18*
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
%TO.C,U3*%
X200034888Y-99601938D03*
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
X200034880Y-102141946D03*
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X200034880Y-104681946D03*
%TO.N,Z_OUT*%
X200034880Y-107221946D03*
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
X200034880Y-109761946D03*
%TO.N,MAX4619_EN*%
X200034880Y-112301946D03*
%TO.N,unconnected-(U3-Pad7)*%
X200034880Y-114841946D03*
%TO.N,GND*%
X200034880Y-117381946D03*
%TO.N,MAX4619_C*%
X207654880Y-117381946D03*
%TO.N,MAX4619_B*%
X207654880Y-114841946D03*
%TO.N,MAX4619_A*%
X207654880Y-112301946D03*
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X207654880Y-109761946D03*
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X207654880Y-107221946D03*
%TO.N,X_OUT*%
X207654880Y-104681946D03*
%TO.N,Y_OUT*%
X207654880Y-102141946D03*
%TO.N,VCC_3V3_ALWAYS*%
X207654880Y-99601946D03*
%TD*%
D19*
%TO.N,RPI_GP0*%
%TO.C,U1*%
X92134166Y-78026946D03*
D18*
%TO.N,RPI_GP1*%
X92134166Y-80566946D03*
%TO.N,GND*%
X92134166Y-83106946D03*
%TO.N,RPI_GP2*%
X92134166Y-85646946D03*
%TO.N,RPI_GP3*%
X92134166Y-88186946D03*
%TO.N,RPI_GP4*%
X92134166Y-90726946D03*
%TO.N,RPI_GP5*%
X92134166Y-93266946D03*
%TO.N,GND*%
X92134166Y-95806946D03*
%TO.N,RPI_GP6*%
X92134166Y-98346946D03*
%TO.N,RPI_GP7*%
X92134166Y-100886946D03*
%TO.N,RPI_GP8*%
X92134166Y-103426946D03*
%TO.N,RPI_GP9*%
X92134166Y-105966946D03*
%TO.N,GND*%
X92134166Y-108506946D03*
%TO.N,RPI_GP10*%
X92134166Y-111046946D03*
%TO.N,RPI_GP11*%
X92134166Y-113586946D03*
%TO.N,RPI_GP12*%
X92134166Y-116126946D03*
%TO.N,RPI_GP13*%
X92134166Y-118666946D03*
%TO.N,GND*%
X92134166Y-121206946D03*
%TO.N,RPI_GP14*%
X92134166Y-123746946D03*
%TO.N,RPI_GP15*%
X92134166Y-126286946D03*
%TO.N,RPI_GP16*%
X109914166Y-126286946D03*
%TO.N,RPI_GP17*%
X109914166Y-123746946D03*
%TO.N,GND*%
X109914166Y-121206946D03*
%TO.N,unconnected-(U1-Pad24)*%
X109914166Y-118666946D03*
%TO.N,unconnected-(U1-Pad25)*%
X109914166Y-116126946D03*
%TO.N,unconnected-(U1-Pad26)*%
X109914166Y-113586946D03*
%TO.N,FPGA_4*%
X109914166Y-111046946D03*
%TO.N,unconnected-(U1-Pad28)*%
X109914166Y-108506946D03*
%TO.N,FPGA_3*%
X109914166Y-105966946D03*
%TO.N,unconnected-(U1-Pad30)*%
X109914166Y-103426946D03*
%TO.N,Net-(TP2-Pad1)*%
X109914166Y-100886946D03*
%TO.N,Net-(TP1-Pad1)*%
X109914166Y-98346946D03*
%TO.N,unconnected-(U1-Pad33)*%
X109914166Y-95806946D03*
%TO.N,unconnected-(U1-Pad34)*%
X109914166Y-93266946D03*
%TO.N,unconnected-(U1-Pad35)*%
X109914166Y-90726946D03*
%TO.N,unconnected-(U1-Pad36)*%
X109914166Y-88186946D03*
%TO.N,unconnected-(U1-Pad37)*%
X109914166Y-85646946D03*
%TO.N,GND*%
X109914166Y-83106946D03*
%TO.N,Net-(JP2-Pad1)*%
X109914166Y-80566946D03*
%TO.N,unconnected-(U1-Pad40)*%
X109914166Y-78026946D03*
%TD*%
D20*
%TO.N,VCC*%
%TO.C,J1*%
X96804890Y-135484438D03*
D21*
%TO.N,GND*%
X89184890Y-135484438D03*
D22*
%TO.N,N/C*%
X93804892Y-140184442D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X89534879Y-145331946D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J3*%
X217349870Y-118661946D03*
D13*
%TO.N,HS2_OUT*%
X217349880Y-121201946D03*
%TO.N,GND*%
X217349880Y-123741946D03*
%TD*%
D12*
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
%TO.C,PINS_Y_INPUT1*%
X191134880Y-108501946D03*
D13*
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
X191134880Y-105961946D03*
%TD*%
D15*
%TO.N,GND*%
%TO.C,SMA_Z1*%
X221984880Y-111994446D03*
X221984880Y-105009446D03*
%TD*%
%TO.N,GND*%
%TO.C,SMA_X1*%
X221984880Y-86594446D03*
X221984880Y-79609446D03*
%TD*%
D12*
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
%TO.C,PINS_X_INPUT1*%
X191134880Y-95801946D03*
D13*
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X191134880Y-98341946D03*
%TD*%
D23*
%TO.N,GND*%
X161924880Y-105961946D03*
X141604880Y-98341946D03*
X179704880Y-118661946D03*
X179769166Y-128821946D03*
X179704880Y-108501946D03*
X161924880Y-126281946D03*
X179704880Y-98341946D03*
X141604880Y-108501946D03*
X179704880Y-88181946D03*
X207644880Y-128821946D03*
X141604880Y-118661946D03*
X141604880Y-128821946D03*
X108584880Y-141521946D03*
X161924880Y-85641946D03*
X141604880Y-88181946D03*
X161924880Y-95801946D03*
X161924880Y-116121946D03*
%TO.N,VCC*%
X108584880Y-138981946D03*
%TO.N,VCC_3V3_ALWAYS*%
X207644880Y-85641946D03*
X210184880Y-95801946D03*
%TO.N,MAX4619_EN*%
X202564880Y-95801946D03*
%TO.N,RPI_GP7*%
X137859166Y-111041946D03*
%TO.N,VCC_SWITCHED*%
X164464880Y-136441946D03*
X141604880Y-113581946D03*
X141604880Y-123741946D03*
X141604880Y-93261946D03*
X141604880Y-103421946D03*
X194944880Y-90721946D03*
X141604880Y-83101946D03*
%TD*%
D24*
%TO.N,Z_OUT*%
X209179400Y-82096466D02*
X205104880Y-78021946D01*
X209179400Y-100331466D02*
X209179400Y-82096466D01*
X217349880Y-108501946D02*
X209179400Y-100331466D01*
%TO.N,FPGA_GPIO_12*%
X192404880Y-86666560D02*
X192404880Y-78021946D01*
X134709391Y-128097435D02*
X150974005Y-128097435D01*
X180004983Y-99066457D02*
X192404880Y-86666560D01*
X162649391Y-116422049D02*
X162649391Y-116248029D01*
X150974005Y-128097435D02*
X162649391Y-116422049D01*
X162649391Y-116248029D02*
X179830963Y-99066457D01*
X179830963Y-99066457D02*
X180004983Y-99066457D01*
X133984880Y-128821946D02*
X134709391Y-128097435D01*
%TO.N,FPGA_GPIO_11*%
X133984880Y-126281946D02*
X147535474Y-126281946D01*
X189864880Y-83952540D02*
X189864880Y-78021946D01*
X147535474Y-126281946D02*
X189864880Y-83952540D01*
%TO.N,FPGA_GPIO_10*%
X145588900Y-123322540D02*
X187324880Y-81586560D01*
X133984880Y-123741946D02*
X134404286Y-123322540D01*
X134404286Y-123322540D02*
X140999672Y-123322540D01*
X142210088Y-123322540D02*
X145588900Y-123322540D01*
X187324880Y-81586560D02*
X187324880Y-78021946D01*
X140999672Y-123322540D02*
X141304777Y-123017435D01*
X141304777Y-123017435D02*
X141904983Y-123017435D01*
X141904983Y-123017435D02*
X142210088Y-123322540D01*
%TO.N,FPGA_GPIO_9*%
X184784880Y-78021946D02*
X141604880Y-121201946D01*
X141604880Y-121201946D02*
X133984880Y-121201946D01*
%TO.N,FPGA_GPIO_8*%
X133984880Y-118661946D02*
X134709391Y-117937435D01*
X134709391Y-117937435D02*
X142329391Y-117937435D01*
X142329391Y-117937435D02*
X182244880Y-78021946D01*
%TO.N,FPGA_GPIO_7*%
X179704880Y-79046560D02*
X179704880Y-78021946D01*
X142629494Y-116121946D02*
X179704880Y-79046560D01*
X133984880Y-116121946D02*
X142629494Y-116121946D01*
%TO.N,FPGA_GPIO_6*%
X134709391Y-114306457D02*
X139190963Y-114306457D01*
X143919922Y-109577498D02*
X145609328Y-109577498D01*
X133984880Y-113581946D02*
X134709391Y-114306457D01*
X145609328Y-109577498D02*
X177164880Y-78021946D01*
X139190963Y-114306457D02*
X143919922Y-109577498D01*
%TO.N,FPGA_GPIO_5*%
X140880369Y-104146457D02*
X148500369Y-104146457D01*
X133984880Y-111041946D02*
X140880369Y-104146457D01*
X148500369Y-104146457D02*
X174624880Y-78021946D01*
%TO.N,FPGA_GPIO_4*%
X147409391Y-102697435D02*
X172084880Y-78021946D01*
X133984880Y-108501946D02*
X139789391Y-102697435D01*
X139789391Y-102697435D02*
X147409391Y-102697435D01*
%TO.N,FPGA_GPIO_3*%
X145313333Y-100564087D02*
X160959985Y-84917435D01*
X139382739Y-100564087D02*
X145313333Y-100564087D01*
X162649391Y-84917435D02*
X169544880Y-78021946D01*
X133984880Y-105961946D02*
X139382739Y-100564087D01*
X160959985Y-84917435D02*
X162649391Y-84917435D01*
%TO.N,FPGA_GPIO_2*%
X133984880Y-103421946D02*
X154304880Y-83101946D01*
X166585474Y-78021946D02*
X167004880Y-78021946D01*
X161505474Y-83101946D02*
X166585474Y-78021946D01*
X154304880Y-83101946D02*
X161505474Y-83101946D01*
%TO.N,MAX4619_C*%
X133984884Y-136441938D02*
X134709387Y-135717435D01*
X189319391Y-135717435D02*
X207654880Y-117381946D01*
X134709387Y-135717435D02*
X189319391Y-135717435D01*
%TO.N,MAX4619_B*%
X188594880Y-133901946D02*
X207654880Y-114841946D01*
X133984880Y-133901946D02*
X188594880Y-133901946D01*
%TO.N,MAX4619_A*%
X188045191Y-131361946D02*
X207105191Y-112301946D01*
X133984880Y-131361946D02*
X188045191Y-131361946D01*
%TO.N,RPI_GP7*%
X137859166Y-111041946D02*
X136729646Y-112171466D01*
X120269400Y-100416155D02*
X119465193Y-99611948D01*
X131304398Y-112171466D02*
X120269400Y-101136468D01*
X119465193Y-99611948D02*
X93409164Y-99611948D01*
X136729646Y-112171466D02*
X131304398Y-112171466D01*
X93409164Y-99611948D02*
X92134166Y-100886946D01*
X120269400Y-101136468D02*
X120269400Y-100416155D01*
%TD*%
M02*
