"//\n"
"// Generated by NVIDIA NVVM Compiler\n"
"//\n"
"// Compiler Build ID: CL-27506705\n"
"// Cuda compilation tools, release 10.2, V10.2.89\n"
"// Based on LLVM 3.4svn\n"
"//\n"
"\n"
".version 6.5\n"
".target sm_30\n"
".address_size 64\n"
"\n"
"	// .globl	_Z10lu_kernel1iPfi\n"
"\n"
".visible .entry _Z10lu_kernel1iPfi(\n"
"	.param .u32 _Z10lu_kernel1iPfi_param_0,\n"
"	.param .u64 _Z10lu_kernel1iPfi_param_1,\n"
"	.param .u32 _Z10lu_kernel1iPfi_param_2\n"
")\n"
"{\n"
"	.reg .pred 	%p<4>;\n"
"	.reg .f32 	%f<4>;\n"
"	.reg .b32 	%r<10>;\n"
"	.reg .b64 	%rd<7>;\n"
"\n"
"\n"
"	ld.param.u32 	%r3, [_Z10lu_kernel1iPfi_param_0];\n"
"	ld.param.u64 	%rd1, [_Z10lu_kernel1iPfi_param_1];\n"
"	ld.param.u32 	%r2, [_Z10lu_kernel1iPfi_param_2];\n"
"	mov.u32 	%r4, %ntid.x;\n"
"	mov.u32 	%r5, %ctaid.x;\n"
"	mov.u32 	%r6, %tid.x;\n"
"	mad.lo.s32 	%r1, %r4, %r5, %r6;\n"
"	setp.le.s32	%p1, %r1, %r2;\n"
"	setp.ge.s32	%p2, %r1, %r3;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	@%p3 bra 	BB0_2;\n"
"\n"
"	cvta.to.global.u64 	%rd2, %rd1;\n"
"	shl.b32 	%r7, %r2, 11;\n"
"	add.s32 	%r8, %r1, %r7;\n"
"	mul.wide.s32 	%rd3, %r8, 4;\n"
"	add.s64 	%rd4, %rd2, %rd3;\n"
"	mul.lo.s32 	%r9, %r2, 2049;\n"
"	mul.wide.s32 	%rd5, %r9, 4;\n"
"	add.s64 	%rd6, %rd2, %rd5;\n"
"	ld.global.f32 	%f1, [%rd6];\n"
"	ld.global.f32 	%f2, [%rd4];\n"
"	div.rn.f32 	%f3, %f2, %f1;\n"
"	st.global.f32 	[%rd4], %f3;\n"
"\n"
"BB0_2:\n"
"	ret;\n"
"}\n"
"\n"
"	// .globl	_Z10lu_kernel2iPfi\n"
".visible .entry _Z10lu_kernel2iPfi(\n"
"	.param .u32 _Z10lu_kernel2iPfi_param_0,\n"
"	.param .u64 _Z10lu_kernel2iPfi_param_1,\n"
"	.param .u32 _Z10lu_kernel2iPfi_param_2\n"
")\n"
"{\n"
"	.reg .pred 	%p<8>;\n"
"	.reg .f32 	%f<6>;\n"
"	.reg .b32 	%r<16>;\n"
"	.reg .b64 	%rd<9>;\n"
"\n"
"\n"
"	ld.param.u32 	%r4, [_Z10lu_kernel2iPfi_param_0];\n"
"	ld.param.u64 	%rd1, [_Z10lu_kernel2iPfi_param_1];\n"
"	ld.param.u32 	%r3, [_Z10lu_kernel2iPfi_param_2];\n"
"	mov.u32 	%r5, %ntid.x;\n"
"	mov.u32 	%r6, %ctaid.x;\n"
"	mov.u32 	%r7, %tid.x;\n"
"	mad.lo.s32 	%r1, %r5, %r6, %r7;\n"
"	mov.u32 	%r8, %ntid.y;\n"
"	mov.u32 	%r9, %ctaid.y;\n"
"	mov.u32 	%r10, %tid.y;\n"
"	mad.lo.s32 	%r2, %r8, %r9, %r10;\n"
"	setp.le.s32	%p1, %r2, %r3;\n"
"	setp.le.s32	%p2, %r1, %r3;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	setp.ge.s32	%p4, %r2, %r4;\n"
"	or.pred  	%p5, %p3, %p4;\n"
"	setp.ge.s32	%p6, %r1, %r4;\n"
"	or.pred  	%p7, %p5, %p6;\n"
"	@%p7 bra 	BB1_2;\n"
"\n"
"	cvta.to.global.u64 	%rd2, %rd1;\n"
"	shl.b32 	%r11, %r2, 11;\n"
"	add.s32 	%r12, %r11, %r1;\n"
"	mul.wide.s32 	%rd3, %r12, 4;\n"
"	add.s64 	%rd4, %rd2, %rd3;\n"
"	add.s32 	%r13, %r11, %r3;\n"
"	mul.wide.s32 	%rd5, %r13, 4;\n"
"	add.s64 	%rd6, %rd2, %rd5;\n"
"	shl.b32 	%r14, %r3, 11;\n"
"	add.s32 	%r15, %r1, %r14;\n"
"	mul.wide.s32 	%rd7, %r15, 4;\n"
"	add.s64 	%rd8, %rd2, %rd7;\n"
"	ld.global.f32 	%f1, [%rd8];\n"
"	ld.global.f32 	%f2, [%rd6];\n"
"	mul.f32 	%f3, %f2, %f1;\n"
"	ld.global.f32 	%f4, [%rd4];\n"
"	sub.f32 	%f5, %f4, %f3;\n"
"	st.global.f32 	[%rd4], %f5;\n"
"\n"
"BB1_2:\n"
"	ret;\n"
"}\n"
"\n"
"\n"
