###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       388092   # Number of WRITE/WRITEP commands
num_reads_done                 =       746653   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       582546   # Number of read row buffer hits
num_read_cmds                  =       746653   # Number of READ/READP commands
num_writes_done                =       388178   # Number of read requests issued
num_write_row_hits             =       292042   # Number of write row buffer hits
num_act_cmds                   =       261407   # Number of ACT commands
num_pre_cmds                   =       261376   # Number of PRE commands
num_ondemand_pres              =       237717   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9538063   # Cyles of rank active rank.0
rank_active_cycles.1           =      9305064   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       461937   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       694936   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1070320   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11153   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3479   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2559   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3824   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5383   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8555   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6593   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          730   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          508   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21762   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           68   # Write cmd latency (cycles)
write_latency[20-39]           =         1115   # Write cmd latency (cycles)
write_latency[40-59]           =         1917   # Write cmd latency (cycles)
write_latency[60-79]           =         4228   # Write cmd latency (cycles)
write_latency[80-99]           =         8549   # Write cmd latency (cycles)
write_latency[100-119]         =        11991   # Write cmd latency (cycles)
write_latency[120-139]         =        16527   # Write cmd latency (cycles)
write_latency[140-159]         =        20038   # Write cmd latency (cycles)
write_latency[160-179]         =        22630   # Write cmd latency (cycles)
write_latency[180-199]         =        24397   # Write cmd latency (cycles)
write_latency[200-]            =       276632   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       271958   # Read request latency (cycles)
read_latency[40-59]            =        92001   # Read request latency (cycles)
read_latency[60-79]            =       103409   # Read request latency (cycles)
read_latency[80-99]            =        38989   # Read request latency (cycles)
read_latency[100-119]          =        28738   # Read request latency (cycles)
read_latency[120-139]          =        24356   # Read request latency (cycles)
read_latency[140-159]          =        17725   # Read request latency (cycles)
read_latency[160-179]          =        14532   # Read request latency (cycles)
read_latency[180-199]          =        12298   # Read request latency (cycles)
read_latency[200-]             =       142647   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.93736e+09   # Write energy
read_energy                    =   3.0105e+09   # Read energy
act_energy                     =   7.1521e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.2173e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.33569e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95175e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80636e+09   # Active standby energy rank.1
average_read_latency           =      140.483   # Average read request latency (cycles)
average_interarrival           =      8.81155   # Average request interarrival latency (cycles)
total_energy                   =  1.86811e+10   # Total energy (pJ)
average_power                  =      1868.11   # Average power (mW)
average_bandwidth              =      9.68389   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       384666   # Number of WRITE/WRITEP commands
num_reads_done                 =       740949   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       590520   # Number of read row buffer hits
num_read_cmds                  =       740945   # Number of READ/READP commands
num_writes_done                =       384743   # Number of read requests issued
num_write_row_hits             =       303103   # Number of write row buffer hits
num_act_cmds                   =       233051   # Number of ACT commands
num_pre_cmds                   =       233021   # Number of PRE commands
num_ondemand_pres              =       209126   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9444413   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420214   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       555587   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579786   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1059735   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12656   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3370   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2484   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3679   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5454   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8750   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6495   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          845   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          508   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21771   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           89   # Write cmd latency (cycles)
write_latency[20-39]           =         1463   # Write cmd latency (cycles)
write_latency[40-59]           =         2465   # Write cmd latency (cycles)
write_latency[60-79]           =         5161   # Write cmd latency (cycles)
write_latency[80-99]           =        10288   # Write cmd latency (cycles)
write_latency[100-119]         =        13928   # Write cmd latency (cycles)
write_latency[120-139]         =        18032   # Write cmd latency (cycles)
write_latency[140-159]         =        21142   # Write cmd latency (cycles)
write_latency[160-179]         =        23151   # Write cmd latency (cycles)
write_latency[180-199]         =        24702   # Write cmd latency (cycles)
write_latency[200-]            =       264245   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       280553   # Read request latency (cycles)
read_latency[40-59]            =        96553   # Read request latency (cycles)
read_latency[60-79]            =       103408   # Read request latency (cycles)
read_latency[80-99]            =        38575   # Read request latency (cycles)
read_latency[100-119]          =        28543   # Read request latency (cycles)
read_latency[120-139]          =        24014   # Read request latency (cycles)
read_latency[140-159]          =        16826   # Read request latency (cycles)
read_latency[160-179]          =        13584   # Read request latency (cycles)
read_latency[180-199]          =        11051   # Read request latency (cycles)
read_latency[200-]             =       127835   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.92025e+09   # Write energy
read_energy                    =  2.98749e+09   # Read energy
act_energy                     =  6.37628e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.66682e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78297e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89331e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87821e+09   # Active standby energy rank.1
average_read_latency           =      133.738   # Average read request latency (cycles)
average_interarrival           =      8.88293   # Average request interarrival latency (cycles)
total_energy                   =  1.85665e+10   # Total energy (pJ)
average_power                  =      1856.65   # Average power (mW)
average_bandwidth              =      9.60591   # Average bandwidth
