{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592710186150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592710186154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:29:46 2020 " "Processing started: Sun Jun 21 00:29:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592710186154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710186154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710186154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592710186530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592710186530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch1 " "Found design unit 1: register_16bit-arch1" {  } { { "register_16bit.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193354 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_16bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arch_1 " "Found design unit 1: mux2x1-arch_1" {  } { { "mux2x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux2x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193356 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux2x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_1 " "Found design unit 1: ALU-arch_1" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193358 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_register.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_bloco_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_bloco_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_bloco_controle-rtl " "Found design unit 1: processador_bloco_controle-rtl" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193360 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_bloco_controle " "Found entity 1: processador_bloco_controle" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_PC-rtl " "Found design unit 1: reg_PC-rtl" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/program_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193361 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_PC " "Found entity 1: reg_PC" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/program_counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_unidade_controle-rtl " "Found design unit 1: processador_unidade_controle-rtl" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193362 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_unidade_controle " "Found entity 1: processador_unidade_controle" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch1 " "Found design unit 1: register_file-arch1" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193364 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x16-arch_1 " "Found design unit 1: demux1x16-arch_1" {  } { { "demux1x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/demux1x16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193365 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x16 " "Found entity 1: demux1x16" {  } { { "demux1x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/demux1x16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x1-arch_1 " "Found design unit 1: mux16x1-arch_1" {  } { { "mux16x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux16x1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193366 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux16x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_block-arch_1 " "Found design unit 1: operational_block-arch_1" {  } { { "operational_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193369 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_block " "Found entity 1: operational_block" {  } { { "operational_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592710193369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710193369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_unidade_controle " "Elaborating entity \"processador_unidade_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592710193395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_RD processador_unidade_controle.vhd(17) " "VHDL Signal Declaration warning at processador_unidade_controle.vhd(17): used implicit default value for signal \"o_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592710193396 "|processador_unidade_controle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_I_RD processador_unidade_controle.vhd(72) " "Verilog HDL or VHDL warning at processador_unidade_controle.vhd(72): object \"w_I_RD\" assigned a value but never read" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592710193396 "|processador_unidade_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_PC reg_PC:u_REG_PC " "Elaborating entity \"reg_PC\" for hierarchy \"reg_PC:u_REG_PC\"" {  } { { "processador_unidade_controle.vhd" "u_REG_PC" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592710193397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:u_REG_IR " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:u_REG_IR\"" {  } { { "processador_unidade_controle.vhd" "u_REG_IR" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592710193398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_bloco_controle processador_bloco_controle:u_CONTROLE " "Elaborating entity \"processador_bloco_controle\" for hierarchy \"processador_bloco_controle:u_CONTROLE\"" {  } { { "processador_unidade_controle.vhd" "u_CONTROLE" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592710193399 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_OP processador_bloco_controle.vhd(110) " "VHDL Process Statement warning at processador_bloco_controle.vhd(110): signal \"w_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592710193400 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_OP processador_bloco_controle.vhd(112) " "VHDL Process Statement warning at processador_bloco_controle.vhd(112): signal \"w_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592710193400 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_OP processador_bloco_controle.vhd(114) " "VHDL Process Statement warning at processador_bloco_controle.vhd(114): signal \"w_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592710193400 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_RD GND " "Pin \"o_RD\" is stuck at GND" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592710193879 "|processador_unidade_controle|o_RD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592710193879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592710193946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592710194241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592710194241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592710194310 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592710194310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592710194310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592710194310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592710194353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:29:54 2020 " "Processing ended: Sun Jun 21 00:29:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592710194353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592710194353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592710194353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592710194353 ""}
