#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x600acd2f71e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x600acd3071b0 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x600acd3704b0 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x600acd3704f0 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x600acd370530 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x600acd370570 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x600acd3705b0 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x600acd3705f0 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x600acd370630 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x600acd370670 .param/l "R0" 0 3 89, C4<0000>;
P_0x600acd3706b0 .param/l "R1" 0 3 90, C4<0001>;
P_0x600acd3706f0 .param/l "R10" 0 3 99, C4<1010>;
P_0x600acd370730 .param/l "R11" 0 3 100, C4<1011>;
P_0x600acd370770 .param/l "R12" 0 3 101, C4<1100>;
P_0x600acd3707b0 .param/l "R13" 0 3 102, C4<1101>;
P_0x600acd3707f0 .param/l "R14" 0 3 103, C4<1110>;
P_0x600acd370830 .param/l "R15" 0 3 104, C4<1111>;
P_0x600acd370870 .param/l "R2" 0 3 91, C4<0010>;
P_0x600acd3708b0 .param/l "R3" 0 3 92, C4<0011>;
P_0x600acd3708f0 .param/l "R4" 0 3 93, C4<0100>;
P_0x600acd370930 .param/l "R5" 0 3 94, C4<0101>;
P_0x600acd370970 .param/l "R6" 0 3 95, C4<0110>;
P_0x600acd3709b0 .param/l "R7" 0 3 96, C4<0111>;
P_0x600acd3709f0 .param/l "R8" 0 3 97, C4<1000>;
P_0x600acd370a30 .param/l "R9" 0 3 98, C4<1001>;
enum0x600acd22c4e0 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x600acd2613a0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x600acd262050 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x600acd2e16c0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x600acd2e3270 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x600acd2e4e20 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x600acd2e56b0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x600acd2e60f0 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x600acd3134d0 .scope module, "thumb_comprehensive_test_tb" "thumb_comprehensive_test_tb" 4 6;
 .timescale -9 -12;
v0x600acd3919b0 .array/2s "category_passed", 0 18, 31 0;
v0x600acd391a90 .array/2s "category_tests", 0 18, 31 0;
v0x600acd391b50_0 .var "clk", 0 0;
v0x600acd391bf0_0 .net "decode_condition", 3 0, L_0x600acd393740;  1 drivers
v0x600acd391c90_0 .net "decode_instr_type", 3 0, v0x600acd38eb70_0;  1 drivers
v0x600acd391d30_0 .net "decode_thumb_imm5", 4 0, v0x600acd390970_0;  1 drivers
v0x600acd391dd0_0 .net "decode_thumb_imm8", 7 0, v0x600acd390a50_0;  1 drivers
v0x600acd391e70_0 .net "decode_thumb_instr_type", 4 0, v0x600acd390b30_0;  1 drivers
v0x600acd391f40_0 .net "decode_thumb_offset11", 10 0, v0x600acd390cd0_0;  1 drivers
v0x600acd392010_0 .net "decode_thumb_offset8", 7 0, v0x600acd390db0_0;  1 drivers
v0x600acd3920e0_0 .net "decode_thumb_rd", 2 0, v0x600acd390e90_0;  1 drivers
v0x600acd3921b0_0 .net "decode_thumb_rn", 2 0, v0x600acd390f70_0;  1 drivers
v0x600acd392280_0 .net "decode_thumb_rs", 2 0, v0x600acd391050_0;  1 drivers
v0x600acd392350_0 .net "decode_valid", 0 0, L_0x600acd397dd0;  1 drivers
v0x600acd392420_0 .var "flush", 0 0;
v0x600acd3924f0_0 .var "instr_valid", 0 0;
v0x600acd3925c0_0 .var "instruction", 31 0;
v0x600acd392690_0 .var "pc_in", 31 0;
v0x600acd392760_0 .var "rst_n", 0 0;
v0x600acd392830_0 .var "stall", 0 0;
v0x600acd392900_0 .var "test_passed", 0 0;
v0x600acd3929a0_0 .var/2s "tests_passed", 31 0;
v0x600acd392a40_0 .var/2s "tests_run", 31 0;
v0x600acd392ae0_0 .var "thumb_mode", 0 0;
S_0x600acd316e70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 175, 4 175 0, S_0x600acd3134d0;
 .timescale -9 -12;
v0x600acd32fba0_0 .var/2s "i", 31 0;
S_0x600acd3172a0 .scope function.str, "get_thumb_type_name" "get_thumb_type_name" 4 105, 4 105 0, S_0x600acd3134d0;
 .timescale -9 -12;
; Variable get_thumb_type_name is string return value of scope S_0x600acd3172a0
v0x600acd35add0_0 .var "instr_type", 4 0;
TD_thumb_comprehensive_test_tb.get_thumb_type_name ;
    %load/vec4 v0x600acd35add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/str "UNKNOWN";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.0 ;
    %pushi/str "THUMB_ALU_IMM";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.1 ;
    %pushi/str "THUMB_ALU_REG";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.2 ;
    %pushi/str "THUMB_SHIFT";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.3 ;
    %pushi/str "THUMB_CMP_MOV_IMM";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.4 ;
    %pushi/str "THUMB_ALU_HI";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.5 ;
    %pushi/str "THUMB_PC_REL_LOAD";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.6 ;
    %pushi/str "THUMB_LOAD_STORE";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.7 ;
    %pushi/str "THUMB_LOAD_STORE_IMM";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.8 ;
    %pushi/str "THUMB_LOAD_STORE_HW";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.9 ;
    %pushi/str "THUMB_SP_REL_LOAD";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.10 ;
    %pushi/str "THUMB_GET_REL_ADDR";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.11 ;
    %pushi/str "THUMB_ADD_SUB_SP";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.12 ;
    %pushi/str "THUMB_PUSH_POP";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.13 ;
    %pushi/str "THUMB_LOAD_STORE_MULT";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.14 ;
    %pushi/str "THUMB_BRANCH_COND";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.15 ;
    %pushi/str "THUMB_BRANCH_UNCOND";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.16 ;
    %pushi/str "THUMB_BL_HIGH";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.17 ;
    %pushi/str "THUMB_BL_LOW";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.18 ;
    %pushi/str "THUMB_SWI";
    %ret/str 0; Assign to get_thumb_type_name
    %disable S_0x600acd3172a0;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %end;
S_0x600acd305de0 .scope task, "test_thumb_instruction" "test_thumb_instruction" 4 131, 4 131 0, S_0x600acd3134d0;
 .timescale -9 -12;
v0x600acd2fd130_0 .var/2s "category_idx", 31 0;
v0x600acd369700_0 .var "expected_rd", 2 0;
v0x600acd38a9f0_0 .var "expected_rn", 2 0;
v0x600acd38aab0_0 .var "expected_rs", 2 0;
v0x600acd38ab90_0 .var "expected_type", 4 0;
v0x600acd38acc0_0 .var "instr", 15 0;
v0x600acd38ada0_0 .var/str "name";
E_0x600acd274bc0 .event posedge, v0x600acd38de30_0;
TD_thumb_comprehensive_test_tb.test_thumb_instruction ;
    %load/vec4 v0x600acd38ab90_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x600acd2fd130_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/getv/s 4, v0x600acd2fd130_0;
    %flag_mov 8, 4;
    %load/vec4a v0x600acd391a90, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v0x600acd391a90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600acd392a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600acd392a40_0, 0, 32;
    %vpi_call/w 4 141 "$display", "Testing: %s", v0x600acd38ada0_0 {0 0 0};
    %vpi_call/w 4 142 "$display", "  Instruction: 0x%04x", v0x600acd38acc0_0 {0 0 0};
    %load/vec4 v0x600acd38ab90_0;
    %store/vec4 v0x600acd35add0_0, 0, 5;
    %callf/str TD_thumb_comprehensive_test_tb.get_thumb_type_name, S_0x600acd3172a0;
    %vpi_call/w 4 143 "$display", "  Expected Type: %s (%d)", S<0,str>, v0x600acd38ab90_0 {0 0 1};
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600acd38acc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600acd3925c0_0, 0, 32;
    %wait E_0x600acd274bc0;
    %wait E_0x600acd274bc0;
    %load/vec4 v0x600acd391e70_0;
    %store/vec4 v0x600acd35add0_0, 0, 5;
    %callf/str TD_thumb_comprehensive_test_tb.get_thumb_type_name, S_0x600acd3172a0;
    %vpi_call/w 4 150 "$display", "  Decoded Type: %s (%d)", S<0,str>, v0x600acd391e70_0 {0 0 1};
    %vpi_call/w 4 151 "$display", "  Fields: rd=%d, rs=%d, rn=%d", v0x600acd3920e0_0, v0x600acd392280_0, v0x600acd3921b0_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Immediates: imm8=0x%02x, imm5=0x%02x", v0x600acd391dd0_0, v0x600acd391d30_0 {0 0 0};
    %load/vec4 v0x600acd391e70_0;
    %load/vec4 v0x600acd38ab90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x600acd392900_0, 0, 1;
    %load/vec4 v0x600acd392900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600acd3929a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600acd3929a0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/getv/s 4, v0x600acd2fd130_0;
    %flag_mov 8, 4;
    %load/vec4a v0x600acd3919b0, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v0x600acd3919b0, 4, 0;
    %vpi_call/w 4 160 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_1.22;
T_1.21 ;
    %vpi_call/w 4 162 "$display", "  \342\235\214 FAIL" {0 0 0};
    %load/vec4 v0x600acd38ab90_0;
    %store/vec4 v0x600acd35add0_0, 0, 5;
    %callf/str TD_thumb_comprehensive_test_tb.get_thumb_type_name, S_0x600acd3172a0;
    %load/vec4 v0x600acd391e70_0;
    %store/vec4 v0x600acd35add0_0, 0, 5;
    %callf/str TD_thumb_comprehensive_test_tb.get_thumb_type_name, S_0x600acd3172a0;
    %vpi_call/w 4 163 "$display", "    Expected type: %s, Got: %s", S<1,str>, S<0,str> {0 0 2};
T_1.22 ;
    %vpi_call/w 4 167 "$display", "\000" {0 0 0};
    %end;
S_0x600acd306760 .scope module, "u_decode" "arm7tdmi_decode" 4 47, 5 3 0, S_0x600acd3134d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "shift_reg";
    .port_info 18 /OUTPUT 4 "shift_rs";
    .port_info 19 /OUTPUT 1 "is_branch";
    .port_info 20 /OUTPUT 24 "branch_offset";
    .port_info 21 /OUTPUT 1 "branch_link";
    .port_info 22 /OUTPUT 1 "is_memory";
    .port_info 23 /OUTPUT 1 "mem_load";
    .port_info 24 /OUTPUT 1 "mem_byte";
    .port_info 25 /OUTPUT 1 "mem_pre";
    .port_info 26 /OUTPUT 1 "mem_up";
    .port_info 27 /OUTPUT 1 "mem_writeback";
    .port_info 28 /OUTPUT 1 "psr_to_reg";
    .port_info 29 /OUTPUT 1 "psr_spsr";
    .port_info 30 /OUTPUT 1 "psr_immediate";
    .port_info 31 /OUTPUT 3 "cp_op";
    .port_info 32 /OUTPUT 4 "cp_num";
    .port_info 33 /OUTPUT 4 "cp_rd";
    .port_info 34 /OUTPUT 4 "cp_rn";
    .port_info 35 /OUTPUT 3 "cp_opcode1";
    .port_info 36 /OUTPUT 3 "cp_opcode2";
    .port_info 37 /OUTPUT 1 "cp_load";
    .port_info 38 /OUTPUT 5 "thumb_instr_type";
    .port_info 39 /OUTPUT 3 "thumb_rd";
    .port_info 40 /OUTPUT 3 "thumb_rs";
    .port_info 41 /OUTPUT 3 "thumb_rn";
    .port_info 42 /OUTPUT 8 "thumb_imm8";
    .port_info 43 /OUTPUT 5 "thumb_imm5";
    .port_info 44 /OUTPUT 11 "thumb_offset11";
    .port_info 45 /OUTPUT 8 "thumb_offset8";
    .port_info 46 /OUTPUT 32 "pc_out";
    .port_info 47 /OUTPUT 1 "decode_valid";
    .port_info 48 /INPUT 1 "stall";
    .port_info 49 /INPUT 1 "flush";
L_0x600acd393740 .functor BUFZ 4, L_0x600acd392bb0, C4<0000>, C4<0000>, C4<0000>;
L_0x600acd32fa00 .functor BUFZ 4, L_0x600acd3930d0, C4<0000>, C4<0000>, C4<0000>;
L_0x600acd32fe30 .functor BUFZ 4, L_0x600acd392fc0, C4<0000>, C4<0000>, C4<0000>;
L_0x600acd330200 .functor BUFZ 4, L_0x600acd393280, C4<0000>, C4<0000>, C4<0000>;
L_0x600acd2fd010 .functor BUFZ 12, L_0x600acd3933a0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x600acd330270 .functor AND 1, L_0x600acd392d20, L_0x600acd394050, C4<1>, C4<1>;
L_0x600acd36f210 .functor AND 1, L_0x600acd393da0, L_0x600acd394350, C4<1>, C4<1>;
L_0x600acd3945a0 .functor OR 1, L_0x600acd330270, L_0x600acd36f210, C4<0>, C4<0>;
L_0x600acd394910 .functor AND 1, L_0x600acd394700, L_0x600acd3947a0, C4<1>, C4<1>;
L_0x600acd394a20 .functor OR 1, L_0x600acd3945a0, L_0x600acd394910, C4<0>, C4<0>;
L_0x600acd394c30 .functor AND 1, L_0x600acd392ef0, L_0x600acd394b90, C4<1>, C4<1>;
L_0x600acd394d40 .functor BUFZ 2, L_0x600acd393470, C4<00>, C4<00>, C4<00>;
L_0x600acd395180 .functor AND 1, L_0x600acd394e70, L_0x600acd395090, C4<1>, C4<1>;
L_0x600acd395420 .functor AND 1, L_0x600acd395180, L_0x600acd395290, C4<1>, C4<1>;
L_0x783cb12d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600acd394e00 .functor XNOR 1, L_0x600acd3955b0, L_0x783cb12d0180, C4<0>, C4<0>;
L_0x600acd3956f0 .functor AND 1, L_0x600acd395420, L_0x600acd394e00, C4<1>, C4<1>;
L_0x600acd395dc0 .functor BUFZ 24, L_0x600acd3937b0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x600acd395e80 .functor AND 1, L_0x600acd393670, L_0x600acd395bc0, C4<1>, C4<1>;
L_0x600acd3962e0 .functor OR 1, L_0x600acd396030, L_0x600acd3960d0, C4<0>, C4<0>;
L_0x600acd3964e0 .functor OR 1, L_0x600acd3962e0, L_0x600acd3963f0, C4<0>, C4<0>;
L_0x600acd3961c0 .functor OR 1, L_0x600acd3964e0, L_0x600acd395f90, C4<0>, C4<0>;
L_0x600acd396820 .functor BUFZ 1, L_0x600acd393cd0, C4<0>, C4<0>, C4<0>;
L_0x600acd3969a0 .functor BUFZ 1, L_0x600acd393aa0, C4<0>, C4<0>, C4<0>;
L_0x600acd396a60 .functor BUFZ 1, L_0x600acd393880, C4<0>, C4<0>, C4<0>;
L_0x600acd396bf0 .functor BUFZ 1, L_0x600acd3939d0, C4<0>, C4<0>, C4<0>;
L_0x600acd396cb0 .functor BUFZ 1, L_0x600acd393c00, C4<0>, C4<0>, C4<0>;
L_0x600acd397210 .functor AND 1, L_0x600acd396e50, L_0x600acd397120, C4<1>, C4<1>;
L_0x600acd397600 .functor AND 1, L_0x600acd397320, L_0x600acd397560, C4<1>, C4<1>;
L_0x600acd397b20 .functor AND 1, L_0x600acd397830, L_0x600acd397a80, C4<1>, C4<1>;
L_0x600acd397c60 .functor BUFZ 32, v0x600acd38f8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600acd397dd0 .functor BUFZ 1, v0x600acd3911f0_0, C4<0>, C4<0>, C4<0>;
L_0x783cb12d01c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x600acd38b580_0 .net/2u *"_ivl_104", 4 0, L_0x783cb12d01c8;  1 drivers
L_0x783cb12d0210 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600acd38b660_0 .net/2u *"_ivl_108", 3 0, L_0x783cb12d0210;  1 drivers
L_0x783cb12d0258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x600acd38b740_0 .net/2u *"_ivl_116", 3 0, L_0x783cb12d0258;  1 drivers
v0x600acd38b800_0 .net *"_ivl_118", 0 0, L_0x600acd396030;  1 drivers
L_0x783cb12d02a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x600acd38b8c0_0 .net/2u *"_ivl_120", 3 0, L_0x783cb12d02a0;  1 drivers
v0x600acd38b9f0_0 .net *"_ivl_122", 0 0, L_0x600acd3960d0;  1 drivers
v0x600acd38bab0_0 .net *"_ivl_125", 0 0, L_0x600acd3962e0;  1 drivers
L_0x783cb12d02e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600acd38bb70_0 .net/2u *"_ivl_126", 3 0, L_0x783cb12d02e8;  1 drivers
v0x600acd38bc50_0 .net *"_ivl_128", 0 0, L_0x600acd3963f0;  1 drivers
v0x600acd38bd10_0 .net *"_ivl_131", 0 0, L_0x600acd3964e0;  1 drivers
L_0x783cb12d0330 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600acd38bdd0_0 .net/2u *"_ivl_132", 3 0, L_0x783cb12d0330;  1 drivers
v0x600acd38beb0_0 .net *"_ivl_134", 0 0, L_0x600acd395f90;  1 drivers
L_0x783cb12d0378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x600acd38bf70_0 .net/2u *"_ivl_148", 3 0, L_0x783cb12d0378;  1 drivers
v0x600acd38c050_0 .net *"_ivl_150", 0 0, L_0x600acd396e50;  1 drivers
v0x600acd38c110_0 .net *"_ivl_153", 0 0, L_0x600acd396f40;  1 drivers
v0x600acd38c1f0_0 .net *"_ivl_155", 0 0, L_0x600acd397120;  1 drivers
L_0x783cb12d03c0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x600acd38c2b0_0 .net/2u *"_ivl_158", 3 0, L_0x783cb12d03c0;  1 drivers
v0x600acd38c390_0 .net *"_ivl_160", 0 0, L_0x600acd397320;  1 drivers
v0x600acd38c450_0 .net *"_ivl_163", 0 0, L_0x600acd397560;  1 drivers
L_0x783cb12d0408 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x600acd38c530_0 .net/2u *"_ivl_166", 3 0, L_0x783cb12d0408;  1 drivers
v0x600acd38c610_0 .net *"_ivl_168", 0 0, L_0x600acd397830;  1 drivers
v0x600acd38c6d0_0 .net *"_ivl_171", 0 0, L_0x600acd397a80;  1 drivers
L_0x783cb12d0018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600acd38c7b0_0 .net/2u *"_ivl_48", 3 0, L_0x783cb12d0018;  1 drivers
v0x600acd38c890_0 .net *"_ivl_50", 0 0, L_0x600acd394050;  1 drivers
v0x600acd38c950_0 .net *"_ivl_53", 0 0, L_0x600acd330270;  1 drivers
v0x600acd38ca10_0 .net *"_ivl_55", 0 0, L_0x600acd393da0;  1 drivers
L_0x783cb12d0060 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x600acd38cad0_0 .net/2u *"_ivl_56", 3 0, L_0x783cb12d0060;  1 drivers
v0x600acd38cbb0_0 .net *"_ivl_58", 0 0, L_0x600acd394350;  1 drivers
v0x600acd38cc70_0 .net *"_ivl_61", 0 0, L_0x600acd36f210;  1 drivers
v0x600acd38cd30_0 .net *"_ivl_63", 0 0, L_0x600acd3945a0;  1 drivers
v0x600acd38cdf0_0 .net *"_ivl_65", 0 0, L_0x600acd394700;  1 drivers
L_0x783cb12d00a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x600acd38ced0_0 .net/2u *"_ivl_66", 3 0, L_0x783cb12d00a8;  1 drivers
v0x600acd38cfb0_0 .net *"_ivl_68", 0 0, L_0x600acd3947a0;  1 drivers
v0x600acd38d070_0 .net *"_ivl_71", 0 0, L_0x600acd394910;  1 drivers
L_0x783cb12d00f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600acd38d130_0 .net/2u *"_ivl_74", 3 0, L_0x783cb12d00f0;  1 drivers
v0x600acd38d210_0 .net *"_ivl_76", 0 0, L_0x600acd394b90;  1 drivers
v0x600acd38d2d0_0 .net *"_ivl_83", 0 0, L_0x600acd394e70;  1 drivers
L_0x783cb12d0138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600acd38d390_0 .net/2u *"_ivl_84", 3 0, L_0x783cb12d0138;  1 drivers
v0x600acd38d470_0 .net *"_ivl_86", 0 0, L_0x600acd395090;  1 drivers
v0x600acd38d530_0 .net *"_ivl_89", 0 0, L_0x600acd395180;  1 drivers
v0x600acd38d5f0_0 .net *"_ivl_91", 0 0, L_0x600acd395290;  1 drivers
v0x600acd38d6d0_0 .net *"_ivl_93", 0 0, L_0x600acd395420;  1 drivers
v0x600acd38d790_0 .net *"_ivl_95", 0 0, L_0x600acd3955b0;  1 drivers
v0x600acd38d870_0 .net/2u *"_ivl_96", 0 0, L_0x783cb12d0180;  1 drivers
v0x600acd38d950_0 .net *"_ivl_98", 0 0, L_0x600acd394e00;  1 drivers
v0x600acd38da10_0 .net "alu_op", 3 0, L_0x600acd393e40;  1 drivers
v0x600acd38daf0_0 .net "b_bit", 0 0, L_0x600acd393aa0;  1 drivers
v0x600acd38dbb0_0 .net "branch_link", 0 0, L_0x600acd395e80;  1 drivers
v0x600acd38dc70_0 .net "branch_offset", 23 0, L_0x600acd395dc0;  1 drivers
v0x600acd38dd50_0 .net "branch_offset_field", 23 0, L_0x600acd3937b0;  1 drivers
v0x600acd38de30_0 .net "clk", 0 0, v0x600acd391b50_0;  1 drivers
v0x600acd38def0_0 .net "cond_field", 3 0, L_0x600acd392bb0;  1 drivers
v0x600acd38dfd0_0 .net "condition", 3 0, L_0x600acd393740;  alias, 1 drivers
v0x600acd38e0b0_0 .var "cp_load", 0 0;
v0x600acd38e170_0 .var "cp_num", 3 0;
v0x600acd38e250_0 .var "cp_op", 2 0;
v0x600acd38e330_0 .var "cp_opcode1", 2 0;
v0x600acd38e410_0 .var "cp_opcode2", 2 0;
v0x600acd38e4f0_0 .var "cp_rd", 3 0;
v0x600acd38e5d0_0 .var "cp_rn", 3 0;
v0x600acd38e6b0_0 .net "decode_valid", 0 0, L_0x600acd397dd0;  alias, 1 drivers
v0x600acd38e770_0 .net "flush", 0 0, v0x600acd392420_0;  1 drivers
v0x600acd38e830_0 .net "i_bit", 0 0, L_0x600acd392d20;  1 drivers
v0x600acd38e8f0_0 .net "imm_en", 0 0, L_0x600acd394a20;  1 drivers
v0x600acd38e9b0_0 .net "imm_field", 11 0, L_0x600acd3933a0;  1 drivers
v0x600acd38ea90_0 .net "immediate", 11 0, L_0x600acd2fd010;  1 drivers
v0x600acd38eb70_0 .var "instr_type", 3 0;
v0x600acd38ec50_0 .net "instr_valid", 0 0, v0x600acd3924f0_0;  1 drivers
v0x600acd38ed10_0 .net "instruction", 31 0, v0x600acd3925c0_0;  1 drivers
v0x600acd38edf0_0 .net "is_branch", 0 0, L_0x600acd395bc0;  1 drivers
v0x600acd38eeb0_0 .net "is_memory", 0 0, L_0x600acd3961c0;  1 drivers
v0x600acd38ef70_0 .net "l_bit", 0 0, L_0x600acd393670;  1 drivers
v0x600acd38f030_0 .net "l_bit_mem", 0 0, L_0x600acd393cd0;  1 drivers
v0x600acd38f0f0_0 .net "mem_byte", 0 0, L_0x600acd3969a0;  1 drivers
v0x600acd38f1b0_0 .net "mem_load", 0 0, L_0x600acd396820;  1 drivers
v0x600acd38f270_0 .net "mem_pre", 0 0, L_0x600acd396a60;  1 drivers
v0x600acd38f330_0 .net "mem_up", 0 0, L_0x600acd396bf0;  1 drivers
v0x600acd38f3f0_0 .net "mem_writeback", 0 0, L_0x600acd396cb0;  1 drivers
v0x600acd38f4b0_0 .net "op_class", 1 0, L_0x600acd392c80;  1 drivers
v0x600acd38f590_0 .net "op_code", 5 0, L_0x600acd392df0;  1 drivers
v0x600acd38f670_0 .net "p_bit", 0 0, L_0x600acd393880;  1 drivers
v0x600acd38f730_0 .net "pc_in", 31 0, v0x600acd392690_0;  1 drivers
v0x600acd38f810_0 .net "pc_out", 31 0, L_0x600acd397c60;  1 drivers
v0x600acd38f8f0_0 .var "pc_reg", 31 0;
v0x600acd38f9d0_0 .net "psr_immediate", 0 0, L_0x600acd397b20;  1 drivers
v0x600acd38fa90_0 .net "psr_spsr", 0 0, L_0x600acd397600;  1 drivers
v0x600acd38fb50_0 .net "psr_to_reg", 0 0, L_0x600acd397210;  1 drivers
v0x600acd38fc10_0 .net "rd", 3 0, L_0x600acd32fa00;  1 drivers
v0x600acd38fcf0_0 .net "rd_field", 3 0, L_0x600acd3930d0;  1 drivers
v0x600acd38fdd0_0 .net "rm", 3 0, L_0x600acd330200;  1 drivers
v0x600acd38feb0_0 .net "rm_field", 3 0, L_0x600acd393280;  1 drivers
v0x600acd38ff90_0 .net "rn", 3 0, L_0x600acd32fe30;  1 drivers
v0x600acd390070_0 .net "rn_field", 3 0, L_0x600acd392fc0;  1 drivers
v0x600acd390150_0 .net "rst_n", 0 0, v0x600acd392760_0;  1 drivers
v0x600acd390210_0 .net "s_bit", 0 0, L_0x600acd392ef0;  1 drivers
v0x600acd3902d0_0 .net "set_flags", 0 0, L_0x600acd394c30;  1 drivers
v0x600acd390390_0 .net "shift_amount", 4 0, L_0x600acd395a30;  1 drivers
v0x600acd390470_0 .net "shift_amt_field", 4 0, L_0x600acd3935a0;  1 drivers
v0x600acd390550_0 .net "shift_reg", 0 0, L_0x600acd3956f0;  1 drivers
v0x600acd390610_0 .net "shift_rs", 3 0, L_0x600acd395890;  1 drivers
v0x600acd3906f0_0 .net "shift_type", 1 0, L_0x600acd394d40;  1 drivers
v0x600acd3907d0_0 .net "shift_type_field", 1 0, L_0x600acd393470;  1 drivers
v0x600acd3908b0_0 .net "stall", 0 0, v0x600acd392830_0;  1 drivers
v0x600acd390970_0 .var "thumb_imm5", 4 0;
v0x600acd390a50_0 .var "thumb_imm8", 7 0;
v0x600acd390b30_0 .var "thumb_instr_type", 4 0;
v0x600acd390c10_0 .net "thumb_mode", 0 0, v0x600acd392ae0_0;  1 drivers
v0x600acd390cd0_0 .var "thumb_offset11", 10 0;
v0x600acd390db0_0 .var "thumb_offset8", 7 0;
v0x600acd390e90_0 .var "thumb_rd", 2 0;
v0x600acd390f70_0 .var "thumb_rn", 2 0;
v0x600acd391050_0 .var "thumb_rs", 2 0;
v0x600acd391130_0 .net "u_bit", 0 0, L_0x600acd3939d0;  1 drivers
v0x600acd3911f0_0 .var "valid_reg", 0 0;
v0x600acd3912b0_0 .net "w_bit", 0 0, L_0x600acd393c00;  1 drivers
E_0x600acd279630/0 .event edge, v0x600acd390c10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279630/1 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279630/2 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279630/3 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279630/4 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279630 .event/or E_0x600acd279630/0, E_0x600acd279630/1, E_0x600acd279630/2, E_0x600acd279630/3, E_0x600acd279630/4;
E_0x600acd279f70/0 .event edge, v0x600acd38eb70_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279f70/1 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279f70/2 .event edge, v0x600acd38ed10_0;
E_0x600acd279f70 .event/or E_0x600acd279f70/0, E_0x600acd279f70/1, E_0x600acd279f70/2;
E_0x600acd279930/0 .event edge, v0x600acd390c10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279930/1 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279930/2 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279930/3 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279930/4 .event edge, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0, v0x600acd38ed10_0;
E_0x600acd279930 .event/or E_0x600acd279930/0, E_0x600acd279930/1, E_0x600acd279930/2, E_0x600acd279930/3, E_0x600acd279930/4;
E_0x600acd24f3f0/0 .event negedge, v0x600acd390150_0;
E_0x600acd24f3f0/1 .event posedge, v0x600acd38de30_0;
E_0x600acd24f3f0 .event/or E_0x600acd24f3f0/0, E_0x600acd24f3f0/1;
L_0x600acd392bb0 .part v0x600acd3925c0_0, 28, 4;
L_0x600acd392c80 .part v0x600acd3925c0_0, 26, 2;
L_0x600acd392d20 .part v0x600acd3925c0_0, 25, 1;
L_0x600acd392df0 .part v0x600acd3925c0_0, 19, 6;
L_0x600acd392ef0 .part v0x600acd3925c0_0, 20, 1;
L_0x600acd392fc0 .part v0x600acd3925c0_0, 16, 4;
L_0x600acd3930d0 .part v0x600acd3925c0_0, 12, 4;
L_0x600acd393280 .part v0x600acd3925c0_0, 0, 4;
L_0x600acd3933a0 .part v0x600acd3925c0_0, 0, 12;
L_0x600acd393470 .part v0x600acd3925c0_0, 5, 2;
L_0x600acd3935a0 .part v0x600acd3925c0_0, 7, 5;
L_0x600acd393670 .part v0x600acd3925c0_0, 24, 1;
L_0x600acd3937b0 .part v0x600acd3925c0_0, 0, 24;
L_0x600acd393880 .part v0x600acd3925c0_0, 24, 1;
L_0x600acd3939d0 .part v0x600acd3925c0_0, 23, 1;
L_0x600acd393aa0 .part v0x600acd3925c0_0, 22, 1;
L_0x600acd393c00 .part v0x600acd3925c0_0, 21, 1;
L_0x600acd393cd0 .part v0x600acd3925c0_0, 20, 1;
L_0x600acd393e40 .part v0x600acd3925c0_0, 21, 4;
L_0x600acd394050 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0018;
L_0x600acd393da0 .reduce/nor L_0x600acd392d20;
L_0x600acd394350 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0060;
L_0x600acd394700 .part v0x600acd3925c0_0, 22, 1;
L_0x600acd3947a0 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d00a8;
L_0x600acd394b90 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d00f0;
L_0x600acd394e70 .reduce/nor L_0x600acd394a20;
L_0x600acd395090 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0138;
L_0x600acd395290 .part v0x600acd3925c0_0, 4, 1;
L_0x600acd3955b0 .part v0x600acd3925c0_0, 7, 1;
L_0x600acd395890 .part v0x600acd3925c0_0, 8, 4;
L_0x600acd395a30 .functor MUXZ 5, L_0x600acd3935a0, L_0x783cb12d01c8, L_0x600acd3956f0, C4<>;
L_0x600acd395bc0 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0210;
L_0x600acd396030 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0258;
L_0x600acd3960d0 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d02a0;
L_0x600acd3963f0 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d02e8;
L_0x600acd395f90 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0330;
L_0x600acd396e50 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0378;
L_0x600acd396f40 .part v0x600acd3925c0_0, 21, 1;
L_0x600acd397120 .reduce/nor L_0x600acd396f40;
L_0x600acd397320 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d03c0;
L_0x600acd397560 .part v0x600acd3925c0_0, 22, 1;
L_0x600acd397830 .cmp/eq 4, v0x600acd38eb70_0, L_0x783cb12d0408;
L_0x600acd397a80 .part v0x600acd3925c0_0, 25, 1;
    .scope S_0x600acd306760;
T_2 ;
    %wait E_0x600acd24f3f0;
    %load/vec4 v0x600acd390150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600acd38f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600acd3911f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600acd38e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600acd38f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600acd3911f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x600acd3908b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x600acd38f730_0;
    %assign/vec4 v0x600acd38f8f0_0, 0;
    %load/vec4 v0x600acd38ec50_0;
    %assign/vec4 v0x600acd3911f0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x600acd306760;
T_3 ;
Ewait_0 .event/or E_0x600acd279930, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %load/vec4 v0x600acd390c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_3.9, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 16, 6;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 12, 0, 2;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 21, 6;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 4, 4;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 4, 4;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 4, 4;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 24, 4, 4;
    %cmpi/e 1245169, 0, 24;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.24 ;
T_3.22 ;
T_3.18 ;
T_3.16 ;
T_3.14 ;
T_3.12 ;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.26 ;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.28 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.37;
T_3.29 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.38, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.39 ;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.37;
T_3.31 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.40, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.42, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.45 ;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.43 ;
T_3.41 ;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.37;
T_3.33 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.47;
T_3.46 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.47 ;
    %jmp T_3.37;
T_3.34 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.49 ;
    %jmp T_3.37;
T_3.35 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.53 ;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.51 ;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.54, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.57 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.58, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600acd38eb70_0, 0, 4;
T_3.59 ;
T_3.55 ;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x600acd306760;
T_4 ;
Ewait_1 .event/or E_0x600acd279f70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38e250_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38e170_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38e4f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600acd38e5d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38e330_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38e410_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600acd38e0b0_0, 0, 1;
    %load/vec4 v0x600acd38eb70_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x600acd38e170_0, 0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 25, 6;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x600acd38e4f0_0, 0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x600acd38e330_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x600acd38e0b0_0, 0, 1;
    %load/vec4 v0x600acd38e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600acd38e250_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600acd38e250_0, 0, 3;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 25, 6;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x600acd38e4f0_0, 0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x600acd38e5d0_0, 0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x600acd38e330_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x600acd38e410_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600acd38e250_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600acd38e250_0, 0, 3;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38e250_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x600acd38e4f0_0, 0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x600acd38e5d0_0, 0, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x600acd38e330_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x600acd38e410_0, 0, 3;
T_4.9 ;
T_4.6 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x600acd306760;
T_5 ;
Ewait_2 .event/or E_0x600acd279630, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd391050_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd390f70_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600acd390a50_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600acd390970_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x600acd390cd0_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600acd390db0_0, 0, 8;
    %load/vec4 v0x600acd390c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 11, 5;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x600acd390cd0_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 11, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x600acd390cd0_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x600acd391050_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x600acd390f70_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600acd390970_0, 0, 5;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x600acd390970_0, 0, 5;
T_5.16 ;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x600acd391050_0, 0, 3;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
T_5.22 ;
T_5.20 ;
T_5.18 ;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x600acd390970_0, 0, 5;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 11, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x600acd390970_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x600acd390970_0, 0, 5;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
T_5.26 ;
T_5.24 ;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 2, 10, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 9, 5;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 9, 5;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
T_5.32 ;
T_5.30 ;
T_5.28 ;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390db0_0, 0, 8;
T_5.38 ;
T_5.36 ;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x600acd390e90_0, 0, 3;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
T_5.34 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.39, 8;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.41, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390a50_0, 0, 8;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600acd390db0_0, 0, 8;
T_5.42 ;
    %jmp T_5.40;
T_5.39 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x600acd390b30_0, 0, 5;
    %load/vec4 v0x600acd38ed10_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x600acd390cd0_0, 0, 11;
T_5.40 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x600acd3134d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600acd391b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600acd392760_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x600acd392690_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600acd3924f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600acd392830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600acd392420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600acd392ae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600acd392a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600acd3929a0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x600acd3134d0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x600acd391b50_0;
    %inv;
    %store/vec4 v0x600acd391b50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x600acd3134d0;
T_8 ;
    %vpi_call/w 4 171 "$dumpfile", "thumb_comprehensive_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 172 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x600acd3134d0 {0 0 0};
    %fork t_1, S_0x600acd316e70;
    %jmp t_0;
    .scope S_0x600acd316e70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600acd32fba0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x600acd32fba0_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600acd32fba0_0;
    %store/vec4a v0x600acd391a90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600acd32fba0_0;
    %store/vec4a v0x600acd3919b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600acd32fba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600acd32fba0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x600acd3134d0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600acd392760_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600acd274bc0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600acd392760_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600acd274bc0;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 186 "$display", "=== ARM7TDMI Comprehensive Thumb Instruction Test ===" {0 0 0};
    %vpi_call/w 4 188 "$display", "\012=== Format 1: Move shifted register ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LSL R0, R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 72, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LSL R0, R1, #1";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 3072, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LSR R0, R0, #32";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ASR R0, R0, #32";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 194 "$display", "\012=== Format 2: Add/subtract ===" {0 0 0};
    %pushi/vec4 6144, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD R0, R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 6656, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "SUB R0, R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 7168, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD R0, R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 7680, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "SUB R0, R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 200 "$display", "\012=== Format 3: Move/compare/add/subtract immediate ===" {0 0 0};
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "MOV R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 10240, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "CMP R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 14336, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "SUB R0, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 206 "$display", "\012=== Format 4: ALU operations ===" {0 0 0};
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "AND R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16448, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "EOR R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16512, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LSL R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16576, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LSR R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16640, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ASR R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16704, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADC R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16768, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "SBC R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16832, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ROR R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16896, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "TST R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 16960, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "NEG R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17024, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "CMP R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17088, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "CMN R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17152, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ORR R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17216, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "MUL R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17280, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BIC R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17344, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "MVN R0, R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 224 "$display", "\012=== Format 5: Hi register operations/branch exchange ===" {0 0 0};
    %pushi/vec4 17408, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD R0, R8";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "CMP R0, R8";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 17920, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "MOV R0, R8";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 18176, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BX R0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 230 "$display", "\012=== Format 6: PC-relative load ===" {0 0 0};
    %pushi/vec4 18432, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDR R0, [PC, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 20479, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDR R7, [PC, #1020]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 234 "$display", "\012=== Format 7: Load/store with register offset ===" {0 0 0};
    %pushi/vec4 20480, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STR R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 20992, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STRH R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 21504, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STRB R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 22016, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDRSB R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 22528, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDR R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 23040, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDRH R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 23552, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDRB R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 24064, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDRSH R0, [R0, R0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 244 "$display", "\012=== Format 8: Load/store word/byte immediate offset ===" {0 0 0};
    %pushi/vec4 24576, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STR R0, [R0, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 26624, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDR R0, [R0, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STRB R0, [R0, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 30720, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDRB R0, [R0, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 250 "$display", "\012=== Format 9: Load/store halfword ===" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STRH R0, [R0, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 34816, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDRH R0, [R0, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 254 "$display", "\012=== Format 10: SP-relative load/store ===" {0 0 0};
    %pushi/vec4 36864, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STR R0, [SP, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 38912, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDR R0, [SP, #0]";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 258 "$display", "\012=== Format 11: Load address ===" {0 0 0};
    %pushi/vec4 40960, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD R0, PC, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 43008, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD R0, SP, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 262 "$display", "\012=== Format 12: Add offset to Stack Pointer ===" {0 0 0};
    %pushi/vec4 45056, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "ADD SP, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 45184, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "SUB SP, #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 266 "$display", "\012=== Format 13: Push/pop registers ===" {0 0 0};
    %pushi/vec4 46080, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "PUSH {}";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 46336, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "PUSH {LR}";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 48128, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "POP {}";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 48384, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "POP {PC}";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 272 "$display", "\012=== Format 14: Multiple load/store ===" {0 0 0};
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "STMIA R0!, {}";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 51200, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "LDMIA R0!, {}";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 276 "$display", "\012=== Format 15: Conditional branch ===" {0 0 0};
    %pushi/vec4 53248, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BEQ #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 53504, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BNE #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 53760, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BCS #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 57088, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "SWI #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 282 "$display", "\012=== Format 16: Unconditional branch ===" {0 0 0};
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "B #0";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 59391, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "B #2046";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %vpi_call/w 4 286 "$display", "\012=== Format 17: Long branch with link ===" {0 0 0};
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BL prefix";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %pushi/vec4 63488, 0, 16;
    %store/vec4 v0x600acd38acc0_0, 0, 16;
    %pushi/str "BL suffix";
    %store/str v0x600acd38ada0_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600acd38ab90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd369700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600acd38a9f0_0, 0, 3;
    %fork TD_thumb_comprehensive_test_tb.test_thumb_instruction, S_0x600acd305de0;
    %join;
    %wait E_0x600acd274bc0;
    %vpi_call/w 4 292 "$display", "=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 293 "$display", "Total Tests Run: %d", v0x600acd392a40_0 {0 0 0};
    %vpi_call/w 4 294 "$display", "Total Tests Passed: %d", v0x600acd3929a0_0 {0 0 0};
    %load/vec4 v0x600acd3929a0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x600acd392a40_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 295 "$display", "Overall Pass Rate: %0.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 4 297 "$display", "\012=== Category Breakdown ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.6, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.7, 8; End of false expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.7; End of blend
T_8.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.7 ;
    %vpi_call/w 4 298 "$display", "THUMB_ALU_IMM: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 0>, &A<v0x600acd391a90, 0>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.8, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.9, 8; End of false expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.9; End of blend
T_8.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.9 ;
    %vpi_call/w 4 301 "$display", "THUMB_ALU_REG: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 1>, &A<v0x600acd391a90, 1>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.10, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.11, 8; End of false expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.11; End of blend
T_8.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.11 ;
    %vpi_call/w 4 304 "$display", "THUMB_SHIFT: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 2>, &A<v0x600acd391a90, 2>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.12, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.13, 8; End of false expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.13; End of blend
T_8.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.13 ;
    %vpi_call/w 4 307 "$display", "THUMB_CMP_MOV_IMM: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 3>, &A<v0x600acd391a90, 3>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.14, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.15, 8; End of false expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.15; End of blend
T_8.14 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.15 ;
    %vpi_call/w 4 310 "$display", "THUMB_ALU_HI: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 4>, &A<v0x600acd391a90, 4>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.16, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.17, 8; End of false expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.17; End of blend
T_8.16 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.17 ;
    %vpi_call/w 4 313 "$display", "THUMB_PC_REL_LOAD: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 5>, &A<v0x600acd391a90, 5>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.18, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.19, 8; End of false expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.19; End of blend
T_8.18 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.19 ;
    %vpi_call/w 4 316 "$display", "THUMB_LOAD_STORE: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 6>, &A<v0x600acd391a90, 6>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.20, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.21, 8; End of false expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.21; End of blend
T_8.20 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.21 ;
    %vpi_call/w 4 319 "$display", "THUMB_LOAD_STORE_IMM: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 7>, &A<v0x600acd391a90, 7>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.22, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.23, 8; End of false expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.23; End of blend
T_8.22 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.23 ;
    %vpi_call/w 4 322 "$display", "THUMB_LOAD_STORE_HW: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 8>, &A<v0x600acd391a90, 8>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.24, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.25, 8; End of false expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.25; End of blend
T_8.24 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.25 ;
    %vpi_call/w 4 325 "$display", "THUMB_SP_REL_LOAD: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 9>, &A<v0x600acd391a90, 9>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.26, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.27, 8; End of false expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.27; End of blend
T_8.26 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.27 ;
    %vpi_call/w 4 328 "$display", "THUMB_GET_REL_ADDR: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 10>, &A<v0x600acd391a90, 10>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.28, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.29, 8; End of false expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.29; End of blend
T_8.28 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.29 ;
    %vpi_call/w 4 331 "$display", "THUMB_ADD_SUB_SP: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 11>, &A<v0x600acd391a90, 11>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.30, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.31, 8; End of false expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.31; End of blend
T_8.30 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.31 ;
    %vpi_call/w 4 334 "$display", "THUMB_PUSH_POP: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 12>, &A<v0x600acd391a90, 12>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.32, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.33, 8; End of false expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.33; End of blend
T_8.32 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.33 ;
    %vpi_call/w 4 337 "$display", "THUMB_LOAD_STORE_MULT: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 13>, &A<v0x600acd391a90, 13>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.34, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.35, 8; End of false expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.35; End of blend
T_8.34 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.35 ;
    %vpi_call/w 4 340 "$display", "THUMB_BRANCH_COND: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 14>, &A<v0x600acd391a90, 14>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.36, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.37, 8; End of false expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.37; End of blend
T_8.36 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.37 ;
    %vpi_call/w 4 343 "$display", "THUMB_BRANCH_UNCOND: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 15>, &A<v0x600acd391a90, 15>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.38, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.39, 8; End of false expr.
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.39; End of blend
T_8.38 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.39 ;
    %vpi_call/w 4 346 "$display", "THUMB_BL_HIGH: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 16>, &A<v0x600acd391a90, 16>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.40, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.41, 8; End of false expr.
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.41; End of blend
T_8.40 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.41 ;
    %vpi_call/w 4 349 "$display", "THUMB_BL_LOW: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 17>, &A<v0x600acd391a90, 17>, W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_8.42, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_8.43, 8; End of false expr.
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_8.43; End of blend
T_8.42 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd3919b0, 4;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600acd391a90, 4;
    %cvt/rv/s;
    %div/wr;
T_8.43 ;
    %vpi_call/w 4 352 "$display", "THUMB_SWI: %d/%d (%.1f%%)", &A<v0x600acd3919b0, 18>, &A<v0x600acd391a90, 18>, W<0,r> {0 1 0};
    %load/vec4 v0x600acd3929a0_0;
    %load/vec4 v0x600acd392a40_0;
    %cmp/e;
    %jmp/0xz  T_8.44, 4;
    %vpi_call/w 4 357 "$display", "\012\342\234\205 ALL THUMB INSTRUCTION TESTS PASSED!" {0 0 0};
    %jmp T_8.45;
T_8.44 ;
    %vpi_call/w 4 359 "$display", "\012\342\235\214 SOME THUMB INSTRUCTION TESTS FAILED" {0 0 0};
    %vpi_call/w 4 360 "$display", "Issues found in instruction decode - need implementation fixes" {0 0 0};
T_8.45 ;
    %vpi_call/w 4 363 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "thumb_comprehensive_test_tb.sv";
    "../rtl/arm7tdmi_decode.sv";
