{"Source Block": ["hdl/library/axi_dmac/dest_axi_stream.v@107:121@HdlStmProcess", "  end else if (m_axis_valid == 1'b0 || m_axis_ready == 1'b1) begin\n    data_enabled <= 1'b0;\n  end\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (req_ready == 1'b1) begin\n    req_xlast_d <= req_xlast;\n  end\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[112, "always @(posedge s_axis_aclk) begin\n"], [113, "  if (req_ready == 1'b1) begin\n"], [114, "    req_xlast_d <= req_xlast;\n"], [116, "end\n"]], "Add": [[114, "  always @(posedge s_axis_aclk) begin\n"], [114, "    if (req_ready == 1'b1) begin\n"], [114, "      req_xlast_d <= req_xlast;\n"], [114, "    end\n"]]}}