;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	ADD @127, 106
	SUB 0, <0
	SLT 20, @12
	MOV -107, <-23
	SUB 0, <0
	ADD @127, 106
	CMP -207, <-120
	DJN <537, 102
	SUB <-60, @2
	SUB @-127, 100
	ADD 210, 336
	ADD 210, 336
	DJN 121, 610
	SLT 20, @12
	DAT #-7, <-25
	ADD -7, <-25
	SLT @127, -106
	SLT @127, -106
	SPL -207, @-120
	SPL @-60, #2
	JMP @72, #220
	CMP @-66, -0
	CMP @-66, -0
	MOV #-107, -23
	MOV -107, <-23
	SUB 210, 336
	ADD 810, 570
	CMP 270, @60
	SLT <300, 90
	SPL @72, #-256
	ADD <-30, 9
	MOV -107, <-23
	JMP @12, #200
	ADD #831, 570
	SPL 106, 701
	JMZ -7, @-22
	SLT <300, 90
	CMP -207, <-120
	CMP -207, <-120
	SLT <-660, @2
	DJN <127, -106
	SUB <-60, @2
	ADD @127, 106
	MOV -1, <-49
	DJN -1, @-20
	ADD #270, <1
	ADD @127, 106
